Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Dec 23 19:27:43 2021
| Host         : m3 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gravity_timing_summary_routed.rpt -pb gravity_timing_summary_routed.pb -rpx gravity_timing_summary_routed.rpx -warn_on_violation
| Design       : gravity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    138         
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (368)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: CLK25MHZ_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CLK2HZ_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (368)
--------------------------------------------------
 There are 368 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.965        0.000                      0                  128        0.099        0.000                      0                  128        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.965        0.000                      0                  128        0.099        0.000                      0                  128        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.890ns (19.883%)  route 3.586ns (80.117%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.960     9.551    CLK2HZ
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[25]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.516    CLK2HZ_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.890ns (19.883%)  route 3.586ns (80.117%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.960     9.551    CLK2HZ
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[26]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.516    CLK2HZ_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.890ns (19.883%)  route 3.586ns (80.117%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.960     9.551    CLK2HZ
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.516    CLK2HZ_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.890ns (19.883%)  route 3.586ns (80.117%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.960     9.551    CLK2HZ
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[28]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.516    CLK2HZ_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.608%)  route 3.429ns (79.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.803     9.394    CLK2HZ
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[29]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.524    14.491    CLK2HZ_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.608%)  route 3.429ns (79.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.803     9.394    CLK2HZ
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[30]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.524    14.491    CLK2HZ_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.608%)  route 3.429ns (79.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.803     9.394    CLK2HZ
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.436    14.777    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[31]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.524    14.491    CLK2HZ_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.890ns (21.269%)  route 3.294ns (78.730%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.669     9.259    CLK2HZ
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[21]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    CLK2HZ_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.890ns (21.269%)  route 3.294ns (78.730%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.669     9.259    CLK2HZ
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[22]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    CLK2HZ_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 CLK2HZ_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.890ns (21.269%)  route 3.294ns (78.730%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.554     5.075    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  CLK2HZ_counter_reg[27]/Q
                         net (fo=2, routed)           0.857     6.450    CLK2HZ_counter_reg_n_0_[27]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.574 f  CLK2HZ_counter[0]_i_7/O
                         net (fo=1, routed)           0.809     7.383    CLK2HZ_counter[0]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.507 f  CLK2HZ_counter[0]_i_2/O
                         net (fo=3, routed)           0.960     8.467    CLK2HZ_counter[0]_i_2_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.591 r  CLK2HZ_counter[31]_i_1/O
                         net (fo=31, routed)          0.669     9.259    CLK2HZ
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    CLK2HZ_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  CLK2HZ_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    CLK2HZ_counter_reg[28]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  CLK2HZ_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    CLK2HZ_counter_reg[28]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  CLK2HZ_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    CLK2HZ_counter_reg[28]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  CLK2HZ_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    CLK2HZ_counter_reg[28]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK2HZ_counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  CLK2HZ_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    CLK2HZ_counter_reg[28]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  CLK2HZ_counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.987    CLK2HZ_counter_reg[31]_i_2_n_7
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  CLK2HZ_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    CLK2HZ_counter_reg[28]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  CLK2HZ_counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.000    CLK2HZ_counter_reg[31]_i_2_n_5
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CLK2HZ_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2HZ_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK2HZ_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK2HZ_counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.737    CLK2HZ_counter_reg_n_0_[23]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK2HZ_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    CLK2HZ_counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  CLK2HZ_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    CLK2HZ_counter_reg[28]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  CLK2HZ_counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.023    CLK2HZ_counter_reg[31]_i_2_n_6
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  CLK2HZ_counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK2HZ_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK25MHZ_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK25MHZ_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  CLK25MHZ_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CLK25MHZ_counter_reg[0]/Q
                         net (fo=3, routed)           0.110     1.696    CLK25MHZ_counter_reg_n_0_[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.854 r  CLK25MHZ_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    CLK25MHZ_counter_reg[4]_i_1_n_7
    SLICE_X34Y42         FDRE                                         r  CLK25MHZ_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  CLK25MHZ_counter_reg[1]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.594    CLK25MHZ_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK25MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK25MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  CLK25MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CLK25MHZ_reg/Q
                         net (fo=2, routed)           0.168     1.754    CLK
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  CLK25MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.799    CLK25MHZ_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  CLK25MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  CLK25MHZ_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    CLK25MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK25MHZ_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK25MHZ_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  CLK25MHZ_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLK25MHZ_counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.735    CLK25MHZ_counter_reg_n_0_[15]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  CLK25MHZ_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    CLK25MHZ_counter_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  CLK25MHZ_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  CLK25MHZ_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    CLK25MHZ_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   CLK25MHZ_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   CLK25MHZ_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   CLK25MHZ_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   CLK25MHZ_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK25MHZ_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK25MHZ_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK25MHZ_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   CLK25MHZ_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   CLK25MHZ_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   CLK25MHZ_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   CLK25MHZ_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK25MHZ_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK25MHZ_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   CLK25MHZ_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   CLK25MHZ_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   CLK25MHZ_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK25MHZ_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   CLK25MHZ_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           373 Endpoints
Min Delay           373 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/RGB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 2.859ns (44.933%)  route 3.504ns (55.067%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE                         0.000     0.000 r  x1_reg[1]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  x1_reg[1]/Q
                         net (fo=6, routed)           1.045     1.501    DISPLAY/Q[1]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.625 r  DISPLAY/i__carry_i_13/O
                         net (fo=1, routed)           0.000     1.625    DISPLAY/i__carry_i_13_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.157 r  DISPLAY/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.157    DISPLAY/i__carry_i_10_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  DISPLAY/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.271    DISPLAY/i__carry_i_9__0_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  DISPLAY/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.385    DISPLAY/i__carry__0_i_10_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  DISPLAY/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.499    DISPLAY/i__carry__0_i_9_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.613 r  DISPLAY/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.613    DISPLAY/i__carry__1_i_10_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.727 r  DISPLAY/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.727    DISPLAY/i__carry__1_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.949 r  DISPLAY/i__carry__2_i_10/O[0]
                         net (fo=2, routed)           0.999     3.948    DISPLAY/i__carry__2_i_10_n_7
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.299     4.247 r  DISPLAY/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     4.247    DISPLAY/i__carry__2_i_8_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.779 r  DISPLAY/RGB3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.460     6.239    DISPLAY/RGB30_in
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.363 r  DISPLAY/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     6.363    DISPLAY/RGB[0]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  DISPLAY/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/HSync_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 3.953ns (62.644%)  route 2.357ns (37.356%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  DISPLAY/HSync_reg/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DISPLAY/HSync_reg/Q
                         net (fo=1, routed)           2.357     2.813    HSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.310 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     6.310    HSync
    P19                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/RGB_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.048ns (65.790%)  route 2.105ns (34.210%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  DISPLAY/RGB_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DISPLAY/RGB_reg[1]/Q
                         net (fo=1, routed)           2.105     2.623    RGB_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.154 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.154    RGB[1]
    D17                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 2.859ns (48.682%)  route 3.014ns (51.318%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE                         0.000     0.000 r  x1_reg[1]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  x1_reg[1]/Q
                         net (fo=6, routed)           1.045     1.501    DISPLAY/Q[1]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.625 r  DISPLAY/i__carry_i_13/O
                         net (fo=1, routed)           0.000     1.625    DISPLAY/i__carry_i_13_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.157 r  DISPLAY/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.157    DISPLAY/i__carry_i_10_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  DISPLAY/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.271    DISPLAY/i__carry_i_9__0_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  DISPLAY/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.385    DISPLAY/i__carry__0_i_10_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  DISPLAY/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.499    DISPLAY/i__carry__0_i_9_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.613 r  DISPLAY/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.613    DISPLAY/i__carry__1_i_10_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.727 r  DISPLAY/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.727    DISPLAY/i__carry__1_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.949 r  DISPLAY/i__carry__2_i_10/O[0]
                         net (fo=2, routed)           0.999     3.948    DISPLAY/i__carry__2_i_10_n_7
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.299     4.247 r  DISPLAY/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     4.247    DISPLAY/i__carry__2_i_8_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.779 f  DISPLAY/RGB3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           0.970     5.749    DISPLAY/RGB30_in
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.124     5.873 r  DISPLAY/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     5.873    DISPLAY/RGB[1]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  DISPLAY/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/RGB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 2.859ns (48.707%)  route 3.011ns (51.293%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT1=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE                         0.000     0.000 r  x1_reg[1]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  x1_reg[1]/Q
                         net (fo=6, routed)           1.045     1.501    DISPLAY/Q[1]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.625 r  DISPLAY/i__carry_i_13/O
                         net (fo=1, routed)           0.000     1.625    DISPLAY/i__carry_i_13_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.157 r  DISPLAY/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.157    DISPLAY/i__carry_i_10_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  DISPLAY/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.271    DISPLAY/i__carry_i_9__0_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  DISPLAY/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.385    DISPLAY/i__carry__0_i_10_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  DISPLAY/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.499    DISPLAY/i__carry__0_i_9_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.613 r  DISPLAY/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.613    DISPLAY/i__carry__1_i_10_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.727 r  DISPLAY/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.727    DISPLAY/i__carry__1_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.949 r  DISPLAY/i__carry__2_i_10/O[0]
                         net (fo=2, routed)           0.999     3.948    DISPLAY/i__carry__2_i_10_n_7
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.299     4.247 r  DISPLAY/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     4.247    DISPLAY/i__carry__2_i_8_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.779 f  DISPLAY/RGB3_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           0.967     5.746    DISPLAY/RGB30_in
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.124     5.870 r  DISPLAY/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     5.870    DISPLAY/RGB[2]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  DISPLAY/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/VSync_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.959ns (67.678%)  route 1.891ns (32.322%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE                         0.000     0.000 r  DISPLAY/VSync_reg/C
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISPLAY/VSync_reg/Q
                         net (fo=1, routed)           1.891     2.347    VSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.850 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     5.850    VSync
    R19                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/RGB_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 4.020ns (70.176%)  route 1.709ns (29.824%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  DISPLAY/RGB_reg[0]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DISPLAY/RGB_reg[0]/Q
                         net (fo=1, routed)           1.709     2.227    RGB_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.729 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.729    RGB[0]
    N19                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/RGB_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 4.043ns (70.861%)  route 1.662ns (29.139%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  DISPLAY/RGB_reg[2]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DISPLAY/RGB_reg[2]/Q
                         net (fo=1, routed)           1.662     2.180    RGB_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.705 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.705    RGB[2]
    J18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/xcoord_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY/ycoord_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 0.828ns (15.087%)  route 4.660ns (84.913%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE                         0.000     0.000 r  DISPLAY/xcoord_reg[28]/C
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  DISPLAY/xcoord_reg[28]/Q
                         net (fo=10, routed)          0.841     1.297    DISPLAY/xcoord[28]
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124     1.421 f  DISPLAY/xcoord[31]_i_9/O
                         net (fo=1, routed)           0.667     2.088    DISPLAY/xcoord[31]_i_9_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124     2.212 f  DISPLAY/xcoord[31]_i_3/O
                         net (fo=32, routed)          1.661     3.873    DISPLAY/xcoord[31]_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     3.997 r  DISPLAY/ycoord[31]_i_1/O
                         net (fo=32, routed)          1.491     5.488    DISPLAY/ycoord_0
    SLICE_X5Y29          FDCE                                         r  DISPLAY/ycoord_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/xcoord_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY/ycoord_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 0.828ns (15.087%)  route 4.660ns (84.913%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE                         0.000     0.000 r  DISPLAY/xcoord_reg[28]/C
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  DISPLAY/xcoord_reg[28]/Q
                         net (fo=10, routed)          0.841     1.297    DISPLAY/xcoord[28]
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124     1.421 f  DISPLAY/xcoord[31]_i_9/O
                         net (fo=1, routed)           0.667     2.088    DISPLAY/xcoord[31]_i_9_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124     2.212 f  DISPLAY/xcoord[31]_i_3/O
                         net (fo=32, routed)          1.661     3.873    DISPLAY/xcoord[31]_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     3.997 r  DISPLAY/ycoord[31]_i_1/O
                         net (fo=32, routed)          1.491     5.488    DISPLAY/ycoord_0
    SLICE_X5Y29          FDCE                                         r  DISPLAY/ycoord_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_spawn_button/debounce_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_spawn_button/debounced_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  debounce_spawn_button/debounce_ff_reg[0]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debounce_spawn_button/debounce_ff_reg[0]/Q
                         net (fo=3, routed)           0.094     0.258    debounce_spawn_button/debounce_ff_reg_n_0_[0]
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  debounce_spawn_button/debounced_i_1/O
                         net (fo=1, routed)           0.000     0.303    debounce_spawn_button/debounced_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  debounce_spawn_button/debounced_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_spawn_button/debounce_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_spawn_button/debounce_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.277%)  route 0.198ns (54.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  debounce_spawn_button/debounce_ff_reg[0]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debounce_spawn_button/debounce_ff_reg[0]/Q
                         net (fo=3, routed)           0.198     0.362    debounce_spawn_button/debounce_ff_reg_n_0_[0]
    SLICE_X11Y35         FDRE                                         r  debounce_spawn_button/debounce_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  x1_reg[12]/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[12]/Q
                         net (fo=7, routed)           0.120     0.261    x1_reg_n_0_[12]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  x1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_2_in[12]
    SLICE_X7Y36          FDRE                                         r  x1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE                         0.000     0.000 r  x1_reg[20]/C
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[20]/Q
                         net (fo=7, routed)           0.120     0.261    x1_reg_n_0_[20]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  x1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_2_in[20]
    SLICE_X7Y38          FDRE                                         r  x1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE                         0.000     0.000 r  x1_reg[24]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[24]/Q
                         net (fo=7, routed)           0.120     0.261    x1_reg_n_0_[24]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  x1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_2_in[24]
    SLICE_X7Y39          FDRE                                         r  x1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE                         0.000     0.000 r  x1_reg[8]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[8]/Q
                         net (fo=8, routed)           0.120     0.261    x1_reg_n_0_[8]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  x1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_2_in[8]
    SLICE_X7Y35          FDRE                                         r  x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  x1_reg[16]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[16]/Q
                         net (fo=7, routed)           0.120     0.261    x1_reg_n_0_[16]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  x1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_2_in[16]
    SLICE_X7Y37          FDRE                                         r  x1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  x1_reg[9]/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[9]/Q
                         net (fo=8, routed)           0.115     0.256    x1_reg_n_0_[9]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  x1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    p_2_in[9]
    SLICE_X7Y36          FDRE                                         r  x1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE                         0.000     0.000 r  x1_reg[25]/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[25]/Q
                         net (fo=7, routed)           0.117     0.258    x1_reg_n_0_[25]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  x1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    p_2_in[25]
    SLICE_X7Y40          FDRE                                         r  x1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  x1_reg[29]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x1_reg[29]/Q
                         net (fo=7, routed)           0.117     0.258    x1_reg_n_0_[29]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  x1_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.373    p_2_in[29]
    SLICE_X7Y41          FDRE                                         r  x1_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.961ns (67.828%)  route 1.879ns (32.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.157    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.879     7.492    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.997 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.997    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.986ns (70.448%)  route 1.672ns (29.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.672     7.286    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.816 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.816    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 3.957ns (70.297%)  route 1.672ns (29.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.147    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.672     7.275    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.776 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.776    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.343ns (80.614%)  route 0.323ns (19.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.470    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.323     1.934    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.136 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.136    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.372ns (80.940%)  route 0.323ns (19.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.323     1.941    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.172 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.172    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.347ns (75.986%)  route 0.426ns (24.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.426     2.043    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.249 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.249    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color[1]
                            (input port)
  Destination:            LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.461ns (42.232%)  route 1.999ns (57.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  color[1] (IN)
                         net (fo=0)                   0.000     0.000    color[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  color_IBUF[1]_inst/O
                         net (fo=2, routed)           1.999     3.460    color_IBUF[1]
    SLICE_X0Y42          FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518     4.859    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  LED_reg[1]/C

Slack:                    inf
  Source:                 color[2]
                            (input port)
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 1.464ns (55.836%)  route 1.158ns (44.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  color[2] (IN)
                         net (fo=0)                   0.000     0.000    color[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  color_IBUF[2]_inst/O
                         net (fo=2, routed)           1.158     2.622    color_IBUF[2]
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508     4.849    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/C

Slack:                    inf
  Source:                 color[0]
                            (input port)
  Destination:            LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.370ns  (logic 1.453ns (61.299%)  route 0.917ns (38.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  color[0] (IN)
                         net (fo=0)                   0.000     0.000    color[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  color_IBUF[0]_inst/O
                         net (fo=2, routed)           0.917     2.370    color_IBUF[0]
    SLICE_X0Y10          FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  LED_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color[0]
                            (input port)
  Destination:            LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.221ns (37.374%)  route 0.370ns (62.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  color[0] (IN)
                         net (fo=0)                   0.000     0.000    color[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  color_IBUF[0]_inst/O
                         net (fo=2, routed)           0.370     0.591    color_IBUF[0]
    SLICE_X0Y10          FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  LED_reg[0]/C

Slack:                    inf
  Source:                 color[2]
                            (input port)
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.232ns (32.852%)  route 0.474ns (67.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  color[2] (IN)
                         net (fo=0)                   0.000     0.000    color[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  color_IBUF[2]_inst/O
                         net (fo=2, routed)           0.474     0.706    color_IBUF[2]
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.856     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  LED_reg[2]/C

Slack:                    inf
  Source:                 color[1]
                            (input port)
  Destination:            LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.229ns (22.027%)  route 0.812ns (77.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  color[1] (IN)
                         net (fo=0)                   0.000     0.000    color[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  color_IBUF[1]_inst/O
                         net (fo=2, routed)           0.812     1.041    color_IBUF[1]
    SLICE_X0Y42          FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  LED_reg[1]/C





