m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
!s12c _opt
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 d/home/jvctr/0/POLIno_qsys/quartus_project/simulation/questa
T_opt
!s110 1760374299
VR1mX`Pib9n6z`>`GZafjJ2
Z3 04 6 4 work tbench fast 0
=1-e02e0b7e2f6b-68ed2e1b-a45b-4f9da
R1
Z4 !s12f OEM100
Z5 !s12b OEM100
!s124 OEM10U132 
Z6 !s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L sys -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_003 -L rsp_demux -L cmd_mux_003 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L pulpino_0_avalon_master_lsu_limiter -L router_006 -L router_005 -L router_002 -L router_001 -L router -L jtag_uart_0_avalon_jtag_slave_agent -L pulpino_0_avalon_master_lsu_agent -L onchip_memory2_0_s1_translator -L pulpino_0_avalon_master_instr_translator -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L pulpino_0 -L pio_in -L pin_out -L onchip_memory2_0 -L master_0 -L jtag_uart_0 +acc
Z7 tCvgOpt 0
n@_opt
Z8 OL;O;2024.3;79
R2
T_opt1
Z9 !s110 1760974309
V3<TNeaAXTV[g1CW0H^oB13
R3
=1-e02e0b7e2f6b-68f655e5-b3148-2e5b0
R1
R4
R5
!s124 OEM10U143 
R6
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L sys -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_004 -L rsp_demux -L cmd_mux_004 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L pulpino_0_avalon_master_lsu_limiter -L router_007 -L router_006 -L router_002 -L router_001 -L router -L jtag_uart_0_avalon_jtag_slave_agent -L pulpino_0_avalon_master_lsu_agent -L onchip_memory2_0_s1_translator -L pulpino_0_avalon_master_instr_translator -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L timer_0 -L pulpino_0 -L pio_out -L pio_in -L onchip_memory2_0 -L master_0 -L jtag_uart_0 +acc
R7
n@_opt1
R8
vpulpino_qsys_test
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
Z10 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R9
!i10b 1
!s100 >55DVohP8ObCz]XeENczQ1
IBhgcAWf^N=hY?kI`Y945D3
S1
R2
w1760974080
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
!i122 2
L0 2 52
Z11 VDg1SIo80bB@j0V0VzS_@n1
Z12 OL;L;2024.3;79
r1
!s85 0
31
Z13 !s108 1760974309.000000
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v|
!i113 0
Z14 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv -work work +incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
vsys
2/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
R10
R9
!i10b 1
!s100 4SZLk?1R41WK5nhmmjWZH1
ITgCdMXm[Sd=kIN80AM;HJ1
S1
R2
w1760972576
8/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
F/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
!i122 1
L0 6 379
R11
R12
r1
!s85 0
31
R13
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation|/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v|
!i113 0
R14
!s92 -sv -work work +incdir+/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
vtbench
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
R10
R9
!i10b 1
!s100 =:HI8GY1SZRcQnT^^gQ`K1
If0IE?ZZA^c`60jM;_?gNO2
S1
R2
w1760972863
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
!i122 4
L0 3 40
R11
R12
r1
!s85 0
31
R13
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv|
!i113 0
R14
!s92 -sv -work work +incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
