#include "types.h"
#include "param.h"
#include "memlayout.h"
#include "riscv.h"
#include "spinlock.h"
#include "proc.h"
#include "defs.h"
#include "e1000_dev.h"

#define TX_RING_SIZE 16
static struct tx_desc tx_ring[TX_RING_SIZE] __attribute__((aligned(16)));
static char *tx_bufs[TX_RING_SIZE];

#define RX_RING_SIZE 16
static struct rx_desc rx_ring[RX_RING_SIZE] __attribute__((aligned(16)));
static char *rx_bufs[RX_RING_SIZE];

// remember where the e1000's registers live.
static volatile uint32 *regs;

struct spinlock e1000_lock;

// called by pci_init().
// xregs is the memory address at which the
// e1000's registers are mapped.
void
e1000_init(uint32 *xregs)
{
  int i;

  initlock(&e1000_lock, "e1000");

  regs = xregs;

  // Reset the device
  regs[E1000_IMS] = 0; // disable interrupts
  regs[E1000_CTL] |= E1000_CTL_RST;
  regs[E1000_IMS] = 0; // redisable interrupts
  __sync_synchronize();

  // [E1000 14.5] Transmit initialization
  memset(tx_ring, 0, sizeof(tx_ring));
  for (i = 0; i < TX_RING_SIZE; i++) {
    tx_ring[i].status = E1000_TXD_STAT_DD;
    tx_bufs[i] = 0;
  }
  regs[E1000_TDBAL] = (uint64) tx_ring;
  if(sizeof(tx_ring) % 128 != 0)
    panic("e1000");
  regs[E1000_TDLEN] = sizeof(tx_ring);
  regs[E1000_TDH] = regs[E1000_TDT] = 0;
  
  // [E1000 14.4] Receive initialization
  memset(rx_ring, 0, sizeof(rx_ring));
  for (i = 0; i < RX_RING_SIZE; i++) {
    rx_bufs[i] = kalloc();
    if (!rx_bufs[i])
      panic("e1000");
    rx_ring[i].addr = (uint64) rx_bufs[i];
  }
  regs[E1000_RDBAL] = (uint64) rx_ring;
  if(sizeof(rx_ring) % 128 != 0)
    panic("e1000");
  regs[E1000_RDH] = 0;
  regs[E1000_RDT] = RX_RING_SIZE - 1;
  regs[E1000_RDLEN] = sizeof(rx_ring);

  // filter by qemu's MAC address, 52:54:00:12:34:56
  regs[E1000_RA] = 0x12005452;
  regs[E1000_RA+1] = 0x5634 | (1<<31);
  // multicast table
  for (int i = 0; i < 4096/32; i++)
    regs[E1000_MTA + i] = 0;

  // transmitter control bits.
  regs[E1000_TCTL] = E1000_TCTL_EN |  // enable
    E1000_TCTL_PSP |                  // pad short packets
    (0x10 << E1000_TCTL_CT_SHIFT) |   // collision stuff
    (0x40 << E1000_TCTL_COLD_SHIFT);
  regs[E1000_TIPG] = 10 | (8<<10) | (6<<20); // inter-pkt gap

  // receiver control bits.
  regs[E1000_RCTL] = E1000_RCTL_EN | // enable receiver
    E1000_RCTL_BAM |                 // enable broadcast
    E1000_RCTL_SZ_2048 |             // 2048-byte rx buffers
    E1000_RCTL_SECRC;                // strip CRC
  
  // ask e1000 for receive interrupts.
  regs[E1000_RDTR] = 0; // interrupt after every received packet (no timer)
  regs[E1000_RADV] = 0; // interrupt after every packet (no timer)
  regs[E1000_IMS] = (1 << 7); // RXDW -- Receiver Descriptor Write Back
}


int
e1000_transmit(char *buf, int len)
{
    // Validate packet length
    if (len > 2048) {
        return -1; // Packet is too large
    }

    acquire(&e1000_lock);

    // Get the index of the next descriptor to use
    uint32 tail = regs[E1000_TDT];
    struct tx_desc *desc = &tx_ring[tail];

    // Check if the descriptor is ready (DD bit must be set)
    if (!(desc->status & E1000_TXD_STAT_DD)) {
        release(&e1000_lock);
        return -1; // Descriptor is still in use
    }

    // Free the previous buffer if it exists
    if (tx_bufs[tail]) {
        kfree(tx_bufs[tail]);
        tx_bufs[tail] = 0;
    }

    // Copy the new packet to a buffer
    char *packet_buf = kalloc();
    if (!packet_buf) {
        release(&e1000_lock);
        return -1; // Failed to allocate memory
    }
    memmove(packet_buf, buf, len);

    // Set up the descriptor for transmission
    desc->addr = (uint64)packet_buf;
    desc->length = len;
    desc->cmd = E1000_TXD_CMD_EOP | E1000_TXD_CMD_RS; // End of Packet and Report Status
    desc->status = 0; // Clear the status

    // Save the buffer for later freeing
    tx_bufs[tail] = packet_buf;

    // Advance the tail pointer
    regs[E1000_TDT] = (tail + 1) % TX_RING_SIZE;

    release(&e1000_lock);
    return 0; // Success
}


static void
e1000_recv(void)
{
    // Start from the next descriptor after RDT
    uint32 tail = (regs[E1000_RDT] + 1) % RX_RING_SIZE;

    while (1) {
        struct rx_desc *desc = &rx_ring[tail];

        // Check if the descriptor contains a new packet
        if (!(desc->status & E1000_RXD_STAT_DD)) {
            break; // No more packets to process
        }

        // Ensure the packet is complete
        if (!(desc->status & E1000_RXD_STAT_EOP)) {
            panic("e1000_recv: Packet is not complete");
        }

        // Extract the received packet
        char *packet = (char *)desc->addr;
        int length = desc->length;

        // Deliver the packet to the network stack
        net_rx(packet, length);

        // Allocate a new buffer to replace the processed one
        char *new_buf = kalloc();
        if (!new_buf) {
            panic("e1000_recv: Failed to allocate memory for RX buffer");
        }

        // Update the descriptor with the new buffer
        desc->addr = (uint64)new_buf;
        desc->status = 0; // Clear the status to mark the descriptor as free

        // Advance to the next descriptor
        tail = (tail + 1) % RX_RING_SIZE;
    }

    // Update the RDT register to inform the E1000 of the new tail position
    regs[E1000_RDT] = (tail - 1 + RX_RING_SIZE) % RX_RING_SIZE;
}


void
e1000_intr(void)
{
  // Acknowledge all interrupts
  regs[E1000_ICR] = 0xffffffff;
  
  // Process received packets
  e1000_recv();
}
