$date
	Fri Aug 14 00:19:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f $end
$var reg 1 " clk $end
$var reg 4 # div [3:0] $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b1000 #
0"
0!
$end
#2
1$
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
1!
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0!
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
1!
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0!
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
1!
0"
