Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:57:33
gem5 executing on mnemosyne.ecn.purdue.edu, pid 18327
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824dfe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824e3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824f9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282502ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28248bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282494ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28249eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824a7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824afef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824b9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2824c1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28244bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282453ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28245cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282466ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28246fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282478ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282480ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28240bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282413ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28241def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282425ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282430ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282438ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282441ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823caef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823d2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823dcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823e5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823efef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823f8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282402ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28238aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282393ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28239cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823a4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823aeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823b6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823c0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2823c8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282352ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28235aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282365ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28236eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282377ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282381ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282389ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282314ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28231cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282326ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28232eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282337ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282340ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282349ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2822d3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2822dcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2822e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2822eeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2822f7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc2822ffef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282308ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc282291ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fc28229aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822a3be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822ab668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822b50f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822b5b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822bd5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822c7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822c7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28224f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28224ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822579e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282261470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282261eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282269940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822733c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282273e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28227c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282284320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282284d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28220e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282217278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282217cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282221748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28222a1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28222ac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822326a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28223c128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28223cb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822445f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821cd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821cdac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821d7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821d7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821dfa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821e94a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821e9ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821f2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821f9400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821f9e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2822038d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28218c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28218cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282195828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821a02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821a0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821a7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821b1208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821b1c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821b96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821c2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821c2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28214b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821530b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282153b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28215b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28215bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282166a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28216e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28216ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc2821789b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282182438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282182e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc28210a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282113390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fc282113dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28211b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28211b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28211bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28211bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282127048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282127278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc2821274a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc2821276d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282127908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282127b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282127d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282127f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282131f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213d198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213d3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213d5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213d828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213da58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213dc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc28213deb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282149128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282149358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282149588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc2821497b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc2821499e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fc282149c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fc2820ad5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fc2820adc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_streamcluster
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Real time: 194.68s
Total real time: 194.68s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315695553500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696145581.  Starting simulation...
Exiting @ tick 641315696145581 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315696145581  simulated seconds
Real time: 0.59s
Total real time: 195.28s
Dumping and resetting stats...
Switched CPUS @ tick 641315696145581
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696196603.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641315703969305 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315703969305  simulated seconds
Real time: 3.99s
Total real time: 205.60s
Dumping and resetting stats...
Done with simulation! Completely exiting...
