[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PreprocUhdmCov/slpp_all/surelog.log".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__clk".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__name".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__prop".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__rst".
[NTE:PP0105] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:22:6: Multiply defined macro "_N",
             ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:18:11: previous definition.
AST_DEBUG_BEGIN
Count: 226
LIB: work
FILE: ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
INCL f<108>: ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv
n<> u<225> t<Top_level_rule> c<1> l<4:1> el<51:1>
  n<> u<1> t<Null_rule> p<225> s<2> l<4:1> el<4:1>
  n<// Copyright lowRISC contributors.> u<2> t<LINE_COMMENT> p<225> s<3> f<108> l<1:1> el<2:35>
  n<// Licensed under the Apache License, Version 2.0, see LICENSE for details.> u<3> t<LINE_COMMENT> p<225> s<4> f<108> l<2:1> el<2:76>
  n<// SPDX-License-Identifier: Apache-2.0> u<4> t<LINE_COMMENT> p<225> s<5> f<108> l<3:1> el<3:39>
  n<// Macros and helper code for using assertions.> u<5> t<LINE_COMMENT> p<225> s<6> f<108> l<5:1> el<5:48>
  n<//  - Provides default clk and rst options to simplify code> u<6> t<LINE_COMMENT> p<225> s<7> f<108> l<6:1> el<6:60>
  n<//  - Provides boiler plate template for common assertions> u<7> t<LINE_COMMENT> p<225> s<8> f<108> l<7:1> el<7:59>
  n<///////////////////> u<8> t<LINE_COMMENT> p<225> s<9> f<108> l<13:1> el<13:20>
  n<// Helper macros //> u<9> t<LINE_COMMENT> p<225> s<10> f<108> l<14:1> el<14:20>
  n<///////////////////> u<10> t<LINE_COMMENT> p<225> s<11> f<108> l<15:1> el<15:20>
  n<// local helper macro to reduce code clutter. undefined at the end of this file> u<11> t<LINE_COMMENT> p<225> s<12> f<108> l<17:1> el<17:80>
  n<// Assert a concurrent property directly.> u<12> t<LINE_COMMENT> p<225> s<13> f<108> l<26:1> el<26:42>
  n<// It can be called as a module (or interface) body item.> u<13> t<LINE_COMMENT> p<225> s<14> f<108> l<27:1> el<27:58>
  n<// Note: Above we use (__rst !== '0) in the disable iff statements instead of> u<14> t<LINE_COMMENT> p<225> s<15> f<108> l<35:1> el<35:78>
  n<// (__rst == '1).  This properly disables the assertion in cases when reset is X at> u<15> t<LINE_COMMENT> p<225> s<16> f<108> l<36:1> el<36:84>
  n<// the beginning of a simulation. For that case, (reset == '1) does not disable the> u<16> t<LINE_COMMENT> p<225> s<17> f<108> l<37:1> el<37:84>
  n<// assertion.> u<17> t<LINE_COMMENT> p<225> s<224> f<108> l<38:1> el<38:14>
  n<> u<224> t<Source_text> p<225> c<223> l<4:1> el<50:17>
    n<> u<223> t<Description> p<224> c<222> l<4:1> el<50:17>
      n<> u<222> t<Module_declaration> p<223> c<38> l<4:1> el<50:17>
        n<> u<38> t<Module_ansi_header> p<222> c<18> s<53> l<4:1> el<4:44>
          n<module> u<18> t<Module_keyword> p<38> s<19> l<4:1> el<4:7>
          n<top> u<19> t<STRING_CONST> p<38> s<20> l<4:8> el<4:11>
          n<> u<20> t<Package_import_declaration_list> p<38> s<37> l<4:12> el<4:12>
          n<> u<37> t<Port_declaration_list> p<38> c<28> l<4:12> el<4:43>
            n<> u<28> t<Ansi_port_declaration> p<37> c<26> s<36> l<4:13> el<4:26>
              n<> u<26> t<Net_port_header> p<28> c<21> s<27> l<4:13> el<4:24>
                n<> u<21> t<PortDir_Inp> p<26> s<25> l<4:13> el<4:18>
                n<> u<25> t<Net_port_type> p<26> c<24> l<4:19> el<4:24>
                  n<> u<24> t<Data_type_or_implicit> p<25> c<23> l<4:19> el<4:24>
                    n<> u<23> t<Data_type> p<24> c<22> l<4:19> el<4:24>
                      n<> u<22> t<IntVec_TypeLogic> p<23> l<4:19> el<4:24>
              n<b> u<27> t<STRING_CONST> p<28> l<4:25> el<4:26>
            n<> u<36> t<Ansi_port_declaration> p<37> c<34> l<4:28> el<4:42>
              n<> u<34> t<Net_port_header> p<36> c<29> s<35> l<4:28> el<4:40>
                n<> u<29> t<PortDir_Out> p<34> s<33> l<4:28> el<4:34>
                n<> u<33> t<Net_port_type> p<34> c<32> l<4:35> el<4:40>
                  n<> u<32> t<Data_type_or_implicit> p<33> c<31> l<4:35> el<4:40>
                    n<> u<31> t<Data_type> p<32> c<30> l<4:35> el<4:40>
                      n<> u<30> t<IntVec_TypeLogic> p<31> l<4:35> el<4:40>
              n<a> u<35> t<STRING_CONST> p<36> l<4:41> el<4:42>
        n<> u<53> t<Non_port_module_item> p<222> c<52> s<68> l<9:4> el<9:17>
          n<> u<52> t<Module_or_generate_item> p<53> c<51> l<9:4> el<9:17>
            n<> u<51> t<Module_common_item> p<52> c<50> l<9:4> el<9:17>
              n<> u<50> t<Continuous_assign> p<51> c<49> l<9:4> el<9:17>
                n<> u<49> t<Net_assignment_list> p<50> c<48> l<9:11> el<9:16>
                  n<> u<48> t<Net_assignment> p<49> c<43> l<9:11> el<9:16>
                    n<> u<43> t<Net_lvalue> p<48> c<40> s<47> l<9:11> el<9:12>
                      n<> u<40> t<Ps_or_hierarchical_identifier> p<43> c<39> s<42> l<9:11> el<9:12>
                        n<a> u<39> t<STRING_CONST> p<40> l<9:11> el<9:12>
                      n<> u<42> t<Constant_select> p<43> c<41> l<9:13> el<9:13>
                        n<> u<41> t<Constant_bit_select> p<42> l<9:13> el<9:13>
                    n<> u<47> t<Expression> p<48> c<46> l<9:15> el<9:16>
                      n<> u<46> t<Primary> p<47> c<45> l<9:15> el<9:16>
                        n<> u<45> t<Primary_literal> p<46> c<44> l<9:15> el<9:16>
                          n<b> u<44> t<STRING_CONST> p<45> l<9:15> el<9:16>
        n<> u<68> t<Non_port_module_item> p<222> c<67> s<83> l<15:4> el<15:17>
          n<> u<67> t<Module_or_generate_item> p<68> c<66> l<15:4> el<15:17>
            n<> u<66> t<Module_common_item> p<67> c<65> l<15:4> el<15:17>
              n<> u<65> t<Continuous_assign> p<66> c<64> l<15:4> el<15:17>
                n<> u<64> t<Net_assignment_list> p<65> c<63> l<15:11> el<15:16>
                  n<> u<63> t<Net_assignment> p<64> c<58> l<15:11> el<15:16>
                    n<> u<58> t<Net_lvalue> p<63> c<55> s<62> l<15:11> el<15:12>
                      n<> u<55> t<Ps_or_hierarchical_identifier> p<58> c<54> s<57> l<15:11> el<15:12>
                        n<a> u<54> t<STRING_CONST> p<55> l<15:11> el<15:12>
                      n<> u<57> t<Constant_select> p<58> c<56> l<15:13> el<15:13>
                        n<> u<56> t<Constant_bit_select> p<57> l<15:13> el<15:13>
                    n<> u<62> t<Expression> p<63> c<61> l<15:15> el<15:16>
                      n<> u<61> t<Primary> p<62> c<60> l<15:15> el<15:16>
                        n<> u<60> t<Primary_literal> p<61> c<59> l<15:15> el<15:16>
                          n<b> u<59> t<STRING_CONST> p<60> l<15:15> el<15:16>
        n<> u<83> t<Non_port_module_item> p<222> c<82> s<84> l<20:4> el<20:17>
          n<> u<82> t<Module_or_generate_item> p<83> c<81> l<20:4> el<20:17>
            n<> u<81> t<Module_common_item> p<82> c<80> l<20:4> el<20:17>
              n<> u<80> t<Continuous_assign> p<81> c<79> l<20:4> el<20:17>
                n<> u<79> t<Net_assignment_list> p<80> c<78> l<20:11> el<20:16>
                  n<> u<78> t<Net_assignment> p<79> c<73> l<20:11> el<20:16>
                    n<> u<73> t<Net_lvalue> p<78> c<70> s<77> l<20:11> el<20:12>
                      n<> u<70> t<Ps_or_hierarchical_identifier> p<73> c<69> s<72> l<20:11> el<20:12>
                        n<a> u<69> t<STRING_CONST> p<70> l<20:11> el<20:12>
                      n<> u<72> t<Constant_select> p<73> c<71> l<20:13> el<20:13>
                        n<> u<71> t<Constant_bit_select> p<72> l<20:13> el<20:13>
                    n<> u<77> t<Expression> p<78> c<76> l<20:15> el<20:16>
                      n<> u<76> t<Primary> p<77> c<75> l<20:15> el<20:16>
                        n<> u<75> t<Primary_literal> p<76> c<74> l<20:15> el<20:16>
                          n<b> u<74> t<STRING_CONST> p<75> l<20:15> el<20:16>
        n<// bext / bdep control bit generation   > u<84> t<LINE_COMMENT> p<222> s<99> l<24:7> el<24:47>
        n<> u<99> t<Non_port_module_item> p<222> c<98> s<125> l<26:2> el<26:15>
          n<> u<98> t<Module_or_generate_item> p<99> c<97> l<26:2> el<26:15>
            n<> u<97> t<Module_common_item> p<98> c<96> l<26:2> el<26:15>
              n<> u<96> t<Continuous_assign> p<97> c<95> l<26:2> el<26:15>
                n<> u<95> t<Net_assignment_list> p<96> c<94> l<26:9> el<26:14>
                  n<> u<94> t<Net_assignment> p<95> c<89> l<26:9> el<26:14>
                    n<> u<89> t<Net_lvalue> p<94> c<86> s<93> l<26:9> el<26:10>
                      n<> u<86> t<Ps_or_hierarchical_identifier> p<89> c<85> s<88> l<26:9> el<26:10>
                        n<a> u<85> t<STRING_CONST> p<86> l<26:9> el<26:10>
                      n<> u<88> t<Constant_select> p<89> c<87> l<26:11> el<26:11>
                        n<> u<87> t<Constant_bit_select> p<88> l<26:11> el<26:11>
                    n<> u<93> t<Expression> p<94> c<92> l<26:13> el<26:14>
                      n<> u<92> t<Primary> p<93> c<91> l<26:13> el<26:14>
                        n<> u<91> t<Primary_literal> p<92> c<90> l<26:13> el<26:14>
                          n<b> u<90> t<STRING_CONST> p<91> l<26:13> el<26:14>
        n<> u<125> t<Non_port_module_item> p<222> c<124> s<153> l<30:2> el<34:6>
          n<> u<124> t<Module_or_generate_item> p<125> c<123> l<30:2> el<34:6>
            n<> u<123> t<Module_instantiation> p<124> c<100> l<30:2> el<34:6>
              n<prim_subreg> u<100> t<STRING_CONST> p<123> s<110> l<30:2> el<30:13>
              n<> u<110> t<Parameter_value_assignment> p<123> c<109> s<122> l<30:14> el<32:4>
                n<> u<109> t<Parameter_assignment_list> p<110> c<108> l<31:6> el<31:18>
                  n<> u<108> t<Named_parameter_assignment> p<109> c<101> l<31:6> el<31:18>
                    n<DW> u<101> t<STRING_CONST> p<108> s<107> l<31:7> el<31:9>
                    n<> u<107> t<Param_expression> p<108> c<106> l<31:16> el<31:17>
                      n<> u<106> t<Mintypmax_expression> p<107> c<105> l<31:16> el<31:17>
                        n<> u<105> t<Expression> p<106> c<104> l<31:16> el<31:17>
                          n<> u<104> t<Primary> p<105> c<103> l<31:16> el<31:17>
                            n<> u<103> t<Primary_literal> p<104> c<102> l<31:16> el<31:17>
                              n<1> u<102> t<INT_CONST> p<103> l<31:16> el<31:17>
              n<> u<122> t<Hierarchical_instance> p<123> c<112> l<32:5> el<34:5>
                n<> u<112> t<Name_of_instance> p<122> c<111> s<121> l<32:5> el<32:13>
                  n<u_ip0_p7> u<111> t<STRING_CONST> p<112> l<32:5> el<32:13>
                n<> u<121> t<Port_connection_list> p<122> c<120> l<33:4> el<33:24>
                  n<> u<120> t<Named_port_connection> p<121> c<113> l<33:4> el<33:24>
                    n<clk_i> u<113> t<STRING_CONST> p<120> s<118> l<33:5> el<33:10>
                    n<> u<118> t<OPEN_PARENS> p<120> s<117> l<33:13> el<33:14>
                    n<> u<117> t<Expression> p<120> c<116> s<119> l<33:14> el<33:19>
                      n<> u<116> t<Primary> p<117> c<115> l<33:14> el<33:19>
                        n<> u<115> t<Primary_literal> p<116> c<114> l<33:14> el<33:19>
                          n<clk_i> u<114> t<STRING_CONST> p<115> l<33:14> el<33:19>
                    n<> u<119> t<CLOSE_PARENS> p<120> l<33:23> el<33:24>
        n<> u<153> t<Non_port_module_item> p<222> c<152> s<219> l<38:1> el<43:42>
          n<> u<152> t<Module_or_generate_item> p<153> c<151> l<38:1> el<43:42>
            n<> u<151> t<Module_common_item> p<152> c<150> l<38:1> el<43:42>
              n<> u<150> t<Module_or_generate_item_declaration> p<151> c<149> l<38:1> el<43:42>
                n<> u<149> t<Package_or_generate_item_declaration> p<150> c<148> l<38:1> el<43:42>
                  n<> u<148> t<Data_declaration> p<149> c<147> l<38:1> el<43:42>
                    n<> u<147> t<Type_declaration> p<148> c<145> l<38:1> el<43:42>
                      n<> u<145> t<Data_type> p<147> c<127> s<146> l<38:9> el<43:5>
                        n<> u<127> t<Struct_union> p<145> c<126> s<128> l<38:9> el<38:15>
                          n<> u<126> t<Struct_keyword> p<127> l<38:9> el<38:15>
                        n<> u<128> t<Packed_keyword> p<145> s<144> l<38:16> el<38:22>
                        n<> u<144> t<Struct_union_member> p<145> c<140> l<40:2> el<42:22>
                          n<> u<140> t<Data_type_or_void> p<144> c<139> s<143> l<40:2> el<42:9>
                            n<> u<139> t<Data_type> p<140> c<130> l<40:2> el<42:9>
                              n<> u<130> t<Struct_union> p<139> c<129> s<131> l<40:2> el<40:8>
                                n<> u<129> t<Struct_keyword> p<130> l<40:2> el<40:8>
                              n<> u<131> t<Packed_keyword> p<139> s<138> l<40:9> el<40:15>
                              n<> u<138> t<Struct_union_member> p<139> c<134> l<41:10> el<41:25>
                                n<> u<134> t<Data_type_or_void> p<138> c<133> s<137> l<41:10> el<41:15>
                                  n<> u<133> t<Data_type> p<134> c<132> l<41:10> el<41:15>
                                    n<> u<132> t<IntVec_TypeLogic> p<133> l<41:10> el<41:15>
                                n<> u<137> t<Variable_decl_assignment_list> p<138> c<136> l<41:23> el<41:24>
                                  n<> u<136> t<Variable_decl_assignment> p<137> c<135> l<41:23> el<41:24>
                                    n<q> u<135> t<STRING_CONST> p<136> l<41:23> el<41:24>
                          n<> u<143> t<Variable_decl_assignment_list> p<144> c<142> l<42:10> el<42:21>
                            n<> u<142> t<Variable_decl_assignment> p<143> c<141> l<42:10> el<42:21>
                              n<txunderflow> u<141> t<STRING_CONST> p<142> l<42:10> el<42:21>
                      n<spi_device_reg2hw_intr_enable_reg_t> u<146> t<STRING_CONST> p<147> l<43:6> el<43:41>
        n<> u<219> t<Non_port_module_item> p<222> c<218> s<221> l<45:4> el<48:40>
          n<> u<218> t<Module_or_generate_item> p<219> c<217> l<45:4> el<48:40>
            n<> u<217> t<Module_common_item> p<218> c<216> l<45:4> el<48:40>
              n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<45:4> el<48:40>
                n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<45:4> el<48:40>
                  n<> u<214> t<Function_declaration> p<215> c<154> l<45:4> el<48:40>
                    n<> u<154> t<Lifetime_Automatic> p<214> s<213> l<45:13> el<45:22>
                    n<> u<213> t<Function_body_declaration> p<214> c<168> l<45:23> el<48:40>
                      n<> u<168> t<Function_data_type_or_implicit> p<213> c<167> s<169> l<45:23> el<45:35>
                        n<> u<167> t<Function_data_type> p<168> c<166> l<45:23> el<45:35>
                          n<> u<166> t<Data_type> p<167> c<155> l<45:23> el<45:35>
                            n<> u<155> t<IntVec_TypeLogic> p<166> s<165> l<45:23> el<45:28>
                            n<> u<165> t<Packed_dimension> p<166> c<164> l<45:29> el<45:35>
                              n<> u<164> t<Constant_range> p<165> c<159> l<45:30> el<45:34>
                                n<> u<159> t<Constant_expression> p<164> c<158> s<163> l<45:30> el<45:32>
                                  n<> u<158> t<Constant_primary> p<159> c<157> l<45:30> el<45:32>
                                    n<> u<157> t<Primary_literal> p<158> c<156> l<45:30> el<45:32>
                                      n<31> u<156> t<INT_CONST> p<157> l<45:30> el<45:32>
                                n<> u<163> t<Constant_expression> p<164> c<162> l<45:33> el<45:34>
                                  n<> u<162> t<Constant_primary> p<163> c<161> l<45:33> el<45:34>
                                    n<> u<161> t<Primary_literal> p<162> c<160> l<45:33> el<45:34>
                                      n<0> u<160> t<INT_CONST> p<161> l<45:33> el<45:34>
                      n<prince_shiftrows_32bit> u<169> t<STRING_CONST> p<213> s<210> l<45:36> el<45:58>
                      n<> u<210> t<Tf_port_item_list> p<213> c<184> s<212> l<45:58> el<46:90>
                        n<> u<184> t<Tf_port_item> p<210> c<182> s<209> l<45:59> el<45:85>
                          n<> u<182> t<Data_type_or_implicit> p<184> c<181> s<183> l<45:59> el<45:71>
                            n<> u<181> t<Data_type> p<182> c<170> l<45:59> el<45:71>
                              n<> u<170> t<IntVec_TypeLogic> p<181> s<180> l<45:59> el<45:64>
                              n<> u<180> t<Packed_dimension> p<181> c<179> l<45:65> el<45:71>
                                n<> u<179> t<Constant_range> p<180> c<174> l<45:66> el<45:70>
                                  n<> u<174> t<Constant_expression> p<179> c<173> s<178> l<45:66> el<45:68>
                                    n<> u<173> t<Constant_primary> p<174> c<172> l<45:66> el<45:68>
                                      n<> u<172> t<Primary_literal> p<173> c<171> l<45:66> el<45:68>
                                        n<31> u<171> t<INT_CONST> p<172> l<45:66> el<45:68>
                                  n<> u<178> t<Constant_expression> p<179> c<177> l<45:69> el<45:70>
                                    n<> u<177> t<Constant_primary> p<178> c<176> l<45:69> el<45:70>
                                      n<> u<176> t<Primary_literal> p<177> c<175> l<45:69> el<45:70>
                                        n<0> u<175> t<INT_CONST> p<176> l<45:69> el<45:70>
                          n<state_in> u<183> t<STRING_CONST> p<184> l<45:77> el<45:85>
                        n<> u<209> t<Tf_port_item> p<210> c<207> l<46:64> el<46:88>
                          n<> u<207> t<Data_type_or_implicit> p<209> c<206> s<208> l<46:64> el<46:81>
                            n<> u<206> t<Data_type> p<207> c<185> l<46:64> el<46:81>
                              n<> u<185> t<IntVec_TypeLogic> p<206> s<195> l<46:64> el<46:69>
                              n<> u<195> t<Packed_dimension> p<206> c<194> s<205> l<46:70> el<46:76>
                                n<> u<194> t<Constant_range> p<195> c<189> l<46:71> el<46:75>
                                  n<> u<189> t<Constant_expression> p<194> c<188> s<193> l<46:71> el<46:73>
                                    n<> u<188> t<Constant_primary> p<189> c<187> l<46:71> el<46:73>
                                      n<> u<187> t<Primary_literal> p<188> c<186> l<46:71> el<46:73>
                                        n<15> u<186> t<INT_CONST> p<187> l<46:71> el<46:73>
                                  n<> u<193> t<Constant_expression> p<194> c<192> l<46:74> el<46:75>
                                    n<> u<192> t<Constant_primary> p<193> c<191> l<46:74> el<46:75>
                                      n<> u<191> t<Primary_literal> p<192> c<190> l<46:74> el<46:75>
                                        n<0> u<190> t<INT_CONST> p<191> l<46:74> el<46:75>
                              n<> u<205> t<Packed_dimension> p<206> c<204> l<46:76> el<46:81>
                                n<> u<204> t<Constant_range> p<205> c<199> l<46:77> el<46:80>
                                  n<> u<199> t<Constant_expression> p<204> c<198> s<203> l<46:77> el<46:78>
                                    n<> u<198> t<Constant_primary> p<199> c<197> l<46:77> el<46:78>
                                      n<> u<197> t<Primary_literal> p<198> c<196> l<46:77> el<46:78>
                                        n<3> u<196> t<INT_CONST> p<197> l<46:77> el<46:78>
                                  n<> u<203> t<Constant_expression> p<204> c<202> l<46:79> el<46:80>
                                    n<> u<202> t<Constant_primary> p<203> c<201> l<46:79> el<46:80>
                                      n<> u<201> t<Primary_literal> p<202> c<200> l<46:79> el<46:80>
                                        n<0> u<200> t<INT_CONST> p<201> l<46:79> el<46:80>
                          n<shifts> u<208> t<STRING_CONST> p<209> l<46:82> el<46:88>
                      n<> u<212> t<ENDFUNCTION> p<213> s<211> l<48:4> el<48:15>
                      n<prince_shiftrows_32bit> u<211> t<STRING_CONST> p<213> l<48:18> el<48:40>
        n<> u<221> t<ENDMODULE> p<222> s<220> l<50:1> el<50:10>
        n<toto> u<220> t<STRING_CONST> p<222> l<50:13> el<50:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:4:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:4:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[ERR:CP0341] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:4:1: Unmached label "top",
             ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:50:13: closing label "toto".
[ERR:EL0550] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:33:5: Unknown port "clk_i".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              18
ContAssign                                             4
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                              10
IODecl                                                13
Identifier                                            31
IntTypespec                                           27
LogicTypespec                                          9
Module                                                 1
ModuleTypespec                                         2
Net                                                    2
Package                                                1
Port                                                   3
PreprocMacroDefinition                                 5
PreprocMacroInstance                                   2
Range                                                  4
RefModule                                              1
RefObj                                                 9
RefTypespec                                           41
SourceFile                                             2
StructTypespec                                         2
Task                                                   9
TypedefTypespec                                        2
TypespecMember                                         2
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                               225
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PreprocUhdmCov/slpp_all/surelog.uhdm ...
[ERR:IG0809] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:30:2: Null Actual: id:76, type:RefModule, name:u_ip0_p7.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiIncludes:
  \_SourceFile: (prim_assert.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv, line:2:1, endln:2:26
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
    |vpiName:prim_assert.sv
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRIM_ASSERT_SV), line:10:1, endln:11:1
      |vpiParent:
      \_SourceFile: (prim_assert.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv, line:2:1, endln:2:26
      |vpiName:PRIM_ASSERT_SV
      |vpiNameStartColumn:9
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INC_ASSERT), line:20:1, endln:21:1
      |vpiParent:
      \_SourceFile: (prim_assert.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv, line:2:1, endln:2:26
      |vpiName:INC_ASSERT
      |vpiNameStartColumn:9
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:28:1, endln:32:1
      |vpiParent:
      \_SourceFile: (prim_assert.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv, line:2:1, endln:2:26
      |vpiName:ASSERT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:56
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (_N), line:18:3, endln:18:30
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
    |vpiName:_N
    |vpiNameStartColumn:11
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (_N), line:22:6, endln:22:33
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
    |vpiName:_N
    |vpiNameStartColumn:14
    |vpiBodyStartColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:7:1, endln:7:51
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:28:1, endln:32:1
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:56
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:1
    |vpiSourceStartLine:48
    |vpiSourceStartColumn:1
    |vpiSourceEndLine:52
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:12:1, endln:13:27
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:28:1, endln:32:1
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:56
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:1
    |vpiSourceStartLine:57
    |vpiSourceStartColumn:1
    |vpiSourceEndLine:61
    |vpiSourceEndColumn:1
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox), line:1:9, endln:1:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:bound
        |vpiDirection:1
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiTypespec:
          \_RefTypespec: (builtin::mailbox::new::bound), line:3:31, endln:3:32
            |vpiParent:
            \_Constant: , line:3:31, endln:3:32
            |vpiFullName:builtin::mailbox::new::bound
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num), line:6:18, endln:6:21
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put), line:9:10, endln:9:13
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:message
        |vpiDirection:1
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put), line:12:14, endln:12:21
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypespec:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:message
        |vpiDirection:1
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get), line:15:10, endln:15:13
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:message
        |vpiDirection:6
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get), line:18:18, endln:18:25
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:message
        |vpiDirection:6
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek), line:21:10, endln:21:14
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:message
        |vpiDirection:6
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek), line:24:18, endln:24:26
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:message
        |vpiDirection:6
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process), line:30:9, endln:30:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self), line:34:29, endln:34:33
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status), line:37:20, endln:37:26
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill), line:40:10, endln:40:14
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await), line:43:10, endln:43:15
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend), line:46:10, endln:46:17
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume), line:49:10, endln:49:16
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |vpiValue:
        \_Constant: 
          |vpiParent:
          \_EnumConst: (FINISHED), line:32:20, endln:32:28
          |vpiTypespec:
          \_RefTypespec: (builtin::process::FINISHED), line:32:20, endln:32:28
            |vpiParent:
            \_Constant: 
            |vpiFullName:builtin::process::FINISHED
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:7
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |vpiValue:
        \_Constant: 
          |vpiParent:
          \_EnumConst: (RUNNING), line:32:30, endln:32:37
          |vpiTypespec:
          \_RefTypespec: (builtin::process::RUNNING), line:32:30, endln:32:37
            |vpiParent:
            \_Constant: 
            |vpiFullName:builtin::process::RUNNING
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:7
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |vpiValue:
        \_Constant: 
          |vpiParent:
          \_EnumConst: (WAITING), line:32:39, endln:32:46
          |vpiTypespec:
          \_RefTypespec: (builtin::process::WAITING), line:32:39, endln:32:46
            |vpiParent:
            \_Constant: 
            |vpiFullName:builtin::process::WAITING
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:7
          |vpiSize:64
          |vpiDecompile:2
          |vpiValue:2
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |vpiValue:
        \_Constant: 
          |vpiParent:
          \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
          |vpiTypespec:
          \_RefTypespec: (builtin::process::SUSPENDED), line:32:48, endln:32:57
            |vpiParent:
            \_Constant: 
            |vpiFullName:builtin::process::SUSPENDED
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:7
          |vpiSize:64
          |vpiDecompile:3
          |vpiValue:3
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |vpiValue:
        \_Constant: 
          |vpiParent:
          \_EnumConst: (KILLED), line:32:59, endln:32:65
          |vpiTypespec:
          \_RefTypespec: (builtin::process::KILLED), line:32:59, endln:32:65
            |vpiParent:
            \_Constant: 
            |vpiFullName:builtin::process::KILLED
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:7
          |vpiSize:64
          |vpiDecompile:4
          |vpiValue:4
    |vpiTypespec:
    \_IntTypespec: 
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiSigned:1
    |vpiTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state), line:32:68, endln:32:73
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore), line:55:9, endln:55:18
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:keyCount
        |vpiDirection:1
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiTypespec:
          \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:33, endln:57:34
            |vpiParent:
            \_Constant: , line:57:33, endln:57:34
            |vpiFullName:builtin::semaphore::new::keyCount
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put), line:60:10, endln:60:13
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:keyCount
        |vpiDirection:1
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiTypespec:
          \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:29, endln:60:30
            |vpiParent:
            \_Constant: , line:60:29, endln:60:30
            |vpiFullName:builtin::semaphore::put::keyCount
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get), line:63:10, endln:63:13
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:keyCount
        |vpiDirection:1
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiTypespec:
          \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:29, endln:63:30
            |vpiParent:
            \_Constant: , line:63:29, endln:63:30
            |vpiFullName:builtin::semaphore::get::keyCount
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get), line:66:18, endln:66:25
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:keyCount
        |vpiDirection:1
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiTypespec:
          \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:41, endln:66:42
            |vpiParent:
            \_Constant: , line:66:41, endln:66:42
            |vpiFullName:builtin::semaphore::try_get::keyCount
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypespec:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypespec:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypespec:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypespec:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypespec:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypespec:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
  |vpiTypespec:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
  |vpiTypespec:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:4:8, endln:4:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:work@top
  |vpiInternalScope:
  \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:
    \_Identifier: (prince_shiftrows_32bit), line:45:36, endln:45:58
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiName:prince_shiftrows_32bit
    |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiInternalScope:
    \_Begin: (work@top.prince_shiftrows_32bit)
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiTypespec:
    \_LogicTypespec: , line:45:23, endln:45:28
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiRange:
      \_Range: , line:45:29, endln:45:35
        |vpiParent:
        \_LogicTypespec: , line:45:23, endln:45:28
        |vpiLeftRange:
        \_Constant: , line:45:30, endln:45:32
          |vpiParent:
          \_Range: , line:45:29, endln:45:35
          |vpiTypespec:
          \_RefTypespec: (work@top.prince_shiftrows_32bit), line:45:30, endln:45:32
            |vpiParent:
            \_Constant: , line:45:30, endln:45:32
            |vpiFullName:work@top.prince_shiftrows_32bit
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:31
          |vpiValue:31
        |vpiRightRange:
        \_Constant: , line:45:33, endln:45:34
          |vpiParent:
          \_Range: , line:45:29, endln:45:35
          |vpiTypespec:
          \_RefTypespec: (work@top.prince_shiftrows_32bit), line:45:33, endln:45:34
            |vpiParent:
            \_Constant: , line:45:33, endln:45:34
            |vpiFullName:work@top.prince_shiftrows_32bit
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
    |vpiTypespec:
    \_IntTypespec: 
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
    |vpiTypespec:
    \_LogicTypespec: , line:46:64, endln:46:69
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiRange:
      \_Range: , line:46:70, endln:46:76
        |vpiParent:
        \_LogicTypespec: , line:46:64, endln:46:69
        |vpiLeftRange:
        \_Constant: , line:46:71, endln:46:73
          |vpiParent:
          \_Range: , line:46:70, endln:46:76
          |vpiTypespec:
          \_RefTypespec: (work@top.prince_shiftrows_32bit), line:46:71, endln:46:73
            |vpiParent:
            \_Constant: , line:46:71, endln:46:73
            |vpiFullName:work@top.prince_shiftrows_32bit
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:15
          |vpiValue:15
        |vpiRightRange:
        \_Constant: , line:46:74, endln:46:75
          |vpiParent:
          \_Range: , line:46:70, endln:46:76
          |vpiTypespec:
          \_RefTypespec: (work@top.prince_shiftrows_32bit), line:46:74, endln:46:75
            |vpiParent:
            \_Constant: , line:46:74, endln:46:75
            |vpiFullName:work@top.prince_shiftrows_32bit
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
      |vpiRange:
      \_Range: , line:46:76, endln:46:81
        |vpiParent:
        \_LogicTypespec: , line:46:64, endln:46:69
        |vpiLeftRange:
        \_Constant: , line:46:77, endln:46:78
          |vpiParent:
          \_Range: , line:46:76, endln:46:81
          |vpiTypespec:
          \_RefTypespec: (work@top.prince_shiftrows_32bit), line:46:77, endln:46:78
            |vpiParent:
            \_Constant: , line:46:77, endln:46:78
            |vpiFullName:work@top.prince_shiftrows_32bit
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:3
          |vpiValue:3
        |vpiRightRange:
        \_Constant: , line:46:79, endln:46:80
          |vpiParent:
          \_Range: , line:46:76, endln:46:81
          |vpiTypespec:
          \_RefTypespec: (work@top.prince_shiftrows_32bit), line:46:79, endln:46:80
            |vpiParent:
            \_Constant: , line:46:79, endln:46:80
            |vpiFullName:work@top.prince_shiftrows_32bit
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
    |vpiImportTypespec:
    \_LogicTypespec: , line:45:23, endln:45:28
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: , line:46:64, endln:46:69
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@top.prince_shiftrows_32bit), line:45:23, endln:45:35
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiFullName:work@top.prince_shiftrows_32bit
      |vpiActual:
      \_LogicTypespec: , line:45:23, endln:45:28
    |vpiIODecl:
    \_IODecl: (state_in), line:45:77, endln:45:85
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiName:state_in
      |vpiDirection:1
      |vpiTypespec:
      \_RefTypespec: (work@top.prince_shiftrows_32bit.state_in), line:45:59, endln:45:71
        |vpiParent:
        \_IODecl: (state_in), line:45:77, endln:45:85
        |vpiFullName:work@top.prince_shiftrows_32bit.state_in
        |vpiActual:
        \_LogicTypespec: , line:45:23, endln:45:28
    |vpiIODecl:
    \_IODecl: (shifts), line:46:82, endln:46:88
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiName:shifts
      |vpiDirection:1
      |vpiTypespec:
      \_RefTypespec: (work@top.prince_shiftrows_32bit.shifts), line:46:64, endln:46:81
        |vpiParent:
        \_IODecl: (shifts), line:46:82, endln:46:88
        |vpiFullName:work@top.prince_shiftrows_32bit.shifts
        |vpiActual:
        \_LogicTypespec: , line:46:64, endln:46:69
    |vpiStmt:
    \_Begin: (work@top.prince_shiftrows_32bit)
  |vpiTypespec:
  \_TypedefTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:43:6, endln:43:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:
    \_Identifier: (spi_device_reg2hw_intr_enable_reg_t), line:43:6, endln:43:41
      |vpiParent:
      \_TypedefTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:43:6, endln:43:41
      |vpiName:spi_device_reg2hw_intr_enable_reg_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.spi_device_reg2hw_intr_enable_reg_t), line:38:9, endln:43:5
      |vpiParent:
      \_TypedefTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:43:6, endln:43:41
      |vpiFullName:work@top.spi_device_reg2hw_intr_enable_reg_t
      |vpiActual:
      \_StructTypespec: , line:38:9, endln:43:5
  |vpiTypespec:
  \_StructTypespec: , line:38:9, endln:43:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (txunderflow), line:42:10, endln:42:21
      |vpiParent:
      \_StructTypespec: , line:38:9, endln:43:5
      |vpiName:txunderflow
      |vpiTypespec:
      \_RefTypespec: (work@top.txunderflow), line:40:2, endln:42:9
        |vpiParent:
        \_TypespecMember: (txunderflow), line:42:10, endln:42:21
        |vpiFullName:work@top.txunderflow
        |vpiActual:
        \_StructTypespec: , line:40:2, endln:42:9
  |vpiTypespec:
  \_StructTypespec: , line:40:2, endln:42:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (q), line:41:23, endln:41:24
      |vpiParent:
      \_StructTypespec: , line:40:2, endln:42:9
      |vpiName:q
      |vpiTypespec:
      \_RefTypespec: (work@top.q), line:41:10, endln:41:15
        |vpiParent:
        \_TypespecMember: (q), line:41:23, endln:41:24
        |vpiFullName:work@top.q
        |vpiActual:
        \_LogicTypespec: , line:41:10, endln:41:15
  |vpiTypespec:
  \_LogicTypespec: , line:41:10, endln:41:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiTypespec:
  \_ModuleTypespec: (prim_subreg)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:prim_subreg
  |vpiImportTypespec:
  \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
  |vpiImportTypespec:
  \_TypedefTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:43:6, endln:43:41
  |vpiImportTypespec:
  \_StructTypespec: , line:38:9, endln:43:5
  |vpiImportTypespec:
  \_StructTypespec: , line:40:2, endln:42:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:41:10, endln:41:15
  |vpiImportTypespec:
  \_ModuleTypespec: (prim_subreg)
  |vpiImportTypespec:
  \_Net: (work@top.b), line:4:25, endln:4:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:4:19, endln:4:24
      |vpiParent:
      \_Net: (work@top.b), line:4:25, endln:4:26
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:41:10, endln:41:15
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.a), line:4:41, endln:4:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:4:35, endln:4:40
      |vpiParent:
      \_Net: (work@top.a), line:4:41, endln:4:42
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:41:10, endln:41:15
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.clk_i), line:33:14, endln:33:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:clk_i
    |vpiFullName:work@top.clk_i
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
  |vpiNet:
  \_Net: (work@top.b), line:4:25, endln:4:26
  |vpiNet:
  \_Net: (work@top.a), line:4:41, endln:4:42
  |vpiNet:
  \_Net: (work@top.clk_i), line:33:14, endln:33:19
  |vpiPort:
  \_Port: (b), line:4:25, endln:4:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:4:19, endln:4:24
      |vpiParent:
      \_Port: (b), line:4:25, endln:4:26
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:41:10, endln:41:15
  |vpiPort:
  \_Port: (a), line:4:41, endln:4:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:4:35, endln:4:40
      |vpiParent:
      \_Port: (a), line:4:41, endln:4:42
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:41:10, endln:41:15
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiLhs:
    \_RefObj: (work@top.a), line:9:11, endln:9:12
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_Net: (work@top.a), line:4:41, endln:4:42
    |vpiRhs:
    \_RefObj: (work@top.b), line:9:15, endln:9:16
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:16
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_Net: (work@top.b), line:4:25, endln:4:26
  |vpiContAssign:
  \_ContAssign: , line:15:11, endln:15:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiLhs:
    \_RefObj: (work@top.a), line:15:11, endln:15:12
      |vpiParent:
      \_ContAssign: , line:15:11, endln:15:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_Net: (work@top.a), line:4:41, endln:4:42
    |vpiRhs:
    \_RefObj: (work@top.b), line:15:15, endln:15:16
      |vpiParent:
      \_ContAssign: , line:15:11, endln:15:16
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_Net: (work@top.b), line:4:25, endln:4:26
  |vpiContAssign:
  \_ContAssign: , line:20:11, endln:20:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiLhs:
    \_RefObj: (work@top.a), line:20:11, endln:20:12
      |vpiParent:
      \_ContAssign: , line:20:11, endln:20:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_Net: (work@top.a), line:4:41, endln:4:42
    |vpiRhs:
    \_RefObj: (work@top.b), line:20:15, endln:20:16
      |vpiParent:
      \_ContAssign: , line:20:11, endln:20:16
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_Net: (work@top.b), line:4:25, endln:4:26
  |vpiContAssign:
  \_ContAssign: , line:26:9, endln:26:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiLhs:
    \_RefObj: (work@top.a), line:26:9, endln:26:10
      |vpiParent:
      \_ContAssign: , line:26:9, endln:26:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_Net: (work@top.a), line:4:41, endln:4:42
    |vpiRhs:
    \_RefObj: (work@top.b), line:26:13, endln:26:14
      |vpiParent:
      \_ContAssign: , line:26:9, endln:26:14
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_Net: (work@top.b), line:4:25, endln:4:26
  |vpiRefModule:
  \_RefModule: work@prim_subreg (u_ip0_p7), line:30:2, endln:30:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:u_ip0_p7
    |vpiDefName:work@prim_subreg
    |vpiPort:
    \_Port: (clk_i), line:33:5, endln:33:10
      |vpiParent:
      \_RefModule: work@prim_subreg (u_ip0_p7), line:30:2, endln:30:13
      |vpiName:clk_i
      |vpiHighConn:
      \_RefObj: (work@top.u_ip0_p7.clk_i.clk_i), line:33:14, endln:33:19
        |vpiParent:
        \_Port: (clk_i), line:33:5, endln:33:10
        |vpiName:clk_i
        |vpiFullName:work@top.u_ip0_p7.clk_i.clk_i
        |vpiActual:
        \_Net: (work@top.clk_i), line:33:14, endln:33:19
  |vpiEndLabel:toto
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 5
[   NOTE] : 1

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/PreprocUhdmCov/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/PreprocUhdmCov/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                             203     203       0         0
----------------------------------------------------------------
                                   203     203       0         0
===================== END REDUCTION RESULT =====================
