// Seed: 2207156308
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_4 = -1'b0 ^ ~1;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {id_1 #(.id_2(id_2)) ==? -1, id_1, -1 - 1'h0} = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
