\hypertarget{bsps_2riscv_2riscv_2irq_2irq_8c}{}\section{bsps/riscv/riscv/irq/irq.c File Reference}
\label{bsps_2riscv_2riscv_2irq_2irq_8c}\index{bsps/riscv/riscv/irq/irq.c@{bsps/riscv/riscv/irq/irq.c}}


Interrupt support.  


{\ttfamily \#include $<$bsp/irq.\+h$>$}\newline
{\ttfamily \#include $<$bsp/fatal.\+h$>$}\newline
{\ttfamily \#include $<$bsp/fdt.\+h$>$}\newline
{\ttfamily \#include $<$bsp/irq-\/generic.\+h$>$}\newline
{\ttfamily \#include $<$bsp/riscv.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/percpu.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/riscv-\/utility.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/smpimpl.\+h$>$}\newline
{\ttfamily \#include $<$libfdt.\+h$>$}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries \+\_\+\+R\+I\+S\+C\+V\+\_\+\+Interrupt\+\_\+dispatch} (uintptr\+\_\+t mcause, \mbox{\hyperlink{structPer__CPU__Control}{Per\+\_\+\+C\+P\+U\+\_\+\+Control}} $\ast$cpu\+\_\+self)
\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__bsp__interrupt_gab114a6e92b17b99bf52cf24d1125a9df}{bsp\+\_\+interrupt\+\_\+facility\+\_\+initialize}} (void)
\begin{DoxyCompactList}\small\item\em B\+SP specific initialization. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__bsp__interrupt_ga9968f1703b04b05f4f7e9fc5220da39a}{bsp\+\_\+interrupt\+\_\+vector\+\_\+enable}} (\mbox{\hyperlink{group__ClassicINTR_ga3e434c197d99f128e78cae4d9358bd8b}{rtems\+\_\+vector\+\_\+number}} vector)
\begin{DoxyCompactList}\small\item\em Enables the interrupt vector with number {\itshape vector}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__bsp__interrupt_ga5428b914d0cb037e9b3f7cb2b758cabd}{bsp\+\_\+interrupt\+\_\+vector\+\_\+disable}} (\mbox{\hyperlink{group__ClassicINTR_ga3e434c197d99f128e78cae4d9358bd8b}{rtems\+\_\+vector\+\_\+number}} vector)
\begin{DoxyCompactList}\small\item\em Disables the interrupt vector with number {\itshape vector}. \end{DoxyCompactList}\item 
void {\bfseries bsp\+\_\+interrupt\+\_\+set\+\_\+affinity} (\mbox{\hyperlink{group__ClassicINTR_ga3e434c197d99f128e78cae4d9358bd8b}{rtems\+\_\+vector\+\_\+number}} vector, const Processor\+\_\+mask $\ast$affinity)
\item 
void {\bfseries bsp\+\_\+interrupt\+\_\+get\+\_\+affinity} (\mbox{\hyperlink{group__ClassicINTR_ga3e434c197d99f128e78cae4d9358bd8b}{rtems\+\_\+vector\+\_\+number}} vector, Processor\+\_\+mask $\ast$affinity)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{bsps_2riscv_2riscv_2irq_2irq_8c_a7a6a2e0ff74cf4c6e09351b4dd5de1ca}\label{bsps_2riscv_2riscv_2irq_2irq_8c_a7a6a2e0ff74cf4c6e09351b4dd5de1ca}} 
volatile \mbox{\hyperlink{structRISCV__CLINT__regs}{R\+I\+S\+C\+V\+\_\+\+C\+L\+I\+N\+T\+\_\+regs}} $\ast$ {\bfseries riscv\+\_\+clint}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Interrupt support. 

