
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.260813                       # Number of seconds simulated
sim_ticks                                260812872000                       # Number of ticks simulated
final_tick                               9095926932500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69470                       # Simulator instruction rate (inst/s)
host_op_rate                                    92304                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181186804                       # Simulator tick rate (ticks/s)
host_mem_usage                                2222180                       # Number of bytes of host memory used
host_seconds                                  1439.47                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1188800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1199232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       202176                       # Number of bytes written to this memory
system.physmem.bytes_written::total            202176                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                163                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18575                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18738                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3159                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3159                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                39998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              4558057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4598055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           39998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            775176                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 775176                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            775176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               39998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             4558057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5373232                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14632                       # number of replacements
system.l2.tagsinuse                       3946.049179                       # Cycle average of tags in use
system.l2.total_refs                           838979                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18725                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.805287                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   9066836890000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           107.316529                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              18.813133                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3819.919516                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026200                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.004593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.932598                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.963391                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               680639                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  680639                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           159965                       # number of Writeback hits
system.l2.Writeback_hits::total                159965                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              24554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24554                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                705193                       # number of demand (read+write) hits
system.l2.demand_hits::total                   705193                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               705193                       # number of overall hits
system.l2.overall_hits::total                  705193                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                163                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18098                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18261                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 477                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18575                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18738                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                163                       # number of overall misses
system.l2.overall_misses::cpu.data              18575                       # number of overall misses
system.l2.overall_misses::total                 18738                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      8772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    962543500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       971315500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     24924000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24924000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       8772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     987467500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        996239500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      8772000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    987467500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       996239500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           698737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              698900                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       159965                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            159965                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25031                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            723768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               723931                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           723768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              723931                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026128                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.019056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019056                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.025664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025884                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.025664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025884                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53815.950920                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53185.075699                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53190.706971                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52251.572327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52251.572327                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53815.950920                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53161.103634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53166.800085                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53815.950920                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53161.103634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53166.800085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3159                       # number of writebacks
system.l2.writebacks::total                      3159                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18261                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            477                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18738                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      6790500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    741491000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    748281500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19166500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19166500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6790500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    760657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    767448000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6790500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    760657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    767448000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026128                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.019056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019056                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.025664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.025664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025884                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41659.509202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40970.880760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40977.027545                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40181.341719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40181.341719                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41659.509202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40950.605653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40956.772334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41659.509202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40950.605653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40956.772334                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7297680                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7297680                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            195165                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5271706                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5255884                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.699869                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        522242427                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10454997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      115456250                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7297680                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5255884                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24358406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2807908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              437714933                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10293533                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          475136686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.325368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.488428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                451371128     95.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   325556      0.07%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1040078      0.22%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2335777      0.49%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   705014      0.15%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1774561      0.37%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2094003      0.44%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3000397      0.63%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12490172      2.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            475136686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013974                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.221078                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 19423782                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             429452515                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17258727                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6393353                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2608308                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              153771462                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2608308                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26603253                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               389764909                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14718187                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              41442028                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              152927552                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              20134026                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               14134010                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3436007                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           178516495                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             399489333                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        147642057                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         251847276                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 24886442                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  86455154                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24550797                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4849542                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2913152                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            38792                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  152838276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 146945156                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             45806                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        19954046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     19880005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     475136686                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.309269                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.667808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           366030055     77.04%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            84610477     17.81%     94.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14463057      3.04%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7377267      1.55%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2052308      0.43%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              557969      0.12%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               41385      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3967      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 201      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       475136686                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2900576     19.15%     19.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              11951981     78.89%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 296818      1.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    74      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17202      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              53401177     36.34%     36.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     36.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     36.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            64165091     43.67%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24518930     16.69%     96.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4842756      3.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              146945156                       # Type of FU issued
system.cpu.iq.rate                           0.281373                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    15149449                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.103096                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          600211166                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          72867790                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     61028141                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           184011085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           99925089                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     85574071                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               63949364                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                98128039                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           649685                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2359732                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       244270                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2608308                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                45156202                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7929255                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           152838292                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8652                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24550797                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4849542                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4572309                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     6                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            543                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108519                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87009                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               195528                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             146621742                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24513543                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            323412                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     29355232                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6579642                       # Number of branches executed
system.cpu.iew.exec_stores                    4841689                       # Number of stores executed
system.cpu.iew.exec_rate                     0.280754                       # Inst execution rate
system.cpu.iew.wb_sent                      146604084                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     146602212                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 101879375                       # num instructions producing a value
system.cpu.iew.wb_consumers                 184653107                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.280717                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.551734                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        19969297                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            195165                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    472528378                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.281188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.199852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    433906053     91.83%     91.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12890130      2.73%     94.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6984223      1.48%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3983697      0.84%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2875689      0.61%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3529349      0.75%     98.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       588262      0.12%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       787410      0.17%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6983565      1.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    472528378                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6983565                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    618383240                       # The number of ROB reads
system.cpu.rob.rob_writes                   308285332                       # The number of ROB writes
system.cpu.timesIdled                        15032660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        47105741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               5.222424                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.222424                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.191482                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.191482                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                168471367                       # number of integer regfile reads
system.cpu.int_regfile_writes                92384030                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 166370304                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 79690048                       # number of floating regfile writes
system.cpu.misc_regfile_reads                43711741                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.tagsinuse                138.892681                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10293315                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    163                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               63149.171779                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     138.892681                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.271275                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.271275                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10293315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10293315                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10293315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10293315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10293315                       # number of overall hits
system.cpu.icache.overall_hits::total        10293315                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           218                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          218                       # number of overall misses
system.cpu.icache.overall_misses::total           218                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11497000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11497000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11497000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11497000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11497000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10293533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10293533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10293533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10293533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10293533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10293533                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52738.532110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52738.532110                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52738.532110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52738.532110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52738.532110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52738.532110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8937000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8937000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8937000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8937000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8937000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8937000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54828.220859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54828.220859                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54828.220859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54828.220859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54828.220859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54828.220859                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 723256                       # number of replacements
system.cpu.dcache.tagsinuse                511.912260                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 26995480                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 723768                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  37.298527                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835808293000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.912260                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999829                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999829                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22415370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22415370                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4580110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4580110                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26995480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26995480                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26995480                       # number of overall hits
system.cpu.dcache.overall_hits::total        26995480                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1443514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1443514                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25162                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1468676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1468676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1468676                       # number of overall misses
system.cpu.dcache.overall_misses::total       1468676                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  19937970000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19937970000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    347432492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    347432492                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  20285402492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20285402492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  20285402492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20285402492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23858884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23858884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     28464156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28464156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     28464156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28464156                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.060502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060502                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005464                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051597                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13812.107122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13812.107122                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13807.824974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13807.824974                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13812.033758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13812.033758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13812.033758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13812.033758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       137947                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.730977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       159965                       # number of writebacks
system.cpu.dcache.writebacks::total            159965                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       744777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       744777                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       744908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       744908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       744908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       744908                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       698737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       698737                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25031                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       723768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       723768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       723768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       723768                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8487474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8487474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    295902492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    295902492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8783376492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8783376492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8783376492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8783376492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025427                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12146.879298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12146.879298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11821.441093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11821.441093                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12135.624250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12135.624250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12135.624250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12135.624250                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
