library ieee;
use ieee.std_logic_1164.all;

Entity FLIP is port(
	D,CLK: in std_logic;
	Q: out std_logic
);

end FLIP;

Architecture FLOP of FLIP is
begin
	
end FLOP;

	