\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md1}{}\doxysection{Header files}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md1}

\begin{DoxyItemize}
\item /\+Users/youssef/\+Documents/\+Work/\+Efabless/\+EF\+\_\+\+GPIO8/fw/\+EF\+\_\+\+Driver\+\_\+\+Common.h
\item /\+Users/youssef/\+Documents/\+Work/\+Efabless/\+EF\+\_\+\+GPIO8/fw/\+EF\+\_\+\+GPIO8.h
\item /\+Users/youssef/\+Documents/\+Work/\+Efabless/\+EF\+\_\+\+GPIO8/fw/\+EF\+\_\+\+GPIO8\+\_\+regs.h
\end{DoxyItemize}\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md2}{}\doxysection{File /\+Users/youssef/\+Documents/\+Work/\+Efabless/\+EF\+\_\+\+GPIO8/fw/\+EF\+\_\+\+Driver\+\_\+\+Common.\+h}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md2}
{\itshape C header file for common driver definitions and types.}\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md3}{}\doxysection{Structures and Types}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md3}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endhead
\PBS\raggedleft typedef uint32\+\_\+t   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ ~\newline
{\itshape A type that is used to return the status of the driver functions.}   \\\cline{1-2}
\end{longtabu}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md4}{}\doxysection{Macros}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md4}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endhead
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR$\ast$$\ast$ 1~\newline
{\itshape Unspecified error.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR\textbackslash{}\+\_\+\+BUSY$\ast$$\ast$ 2~\newline
{\itshape Driver is busy.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR\textbackslash{}\+\_\+\+NO\textbackslash{}\+\_\+\+DATA$\ast$$\ast$ 7~\newline
{\itshape No data available.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR\textbackslash{}\+\_\+\+PARAMETER$\ast$$\ast$ 5~\newline
{\itshape Parameter error.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR\textbackslash{}\+\_\+\+SPECIFIC$\ast$$\ast$ 6~\newline
{\itshape Start of driver specific errors.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR\textbackslash{}\+\_\+\+TIMEOUT$\ast$$\ast$ 3~\newline
{\itshape Timeout occurred.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+ERROR\textbackslash{}\+\_\+\+UNSUPPORTED$\ast$$\ast$ 4~\newline
{\itshape Operation not supported.}    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+OK$\ast$$\ast$ 0~\newline
{\itshape Operation succeeded.}   \\\cline{1-2}
\end{longtabu}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md5}{}\doxysection{Structures and Types Documentation}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md5}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md6}{}\doxysubsection{typedef $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+STATUS$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md6}
{\itshape A type that is used to return the status of the driver functions.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{typedef}\ uint32\_t\ \mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}};}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md7}{}\doxysection{Macros Documentation}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md7}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md8}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md8}
{\itshape Unspecified error.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\ 1}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md9}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR\+\_\+\+BUSY$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md9}
{\itshape Driver is busy.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\_BUSY\ 2}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md10}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR\+\_\+\+NO\+\_\+\+DATA$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md10}
{\itshape No data available.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\_NO\_DATA\ 7}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md11}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR\+\_\+\+PARAMETER$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md11}
{\itshape Parameter error.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\_PARAMETER\ 5}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md12}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR\+\_\+\+SPECIFIC$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md12}
{\itshape Start of driver specific errors.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\_SPECIFIC\ 6}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md13}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR\+\_\+\+TIMEOUT$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md13}
{\itshape Timeout occurred.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\_TIMEOUT\ 3}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md14}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+ERROR\+\_\+\+UNSUPPORTED$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md14}
{\itshape Operation not supported.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_ERROR\_UNSUPPORTED\ 4}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md15}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+DRIVER\+\_\+\+OK$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md15}
{\itshape Operation succeeded.} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_DRIVER\_OK\ 0}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md16}{}\doxysection{File /\+Users/youssef/\+Documents/\+Work/\+Efabless/\+EF\+\_\+\+GPIO8/fw/\+EF\+\_\+\+GPIO8.\+h}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md16}
{\itshape C header file for GPIO8 APIs which contains the function prototypes.}\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md17}{}\doxysection{Functions}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md17}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endhead
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+get\+IM$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t $\ast$gpio\+\_\+im) ~\newline
    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+get\+MIS$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t $\ast$gpio\+\_\+mis) ~\newline
    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+get\+RIS$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t $\ast$gpio\+\_\+ris) ~\newline
    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+read\+Data$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t $\ast$gpio\+\_\+data) ~\newline
{\itshape reads the input value of the GPIOs}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+read\+Direction$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t $\ast$gpio\+\_\+dir) ~\newline
{\itshape gets the direction of all GPIOs}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+read\+Packed\+Data$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint8\+\_\+t pins, uint32\+\_\+t $\ast$packed\+\_\+data) ~\newline
{\itshape This function reads the data from a specified set of pins in a GPIO port. Given a bit-\/packed representation of the pin(s), it reads the data from the pin(s).}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+set\+Gclk\+Enable$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t value) ~\newline
{\itshape sets the GCLK enable bit in the GPIO register to a certain value}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+set\+ICR$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t mask) ~\newline
    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+set\+IM$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t mask) ~\newline
    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+set\+Pin\+Direction$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t pin, uint32\+\_\+t dir) ~\newline
{\itshape sets the direction of one GPIO pin}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+set\+Pin\+Packed\+Direction$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint8\+\_\+t pins, uint32\+\_\+t dir) ~\newline
    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+wait\+Input$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t compare\+\_\+value) ~\newline
{\itshape wait until the input GPIOs have a certain value}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+wait\textbackslash{}\+\_\+\+Input\+Pin$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t pin, uint32\+\_\+t compare\+\_\+value) ~\newline
{\itshape wait until a GPIO pin have a certain value}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+write\+All\+Direction$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t data) ~\newline
{\itshape sets the direction of all GPIOs}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+write\+Data$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint32\+\_\+t data) ~\newline
{\itshape drives the output value of the GPIOs}    \\\cline{1-2}
\PBS\raggedleft $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+write\+Packed\+Data$\ast$$\ast$ ($\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ gpio, uint8\+\_\+t pins, uint8\+\_\+t data) ~\newline
   \\\cline{1-2}
\end{longtabu}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md18}{}\doxysection{Macros}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md18}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endhead
\PBS\raggedleft define   &$\ast$$\ast$\+GPIO8\textbackslash{}\+\_\+\+INPUT$\ast$$\ast$ 0~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+GPIO8\textbackslash{}\+\_\+\+OUTPUT$\ast$$\ast$ 1~\newline
   \\\cline{1-2}
\end{longtabu}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md19}{}\doxysection{Functions Documentation}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md19}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md20}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+get\+IM$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md20}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_aced8806671264bd3dc9ed067626a19dd}{EF\_GPIO8\_getIM}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ *gpio\_im}
\DoxyCodeLine{)\ }

\end{DoxyCode}


returns the value of the Interrupts Masking Register; which enable and disables interrupts


\begin{DoxyItemize}
\item bit 0 P0\+HI \+: Pin 0 is high
\item bit 1 P1\+HI \+: Pin 1 is high
\item bit 2 P2\+HI \+: Pin 2 is high
\item bit 3 P3\+HI \+: Pin 3 is high
\item bit 4 P4\+HI \+: Pin 4 is high
\item bit 5 P5\+HI \+: Pin 5 is high
\item bit 6 P6\+HI \+: Pin 6 is high
\item bit 7 P7\+HI \+: Pin 7 is high
\item bit 8 P0\+LO \+: Pin 0 is low
\item bit 9 P1\+LO \+: Pin 1 is low
\item bit 10 P2\+LO \+: Pin 2 is low
\item bit 11 P3\+LO \+: Pin 3 is low
\item bit 12 P4\+LO \+: Pin 4 is low
\item bit 13 P5\+LO \+: Pin 5 is low
\item bit 14 P6\+LO \+: Pin 6 is low
\item bit 15 P7\+LO \+: Pin 7 is low
\item bit 16 P0\+PE \+: Pin 0 has observed a rising edge
\item bit 17 P1\+PE \+: Pin 1 has observed a rising edge
\item bit 18 P2\+PE \+: Pin 2 has observed a rising edge
\item bit 19 P3\+PE \+: Pin 3 has observed a rising edge
\item bit 20 P4\+PE \+: Pin 4 has observed a rising edge
\item bit 21 P5\+PE \+: Pin 5 has observed a rising edge
\item bit 22 P6\+PE \+: Pin 6 has observed a rising edge
\item bit 23 P7\+PE \+: Pin 7 has observed a rising edge
\item bit 24 P0\+NE \+: Pin 0 has observed a falling edge
\item bit 25 P1\+NE \+: Pin 1 has observed a falling edge
\item bit 26 P2\+NE \+: Pin 2 has observed a falling edge
\item bit 27 P3\+NE \+: Pin 3 has observed a falling edge
\item bit 28 P4\+NE \+: Pin 4 has observed a falling edge
\item bit 29 P5\+NE \+: Pin 5 has observed a falling edge
\item bit 30 P6\+NE \+: Pin 6 has observed a falling edge
\item bit 31 P7\+NE \+: Pin 7 has observed a falling edge
\end{DoxyItemize}

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily gpio\+\_\+im} The value of the IM register
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md21}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+get\+MIS$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md21}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_ad682e81ce28629ff1456f1305c24e319}{EF\_GPIO8\_getMIS}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ *gpio\_mis}
\DoxyCodeLine{)\ }

\end{DoxyCode}


returns the value of the Masked Interrupt Status Register


\begin{DoxyItemize}
\item bit 0 P0\+HI \+: Pin 0 is high
\item bit 1 P1\+HI \+: Pin 1 is high
\item bit 2 P2\+HI \+: Pin 2 is high
\item bit 3 P3\+HI \+: Pin 3 is high
\item bit 4 P4\+HI \+: Pin 4 is high
\item bit 5 P5\+HI \+: Pin 5 is high
\item bit 6 P6\+HI \+: Pin 6 is high
\item bit 7 P7\+HI \+: Pin 7 is high
\item bit 8 P0\+LO \+: Pin 0 is low
\item bit 9 P1\+LO \+: Pin 1 is low
\item bit 10 P2\+LO \+: Pin 2 is low
\item bit 11 P3\+LO \+: Pin 3 is low
\item bit 12 P4\+LO \+: Pin 4 is low
\item bit 13 P5\+LO \+: Pin 5 is low
\item bit 14 P6\+LO \+: Pin 6 is low
\item bit 15 P7\+LO \+: Pin 7 is low
\item bit 16 P0\+PE \+: Pin 0 has observed a rising edge
\item bit 17 P1\+PE \+: Pin 1 has observed a rising edge
\item bit 18 P2\+PE \+: Pin 2 has observed a rising edge
\item bit 19 P3\+PE \+: Pin 3 has observed a rising edge
\item bit 20 P4\+PE \+: Pin 4 has observed a rising edge
\item bit 21 P5\+PE \+: Pin 5 has observed a rising edge
\item bit 22 P6\+PE \+: Pin 6 has observed a rising edge
\item bit 23 P7\+PE \+: Pin 7 has observed a rising edge
\item bit 24 P0\+NE \+: Pin 0 has observed a falling edge
\item bit 25 P1\+NE \+: Pin 1 has observed a falling edge
\item bit 26 P2\+NE \+: Pin 2 has observed a falling edge
\item bit 27 P3\+NE \+: Pin 3 has observed a falling edge
\item bit 28 P4\+NE \+: Pin 4 has observed a falling edge
\item bit 29 P5\+NE \+: Pin 5 has observed a falling edge
\item bit 30 P6\+NE \+: Pin 6 has observed a falling edge
\item bit 31 P7\+NE \+: Pin 7 has observed a falling edge
\end{DoxyItemize}

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily gpio\+\_\+mis} The value of the MIS register
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md22}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+get\+RIS$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md22}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a3e41416bfcc55c3abbedc8fddaae761b}{EF\_GPIO8\_getRIS}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ *gpio\_ris}
\DoxyCodeLine{)\ }

\end{DoxyCode}


returns the value of the Raw Interrupt Status Register


\begin{DoxyItemize}
\item bit 0 P0\+HI \+: Pin 0 is high
\item bit 1 P1\+HI \+: Pin 1 is high
\item bit 2 P2\+HI \+: Pin 2 is high
\item bit 3 P3\+HI \+: Pin 3 is high
\item bit 4 P4\+HI \+: Pin 4 is high
\item bit 5 P5\+HI \+: Pin 5 is high
\item bit 6 P6\+HI \+: Pin 6 is high
\item bit 7 P7\+HI \+: Pin 7 is high
\item bit 8 P0\+LO \+: Pin 0 is low
\item bit 9 P1\+LO \+: Pin 1 is low
\item bit 10 P2\+LO \+: Pin 2 is low
\item bit 11 P3\+LO \+: Pin 3 is low
\item bit 12 P4\+LO \+: Pin 4 is low
\item bit 13 P5\+LO \+: Pin 5 is low
\item bit 14 P6\+LO \+: Pin 6 is low
\item bit 15 P7\+LO \+: Pin 7 is low
\item bit 16 P0\+PE \+: Pin 0 has observed a rising edge
\item bit 17 P1\+PE \+: Pin 1 has observed a rising edge
\item bit 18 P2\+PE \+: Pin 2 has observed a rising edge
\item bit 19 P3\+PE \+: Pin 3 has observed a rising edge
\item bit 20 P4\+PE \+: Pin 4 has observed a rising edge
\item bit 21 P5\+PE \+: Pin 5 has observed a rising edge
\item bit 22 P6\+PE \+: Pin 6 has observed a rising edge
\item bit 23 P7\+PE \+: Pin 7 has observed a rising edge
\item bit 24 P0\+NE \+: Pin 0 has observed a falling edge
\item bit 25 P1\+NE \+: Pin 1 has observed a falling edge
\item bit 26 P2\+NE \+: Pin 2 has observed a falling edge
\item bit 27 P3\+NE \+: Pin 3 has observed a falling edge
\item bit 28 P4\+NE \+: Pin 4 has observed a falling edge
\item bit 29 P5\+NE \+: Pin 5 has observed a falling edge
\item bit 30 P6\+NE \+: Pin 6 has observed a falling edge
\item bit 31 P7\+NE \+: Pin 7 has observed a falling edge
\end{DoxyItemize}

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily gpio\+\_\+ris} The value of the RIS register
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md23}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+read\+Data$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md23}
{\itshape reads the input value of the GPIOs} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a3252af5bb5b85e2922a86528e5f0cd13}{EF\_GPIO8\_readData}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ *gpio\_data}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily gpio\+\_\+data} The value of the input GPIOs
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md24}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+read\+Direction$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md24}
{\itshape gets the direction of all GPIOs} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a62ca6895f83a606c0b61e55f3db62f97}{EF\_GPIO8\_readDirection}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ *gpio\_dir}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily gpio\+\_\+dir} GPIOs direction where 1 is output and 0 means input. It should be an eight bit value where each bit represents the direction of certain GPIO pin
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md25}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+read\+Packed\+Data$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md25}
{\itshape This function reads the data from a specified set of pins in a GPIO port. Given a bit-\/packed representation of the pin(s), it reads the data from the pin(s).} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a0f1fdac888e9b0d2a90626ad8a0493d7}{EF\_GPIO8\_readPackedData}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint8\_t\ pins,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ *packed\_data}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily pins} The bit-\/packed representation of the pin(s).
\item {\ttfamily packed\+\_\+data} The data read from the pin(s)
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md26}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+set\+Gclk\+Enable$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md26}
{\itshape sets the GCLK enable bit in the GPIO register to a certain value} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_ae56d9d2b99680c6e53b438675fabb37b}{EF\_GPIO8\_setGclkEnable}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ value}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily value} The value of the GCLK enable bit
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md27}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+set\+ICR$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md27}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_af9616feb345e968f951b17178ee82e3b}{EF\_GPIO8\_setICR}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ mask}
\DoxyCodeLine{)\ }

\end{DoxyCode}


sets the value of the Interrupts Clear Register; write 1 to clear the flag


\begin{DoxyItemize}
\item bit 0 P0\+HI \+: Pin 0 is high
\item bit 1 P1\+HI \+: Pin 1 is high
\item bit 2 P2\+HI \+: Pin 2 is high
\item bit 3 P3\+HI \+: Pin 3 is high
\item bit 4 P4\+HI \+: Pin 4 is high
\item bit 5 P5\+HI \+: Pin 5 is high
\item bit 6 P6\+HI \+: Pin 6 is high
\item bit 7 P7\+HI \+: Pin 7 is high
\item bit 8 P0\+LO \+: Pin 0 is low
\item bit 9 P1\+LO \+: Pin 1 is low
\item bit 10 P2\+LO \+: Pin 2 is low
\item bit 11 P3\+LO \+: Pin 3 is low
\item bit 12 P4\+LO \+: Pin 4 is low
\item bit 13 P5\+LO \+: Pin 5 is low
\item bit 14 P6\+LO \+: Pin 6 is low
\item bit 15 P7\+LO \+: Pin 7 is low
\item bit 16 P0\+PE \+: Pin 0 has observed a rising edge
\item bit 17 P1\+PE \+: Pin 1 has observed a rising edge
\item bit 18 P2\+PE \+: Pin 2 has observed a rising edge
\item bit 19 P3\+PE \+: Pin 3 has observed a rising edge
\item bit 20 P4\+PE \+: Pin 4 has observed a rising edge
\item bit 21 P5\+PE \+: Pin 5 has observed a rising edge
\item bit 22 P6\+PE \+: Pin 6 has observed a rising edge
\item bit 23 P7\+PE \+: Pin 7 has observed a rising edge
\item bit 24 P0\+NE \+: Pin 0 has observed a falling edge
\item bit 25 P1\+NE \+: Pin 1 has observed a falling edge
\item bit 26 P2\+NE \+: Pin 2 has observed a falling edge
\item bit 27 P3\+NE \+: Pin 3 has observed a falling edge
\item bit 28 P4\+NE \+: Pin 4 has observed a falling edge
\item bit 29 P5\+NE \+: Pin 5 has observed a falling edge
\item bit 30 P6\+NE \+: Pin 6 has observed a falling edge
\item bit 31 P7\+NE \+: Pin 7 has observed a falling edge
\end{DoxyItemize}

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily mask} The required mask value
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md28}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+set\+IM$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md28}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a174d9f729f90844e4505867469c90607}{EF\_GPIO8\_setIM}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ mask}
\DoxyCodeLine{)\ }

\end{DoxyCode}


sets the value of the Interrupts Masking Register; which enable and disables interrupts


\begin{DoxyItemize}
\item bit 0 P0\+HI \+: Pin 0 is high
\item bit 1 P1\+HI \+: Pin 1 is high
\item bit 2 P2\+HI \+: Pin 2 is high
\item bit 3 P3\+HI \+: Pin 3 is high
\item bit 4 P4\+HI \+: Pin 4 is high
\item bit 5 P5\+HI \+: Pin 5 is high
\item bit 6 P6\+HI \+: Pin 6 is high
\item bit 7 P7\+HI \+: Pin 7 is high
\item bit 8 P0\+LO \+: Pin 0 is low
\item bit 9 P1\+LO \+: Pin 1 is low
\item bit 10 P2\+LO \+: Pin 2 is low
\item bit 11 P3\+LO \+: Pin 3 is low
\item bit 12 P4\+LO \+: Pin 4 is low
\item bit 13 P5\+LO \+: Pin 5 is low
\item bit 14 P6\+LO \+: Pin 6 is low
\item bit 15 P7\+LO \+: Pin 7 is low
\item bit 16 P0\+PE \+: Pin 0 has observed a rising edge
\item bit 17 P1\+PE \+: Pin 1 has observed a rising edge
\item bit 18 P2\+PE \+: Pin 2 has observed a rising edge
\item bit 19 P3\+PE \+: Pin 3 has observed a rising edge
\item bit 20 P4\+PE \+: Pin 4 has observed a rising edge
\item bit 21 P5\+PE \+: Pin 5 has observed a rising edge
\item bit 22 P6\+PE \+: Pin 6 has observed a rising edge
\item bit 23 P7\+PE \+: Pin 7 has observed a rising edge
\item bit 24 P0\+NE \+: Pin 0 has observed a falling edge
\item bit 25 P1\+NE \+: Pin 1 has observed a falling edge
\item bit 26 P2\+NE \+: Pin 2 has observed a falling edge
\item bit 27 P3\+NE \+: Pin 3 has observed a falling edge
\item bit 28 P4\+NE \+: Pin 4 has observed a falling edge
\item bit 29 P5\+NE \+: Pin 5 has observed a falling edge
\item bit 30 P6\+NE \+: Pin 6 has observed a falling edge
\item bit 31 P7\+NE \+: Pin 7 has observed a falling edge
\end{DoxyItemize}

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily mask} The required mask value
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md29}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+set\+Pin\+Direction$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md29}
{\itshape sets the direction of one GPIO pin} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a2ad46517b23125771d0dd47ace9fba25}{EF\_GPIO8\_setPinDirection}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ pin,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ dir}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily pin} pin number from 0 to 7
\item {\ttfamily dir} GPIO pin direction where 1 is output and 0 means input.
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md30}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+set\+Pin\+Packed\+Direction$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md30}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a04430fed83ba6201f9e6e92a31714a2e}{EF\_GPIO8\_setPinPackedDirection}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint8\_t\ pins,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ dir}
\DoxyCodeLine{)\ }

\end{DoxyCode}


This function sets the direction of a specified set of pins in a GPIO port. Given a bit-\/packed representation of the pin(s), it sets the direction of the pin(s) to the required value.

{\bfseries{Note\+:}}

All the specified pins are set to the same direction (dir).

{\bfseries{Note\+:}}

The function does not affect the direction of the other pins in the port.

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily pins} The bit-\/packed representation of the pin(s).
\item {\ttfamily dir} The required direction value
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md31}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+wait\+Input$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md31}
{\itshape wait until the input GPIOs have a certain value} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a7111b115a38098132696435345f5cf23}{EF\_GPIO8\_waitInput}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ compare\_value}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily compare\+\_\+value} the value to compare the input GPIOs with
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md32}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+wait\+\_\+\+Input\+Pin$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md32}
{\itshape wait until a GPIO pin have a certain value} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_aec184e54ce749ec6c59128719bddaa25}{EF\_GPIO8\_wait\_InputPin}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ pin,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ compare\_value}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily pin} The pin number from 0 to 7
\item {\ttfamily compare\+\_\+value} The value to compare the GPIO with
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md33}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+write\+All\+Direction$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md33}
{\itshape sets the direction of all GPIOs} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a64a2355737be318f9fe19193e70ba4bd}{EF\_GPIO8\_writeAllDirection}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ data}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily data} GPIOs direction where 1 is output and 0 means input. It should be an eight bit value where each bit represents the direction of certain GPIO pin
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md34}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+write\+Data$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md34}
{\itshape drives the output value of the GPIOs} 
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a874721ec9b2c206ed51134d114290085}{EF\_GPIO8\_writeData}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint32\_t\ data}
\DoxyCodeLine{)\ }

\end{DoxyCode}


{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily data} value to be driven to output GPIOs
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code \hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md35}{}\doxysubsection{function $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+write\+Packed\+Data$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md35}

\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_e_f___driver___common_8h_ad1c99136d1edfd0a7757f5b81600a351}{EF\_DRIVER\_STATUS}}\ \mbox{\hyperlink{_e_f___g_p_i_o8_8c_a7cf44000255990ea628fb9dd6155f777}{EF\_GPIO8\_writePackedData}}\ (}
\DoxyCodeLine{\ \ \ \ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE\_PTR}}\ gpio,}
\DoxyCodeLine{\ \ \ \ uint8\_t\ pins,}
\DoxyCodeLine{\ \ \ \ uint8\_t\ data}
\DoxyCodeLine{)\ }

\end{DoxyCode}


This function writes the data to a specified set of pins in a GPIO port. Given a bit-\/packed representation of the pin(s), it writes the data to the pin(s). Note that all the specified pins are set to the corresponding value of the corresponding bit in the data parameter.

{\bfseries{Parameters\+:}}


\begin{DoxyItemize}
\item {\ttfamily gpio} An $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ pointer, which points to the base memory address of GPIO registers.$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ is a structure that contains the GPIO registers.
\item {\ttfamily pins} The bit-\/packed representation of the pin(s).
\item {\ttfamily data} The data to be written to the pin(s)
\end{DoxyItemize}

{\bfseries{Returns\+:}}

status A value of type $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+DRIVER\textbackslash{}\+\_\+\+STATUS$\ast$$\ast$ \+: returns a success or error code\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md36}{}\doxysection{Macros Documentation}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md36}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md37}{}\doxysubsection{define $<$tt$>$\+GPIO8\+\_\+\+INPUT$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md37}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ GPIO8\_INPUT\ 0}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md38}{}\doxysubsection{define $<$tt$>$\+GPIO8\+\_\+\+OUTPUT$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md38}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ GPIO8\_OUTPUT\ 1}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md39}{}\doxysection{File /\+Users/youssef/\+Documents/\+Work/\+Efabless/\+EF\+\_\+\+GPIO8/fw/\+EF\+\_\+\+GPIO8\+\_\+regs.\+h}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md39}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md40}{}\doxysection{Structures and Types}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md40}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endhead
\PBS\raggedleft typedef struct $\ast$$\ast$\textbackslash{}\+\_\+\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+$\ast$$\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ ~\newline
    \\\cline{1-2}
\PBS\raggedleft typedef $\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE$\ast$$\ast$ $\ast$   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+\+PTR$\ast$$\ast$ ~\newline
    \\\cline{1-2}
\PBS\raggedleft struct   &$\ast$$\ast$\textbackslash{}\+\_\+\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+TYPE\textbackslash{}\+\_\+$\ast$$\ast$ ~\newline
   \\\cline{1-2}
\end{longtabu}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md41}{}\doxysection{Macros}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md41}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\raggedleft \cellcolor{\tableheadbgcolor}\textbf{ Type   }&\cellcolor{\tableheadbgcolor}\textbf{ Name    }\\\cline{1-2}
\endhead
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P0\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x1~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P0\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x100~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P0\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x1000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P0\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x10000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P1\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x2~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P1\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x200~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P1\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x2000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P1\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x20000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P2\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x4~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P2\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x400~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P2\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x4000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P2\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x40000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P3\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x8~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P3\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x800~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P3\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x8000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P3\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x80000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P4\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x10~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P4\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x1000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P4\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x10000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P4\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x100000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P5\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x20~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P5\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x2000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P5\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x20000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P5\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x200000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P6\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x40~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P6\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x4000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P6\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x40000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P6\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x400000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P7\+HI\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x80~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P7\+LO\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x8000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P7\+NE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x80000000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+EF\textbackslash{}\+\_\+\+GPIO8\textbackslash{}\+\_\+\+P7\+PE\textbackslash{}\+\_\+\+FLAG$\ast$$\ast$ 0x800000~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\+IO\textbackslash{}\+\_\+\+TYPES$\ast$$\ast$ ~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+R$\ast$$\ast$ volatile const uint32\+\_\+t~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+\+RW$\ast$$\ast$ volatile uint32\+\_\+t~\newline
    \\\cline{1-2}
\PBS\raggedleft define   &$\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+W$\ast$$\ast$ volatile uint32\+\_\+t~\newline
   \\\cline{1-2}
\end{longtabu}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md42}{}\doxysection{Structures and Types Documentation}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md42}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md43}{}\doxysubsection{typedef $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+TYPE$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md43}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{\_EF\_GPIO8\_TYPE\_}}\ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE}};}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md44}{}\doxysubsection{typedef $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+TYPE\+\_\+\+PTR$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md44}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{typedef}\ \mbox{\hyperlink{struct___e_f___g_p_i_o8___t_y_p_e__}{EF\_GPIO8\_TYPE}}*\ \mbox{\hyperlink{_e_f___g_p_i_o8__regs_8h_a65482e6dfefdf37a4291d52a8444d560}{EF\_GPIO8\_TYPE\_PTR}};}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md45}{}\doxysubsection{struct $<$tt$>$\+\_\+\+EF\+\_\+\+GPIO8\+\_\+\+TYPE\+\_\+$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md45}
Variables\+:


\begin{DoxyItemize}
\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+R$\ast$$\ast$ DATAI ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+W$\ast$$\ast$ DATAO ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+W$\ast$$\ast$ DIR ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+W$\ast$$\ast$ GCLK ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+W$\ast$$\ast$ IC ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+\+RW$\ast$$\ast$ IM ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+R$\ast$$\ast$ MIS ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+R$\ast$$\ast$ RIS ~\newline

\item $\ast$$\ast$\textbackslash{}\+\_\+\textbackslash{}\+\_\+R$\ast$$\ast$ reserved\+\_\+0 ~\newline

\end{DoxyItemize}\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md46}{}\doxysection{Macros Documentation}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md46}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md47}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P0\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md47}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P0HI\_FLAG\ 0x1}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md48}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P0\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md48}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P0LO\_FLAG\ 0x100}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md49}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P0\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md49}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P0NE\_FLAG\ 0x1000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md50}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P0\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md50}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P0PE\_FLAG\ 0x10000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md51}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P1\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md51}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P1HI\_FLAG\ 0x2}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md52}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P1\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md52}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P1LO\_FLAG\ 0x200}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md53}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P1\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md53}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P1NE\_FLAG\ 0x2000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md54}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P1\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md54}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P1PE\_FLAG\ 0x20000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md55}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P2\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md55}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P2HI\_FLAG\ 0x4}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md56}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P2\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md56}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P2LO\_FLAG\ 0x400}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md57}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P2\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md57}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P2NE\_FLAG\ 0x4000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md58}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P2\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md58}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P2PE\_FLAG\ 0x40000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md59}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P3\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md59}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P3HI\_FLAG\ 0x8}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md60}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P3\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md60}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P3LO\_FLAG\ 0x800}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md61}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P3\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md61}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P3NE\_FLAG\ 0x8000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md62}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P3\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md62}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P3PE\_FLAG\ 0x80000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md63}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P4\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md63}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P4HI\_FLAG\ 0x10}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md64}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P4\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md64}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P4LO\_FLAG\ 0x1000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md65}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P4\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md65}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P4NE\_FLAG\ 0x10000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md66}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P4\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md66}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P4PE\_FLAG\ 0x100000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md67}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P5\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md67}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P5HI\_FLAG\ 0x20}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md68}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P5\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md68}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P5LO\_FLAG\ 0x2000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md69}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P5\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md69}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P5NE\_FLAG\ 0x20000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md70}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P5\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md70}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P5PE\_FLAG\ 0x200000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md71}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P6\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md71}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P6HI\_FLAG\ 0x40}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md72}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P6\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md72}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P6LO\_FLAG\ 0x4000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md73}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P6\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md73}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P6NE\_FLAG\ 0x40000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md74}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P6\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md74}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P6PE\_FLAG\ 0x400000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md75}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P7\+HI\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md75}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P7HI\_FLAG\ 0x80}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md76}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P7\+LO\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md76}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P7LO\_FLAG\ 0x8000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md77}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P7\+NE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md77}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P7NE\_FLAG\ 0x80000000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md78}{}\doxysubsection{define $<$tt$>$\+EF\+\_\+\+GPIO8\+\_\+\+P7\+PE\+\_\+\+FLAG$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md78}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ EF\_GPIO8\_P7PE\_FLAG\ 0x800000}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md79}{}\doxysubsection{define $<$tt$>$\+IO\+\_\+\+TYPES$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md79}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ IO\_TYPES\ }}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md80}{}\doxysubsection{define $<$tt$>$\+\_\+\+\_\+\+R$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md80}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ \_\_R\ volatile\ const\ uint32\_t}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md81}{}\doxysubsection{define $<$tt$>$\+\_\+\+\_\+\+RW$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md81}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ \_\_RW\ volatile\ \ \ \ \ \ \ uint32\_t}}

\end{DoxyCode}
\hypertarget{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md82}{}\doxysubsection{define $<$tt$>$\+\_\+\+\_\+\+W$<$/tt$>$}\label{md___users_youssef__documents__work__efabless__e_f__g_p_i_o8_fw__r_e_a_d_m_e_autotoc_md82}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define\ \_\_W\ volatile\ \ \ \ \ \ \ uint32\_t}}

\end{DoxyCode}
 