vendor_name = ModelSim
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/testeInstructionmemory.vwf
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/TesteCpuInstruction1.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/db/HVEM_PipelineCPU.cbx.xml
design_name = Cpu
instance = comp, \INSTRUCTION_OUT_IFID[31]~output\, INSTRUCTION_OUT_IFID[31]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[30]~output\, INSTRUCTION_OUT_IFID[30]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[29]~output\, INSTRUCTION_OUT_IFID[29]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[28]~output\, INSTRUCTION_OUT_IFID[28]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[27]~output\, INSTRUCTION_OUT_IFID[27]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[26]~output\, INSTRUCTION_OUT_IFID[26]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[25]~output\, INSTRUCTION_OUT_IFID[25]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[24]~output\, INSTRUCTION_OUT_IFID[24]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[23]~output\, INSTRUCTION_OUT_IFID[23]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[22]~output\, INSTRUCTION_OUT_IFID[22]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[21]~output\, INSTRUCTION_OUT_IFID[21]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[20]~output\, INSTRUCTION_OUT_IFID[20]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[19]~output\, INSTRUCTION_OUT_IFID[19]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[18]~output\, INSTRUCTION_OUT_IFID[18]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[17]~output\, INSTRUCTION_OUT_IFID[17]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[16]~output\, INSTRUCTION_OUT_IFID[16]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[15]~output\, INSTRUCTION_OUT_IFID[15]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[14]~output\, INSTRUCTION_OUT_IFID[14]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[13]~output\, INSTRUCTION_OUT_IFID[13]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[12]~output\, INSTRUCTION_OUT_IFID[12]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[11]~output\, INSTRUCTION_OUT_IFID[11]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[10]~output\, INSTRUCTION_OUT_IFID[10]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[9]~output\, INSTRUCTION_OUT_IFID[9]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[8]~output\, INSTRUCTION_OUT_IFID[8]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[7]~output\, INSTRUCTION_OUT_IFID[7]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[6]~output\, INSTRUCTION_OUT_IFID[6]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[5]~output\, INSTRUCTION_OUT_IFID[5]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[4]~output\, INSTRUCTION_OUT_IFID[4]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[3]~output\, INSTRUCTION_OUT_IFID[3]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[2]~output\, INSTRUCTION_OUT_IFID[2]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[1]~output\, INSTRUCTION_OUT_IFID[1]~output, Cpu, 1
instance = comp, \INSTRUCTION_OUT_IFID[0]~output\, INSTRUCTION_OUT_IFID[0]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[31]~output\, DEB_REGS_PC[31]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[30]~output\, DEB_REGS_PC[30]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[29]~output\, DEB_REGS_PC[29]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[28]~output\, DEB_REGS_PC[28]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[27]~output\, DEB_REGS_PC[27]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[26]~output\, DEB_REGS_PC[26]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[25]~output\, DEB_REGS_PC[25]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[24]~output\, DEB_REGS_PC[24]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[23]~output\, DEB_REGS_PC[23]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[22]~output\, DEB_REGS_PC[22]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[21]~output\, DEB_REGS_PC[21]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[20]~output\, DEB_REGS_PC[20]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[19]~output\, DEB_REGS_PC[19]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[18]~output\, DEB_REGS_PC[18]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[17]~output\, DEB_REGS_PC[17]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[16]~output\, DEB_REGS_PC[16]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[15]~output\, DEB_REGS_PC[15]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[14]~output\, DEB_REGS_PC[14]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[13]~output\, DEB_REGS_PC[13]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[12]~output\, DEB_REGS_PC[12]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[11]~output\, DEB_REGS_PC[11]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[10]~output\, DEB_REGS_PC[10]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[9]~output\, DEB_REGS_PC[9]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[8]~output\, DEB_REGS_PC[8]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[7]~output\, DEB_REGS_PC[7]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[6]~output\, DEB_REGS_PC[6]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[5]~output\, DEB_REGS_PC[5]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[4]~output\, DEB_REGS_PC[4]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[3]~output\, DEB_REGS_PC[3]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[2]~output\, DEB_REGS_PC[2]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[1]~output\, DEB_REGS_PC[1]~output, Cpu, 1
instance = comp, \DEB_REGS_PC[0]~output\, DEB_REGS_PC[0]~output, Cpu, 1
instance = comp, \DEB_CONTROL~output\, DEB_CONTROL~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[31]~output\, DEB_ULA_IN_1[31]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[30]~output\, DEB_ULA_IN_1[30]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[29]~output\, DEB_ULA_IN_1[29]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[28]~output\, DEB_ULA_IN_1[28]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[27]~output\, DEB_ULA_IN_1[27]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[26]~output\, DEB_ULA_IN_1[26]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[25]~output\, DEB_ULA_IN_1[25]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[24]~output\, DEB_ULA_IN_1[24]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[23]~output\, DEB_ULA_IN_1[23]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[22]~output\, DEB_ULA_IN_1[22]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[21]~output\, DEB_ULA_IN_1[21]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[20]~output\, DEB_ULA_IN_1[20]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[19]~output\, DEB_ULA_IN_1[19]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[18]~output\, DEB_ULA_IN_1[18]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[17]~output\, DEB_ULA_IN_1[17]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[16]~output\, DEB_ULA_IN_1[16]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[15]~output\, DEB_ULA_IN_1[15]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[14]~output\, DEB_ULA_IN_1[14]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[13]~output\, DEB_ULA_IN_1[13]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[12]~output\, DEB_ULA_IN_1[12]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[11]~output\, DEB_ULA_IN_1[11]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[10]~output\, DEB_ULA_IN_1[10]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[9]~output\, DEB_ULA_IN_1[9]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[8]~output\, DEB_ULA_IN_1[8]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[7]~output\, DEB_ULA_IN_1[7]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[6]~output\, DEB_ULA_IN_1[6]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[5]~output\, DEB_ULA_IN_1[5]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[4]~output\, DEB_ULA_IN_1[4]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[3]~output\, DEB_ULA_IN_1[3]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[2]~output\, DEB_ULA_IN_1[2]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[1]~output\, DEB_ULA_IN_1[1]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_1[0]~output\, DEB_ULA_IN_1[0]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[31]~output\, DEB_ULA_IN_2[31]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[30]~output\, DEB_ULA_IN_2[30]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[29]~output\, DEB_ULA_IN_2[29]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[28]~output\, DEB_ULA_IN_2[28]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[27]~output\, DEB_ULA_IN_2[27]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[26]~output\, DEB_ULA_IN_2[26]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[25]~output\, DEB_ULA_IN_2[25]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[24]~output\, DEB_ULA_IN_2[24]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[23]~output\, DEB_ULA_IN_2[23]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[22]~output\, DEB_ULA_IN_2[22]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[21]~output\, DEB_ULA_IN_2[21]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[20]~output\, DEB_ULA_IN_2[20]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[19]~output\, DEB_ULA_IN_2[19]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[18]~output\, DEB_ULA_IN_2[18]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[17]~output\, DEB_ULA_IN_2[17]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[16]~output\, DEB_ULA_IN_2[16]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[15]~output\, DEB_ULA_IN_2[15]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[14]~output\, DEB_ULA_IN_2[14]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[13]~output\, DEB_ULA_IN_2[13]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[12]~output\, DEB_ULA_IN_2[12]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[11]~output\, DEB_ULA_IN_2[11]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[10]~output\, DEB_ULA_IN_2[10]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[9]~output\, DEB_ULA_IN_2[9]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[8]~output\, DEB_ULA_IN_2[8]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[7]~output\, DEB_ULA_IN_2[7]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[6]~output\, DEB_ULA_IN_2[6]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[5]~output\, DEB_ULA_IN_2[5]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[4]~output\, DEB_ULA_IN_2[4]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[3]~output\, DEB_ULA_IN_2[3]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[2]~output\, DEB_ULA_IN_2[2]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[1]~output\, DEB_ULA_IN_2[1]~output, Cpu, 1
instance = comp, \DEB_ULA_IN_2[0]~output\, DEB_ULA_IN_2[0]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[31]~output\, DEB_OUT_ULA[31]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[30]~output\, DEB_OUT_ULA[30]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[29]~output\, DEB_OUT_ULA[29]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[28]~output\, DEB_OUT_ULA[28]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[27]~output\, DEB_OUT_ULA[27]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[26]~output\, DEB_OUT_ULA[26]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[25]~output\, DEB_OUT_ULA[25]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[24]~output\, DEB_OUT_ULA[24]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[23]~output\, DEB_OUT_ULA[23]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[22]~output\, DEB_OUT_ULA[22]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[21]~output\, DEB_OUT_ULA[21]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[20]~output\, DEB_OUT_ULA[20]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[19]~output\, DEB_OUT_ULA[19]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[18]~output\, DEB_OUT_ULA[18]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[17]~output\, DEB_OUT_ULA[17]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[16]~output\, DEB_OUT_ULA[16]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[15]~output\, DEB_OUT_ULA[15]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[14]~output\, DEB_OUT_ULA[14]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[13]~output\, DEB_OUT_ULA[13]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[12]~output\, DEB_OUT_ULA[12]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[11]~output\, DEB_OUT_ULA[11]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[10]~output\, DEB_OUT_ULA[10]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[9]~output\, DEB_OUT_ULA[9]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[8]~output\, DEB_OUT_ULA[8]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[7]~output\, DEB_OUT_ULA[7]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[6]~output\, DEB_OUT_ULA[6]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[5]~output\, DEB_OUT_ULA[5]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[4]~output\, DEB_OUT_ULA[4]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[3]~output\, DEB_OUT_ULA[3]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[2]~output\, DEB_OUT_ULA[2]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[1]~output\, DEB_OUT_ULA[1]~output, Cpu, 1
instance = comp, \DEB_OUT_ULA[0]~output\, DEB_OUT_ULA[0]~output, Cpu, 1
instance = comp, \DEB_RegDst[4]~output\, DEB_RegDst[4]~output, Cpu, 1
instance = comp, \DEB_RegDst[3]~output\, DEB_RegDst[3]~output, Cpu, 1
instance = comp, \DEB_RegDst[2]~output\, DEB_RegDst[2]~output, Cpu, 1
instance = comp, \DEB_RegDst[1]~output\, DEB_RegDst[1]~output, Cpu, 1
instance = comp, \DEB_RegDst[0]~output\, DEB_RegDst[0]~output, Cpu, 1
instance = comp, \DEB_REG_ULA_IN_1[4]~output\, DEB_REG_ULA_IN_1[4]~output, Cpu, 1
instance = comp, \DEB_REG_ULA_IN_1[3]~output\, DEB_REG_ULA_IN_1[3]~output, Cpu, 1
instance = comp, \DEB_REG_ULA_IN_1[2]~output\, DEB_REG_ULA_IN_1[2]~output, Cpu, 1
instance = comp, \DEB_REG_ULA_IN_1[1]~output\, DEB_REG_ULA_IN_1[1]~output, Cpu, 1
instance = comp, \DEB_REG_ULA_IN_1[0]~output\, DEB_REG_ULA_IN_1[0]~output, Cpu, 1
instance = comp, \DEB_SINAL_MUX_MEMWB~output\, DEB_SINAL_MUX_MEMWB~output, Cpu, 1
instance = comp, \DEB_SINAL_REG_WRITE~output\, DEB_SINAL_REG_WRITE~output, Cpu, 1
instance = comp, \DEB_WRITE_REG[4]~output\, DEB_WRITE_REG[4]~output, Cpu, 1
instance = comp, \DEB_WRITE_REG[3]~output\, DEB_WRITE_REG[3]~output, Cpu, 1
instance = comp, \DEB_WRITE_REG[2]~output\, DEB_WRITE_REG[2]~output, Cpu, 1
instance = comp, \DEB_WRITE_REG[1]~output\, DEB_WRITE_REG[1]~output, Cpu, 1
instance = comp, \DEB_WRITE_REG[0]~output\, DEB_WRITE_REG[0]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[31]~output\, DEB_WRITE_DATA[31]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[30]~output\, DEB_WRITE_DATA[30]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[29]~output\, DEB_WRITE_DATA[29]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[28]~output\, DEB_WRITE_DATA[28]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[27]~output\, DEB_WRITE_DATA[27]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[26]~output\, DEB_WRITE_DATA[26]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[25]~output\, DEB_WRITE_DATA[25]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[24]~output\, DEB_WRITE_DATA[24]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[23]~output\, DEB_WRITE_DATA[23]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[22]~output\, DEB_WRITE_DATA[22]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[21]~output\, DEB_WRITE_DATA[21]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[20]~output\, DEB_WRITE_DATA[20]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[19]~output\, DEB_WRITE_DATA[19]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[18]~output\, DEB_WRITE_DATA[18]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[17]~output\, DEB_WRITE_DATA[17]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[16]~output\, DEB_WRITE_DATA[16]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[15]~output\, DEB_WRITE_DATA[15]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[14]~output\, DEB_WRITE_DATA[14]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[13]~output\, DEB_WRITE_DATA[13]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[12]~output\, DEB_WRITE_DATA[12]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[11]~output\, DEB_WRITE_DATA[11]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[10]~output\, DEB_WRITE_DATA[10]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[9]~output\, DEB_WRITE_DATA[9]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[8]~output\, DEB_WRITE_DATA[8]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[7]~output\, DEB_WRITE_DATA[7]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[6]~output\, DEB_WRITE_DATA[6]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[5]~output\, DEB_WRITE_DATA[5]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[4]~output\, DEB_WRITE_DATA[4]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[3]~output\, DEB_WRITE_DATA[3]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[2]~output\, DEB_WRITE_DATA[2]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[1]~output\, DEB_WRITE_DATA[1]~output, Cpu, 1
instance = comp, \DEB_WRITE_DATA[0]~output\, DEB_WRITE_DATA[0]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[31]~output\, DEB_FILE_REG_1[31]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[30]~output\, DEB_FILE_REG_1[30]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[29]~output\, DEB_FILE_REG_1[29]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[28]~output\, DEB_FILE_REG_1[28]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[27]~output\, DEB_FILE_REG_1[27]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[26]~output\, DEB_FILE_REG_1[26]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[25]~output\, DEB_FILE_REG_1[25]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[24]~output\, DEB_FILE_REG_1[24]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[23]~output\, DEB_FILE_REG_1[23]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[22]~output\, DEB_FILE_REG_1[22]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[21]~output\, DEB_FILE_REG_1[21]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[20]~output\, DEB_FILE_REG_1[20]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[19]~output\, DEB_FILE_REG_1[19]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[18]~output\, DEB_FILE_REG_1[18]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[17]~output\, DEB_FILE_REG_1[17]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[16]~output\, DEB_FILE_REG_1[16]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[15]~output\, DEB_FILE_REG_1[15]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[14]~output\, DEB_FILE_REG_1[14]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[13]~output\, DEB_FILE_REG_1[13]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[12]~output\, DEB_FILE_REG_1[12]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[11]~output\, DEB_FILE_REG_1[11]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[10]~output\, DEB_FILE_REG_1[10]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[9]~output\, DEB_FILE_REG_1[9]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[8]~output\, DEB_FILE_REG_1[8]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[7]~output\, DEB_FILE_REG_1[7]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[6]~output\, DEB_FILE_REG_1[6]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[5]~output\, DEB_FILE_REG_1[5]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[4]~output\, DEB_FILE_REG_1[4]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[3]~output\, DEB_FILE_REG_1[3]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[2]~output\, DEB_FILE_REG_1[2]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[1]~output\, DEB_FILE_REG_1[1]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_1[0]~output\, DEB_FILE_REG_1[0]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[31]~output\, DEB_FILE_REG_2[31]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[30]~output\, DEB_FILE_REG_2[30]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[29]~output\, DEB_FILE_REG_2[29]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[28]~output\, DEB_FILE_REG_2[28]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[27]~output\, DEB_FILE_REG_2[27]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[26]~output\, DEB_FILE_REG_2[26]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[25]~output\, DEB_FILE_REG_2[25]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[24]~output\, DEB_FILE_REG_2[24]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[23]~output\, DEB_FILE_REG_2[23]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[22]~output\, DEB_FILE_REG_2[22]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[21]~output\, DEB_FILE_REG_2[21]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[20]~output\, DEB_FILE_REG_2[20]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[19]~output\, DEB_FILE_REG_2[19]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[18]~output\, DEB_FILE_REG_2[18]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[17]~output\, DEB_FILE_REG_2[17]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[16]~output\, DEB_FILE_REG_2[16]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[15]~output\, DEB_FILE_REG_2[15]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[14]~output\, DEB_FILE_REG_2[14]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[13]~output\, DEB_FILE_REG_2[13]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[12]~output\, DEB_FILE_REG_2[12]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[11]~output\, DEB_FILE_REG_2[11]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[10]~output\, DEB_FILE_REG_2[10]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[9]~output\, DEB_FILE_REG_2[9]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[8]~output\, DEB_FILE_REG_2[8]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[7]~output\, DEB_FILE_REG_2[7]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[6]~output\, DEB_FILE_REG_2[6]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[5]~output\, DEB_FILE_REG_2[5]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[4]~output\, DEB_FILE_REG_2[4]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[3]~output\, DEB_FILE_REG_2[3]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[2]~output\, DEB_FILE_REG_2[2]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[1]~output\, DEB_FILE_REG_2[1]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_2[0]~output\, DEB_FILE_REG_2[0]~output, Cpu, 1
instance = comp, \DEB_FILE_REG_AUX~output\, DEB_FILE_REG_AUX~output, Cpu, 1
instance = comp, \CLOCK~input\, CLOCK~input, Cpu, 1
instance = comp, \PC_INC|X[29]~0\, PC_INC|X[29]~0, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[29]\, IFID|OUT_PC_MAIS_4[29], Cpu, 1
instance = comp, \PC_INC|X[28]~2\, PC_INC|X[28]~2, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[28]\, IFID|OUT_PC_MAIS_4[28], Cpu, 1
instance = comp, \PC_INC|X[27]~4\, PC_INC|X[27]~4, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[27]\, IFID|OUT_PC_MAIS_4[27], Cpu, 1
instance = comp, \PC_INC|X[26]~6\, PC_INC|X[26]~6, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[26]\, IFID|OUT_PC_MAIS_4[26], Cpu, 1
instance = comp, \PC_INC|X[25]~8\, PC_INC|X[25]~8, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[25]\, IFID|OUT_PC_MAIS_4[25], Cpu, 1
instance = comp, \INST_MEM|Mux31~0\, INST_MEM|Mux31~0, Cpu, 1
instance = comp, \PC_INC|X[24]~10\, PC_INC|X[24]~10, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[24]\, IFID|OUT_PC_MAIS_4[24], Cpu, 1
instance = comp, \PC_INC|X[23]~12\, PC_INC|X[23]~12, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[23]\, IFID|OUT_PC_MAIS_4[23], Cpu, 1
instance = comp, \INST_MEM|Mux31~1\, INST_MEM|Mux31~1, Cpu, 1
instance = comp, \IFID|OUT_INSTR_MEM[31]\, IFID|OUT_INSTR_MEM[31], Cpu, 1
instance = comp, \INST_MEM|Mux28~0\, INST_MEM|Mux28~0, Cpu, 1
instance = comp, \IFID|OUT_INSTR_MEM[28]\, IFID|OUT_INSTR_MEM[28], Cpu, 1
instance = comp, \INST_MEM|Mux31~2\, INST_MEM|Mux31~2, Cpu, 1
instance = comp, \IFID|OUT_INSTR_MEM[4]\, IFID|OUT_INSTR_MEM[4], Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[22]\, IFID|OUT_PC_MAIS_4[22], Cpu, 1
instance = comp, \PC_INC|X[22]~14\, PC_INC|X[22]~14, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[21]\, IFID|OUT_PC_MAIS_4[21], Cpu, 1
instance = comp, \PC_INC|X[21]~16\, PC_INC|X[21]~16, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[20]\, IFID|OUT_PC_MAIS_4[20], Cpu, 1
instance = comp, \PC_INC|X[20]~18\, PC_INC|X[20]~18, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[19]\, IFID|OUT_PC_MAIS_4[19], Cpu, 1
instance = comp, \PC_INC|X[19]~20\, PC_INC|X[19]~20, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[18]\, IFID|OUT_PC_MAIS_4[18], Cpu, 1
instance = comp, \PC_INC|X[18]~22\, PC_INC|X[18]~22, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[17]\, IFID|OUT_PC_MAIS_4[17], Cpu, 1
instance = comp, \PC_INC|X[17]~24\, PC_INC|X[17]~24, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[16]\, IFID|OUT_PC_MAIS_4[16], Cpu, 1
instance = comp, \PC_INC|X[16]~26\, PC_INC|X[16]~26, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[15]\, IFID|OUT_PC_MAIS_4[15], Cpu, 1
instance = comp, \PC_INC|X[15]~28\, PC_INC|X[15]~28, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[14]\, IFID|OUT_PC_MAIS_4[14], Cpu, 1
instance = comp, \PC_INC|X[14]~30\, PC_INC|X[14]~30, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[13]\, IFID|OUT_PC_MAIS_4[13], Cpu, 1
instance = comp, \PC_INC|X[13]~32\, PC_INC|X[13]~32, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[12]\, IFID|OUT_PC_MAIS_4[12], Cpu, 1
instance = comp, \PC_INC|X[12]~34\, PC_INC|X[12]~34, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[11]\, IFID|OUT_PC_MAIS_4[11], Cpu, 1
instance = comp, \PC_INC|X[11]~36\, PC_INC|X[11]~36, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[10]\, IFID|OUT_PC_MAIS_4[10], Cpu, 1
instance = comp, \PC_INC|X[10]~38\, PC_INC|X[10]~38, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[9]\, IFID|OUT_PC_MAIS_4[9], Cpu, 1
instance = comp, \PC_INC|X[9]~40\, PC_INC|X[9]~40, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[8]\, IFID|OUT_PC_MAIS_4[8], Cpu, 1
instance = comp, \PC_INC|X[8]~42\, PC_INC|X[8]~42, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[7]\, IFID|OUT_PC_MAIS_4[7], Cpu, 1
instance = comp, \PC_INC|X[7]~44\, PC_INC|X[7]~44, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[6]\, IFID|OUT_PC_MAIS_4[6], Cpu, 1
instance = comp, \PC_INC|X[6]~46\, PC_INC|X[6]~46, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[5]\, IFID|OUT_PC_MAIS_4[5], Cpu, 1
instance = comp, \PC_INC|X[5]~48\, PC_INC|X[5]~48, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[4]\, IFID|OUT_PC_MAIS_4[4], Cpu, 1
instance = comp, \PC_INC|X[4]~50\, PC_INC|X[4]~50, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[3]\, IFID|OUT_PC_MAIS_4[3], Cpu, 1
instance = comp, \PC_INC|X[3]~52\, PC_INC|X[3]~52, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[2]\, IFID|OUT_PC_MAIS_4[2], Cpu, 1
instance = comp, \PC_INC|X[2]~54\, PC_INC|X[2]~54, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[1]\, IFID|OUT_PC_MAIS_4[1], Cpu, 1
instance = comp, \PC_INC|X[1]~56\, PC_INC|X[1]~56, Cpu, 1
instance = comp, \IFID|OUT_PC_MAIS_4[0]\, IFID|OUT_PC_MAIS_4[0], Cpu, 1
instance = comp, \PC_INC|X[0]~58\, PC_INC|X[0]~58, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[0]~0\, IDEX|IDEX_OUT_EX[0]~0, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[0]\, IDEX|IDEX_OUT_EX[0], Cpu, 1
instance = comp, \UC|Mux4~1\, UC|Mux4~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_WB[1]\, IDEX|IDEX_OUT_WB[1], Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_WB[1]\, EXMEM|EXMEM_OUT_WB[1], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_WB[1]\, MEMWB|MEMWB_OUT_WB[1], Cpu, 1
instance = comp, \UC|Mux9~0\, UC|Mux9~0, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[2]\, IDEX|IDEX_OUT_EX[2], Cpu, 1
instance = comp, \UC|Mux4~0\, UC|Mux4~0, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[1]\, IDEX|IDEX_OUT_EX[1], Cpu, 1
instance = comp, \ALU_CONTROL|Equal0~0\, ALU_CONTROL|Equal0~0, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[3]~1\, IDEX|IDEX_OUT_EX[3]~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[3]\, IDEX|IDEX_OUT_EX[3], Cpu, 1
instance = comp, \ALU_CONTROL|ULA_CODE[0]~0\, ALU_CONTROL|ULA_CODE[0]~0, Cpu, 1
instance = comp, \ALU_CONTROL|comb~0\, ALU_CONTROL|comb~0, Cpu, 1
instance = comp, \ALU_CONTROL|ULA_CODE[0]\, ALU_CONTROL|ULA_CODE[0], Cpu, 1
instance = comp, \IDEX|IDEX_OUT_RT[4]\, IDEX|IDEX_OUT_RT[4], Cpu, 1
instance = comp, \IDEX|IDEX_OUT_RT[3]\, IDEX|IDEX_OUT_RT[3], Cpu, 1
instance = comp, \MUX_REGDST|X[3]~1\, MUX_REGDST|X[3]~1, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_REGDST[3]\, EXMEM|EXMEM_OUT_REGDST[3], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_REGDST[3]\, MEMWB|MEMWB_OUT_REGDST[3], Cpu, 1
instance = comp, \MUX_REGDST|X[4]~0\, MUX_REGDST|X[4]~0, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_REGDST[4]\, EXMEM|EXMEM_OUT_REGDST[4], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_REGDST[4]\, MEMWB|MEMWB_OUT_REGDST[4], Cpu, 1
instance = comp, \FILE_REG|Decoder0~1\, FILE_REG|Decoder0~1, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][31]\, FILE_REG|REGISTERS[2][31], Cpu, 1
instance = comp, \FILE_REG|Decoder0~2\, FILE_REG|Decoder0~2, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][31]\, FILE_REG|REGISTERS[0][31], Cpu, 1
instance = comp, \FILE_REG|Mux63~0\, FILE_REG|Mux63~0, Cpu, 1
instance = comp, \FILE_REG|Decoder0~3\, FILE_REG|Decoder0~3, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][31]\, FILE_REG|REGISTERS[3][31], Cpu, 1
instance = comp, \FILE_REG|Mux63~1\, FILE_REG|Mux63~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[31]\, IDEX|IDEX_OUT_READ2[31], Cpu, 1
instance = comp, \IDEX|IDEX_OUT_EX[4]\, IDEX|IDEX_OUT_EX[4], Cpu, 1
instance = comp, \MUX_ALU_B|X[31]~0\, MUX_ALU_B|X[31]~0, Cpu, 1
instance = comp, \ALU_CONTROL|ULA_CODE[1]~1\, ALU_CONTROL|ULA_CODE[1]~1, Cpu, 1
instance = comp, \ALU_CONTROL|comb~2\, ALU_CONTROL|comb~2, Cpu, 1
instance = comp, \ALU_CONTROL|comb~1\, ALU_CONTROL|comb~1, Cpu, 1
instance = comp, \ALU_CONTROL|ULA_CODE[1]\, ALU_CONTROL|ULA_CODE[1], Cpu, 1
instance = comp, \MAIN_ALU|Add0~0\, MAIN_ALU|Add0~0, Cpu, 1
instance = comp, \MAIN_ALU|Add0~1\, MAIN_ALU|Add0~1, Cpu, 1
instance = comp, \MAIN_ALU|Add0~3\, MAIN_ALU|Add0~3, Cpu, 1
instance = comp, \MAIN_ALU|Add0~4\, MAIN_ALU|Add0~4, Cpu, 1
instance = comp, \MAIN_ALU|Add0~6\, MAIN_ALU|Add0~6, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[31]\, EXMEM|EXMEM_OUT_RESULT_ULA[31], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[31]\, MEMWB|MEMWB_OUT_RESULT_ULA[31], Cpu, 1
instance = comp, \MUX_WB|X[31]~0\, MUX_WB|X[31]~0, Cpu, 1
instance = comp, \FILE_REG|Decoder0~0\, FILE_REG|Decoder0~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][31]\, FILE_REG|REGISTERS[1][31], Cpu, 1
instance = comp, \FILE_REG|Mux31~0\, FILE_REG|Mux31~0, Cpu, 1
instance = comp, \FILE_REG|Mux31~1\, FILE_REG|Mux31~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[31]\, IDEX|IDEX_OUT_READ1[31], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][30]\, FILE_REG|REGISTERS[2][30], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][30]\, FILE_REG|REGISTERS[0][30], Cpu, 1
instance = comp, \FILE_REG|Mux62~0\, FILE_REG|Mux62~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][30]\, FILE_REG|REGISTERS[3][30], Cpu, 1
instance = comp, \FILE_REG|Mux62~1\, FILE_REG|Mux62~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[30]\, IDEX|IDEX_OUT_READ2[30], Cpu, 1
instance = comp, \MAIN_ALU|Add0~7\, MAIN_ALU|Add0~7, Cpu, 1
instance = comp, \MAIN_ALU|Add0~8\, MAIN_ALU|Add0~8, Cpu, 1
instance = comp, \MAIN_ALU|Add0~9\, MAIN_ALU|Add0~9, Cpu, 1
instance = comp, \MAIN_ALU|Add0~11\, MAIN_ALU|Add0~11, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[30]\, EXMEM|EXMEM_OUT_RESULT_ULA[30], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[30]\, MEMWB|MEMWB_OUT_RESULT_ULA[30], Cpu, 1
instance = comp, \MUX_WB|X[30]~1\, MUX_WB|X[30]~1, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][30]\, FILE_REG|REGISTERS[1][30], Cpu, 1
instance = comp, \FILE_REG|Mux30~0\, FILE_REG|Mux30~0, Cpu, 1
instance = comp, \FILE_REG|Mux30~1\, FILE_REG|Mux30~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[30]\, IDEX|IDEX_OUT_READ1[30], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][29]\, FILE_REG|REGISTERS[2][29], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][29]\, FILE_REG|REGISTERS[0][29], Cpu, 1
instance = comp, \FILE_REG|Mux61~0\, FILE_REG|Mux61~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][29]\, FILE_REG|REGISTERS[3][29], Cpu, 1
instance = comp, \FILE_REG|Mux61~1\, FILE_REG|Mux61~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[29]\, IDEX|IDEX_OUT_READ2[29], Cpu, 1
instance = comp, \MUX_ALU_B|X[29]~2\, MUX_ALU_B|X[29]~2, Cpu, 1
instance = comp, \MAIN_ALU|Add0~12\, MAIN_ALU|Add0~12, Cpu, 1
instance = comp, \MAIN_ALU|Add0~13\, MAIN_ALU|Add0~13, Cpu, 1
instance = comp, \MAIN_ALU|Add0~14\, MAIN_ALU|Add0~14, Cpu, 1
instance = comp, \MAIN_ALU|Add0~16\, MAIN_ALU|Add0~16, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[29]\, EXMEM|EXMEM_OUT_RESULT_ULA[29], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[29]\, MEMWB|MEMWB_OUT_RESULT_ULA[29], Cpu, 1
instance = comp, \MUX_WB|X[29]~2\, MUX_WB|X[29]~2, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][29]\, FILE_REG|REGISTERS[1][29], Cpu, 1
instance = comp, \FILE_REG|Mux29~0\, FILE_REG|Mux29~0, Cpu, 1
instance = comp, \FILE_REG|Mux29~1\, FILE_REG|Mux29~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[29]\, IDEX|IDEX_OUT_READ1[29], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][28]\, FILE_REG|REGISTERS[2][28], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][28]\, FILE_REG|REGISTERS[0][28], Cpu, 1
instance = comp, \FILE_REG|Mux60~0\, FILE_REG|Mux60~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][28]\, FILE_REG|REGISTERS[3][28], Cpu, 1
instance = comp, \FILE_REG|Mux60~1\, FILE_REG|Mux60~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[28]\, IDEX|IDEX_OUT_READ2[28], Cpu, 1
instance = comp, \MUX_ALU_B|X[28]~3\, MUX_ALU_B|X[28]~3, Cpu, 1
instance = comp, \MAIN_ALU|Add0~17\, MAIN_ALU|Add0~17, Cpu, 1
instance = comp, \MAIN_ALU|Add0~18\, MAIN_ALU|Add0~18, Cpu, 1
instance = comp, \MAIN_ALU|Add0~19\, MAIN_ALU|Add0~19, Cpu, 1
instance = comp, \MAIN_ALU|Add0~21\, MAIN_ALU|Add0~21, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[28]\, EXMEM|EXMEM_OUT_RESULT_ULA[28], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[28]\, MEMWB|MEMWB_OUT_RESULT_ULA[28], Cpu, 1
instance = comp, \MUX_WB|X[28]~3\, MUX_WB|X[28]~3, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][28]\, FILE_REG|REGISTERS[1][28], Cpu, 1
instance = comp, \FILE_REG|Mux28~0\, FILE_REG|Mux28~0, Cpu, 1
instance = comp, \FILE_REG|Mux28~1\, FILE_REG|Mux28~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[28]\, IDEX|IDEX_OUT_READ1[28], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][27]\, FILE_REG|REGISTERS[2][27], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][27]\, FILE_REG|REGISTERS[0][27], Cpu, 1
instance = comp, \FILE_REG|Mux59~0\, FILE_REG|Mux59~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][27]\, FILE_REG|REGISTERS[3][27], Cpu, 1
instance = comp, \FILE_REG|Mux59~1\, FILE_REG|Mux59~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[27]\, IDEX|IDEX_OUT_READ2[27], Cpu, 1
instance = comp, \MAIN_ALU|Add0~22\, MAIN_ALU|Add0~22, Cpu, 1
instance = comp, \MAIN_ALU|Add0~23\, MAIN_ALU|Add0~23, Cpu, 1
instance = comp, \MAIN_ALU|Add0~24\, MAIN_ALU|Add0~24, Cpu, 1
instance = comp, \MAIN_ALU|Add0~26\, MAIN_ALU|Add0~26, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[27]\, EXMEM|EXMEM_OUT_RESULT_ULA[27], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[27]\, MEMWB|MEMWB_OUT_RESULT_ULA[27], Cpu, 1
instance = comp, \MUX_WB|X[27]~4\, MUX_WB|X[27]~4, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][27]\, FILE_REG|REGISTERS[1][27], Cpu, 1
instance = comp, \FILE_REG|Mux27~0\, FILE_REG|Mux27~0, Cpu, 1
instance = comp, \FILE_REG|Mux27~1\, FILE_REG|Mux27~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[27]\, IDEX|IDEX_OUT_READ1[27], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][26]\, FILE_REG|REGISTERS[1][26], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][26]\, FILE_REG|REGISTERS[0][26], Cpu, 1
instance = comp, \FILE_REG|Mux58~0\, FILE_REG|Mux58~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][26]\, FILE_REG|REGISTERS[3][26], Cpu, 1
instance = comp, \FILE_REG|Mux58~1\, FILE_REG|Mux58~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[26]\, IDEX|IDEX_OUT_READ2[26], Cpu, 1
instance = comp, \MAIN_ALU|Add0~27\, MAIN_ALU|Add0~27, Cpu, 1
instance = comp, \MAIN_ALU|Add0~28\, MAIN_ALU|Add0~28, Cpu, 1
instance = comp, \MAIN_ALU|Add0~29\, MAIN_ALU|Add0~29, Cpu, 1
instance = comp, \MAIN_ALU|Add0~31\, MAIN_ALU|Add0~31, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[26]\, EXMEM|EXMEM_OUT_RESULT_ULA[26], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[26]\, MEMWB|MEMWB_OUT_RESULT_ULA[26], Cpu, 1
instance = comp, \MUX_WB|X[26]~5\, MUX_WB|X[26]~5, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][26]\, FILE_REG|REGISTERS[2][26], Cpu, 1
instance = comp, \FILE_REG|Mux26~0\, FILE_REG|Mux26~0, Cpu, 1
instance = comp, \FILE_REG|Mux26~1\, FILE_REG|Mux26~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[26]\, IDEX|IDEX_OUT_READ1[26], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][25]\, FILE_REG|REGISTERS[2][25], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][25]\, FILE_REG|REGISTERS[0][25], Cpu, 1
instance = comp, \FILE_REG|Mux57~0\, FILE_REG|Mux57~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][25]\, FILE_REG|REGISTERS[3][25], Cpu, 1
instance = comp, \FILE_REG|Mux57~1\, FILE_REG|Mux57~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[25]\, IDEX|IDEX_OUT_READ2[25], Cpu, 1
instance = comp, \MUX_ALU_B|X[25]~6\, MUX_ALU_B|X[25]~6, Cpu, 1
instance = comp, \MAIN_ALU|Add0~32\, MAIN_ALU|Add0~32, Cpu, 1
instance = comp, \MAIN_ALU|Add0~33\, MAIN_ALU|Add0~33, Cpu, 1
instance = comp, \MAIN_ALU|Add0~34\, MAIN_ALU|Add0~34, Cpu, 1
instance = comp, \MAIN_ALU|Add0~36\, MAIN_ALU|Add0~36, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[25]\, EXMEM|EXMEM_OUT_RESULT_ULA[25], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[25]\, MEMWB|MEMWB_OUT_RESULT_ULA[25], Cpu, 1
instance = comp, \MUX_WB|X[25]~6\, MUX_WB|X[25]~6, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][25]\, FILE_REG|REGISTERS[1][25], Cpu, 1
instance = comp, \FILE_REG|Mux25~0\, FILE_REG|Mux25~0, Cpu, 1
instance = comp, \FILE_REG|Mux25~1\, FILE_REG|Mux25~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[25]\, IDEX|IDEX_OUT_READ1[25], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][24]\, FILE_REG|REGISTERS[1][24], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][24]\, FILE_REG|REGISTERS[0][24], Cpu, 1
instance = comp, \FILE_REG|Mux56~0\, FILE_REG|Mux56~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][24]\, FILE_REG|REGISTERS[3][24], Cpu, 1
instance = comp, \FILE_REG|Mux56~1\, FILE_REG|Mux56~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[24]\, IDEX|IDEX_OUT_READ2[24], Cpu, 1
instance = comp, \MAIN_ALU|Add0~37\, MAIN_ALU|Add0~37, Cpu, 1
instance = comp, \MAIN_ALU|Add0~38\, MAIN_ALU|Add0~38, Cpu, 1
instance = comp, \MAIN_ALU|Add0~39\, MAIN_ALU|Add0~39, Cpu, 1
instance = comp, \MAIN_ALU|Add0~41\, MAIN_ALU|Add0~41, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[24]\, EXMEM|EXMEM_OUT_RESULT_ULA[24], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[24]\, MEMWB|MEMWB_OUT_RESULT_ULA[24], Cpu, 1
instance = comp, \MUX_WB|X[24]~7\, MUX_WB|X[24]~7, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][24]\, FILE_REG|REGISTERS[2][24], Cpu, 1
instance = comp, \FILE_REG|Mux24~0\, FILE_REG|Mux24~0, Cpu, 1
instance = comp, \FILE_REG|Mux24~1\, FILE_REG|Mux24~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[24]\, IDEX|IDEX_OUT_READ1[24], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][23]\, FILE_REG|REGISTERS[2][23], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][23]\, FILE_REG|REGISTERS[0][23], Cpu, 1
instance = comp, \FILE_REG|Mux55~0\, FILE_REG|Mux55~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][23]\, FILE_REG|REGISTERS[3][23], Cpu, 1
instance = comp, \FILE_REG|Mux55~1\, FILE_REG|Mux55~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[23]\, IDEX|IDEX_OUT_READ2[23], Cpu, 1
instance = comp, \MUX_ALU_B|X[23]~8\, MUX_ALU_B|X[23]~8, Cpu, 1
instance = comp, \MAIN_ALU|Add0~42\, MAIN_ALU|Add0~42, Cpu, 1
instance = comp, \MAIN_ALU|Add0~43\, MAIN_ALU|Add0~43, Cpu, 1
instance = comp, \MAIN_ALU|Add0~44\, MAIN_ALU|Add0~44, Cpu, 1
instance = comp, \MAIN_ALU|Add0~46\, MAIN_ALU|Add0~46, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[23]\, EXMEM|EXMEM_OUT_RESULT_ULA[23], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[23]\, MEMWB|MEMWB_OUT_RESULT_ULA[23], Cpu, 1
instance = comp, \MUX_WB|X[23]~8\, MUX_WB|X[23]~8, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][23]\, FILE_REG|REGISTERS[1][23], Cpu, 1
instance = comp, \FILE_REG|Mux23~0\, FILE_REG|Mux23~0, Cpu, 1
instance = comp, \FILE_REG|Mux23~1\, FILE_REG|Mux23~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[23]\, IDEX|IDEX_OUT_READ1[23], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][22]\, FILE_REG|REGISTERS[1][22], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][22]\, FILE_REG|REGISTERS[0][22], Cpu, 1
instance = comp, \FILE_REG|Mux54~0\, FILE_REG|Mux54~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][22]\, FILE_REG|REGISTERS[3][22], Cpu, 1
instance = comp, \FILE_REG|Mux54~1\, FILE_REG|Mux54~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[22]\, IDEX|IDEX_OUT_READ2[22], Cpu, 1
instance = comp, \MUX_ALU_B|X[22]~9\, MUX_ALU_B|X[22]~9, Cpu, 1
instance = comp, \MAIN_ALU|Add0~47\, MAIN_ALU|Add0~47, Cpu, 1
instance = comp, \MAIN_ALU|Add0~48\, MAIN_ALU|Add0~48, Cpu, 1
instance = comp, \MAIN_ALU|Add0~49\, MAIN_ALU|Add0~49, Cpu, 1
instance = comp, \MAIN_ALU|Add0~51\, MAIN_ALU|Add0~51, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[22]\, EXMEM|EXMEM_OUT_RESULT_ULA[22], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[22]\, MEMWB|MEMWB_OUT_RESULT_ULA[22], Cpu, 1
instance = comp, \MUX_WB|X[22]~9\, MUX_WB|X[22]~9, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][22]\, FILE_REG|REGISTERS[2][22], Cpu, 1
instance = comp, \FILE_REG|Mux22~0\, FILE_REG|Mux22~0, Cpu, 1
instance = comp, \FILE_REG|Mux22~1\, FILE_REG|Mux22~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[22]\, IDEX|IDEX_OUT_READ1[22], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][21]\, FILE_REG|REGISTERS[2][21], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][21]\, FILE_REG|REGISTERS[0][21], Cpu, 1
instance = comp, \FILE_REG|Mux53~0\, FILE_REG|Mux53~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][21]\, FILE_REG|REGISTERS[3][21], Cpu, 1
instance = comp, \FILE_REG|Mux53~1\, FILE_REG|Mux53~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[21]\, IDEX|IDEX_OUT_READ2[21], Cpu, 1
instance = comp, \MAIN_ALU|Add0~52\, MAIN_ALU|Add0~52, Cpu, 1
instance = comp, \MAIN_ALU|Add0~53\, MAIN_ALU|Add0~53, Cpu, 1
instance = comp, \MAIN_ALU|Add0~54\, MAIN_ALU|Add0~54, Cpu, 1
instance = comp, \MAIN_ALU|Add0~56\, MAIN_ALU|Add0~56, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[21]\, EXMEM|EXMEM_OUT_RESULT_ULA[21], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[21]\, MEMWB|MEMWB_OUT_RESULT_ULA[21], Cpu, 1
instance = comp, \MUX_WB|X[21]~10\, MUX_WB|X[21]~10, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][21]\, FILE_REG|REGISTERS[1][21], Cpu, 1
instance = comp, \FILE_REG|Mux21~0\, FILE_REG|Mux21~0, Cpu, 1
instance = comp, \FILE_REG|Mux21~1\, FILE_REG|Mux21~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[21]\, IDEX|IDEX_OUT_READ1[21], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][20]\, FILE_REG|REGISTERS[1][20], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][20]\, FILE_REG|REGISTERS[0][20], Cpu, 1
instance = comp, \FILE_REG|Mux52~0\, FILE_REG|Mux52~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][20]\, FILE_REG|REGISTERS[3][20], Cpu, 1
instance = comp, \FILE_REG|Mux52~1\, FILE_REG|Mux52~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[20]\, IDEX|IDEX_OUT_READ2[20], Cpu, 1
instance = comp, \MUX_ALU_B|X[20]~11\, MUX_ALU_B|X[20]~11, Cpu, 1
instance = comp, \MAIN_ALU|Add0~57\, MAIN_ALU|Add0~57, Cpu, 1
instance = comp, \MAIN_ALU|Add0~58\, MAIN_ALU|Add0~58, Cpu, 1
instance = comp, \MAIN_ALU|Add0~59\, MAIN_ALU|Add0~59, Cpu, 1
instance = comp, \MAIN_ALU|Add0~61\, MAIN_ALU|Add0~61, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[20]\, EXMEM|EXMEM_OUT_RESULT_ULA[20], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[20]\, MEMWB|MEMWB_OUT_RESULT_ULA[20], Cpu, 1
instance = comp, \MUX_WB|X[20]~11\, MUX_WB|X[20]~11, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][20]\, FILE_REG|REGISTERS[2][20], Cpu, 1
instance = comp, \FILE_REG|Mux20~0\, FILE_REG|Mux20~0, Cpu, 1
instance = comp, \FILE_REG|Mux20~1\, FILE_REG|Mux20~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[20]\, IDEX|IDEX_OUT_READ1[20], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][19]\, FILE_REG|REGISTERS[2][19], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][19]\, FILE_REG|REGISTERS[0][19], Cpu, 1
instance = comp, \FILE_REG|Mux51~0\, FILE_REG|Mux51~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][19]\, FILE_REG|REGISTERS[3][19], Cpu, 1
instance = comp, \FILE_REG|Mux51~1\, FILE_REG|Mux51~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[19]\, IDEX|IDEX_OUT_READ2[19], Cpu, 1
instance = comp, \MAIN_ALU|Add0~62\, MAIN_ALU|Add0~62, Cpu, 1
instance = comp, \MAIN_ALU|Add0~63\, MAIN_ALU|Add0~63, Cpu, 1
instance = comp, \MAIN_ALU|Add0~64\, MAIN_ALU|Add0~64, Cpu, 1
instance = comp, \MAIN_ALU|Add0~66\, MAIN_ALU|Add0~66, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[19]\, EXMEM|EXMEM_OUT_RESULT_ULA[19], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[19]\, MEMWB|MEMWB_OUT_RESULT_ULA[19], Cpu, 1
instance = comp, \MUX_WB|X[19]~12\, MUX_WB|X[19]~12, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][19]\, FILE_REG|REGISTERS[1][19], Cpu, 1
instance = comp, \FILE_REG|Mux19~0\, FILE_REG|Mux19~0, Cpu, 1
instance = comp, \FILE_REG|Mux19~1\, FILE_REG|Mux19~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[19]\, IDEX|IDEX_OUT_READ1[19], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][18]\, FILE_REG|REGISTERS[1][18], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][18]\, FILE_REG|REGISTERS[0][18], Cpu, 1
instance = comp, \FILE_REG|Mux50~0\, FILE_REG|Mux50~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][18]\, FILE_REG|REGISTERS[3][18], Cpu, 1
instance = comp, \FILE_REG|Mux50~1\, FILE_REG|Mux50~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[18]\, IDEX|IDEX_OUT_READ2[18], Cpu, 1
instance = comp, \MUX_ALU_B|X[18]~13\, MUX_ALU_B|X[18]~13, Cpu, 1
instance = comp, \MAIN_ALU|Add0~67\, MAIN_ALU|Add0~67, Cpu, 1
instance = comp, \MAIN_ALU|Add0~68\, MAIN_ALU|Add0~68, Cpu, 1
instance = comp, \MAIN_ALU|Add0~69\, MAIN_ALU|Add0~69, Cpu, 1
instance = comp, \MAIN_ALU|Add0~71\, MAIN_ALU|Add0~71, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[18]\, EXMEM|EXMEM_OUT_RESULT_ULA[18], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[18]\, MEMWB|MEMWB_OUT_RESULT_ULA[18], Cpu, 1
instance = comp, \MUX_WB|X[18]~13\, MUX_WB|X[18]~13, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][18]\, FILE_REG|REGISTERS[2][18], Cpu, 1
instance = comp, \FILE_REG|Mux18~0\, FILE_REG|Mux18~0, Cpu, 1
instance = comp, \FILE_REG|Mux18~1\, FILE_REG|Mux18~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[18]\, IDEX|IDEX_OUT_READ1[18], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][17]\, FILE_REG|REGISTERS[2][17], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][17]\, FILE_REG|REGISTERS[0][17], Cpu, 1
instance = comp, \FILE_REG|Mux49~0\, FILE_REG|Mux49~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][17]\, FILE_REG|REGISTERS[3][17], Cpu, 1
instance = comp, \FILE_REG|Mux49~1\, FILE_REG|Mux49~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[17]\, IDEX|IDEX_OUT_READ2[17], Cpu, 1
instance = comp, \MUX_ALU_B|X[17]~14\, MUX_ALU_B|X[17]~14, Cpu, 1
instance = comp, \MAIN_ALU|Add0~72\, MAIN_ALU|Add0~72, Cpu, 1
instance = comp, \MAIN_ALU|Add0~73\, MAIN_ALU|Add0~73, Cpu, 1
instance = comp, \MAIN_ALU|Add0~74\, MAIN_ALU|Add0~74, Cpu, 1
instance = comp, \MAIN_ALU|Add0~76\, MAIN_ALU|Add0~76, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[17]\, EXMEM|EXMEM_OUT_RESULT_ULA[17], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[17]\, MEMWB|MEMWB_OUT_RESULT_ULA[17], Cpu, 1
instance = comp, \MUX_WB|X[17]~14\, MUX_WB|X[17]~14, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][17]\, FILE_REG|REGISTERS[1][17], Cpu, 1
instance = comp, \FILE_REG|Mux17~0\, FILE_REG|Mux17~0, Cpu, 1
instance = comp, \FILE_REG|Mux17~1\, FILE_REG|Mux17~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[17]\, IDEX|IDEX_OUT_READ1[17], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][16]\, FILE_REG|REGISTERS[1][16], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][16]\, FILE_REG|REGISTERS[0][16], Cpu, 1
instance = comp, \FILE_REG|Mux48~0\, FILE_REG|Mux48~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][16]\, FILE_REG|REGISTERS[3][16], Cpu, 1
instance = comp, \FILE_REG|Mux48~1\, FILE_REG|Mux48~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[16]\, IDEX|IDEX_OUT_READ2[16], Cpu, 1
instance = comp, \MUX_ALU_B|X[16]~15\, MUX_ALU_B|X[16]~15, Cpu, 1
instance = comp, \MAIN_ALU|Add0~77\, MAIN_ALU|Add0~77, Cpu, 1
instance = comp, \MAIN_ALU|Add0~78\, MAIN_ALU|Add0~78, Cpu, 1
instance = comp, \MAIN_ALU|Add0~79\, MAIN_ALU|Add0~79, Cpu, 1
instance = comp, \MAIN_ALU|Add0~81\, MAIN_ALU|Add0~81, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[16]\, EXMEM|EXMEM_OUT_RESULT_ULA[16], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[16]\, MEMWB|MEMWB_OUT_RESULT_ULA[16], Cpu, 1
instance = comp, \MUX_WB|X[16]~15\, MUX_WB|X[16]~15, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][16]\, FILE_REG|REGISTERS[2][16], Cpu, 1
instance = comp, \FILE_REG|Mux16~0\, FILE_REG|Mux16~0, Cpu, 1
instance = comp, \FILE_REG|Mux16~1\, FILE_REG|Mux16~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[16]\, IDEX|IDEX_OUT_READ1[16], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][15]\, FILE_REG|REGISTERS[2][15], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][15]\, FILE_REG|REGISTERS[0][15], Cpu, 1
instance = comp, \FILE_REG|Mux47~0\, FILE_REG|Mux47~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][15]\, FILE_REG|REGISTERS[3][15], Cpu, 1
instance = comp, \FILE_REG|Mux47~1\, FILE_REG|Mux47~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[15]\, IDEX|IDEX_OUT_READ2[15], Cpu, 1
instance = comp, \MAIN_ALU|Add0~82\, MAIN_ALU|Add0~82, Cpu, 1
instance = comp, \MAIN_ALU|Add0~83\, MAIN_ALU|Add0~83, Cpu, 1
instance = comp, \MAIN_ALU|Add0~84\, MAIN_ALU|Add0~84, Cpu, 1
instance = comp, \MAIN_ALU|Add0~86\, MAIN_ALU|Add0~86, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[15]\, EXMEM|EXMEM_OUT_RESULT_ULA[15], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[15]\, MEMWB|MEMWB_OUT_RESULT_ULA[15], Cpu, 1
instance = comp, \MUX_WB|X[15]~16\, MUX_WB|X[15]~16, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][15]\, FILE_REG|REGISTERS[1][15], Cpu, 1
instance = comp, \FILE_REG|Mux15~0\, FILE_REG|Mux15~0, Cpu, 1
instance = comp, \FILE_REG|Mux15~1\, FILE_REG|Mux15~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[15]\, IDEX|IDEX_OUT_READ1[15], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][14]\, FILE_REG|REGISTERS[1][14], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][14]\, FILE_REG|REGISTERS[0][14], Cpu, 1
instance = comp, \FILE_REG|Mux46~0\, FILE_REG|Mux46~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][14]\, FILE_REG|REGISTERS[3][14], Cpu, 1
instance = comp, \FILE_REG|Mux46~1\, FILE_REG|Mux46~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[14]\, IDEX|IDEX_OUT_READ2[14], Cpu, 1
instance = comp, \MUX_ALU_B|X[14]~17\, MUX_ALU_B|X[14]~17, Cpu, 1
instance = comp, \MAIN_ALU|Add0~87\, MAIN_ALU|Add0~87, Cpu, 1
instance = comp, \MAIN_ALU|Add0~88\, MAIN_ALU|Add0~88, Cpu, 1
instance = comp, \MAIN_ALU|Add0~89\, MAIN_ALU|Add0~89, Cpu, 1
instance = comp, \MAIN_ALU|Add0~91\, MAIN_ALU|Add0~91, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[14]\, EXMEM|EXMEM_OUT_RESULT_ULA[14], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[14]\, MEMWB|MEMWB_OUT_RESULT_ULA[14], Cpu, 1
instance = comp, \MUX_WB|X[14]~17\, MUX_WB|X[14]~17, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][14]\, FILE_REG|REGISTERS[2][14], Cpu, 1
instance = comp, \FILE_REG|Mux14~0\, FILE_REG|Mux14~0, Cpu, 1
instance = comp, \FILE_REG|Mux14~1\, FILE_REG|Mux14~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[14]\, IDEX|IDEX_OUT_READ1[14], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][13]\, FILE_REG|REGISTERS[2][13], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][13]\, FILE_REG|REGISTERS[0][13], Cpu, 1
instance = comp, \FILE_REG|Mux45~0\, FILE_REG|Mux45~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][13]\, FILE_REG|REGISTERS[3][13], Cpu, 1
instance = comp, \FILE_REG|Mux45~1\, FILE_REG|Mux45~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[13]\, IDEX|IDEX_OUT_READ2[13], Cpu, 1
instance = comp, \MUX_ALU_B|X[13]~18\, MUX_ALU_B|X[13]~18, Cpu, 1
instance = comp, \MAIN_ALU|Add0~92\, MAIN_ALU|Add0~92, Cpu, 1
instance = comp, \MAIN_ALU|Add0~93\, MAIN_ALU|Add0~93, Cpu, 1
instance = comp, \MAIN_ALU|Add0~94\, MAIN_ALU|Add0~94, Cpu, 1
instance = comp, \MAIN_ALU|Add0~96\, MAIN_ALU|Add0~96, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[13]\, EXMEM|EXMEM_OUT_RESULT_ULA[13], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[13]\, MEMWB|MEMWB_OUT_RESULT_ULA[13], Cpu, 1
instance = comp, \MUX_WB|X[13]~18\, MUX_WB|X[13]~18, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][13]\, FILE_REG|REGISTERS[1][13], Cpu, 1
instance = comp, \FILE_REG|Mux13~0\, FILE_REG|Mux13~0, Cpu, 1
instance = comp, \FILE_REG|Mux13~1\, FILE_REG|Mux13~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[13]\, IDEX|IDEX_OUT_READ1[13], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][12]\, FILE_REG|REGISTERS[1][12], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][12]\, FILE_REG|REGISTERS[0][12], Cpu, 1
instance = comp, \FILE_REG|Mux44~0\, FILE_REG|Mux44~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][12]\, FILE_REG|REGISTERS[3][12], Cpu, 1
instance = comp, \FILE_REG|Mux44~1\, FILE_REG|Mux44~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[12]\, IDEX|IDEX_OUT_READ2[12], Cpu, 1
instance = comp, \MUX_ALU_B|X[12]~19\, MUX_ALU_B|X[12]~19, Cpu, 1
instance = comp, \MAIN_ALU|Add0~97\, MAIN_ALU|Add0~97, Cpu, 1
instance = comp, \MAIN_ALU|Add0~98\, MAIN_ALU|Add0~98, Cpu, 1
instance = comp, \MAIN_ALU|Add0~99\, MAIN_ALU|Add0~99, Cpu, 1
instance = comp, \MAIN_ALU|Add0~101\, MAIN_ALU|Add0~101, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[12]\, EXMEM|EXMEM_OUT_RESULT_ULA[12], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[12]\, MEMWB|MEMWB_OUT_RESULT_ULA[12], Cpu, 1
instance = comp, \MUX_WB|X[12]~19\, MUX_WB|X[12]~19, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][12]\, FILE_REG|REGISTERS[2][12], Cpu, 1
instance = comp, \FILE_REG|Mux12~0\, FILE_REG|Mux12~0, Cpu, 1
instance = comp, \FILE_REG|Mux12~1\, FILE_REG|Mux12~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[12]\, IDEX|IDEX_OUT_READ1[12], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][11]\, FILE_REG|REGISTERS[2][11], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][11]\, FILE_REG|REGISTERS[0][11], Cpu, 1
instance = comp, \FILE_REG|Mux43~0\, FILE_REG|Mux43~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][11]\, FILE_REG|REGISTERS[3][11], Cpu, 1
instance = comp, \FILE_REG|Mux43~1\, FILE_REG|Mux43~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[11]\, IDEX|IDEX_OUT_READ2[11], Cpu, 1
instance = comp, \MAIN_ALU|Add0~102\, MAIN_ALU|Add0~102, Cpu, 1
instance = comp, \MAIN_ALU|Add0~103\, MAIN_ALU|Add0~103, Cpu, 1
instance = comp, \MAIN_ALU|Add0~104\, MAIN_ALU|Add0~104, Cpu, 1
instance = comp, \MAIN_ALU|Add0~106\, MAIN_ALU|Add0~106, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[11]\, EXMEM|EXMEM_OUT_RESULT_ULA[11], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[11]\, MEMWB|MEMWB_OUT_RESULT_ULA[11], Cpu, 1
instance = comp, \MUX_WB|X[11]~20\, MUX_WB|X[11]~20, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][11]\, FILE_REG|REGISTERS[1][11], Cpu, 1
instance = comp, \FILE_REG|Mux11~0\, FILE_REG|Mux11~0, Cpu, 1
instance = comp, \FILE_REG|Mux11~1\, FILE_REG|Mux11~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[11]\, IDEX|IDEX_OUT_READ1[11], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][10]\, FILE_REG|REGISTERS[1][10], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][10]\, FILE_REG|REGISTERS[0][10], Cpu, 1
instance = comp, \FILE_REG|Mux42~0\, FILE_REG|Mux42~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][10]\, FILE_REG|REGISTERS[3][10], Cpu, 1
instance = comp, \FILE_REG|Mux42~1\, FILE_REG|Mux42~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[10]\, IDEX|IDEX_OUT_READ2[10], Cpu, 1
instance = comp, \MUX_ALU_B|X[10]~21\, MUX_ALU_B|X[10]~21, Cpu, 1
instance = comp, \MAIN_ALU|Add0~107\, MAIN_ALU|Add0~107, Cpu, 1
instance = comp, \MAIN_ALU|Add0~108\, MAIN_ALU|Add0~108, Cpu, 1
instance = comp, \MAIN_ALU|Add0~109\, MAIN_ALU|Add0~109, Cpu, 1
instance = comp, \MAIN_ALU|Add0~111\, MAIN_ALU|Add0~111, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[10]\, EXMEM|EXMEM_OUT_RESULT_ULA[10], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[10]\, MEMWB|MEMWB_OUT_RESULT_ULA[10], Cpu, 1
instance = comp, \MUX_WB|X[10]~21\, MUX_WB|X[10]~21, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][10]\, FILE_REG|REGISTERS[2][10], Cpu, 1
instance = comp, \FILE_REG|Mux10~0\, FILE_REG|Mux10~0, Cpu, 1
instance = comp, \FILE_REG|Mux10~1\, FILE_REG|Mux10~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[10]\, IDEX|IDEX_OUT_READ1[10], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][9]\, FILE_REG|REGISTERS[2][9], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][9]\, FILE_REG|REGISTERS[0][9], Cpu, 1
instance = comp, \FILE_REG|Mux41~0\, FILE_REG|Mux41~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][9]\, FILE_REG|REGISTERS[3][9], Cpu, 1
instance = comp, \FILE_REG|Mux41~1\, FILE_REG|Mux41~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[9]\, IDEX|IDEX_OUT_READ2[9], Cpu, 1
instance = comp, \MUX_ALU_B|X[9]~22\, MUX_ALU_B|X[9]~22, Cpu, 1
instance = comp, \MAIN_ALU|Add0~112\, MAIN_ALU|Add0~112, Cpu, 1
instance = comp, \MAIN_ALU|Add0~113\, MAIN_ALU|Add0~113, Cpu, 1
instance = comp, \MAIN_ALU|Add0~114\, MAIN_ALU|Add0~114, Cpu, 1
instance = comp, \MAIN_ALU|Add0~116\, MAIN_ALU|Add0~116, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[9]\, EXMEM|EXMEM_OUT_RESULT_ULA[9], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[9]\, MEMWB|MEMWB_OUT_RESULT_ULA[9], Cpu, 1
instance = comp, \MUX_WB|X[9]~22\, MUX_WB|X[9]~22, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][9]\, FILE_REG|REGISTERS[1][9], Cpu, 1
instance = comp, \FILE_REG|Mux9~0\, FILE_REG|Mux9~0, Cpu, 1
instance = comp, \FILE_REG|Mux9~1\, FILE_REG|Mux9~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[9]\, IDEX|IDEX_OUT_READ1[9], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][8]\, FILE_REG|REGISTERS[1][8], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][8]\, FILE_REG|REGISTERS[0][8], Cpu, 1
instance = comp, \FILE_REG|Mux40~0\, FILE_REG|Mux40~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][8]\, FILE_REG|REGISTERS[3][8], Cpu, 1
instance = comp, \FILE_REG|Mux40~1\, FILE_REG|Mux40~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[8]\, IDEX|IDEX_OUT_READ2[8], Cpu, 1
instance = comp, \MUX_ALU_B|X[8]~23\, MUX_ALU_B|X[8]~23, Cpu, 1
instance = comp, \MAIN_ALU|Add0~117\, MAIN_ALU|Add0~117, Cpu, 1
instance = comp, \MAIN_ALU|Add0~118\, MAIN_ALU|Add0~118, Cpu, 1
instance = comp, \MAIN_ALU|Add0~119\, MAIN_ALU|Add0~119, Cpu, 1
instance = comp, \MAIN_ALU|Add0~121\, MAIN_ALU|Add0~121, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[8]\, EXMEM|EXMEM_OUT_RESULT_ULA[8], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[8]\, MEMWB|MEMWB_OUT_RESULT_ULA[8], Cpu, 1
instance = comp, \MUX_WB|X[8]~23\, MUX_WB|X[8]~23, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][8]\, FILE_REG|REGISTERS[2][8], Cpu, 1
instance = comp, \FILE_REG|Mux8~0\, FILE_REG|Mux8~0, Cpu, 1
instance = comp, \FILE_REG|Mux8~1\, FILE_REG|Mux8~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[8]\, IDEX|IDEX_OUT_READ1[8], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][7]\, FILE_REG|REGISTERS[2][7], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][7]\, FILE_REG|REGISTERS[0][7], Cpu, 1
instance = comp, \FILE_REG|Mux39~0\, FILE_REG|Mux39~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][7]\, FILE_REG|REGISTERS[3][7], Cpu, 1
instance = comp, \FILE_REG|Mux39~1\, FILE_REG|Mux39~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[7]\, IDEX|IDEX_OUT_READ2[7], Cpu, 1
instance = comp, \MUX_ALU_B|X[7]~24\, MUX_ALU_B|X[7]~24, Cpu, 1
instance = comp, \MAIN_ALU|Add0~122\, MAIN_ALU|Add0~122, Cpu, 1
instance = comp, \MAIN_ALU|Add0~123\, MAIN_ALU|Add0~123, Cpu, 1
instance = comp, \MAIN_ALU|Add0~124\, MAIN_ALU|Add0~124, Cpu, 1
instance = comp, \MAIN_ALU|Add0~126\, MAIN_ALU|Add0~126, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[7]\, EXMEM|EXMEM_OUT_RESULT_ULA[7], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[7]\, MEMWB|MEMWB_OUT_RESULT_ULA[7], Cpu, 1
instance = comp, \MUX_WB|X[7]~24\, MUX_WB|X[7]~24, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][7]\, FILE_REG|REGISTERS[1][7], Cpu, 1
instance = comp, \FILE_REG|Mux7~0\, FILE_REG|Mux7~0, Cpu, 1
instance = comp, \FILE_REG|Mux7~1\, FILE_REG|Mux7~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[7]\, IDEX|IDEX_OUT_READ1[7], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][6]\, FILE_REG|REGISTERS[1][6], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][6]\, FILE_REG|REGISTERS[0][6], Cpu, 1
instance = comp, \FILE_REG|Mux38~0\, FILE_REG|Mux38~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][6]\, FILE_REG|REGISTERS[3][6], Cpu, 1
instance = comp, \FILE_REG|Mux38~1\, FILE_REG|Mux38~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[6]\, IDEX|IDEX_OUT_READ2[6], Cpu, 1
instance = comp, \MAIN_ALU|Add0~127\, MAIN_ALU|Add0~127, Cpu, 1
instance = comp, \MAIN_ALU|Add0~128\, MAIN_ALU|Add0~128, Cpu, 1
instance = comp, \MAIN_ALU|Add0~129\, MAIN_ALU|Add0~129, Cpu, 1
instance = comp, \MAIN_ALU|Add0~131\, MAIN_ALU|Add0~131, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[6]\, EXMEM|EXMEM_OUT_RESULT_ULA[6], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[6]\, MEMWB|MEMWB_OUT_RESULT_ULA[6], Cpu, 1
instance = comp, \MUX_WB|X[6]~25\, MUX_WB|X[6]~25, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][6]\, FILE_REG|REGISTERS[2][6], Cpu, 1
instance = comp, \FILE_REG|Mux6~0\, FILE_REG|Mux6~0, Cpu, 1
instance = comp, \FILE_REG|Mux6~1\, FILE_REG|Mux6~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[6]\, IDEX|IDEX_OUT_READ1[6], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][5]\, FILE_REG|REGISTERS[2][5], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][5]\, FILE_REG|REGISTERS[0][5], Cpu, 1
instance = comp, \FILE_REG|Mux37~0\, FILE_REG|Mux37~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][5]\, FILE_REG|REGISTERS[3][5], Cpu, 1
instance = comp, \FILE_REG|Mux37~1\, FILE_REG|Mux37~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[5]\, IDEX|IDEX_OUT_READ2[5], Cpu, 1
instance = comp, \MUX_ALU_B|X[5]~26\, MUX_ALU_B|X[5]~26, Cpu, 1
instance = comp, \MAIN_ALU|Add0~132\, MAIN_ALU|Add0~132, Cpu, 1
instance = comp, \MAIN_ALU|Add0~133\, MAIN_ALU|Add0~133, Cpu, 1
instance = comp, \MAIN_ALU|Add0~134\, MAIN_ALU|Add0~134, Cpu, 1
instance = comp, \MAIN_ALU|Add0~136\, MAIN_ALU|Add0~136, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[5]\, EXMEM|EXMEM_OUT_RESULT_ULA[5], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[5]\, MEMWB|MEMWB_OUT_RESULT_ULA[5], Cpu, 1
instance = comp, \MUX_WB|X[5]~26\, MUX_WB|X[5]~26, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][5]\, FILE_REG|REGISTERS[1][5], Cpu, 1
instance = comp, \FILE_REG|Mux5~0\, FILE_REG|Mux5~0, Cpu, 1
instance = comp, \FILE_REG|Mux5~1\, FILE_REG|Mux5~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[5]\, IDEX|IDEX_OUT_READ1[5], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][4]\, FILE_REG|REGISTERS[1][4], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][4]\, FILE_REG|REGISTERS[0][4], Cpu, 1
instance = comp, \FILE_REG|Mux36~0\, FILE_REG|Mux36~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][4]\, FILE_REG|REGISTERS[3][4], Cpu, 1
instance = comp, \FILE_REG|Mux36~1\, FILE_REG|Mux36~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[4]\, IDEX|IDEX_OUT_READ2[4], Cpu, 1
instance = comp, \MAIN_ALU|Add0~137\, MAIN_ALU|Add0~137, Cpu, 1
instance = comp, \MAIN_ALU|Add0~138\, MAIN_ALU|Add0~138, Cpu, 1
instance = comp, \MAIN_ALU|Add0~139\, MAIN_ALU|Add0~139, Cpu, 1
instance = comp, \MAIN_ALU|Add0~141\, MAIN_ALU|Add0~141, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[4]\, EXMEM|EXMEM_OUT_RESULT_ULA[4], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[4]\, MEMWB|MEMWB_OUT_RESULT_ULA[4], Cpu, 1
instance = comp, \MUX_WB|X[4]~27\, MUX_WB|X[4]~27, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][4]\, FILE_REG|REGISTERS[2][4], Cpu, 1
instance = comp, \FILE_REG|Mux4~0\, FILE_REG|Mux4~0, Cpu, 1
instance = comp, \FILE_REG|Mux4~1\, FILE_REG|Mux4~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[4]\, IDEX|IDEX_OUT_READ1[4], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][3]\, FILE_REG|REGISTERS[2][3], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][3]\, FILE_REG|REGISTERS[0][3], Cpu, 1
instance = comp, \FILE_REG|Mux35~0\, FILE_REG|Mux35~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][3]\, FILE_REG|REGISTERS[3][3], Cpu, 1
instance = comp, \FILE_REG|Mux35~1\, FILE_REG|Mux35~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[3]\, IDEX|IDEX_OUT_READ2[3], Cpu, 1
instance = comp, \MUX_ALU_B|X[3]~28\, MUX_ALU_B|X[3]~28, Cpu, 1
instance = comp, \MAIN_ALU|Add0~142\, MAIN_ALU|Add0~142, Cpu, 1
instance = comp, \MAIN_ALU|Add0~143\, MAIN_ALU|Add0~143, Cpu, 1
instance = comp, \MAIN_ALU|Add0~144\, MAIN_ALU|Add0~144, Cpu, 1
instance = comp, \MAIN_ALU|Add0~146\, MAIN_ALU|Add0~146, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[3]\, EXMEM|EXMEM_OUT_RESULT_ULA[3], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[3]\, MEMWB|MEMWB_OUT_RESULT_ULA[3], Cpu, 1
instance = comp, \MUX_WB|X[3]~28\, MUX_WB|X[3]~28, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][3]\, FILE_REG|REGISTERS[1][3], Cpu, 1
instance = comp, \FILE_REG|Mux3~0\, FILE_REG|Mux3~0, Cpu, 1
instance = comp, \FILE_REG|Mux3~1\, FILE_REG|Mux3~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[3]\, IDEX|IDEX_OUT_READ1[3], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][2]\, FILE_REG|REGISTERS[1][2], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][2]\, FILE_REG|REGISTERS[0][2], Cpu, 1
instance = comp, \FILE_REG|Mux34~0\, FILE_REG|Mux34~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][2]\, FILE_REG|REGISTERS[3][2], Cpu, 1
instance = comp, \FILE_REG|Mux34~1\, FILE_REG|Mux34~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[2]\, IDEX|IDEX_OUT_READ2[2], Cpu, 1
instance = comp, \MAIN_ALU|Add0~147\, MAIN_ALU|Add0~147, Cpu, 1
instance = comp, \MAIN_ALU|Add0~148\, MAIN_ALU|Add0~148, Cpu, 1
instance = comp, \MAIN_ALU|Add0~149\, MAIN_ALU|Add0~149, Cpu, 1
instance = comp, \MAIN_ALU|Add0~151\, MAIN_ALU|Add0~151, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[2]\, EXMEM|EXMEM_OUT_RESULT_ULA[2], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[2]\, MEMWB|MEMWB_OUT_RESULT_ULA[2], Cpu, 1
instance = comp, \MUX_WB|X[2]~29\, MUX_WB|X[2]~29, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][2]\, FILE_REG|REGISTERS[2][2], Cpu, 1
instance = comp, \FILE_REG|Mux2~0\, FILE_REG|Mux2~0, Cpu, 1
instance = comp, \FILE_REG|Mux2~1\, FILE_REG|Mux2~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[2]\, IDEX|IDEX_OUT_READ1[2], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][1]\, FILE_REG|REGISTERS[2][1], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][1]\, FILE_REG|REGISTERS[0][1], Cpu, 1
instance = comp, \FILE_REG|Mux33~0\, FILE_REG|Mux33~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][1]\, FILE_REG|REGISTERS[3][1], Cpu, 1
instance = comp, \FILE_REG|Mux33~1\, FILE_REG|Mux33~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[1]\, IDEX|IDEX_OUT_READ2[1], Cpu, 1
instance = comp, \MUX_ALU_B|X[1]~30\, MUX_ALU_B|X[1]~30, Cpu, 1
instance = comp, \MAIN_ALU|Add0~152\, MAIN_ALU|Add0~152, Cpu, 1
instance = comp, \MAIN_ALU|Add0~153\, MAIN_ALU|Add0~153, Cpu, 1
instance = comp, \MAIN_ALU|Add0~154\, MAIN_ALU|Add0~154, Cpu, 1
instance = comp, \MAIN_ALU|Add0~156\, MAIN_ALU|Add0~156, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[1]\, EXMEM|EXMEM_OUT_RESULT_ULA[1], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[1]\, MEMWB|MEMWB_OUT_RESULT_ULA[1], Cpu, 1
instance = comp, \MUX_WB|X[1]~30\, MUX_WB|X[1]~30, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][1]\, FILE_REG|REGISTERS[1][1], Cpu, 1
instance = comp, \FILE_REG|Mux1~0\, FILE_REG|Mux1~0, Cpu, 1
instance = comp, \FILE_REG|Mux1~1\, FILE_REG|Mux1~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[1]\, IDEX|IDEX_OUT_READ1[1], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[1][0]\, FILE_REG|REGISTERS[1][0], Cpu, 1
instance = comp, \FILE_REG|REGISTERS[0][0]\, FILE_REG|REGISTERS[0][0], Cpu, 1
instance = comp, \FILE_REG|Mux32~0\, FILE_REG|Mux32~0, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[3][0]\, FILE_REG|REGISTERS[3][0], Cpu, 1
instance = comp, \FILE_REG|Mux32~1\, FILE_REG|Mux32~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ2[0]\, IDEX|IDEX_OUT_READ2[0], Cpu, 1
instance = comp, \MAIN_ALU|Add0~157\, MAIN_ALU|Add0~157, Cpu, 1
instance = comp, \MAIN_ALU|Add0~158\, MAIN_ALU|Add0~158, Cpu, 1
instance = comp, \MAIN_ALU|Add0~159\, MAIN_ALU|Add0~159, Cpu, 1
instance = comp, \MAIN_ALU|Add0~161\, MAIN_ALU|Add0~161, Cpu, 1
instance = comp, \EXMEM|EXMEM_OUT_RESULT_ULA[0]\, EXMEM|EXMEM_OUT_RESULT_ULA[0], Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_RESULT_ULA[0]\, MEMWB|MEMWB_OUT_RESULT_ULA[0], Cpu, 1
instance = comp, \MUX_WB|X[0]~31\, MUX_WB|X[0]~31, Cpu, 1
instance = comp, \FILE_REG|REGISTERS[2][0]\, FILE_REG|REGISTERS[2][0], Cpu, 1
instance = comp, \FILE_REG|Mux0~0\, FILE_REG|Mux0~0, Cpu, 1
instance = comp, \FILE_REG|Mux0~1\, FILE_REG|Mux0~1, Cpu, 1
instance = comp, \IDEX|IDEX_OUT_READ1[0]\, IDEX|IDEX_OUT_READ1[0], Cpu, 1
instance = comp, \MUX_ALU_B|X[30]~1\, MUX_ALU_B|X[30]~1, Cpu, 1
instance = comp, \MUX_ALU_B|X[27]~4\, MUX_ALU_B|X[27]~4, Cpu, 1
instance = comp, \MUX_ALU_B|X[26]~5\, MUX_ALU_B|X[26]~5, Cpu, 1
instance = comp, \MUX_ALU_B|X[24]~7\, MUX_ALU_B|X[24]~7, Cpu, 1
instance = comp, \MUX_ALU_B|X[21]~10\, MUX_ALU_B|X[21]~10, Cpu, 1
instance = comp, \MUX_ALU_B|X[19]~12\, MUX_ALU_B|X[19]~12, Cpu, 1
instance = comp, \MUX_ALU_B|X[15]~16\, MUX_ALU_B|X[15]~16, Cpu, 1
instance = comp, \MUX_ALU_B|X[11]~20\, MUX_ALU_B|X[11]~20, Cpu, 1
instance = comp, \MUX_ALU_B|X[6]~25\, MUX_ALU_B|X[6]~25, Cpu, 1
instance = comp, \MUX_ALU_B|X[4]~27\, MUX_ALU_B|X[4]~27, Cpu, 1
instance = comp, \MUX_ALU_B|X[2]~29\, MUX_ALU_B|X[2]~29, Cpu, 1
instance = comp, \MUX_ALU_B|X[0]~31\, MUX_ALU_B|X[0]~31, Cpu, 1
instance = comp, \MEMWB|MEMWB_OUT_WB[0]\, MEMWB|MEMWB_OUT_WB[0], Cpu, 1
