Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/hejunwen/Vivado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto c25541ad702548beb97296cea1ddb3cb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_behav xil_defaultlib.mips xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addr [/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mips.v:79]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs [/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mips.v:87]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port in1 [/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mips.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.mux_5
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_behav
