set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {midsem.vo midsem_v.sdo}}
}
