\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields}{}\section{\+\_\+hw\+\_\+vref\+\_\+sc\+:\+:\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields Struct Reference}
\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields}\index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_af298697cb2732646bafb1643af6e9cbb}{M\+O\+D\+E\+\_\+\+LV}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a4fd4cd90f8ecd588c18ba21c39de529f}{V\+R\+E\+F\+ST}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a00f7d40c62417d70d7deba557077b0db}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a360c18994d2e0d3bfe913d16915e792a}{I\+C\+O\+M\+P\+EN}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a6364256929af43a96a6f348fd9a1a34c}{R\+E\+G\+EN}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_ad39d905cacc01ee6c6789f478b962929}{V\+R\+E\+F\+EN}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}!I\+C\+O\+M\+P\+EN@{I\+C\+O\+M\+P\+EN}}
\index{I\+C\+O\+M\+P\+EN@{I\+C\+O\+M\+P\+EN}!\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+C\+O\+M\+P\+EN}{ICOMPEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields\+::\+I\+C\+O\+M\+P\+EN}\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a360c18994d2e0d3bfe913d16915e792a}{}\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a360c18994d2e0d3bfe913d16915e792a}
\mbox{[}5\mbox{]} Second order curvature compensation enable \index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}!M\+O\+D\+E\+\_\+\+LV@{M\+O\+D\+E\+\_\+\+LV}}
\index{M\+O\+D\+E\+\_\+\+LV@{M\+O\+D\+E\+\_\+\+LV}!\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+O\+D\+E\+\_\+\+LV}{MODE_LV}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields\+::\+M\+O\+D\+E\+\_\+\+LV}\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_af298697cb2732646bafb1643af6e9cbb}{}\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_af298697cb2732646bafb1643af6e9cbb}
\mbox{[}1\+:0\mbox{]} Buffer Mode selection \index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}!R\+E\+G\+EN@{R\+E\+G\+EN}}
\index{R\+E\+G\+EN@{R\+E\+G\+EN}!\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+G\+EN}{REGEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields\+::\+R\+E\+G\+EN}\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a6364256929af43a96a6f348fd9a1a34c}{}\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a6364256929af43a96a6f348fd9a1a34c}
\mbox{[}6\mbox{]} Regulator enable \index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a00f7d40c62417d70d7deba557077b0db}{}\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a00f7d40c62417d70d7deba557077b0db}
\mbox{[}4\+:3\mbox{]} \index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}!V\+R\+E\+F\+EN@{V\+R\+E\+F\+EN}}
\index{V\+R\+E\+F\+EN@{V\+R\+E\+F\+EN}!\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{V\+R\+E\+F\+EN}{VREFEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields\+::\+V\+R\+E\+F\+EN}\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_ad39d905cacc01ee6c6789f478b962929}{}\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_ad39d905cacc01ee6c6789f478b962929}
\mbox{[}7\mbox{]} Internal Voltage Reference enable \index{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}!V\+R\+E\+F\+ST@{V\+R\+E\+F\+ST}}
\index{V\+R\+E\+F\+ST@{V\+R\+E\+F\+ST}!\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields@{\+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{V\+R\+E\+F\+ST}{VREFST}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+vref\+\_\+sc\+::\+\_\+hw\+\_\+vref\+\_\+sc\+\_\+bitfields\+::\+V\+R\+E\+F\+ST}\hypertarget{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a4fd4cd90f8ecd588c18ba21c39de529f}{}\label{struct__hw__vref__sc_1_1__hw__vref__sc__bitfields_a4fd4cd90f8ecd588c18ba21c39de529f}
\mbox{[}2\mbox{]} Internal Voltage Reference stable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+vref.\+h\end{DoxyCompactItemize}
