Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 724d224364aa4b26ac42f6ef00ff24c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Verilog_143_206_behav xil_defaultlib.Verilog_143_206 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'prv_key' on this module [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/RSA/Verilog-Behavioral-Model.v:43]
ERROR: [VRFC 10-3180] cannot find port 'encrypt_out' on this module [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/RSA/Verilog-Behavioral-Model.v:42]
ERROR: [VRFC 10-3180] cannot find port 'publ_key' on this module [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/RSA/Verilog-Behavioral-Model.v:41]
ERROR: [VRFC 10-3180] cannot find port 'hex_in' on this module [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/RSA/Verilog-Behavioral-Model.v:40]
ERROR: [VRFC 10-3180] cannot find port 'hex_out' on this module [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/RSA/Verilog-Behavioral-Model.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
