{"sha": "cd41bae5fde3f26c99c33511c08c523b55e295c8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2Q0MWJhZTVmZGUzZjI2Yzk5YzMzNTExYzA4YzUyM2I1NWUyOTVjOA==", "commit": {"author": {"name": "J\"orn Rennecke", "email": "joern.rennecke@st.com", "date": "2005-09-12T13:24:11Z"}, "committer": {"name": "Joern Rennecke", "email": "amylaar@gcc.gnu.org", "date": "2005-09-12T13:24:11Z"}, "message": "sh.h (HARD_REGNO_MODE_OK): Allow V4SFmode in general purpose registers for TARGET_SHMEDIA.\n\n\t* sh.h (HARD_REGNO_MODE_OK): Allow V4SFmode in general purpose\n\tregisters for TARGET_SHMEDIA.\n\t(enum reg_class, REG_CLASS_NAMES, REG_CLASS_CONTENTS): Rename\n\tGENERAL_FP_REGS to GENERAL_DF_REGS.  Add GENERAL_FP_REGS as union\n\tof GENERAL_REGS and FP_REGS.\n\nFrom-SVN: r104170", "tree": {"sha": "9a25c6cb202cf3e802e5e483b0517d87736d5807", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9a25c6cb202cf3e802e5e483b0517d87736d5807"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cd41bae5fde3f26c99c33511c08c523b55e295c8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cd41bae5fde3f26c99c33511c08c523b55e295c8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cd41bae5fde3f26c99c33511c08c523b55e295c8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cd41bae5fde3f26c99c33511c08c523b55e295c8/comments", "author": null, "committer": null, "parents": [{"sha": "b99791d10e32889c42570fd14f595e0582aa9314", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b99791d10e32889c42570fd14f595e0582aa9314", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b99791d10e32889c42570fd14f595e0582aa9314"}], "stats": {"total": 16, "additions": 14, "deletions": 2}, "files": [{"sha": "70eb9875500493370d838dd05021b66bae21a733", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cd41bae5fde3f26c99c33511c08c523b55e295c8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cd41bae5fde3f26c99c33511c08c523b55e295c8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=cd41bae5fde3f26c99c33511c08c523b55e295c8", "patch": "@@ -1,3 +1,11 @@\n+2005-09-12  J\"orn Rennecke <joern.rennecke@st.com>\n+\n+\t* sh.h (HARD_REGNO_MODE_OK): Allow V4SFmode in general purpose\n+\tregisters for TARGET_SHMEDIA.\n+\t(enum reg_class, REG_CLASS_NAMES, REG_CLASS_CONTENTS): Rename\n+\tGENERAL_FP_REGS to GENERAL_DF_REGS.  Add GENERAL_FP_REGS as union\n+\tof GENERAL_REGS and FP_REGS.\n+\n 2005-09-12  Bernd Schmidt  <bernd.schmidt@analog.com>\n \n \t* config/bfin/bfin.c (legimitize_pic_address): Use gen_const_mem.\t"}, {"sha": "306da7aa5db98713671b680b8b44739c1b956aa7", "filename": "gcc/config/sh/sh.h", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cd41bae5fde3f26c99c33511c08c523b55e295c8/gcc%2Fconfig%2Fsh%2Fsh.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cd41bae5fde3f26c99c33511c08c523b55e295c8/gcc%2Fconfig%2Fsh%2Fsh.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsh%2Fsh.h?ref=cd41bae5fde3f26c99c33511c08c523b55e295c8", "patch": "@@ -1152,7 +1152,7 @@ extern char sh_additional_register_names[ADDREGNAMES_SIZE] \\\n       || GENERAL_REGISTER_P (REGNO)) \\\n    : (MODE) == V4SFmode \\\n    ? ((FP_REGISTER_P (REGNO) && ((REGNO) - FIRST_FP_REG) % 4 == 0) \\\n-      || (! TARGET_SHMEDIA && GENERAL_REGISTER_P (REGNO))) \\\n+      || GENERAL_REGISTER_P (REGNO)) \\\n    : (MODE) == V16SFmode \\\n    ? (TARGET_SHMEDIA \\\n       ? (FP_REGISTER_P (REGNO) && ((REGNO) - FIRST_FP_REG) % 16 == 0) \\\n@@ -1341,6 +1341,7 @@ enum reg_class\n   DF_REGS,\n   FPSCR_REGS,\n   GENERAL_FP_REGS,\n+  GENERAL_DF_REGS,\n   TARGET_REGS,\n   ALL_REGS,\n   LIM_REG_CLASSES\n@@ -1365,6 +1366,7 @@ enum reg_class\n   \"DF_REGS\",\t\t\\\n   \"FPSCR_REGS\",\t\t\\\n   \"GENERAL_FP_REGS\",\t\\\n+  \"GENERAL_DF_REGS\",\t\\\n   \"TARGET_REGS\",\t\\\n   \"ALL_REGS\",\t\t\\\n }\n@@ -1402,7 +1404,9 @@ enum reg_class\n /* FPSCR_REGS:  */\t\t\t\t\t\t\t\\\n   { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00800000 },\t\\\n /* GENERAL_FP_REGS:  */\t\t\t\t\t\t\t\\\n-  { 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0102ff00 },\t\\\n+  { 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x03020000 },\t\\\n+/* GENERAL_DF_REGS:  */\t\t\t\t\t\t\t\\\n+  { 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0302ff00 },\t\\\n /* TARGET_REGS:  */\t\t\t\t\t\t\t\\\n   { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff },\t\\\n /* ALL_REGS:  */\t\t\t\t\t\t\t\\"}]}