{"Source Block": ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@292:302@HdlStmAssign", "assign i2c_scl = i2c_scl_t ? 1'bz : i2c_scl_o;\nassign i2c_sda_i = i2c_sda;\nassign i2c_sda = i2c_sda_t ? 1'bz : i2c_sda_o;\n\n// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\nassign qsfp1_resetl = 1'b1;\nassign qsfp1_lpmode = 1'b0;\n\nwire        qsfp1_tx_clk_1_int;\nwire        qsfp1_tx_rst_1_int;\n"], "Clone Blocks": [["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@288:298", "wire i2c_sda_o = 1;\nwire i2c_sda_t = 1;\n\nassign i2c_scl_i = i2c_scl;\nassign i2c_scl = i2c_scl_t ? 1'bz : i2c_scl_o;\nassign i2c_sda_i = i2c_sda;\nassign i2c_sda = i2c_sda_t ? 1'bz : i2c_sda_o;\n\n// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\nassign qsfp1_resetl = 1'b1;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@287:297", "wire i2c_sda_i;\nwire i2c_sda_o = 1;\nwire i2c_sda_t = 1;\n\nassign i2c_scl_i = i2c_scl;\nassign i2c_scl = i2c_scl_t ? 1'bz : i2c_scl_o;\nassign i2c_sda_i = i2c_sda;\nassign i2c_sda = i2c_sda_t ? 1'bz : i2c_sda_o;\n\n// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@293:303", "assign i2c_sda_i = i2c_sda;\nassign i2c_sda = i2c_sda_t ? 1'bz : i2c_sda_o;\n\n// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\nassign qsfp1_resetl = 1'b1;\nassign qsfp1_lpmode = 1'b0;\n\nwire        qsfp1_tx_clk_1_int;\nwire        qsfp1_tx_rst_1_int;\nwire [63:0] qsfp1_txd_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@294:304", "assign i2c_sda = i2c_sda_t ? 1'bz : i2c_sda_o;\n\n// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\nassign qsfp1_resetl = 1'b1;\nassign qsfp1_lpmode = 1'b0;\n\nwire        qsfp1_tx_clk_1_int;\nwire        qsfp1_tx_rst_1_int;\nwire [63:0] qsfp1_txd_1_int;\nwire [7:0]  qsfp1_txc_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@289:299", "wire i2c_sda_t = 1;\n\nassign i2c_scl_i = i2c_scl;\nassign i2c_scl = i2c_scl_t ? 1'bz : i2c_scl_o;\nassign i2c_sda_i = i2c_sda;\nassign i2c_sda = i2c_sda_t ? 1'bz : i2c_sda_o;\n\n// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\nassign qsfp1_resetl = 1'b1;\nassign qsfp1_lpmode = 1'b0;\n"]], "Diff Content": {"Delete": [[297, "assign qsfp1_modesell = 1'b1;\n"]], "Add": [[297, "assign qsfp1_modsell = 1'b0;\n"]]}}