{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743091938870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743091938870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 12:12:18 2025 " "Processing started: Thu Mar 27 12:12:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743091938870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091938870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpiderOneLeg -c SpiderOneLeg " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpiderOneLeg -c SpiderOneLeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091938870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743091939225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743091939225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spideroneleg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spideroneleg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SpiderOneLeg " "Found entity 1: SpiderOneLeg" {  } { { "SpiderOneLeg.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpiderOneLeg " "Elaborating entity \"SpiderOneLeg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743091945353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.bdf 1 1 " "Using design file pwm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst8 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst8\"" {  } { { "SpiderOneLeg.bdf" "inst8" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { { 16 1128 1352 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_out.v 1 1 " "Using design file pwm_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_OUT " "Found entity 1: PWM_OUT" {  } { { "pwm_out.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_OUT pwm:inst8\|PWM_OUT:inst5 " "Elaborating entity \"PWM_OUT\" for hierarchy \"pwm:inst8\|PWM_OUT:inst5\"" {  } { { "pwm.bdf" "inst5" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { { 120 592 720 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "pwm_out.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "pwm_out.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945400 ""}  } { { "pwm_out.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2gg " "Found entity 1: cmpr_2gg" {  } { { "db/cmpr_2gg.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_2gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2gg pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_2gg:auto_generated " "Elaborating entity \"cmpr_2gg\" for hierarchy \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_2gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_register_32.v 1 1 " "Using design file en_register_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_register_32 " "Found entity 1: en_register_32" {  } { { "en_register_32.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/en_register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_register_32 pwm:inst8\|en_register_32:inst " "Elaborating entity \"en_register_32\" for hierarchy \"pwm:inst8\|en_register_32:inst\"" {  } { { "pwm.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { { 80 336 496 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_period.v 1 1 " "Using design file pwm_period.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_PERIOD " "Found entity 1: PWM_PERIOD" {  } { { "pwm_period.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_PERIOD pwm:inst8\|PWM_PERIOD:inst2 " "Elaborating entity \"PWM_PERIOD\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\"" {  } { { "pwm.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { { 232 352 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "pwm_period.v" "LPM_COUNTER_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "pwm_period.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 1000000 " "Parameter \"lpm_modulus\" = \"1000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945478 ""}  } { { "pwm_period.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bkj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bkj " "Found entity 1: cntr_bkj" {  } { { "db/cntr_bkj.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cntr_bkj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bkj pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated " "Elaborating entity \"cntr_bkj\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\|cmpr_qac:cmpr1 " "Elaborating entity \"cmpr_qac\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\|cmpr_qac:cmpr1\"" {  } { { "db/cntr_bkj.tdf" "cmpr1" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cntr_bkj.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "press_detection.bdf 1 1 " "Using design file press_detection.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 press_detection " "Found entity 1: press_detection" {  } { { "press_detection.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/press_detection.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press_detection press_detection:inst200 " "Elaborating entity \"press_detection\" for hierarchy \"press_detection:inst200\"" {  } { { "SpiderOneLeg.bdf" "inst200" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { { 48 320 432 144 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_update.bdf 1 1 " "Using design file dc_update.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dc_update " "Found entity 1: dc_update" {  } { { "dc_update.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_update dc_update:inst3 " "Elaborating entity \"dc_update\" for hierarchy \"dc_update:inst3\"" {  } { { "SpiderOneLeg.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { { 72 672 912 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_update_mux.v 1 1 " "Using design file dc_update_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_UPDATE_MUX " "Found entity 1: DC_UPDATE_MUX" {  } { { "dc_update_mux.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_UPDATE_MUX dc_update:inst3\|DC_UPDATE_MUX:inst5 " "Elaborating entity \"DC_UPDATE_MUX\" for hierarchy \"dc_update:inst3\|DC_UPDATE_MUX:inst5\"" {  } { { "dc_update.bdf" "inst5" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 120 1016 1160 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "dc_update_mux.v" "LPM_MUX_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "dc_update_mux.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945588 ""}  } { { "dc_update_mux.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_upadte_add_sub.v 1 1 " "Using design file dc_upadte_add_sub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_UPADTE_ADD_SUB " "Found entity 1: DC_UPADTE_ADD_SUB" {  } { { "dc_upadte_add_sub.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_UPADTE_ADD_SUB dc_update:inst3\|DC_UPADTE_ADD_SUB:inst " "Elaborating entity \"DC_UPADTE_ADD_SUB\" for hierarchy \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\"" {  } { { "dc_update.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 176 424 584 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dc_upadte_add_sub.v" "LPM_ADD_SUB_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dc_upadte_add_sub.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945676 ""}  } { { "dc_upadte_add_sub.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkg " "Found entity 1: add_sub_gkg" {  } { { "db/add_sub_gkg.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/add_sub_gkg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gkg dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gkg:auto_generated " "Elaborating entity \"add_sub_gkg\" for hierarchy \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constant_75000.v 2 2 " "Using design file constant_75000.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT_75000_lpm_constant_039 " "Found entity 1: CONSTANT_75000_lpm_constant_039" {  } { { "constant_75000.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/constant_75000.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945723 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONSTANT_75000 " "Found entity 2: CONSTANT_75000" {  } { { "constant_75000.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/constant_75000.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT_75000 dc_update:inst3\|CONSTANT_75000:inst6 " "Elaborating entity \"CONSTANT_75000\" for hierarchy \"dc_update:inst3\|CONSTANT_75000:inst6\"" {  } { { "dc_update.bdf" "inst6" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 120 752 864 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT_75000_lpm_constant_039 dc_update:inst3\|CONSTANT_75000:inst6\|CONSTANT_75000_lpm_constant_039:CONSTANT_75000_lpm_constant_039_component " "Elaborating entity \"CONSTANT_75000_lpm_constant_039\" for hierarchy \"dc_update:inst3\|CONSTANT_75000:inst6\|CONSTANT_75000_lpm_constant_039:CONSTANT_75000_lpm_constant_039_component\"" {  } { { "constant_75000.v" "CONSTANT_75000_lpm_constant_039_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/constant_75000.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_init_comp.v 1 1 " "Using design file dc_init_comp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_INIT_COMP " "Found entity 1: DC_INIT_COMP" {  } { { "dc_init_comp.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_INIT_COMP dc_update:inst3\|DC_INIT_COMP:inst4 " "Elaborating entity \"DC_INIT_COMP\" for hierarchy \"dc_update:inst3\|DC_INIT_COMP:inst4\"" {  } { { "dc_update.bdf" "inst4" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 616 672 800 712 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_init_comp.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_init_comp.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945739 ""}  } { { "dc_init_comp.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9li " "Found entity 1: cmpr_9li" {  } { { "db/cmpr_9li.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_9li.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9li dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_9li:auto_generated " "Elaborating entity \"cmpr_9li\" for hierarchy \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_9li:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_max.v 1 1 " "Using design file dc_max.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MAX " "Found entity 1: DC_MAX" {  } { { "dc_max.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MAX dc_update:inst3\|DC_MAX:inst3 " "Elaborating entity \"DC_MAX\" for hierarchy \"dc_update:inst3\|DC_MAX:inst3\"" {  } { { "dc_update.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 504 672 800 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_max.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_max.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945786 ""}  } { { "dc_max.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_76j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_76j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_76j " "Found entity 1: cmpr_76j" {  } { { "db/cmpr_76j.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_76j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_76j dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_76j:auto_generated " "Elaborating entity \"cmpr_76j\" for hierarchy \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_76j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_min.v 1 1 " "Using design file dc_min.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MIN " "Found entity 1: DC_MIN" {  } { { "dc_min.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091945833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MIN dc_update:inst3\|DC_MIN:inst2 " "Elaborating entity \"DC_MIN\" for hierarchy \"dc_update:inst3\|DC_MIN:inst2\"" {  } { { "dc_update.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 392 672 800 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_min.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_min.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091945848 ""}  } { { "dc_min.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091945848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c6j " "Found entity 1: cmpr_c6j" {  } { { "db/cmpr_c6j.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_c6j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091945864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091945864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c6j dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_c6j:auto_generated " "Elaborating entity \"cmpr_c6j\" for hierarchy \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_c6j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091945880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743091946653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743091946998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091946998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743091947045 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743091947045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743091947045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743091947045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743091947060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 12:12:27 2025 " "Processing ended: Thu Mar 27 12:12:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743091947060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743091947060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743091947060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091947060 ""}
