arch          	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision 	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k4_N4_90nm.xml	diffeq.blif	common       	22.85                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	410    	64    	-1          	-1      	9a78810-dirty	success   	74908      	64                	39                 	1935               	1974                 	1                 	1111                	513                   	23          	23           	529              	clb                      	auto       	1.14     	24314                	3.96      	6.62756       	-1392.21            	-6.62756            	24            	12915            	28                                    	983127                	914019               	797780.                          	1508.09                             	11.31                    	12180                      	18                               	6.93976            	-1463.94 	-6.93976 	0       	0       	1.04508e+06                 	1975.57                        	1.38                
k4_N4_90nm.xml	ex5p.blif  	common       	65.24                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	332    	8     	-1          	-1      	9a78810-dirty	success   	68552      	8                 	63                 	1072               	1135                 	0                 	885                 	403                   	21          	21           	441              	clb                      	auto       	0.71     	18954                	2.42      	6.252         	-276.019            	-6.252              	38            	14770            	16                                    	804782                	740132               	1.00736e+06                      	2284.27                             	56.65                    	12990                      	17                               	6.34426            	-276.521 	-6.34426 	0       	0       	1.30763e+06                 	2965.14                        	1.72                
k4_N4_90nm.xml	s298.blif  	common       	65.27                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	536    	4     	-1          	-1      	9a78810-dirty	success   	80780      	4                 	6                  	1942               	1948                 	1                 	1233                	546                   	26          	26           	676              	clb                      	auto       	1.32     	26745                	4.64      	11.4863       	-90.2322            	-11.4863            	28            	20832            	43                                    	1.28409e+06           	1.19492e+06          	1.20461e+06                      	1781.97                             	50.82                    	17499                      	17                               	11.5699            	-93.2389 	-11.5699 	0       	0       	1.51332e+06                 	2238.64                        	2.76                
