//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 10:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_35
.address_size 64


.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .entry _Z13AffineForwardPKfPKiS0_iPf(
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_0,
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_1,
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_2,
	.param .u32 _Z13AffineForwardPKfPKiS0_iPf_param_3,
	.param .u64 _Z13AffineForwardPKfPKiS0_iPf_param_4
)
{
	.reg .pred 	%p<11>;
	.reg .s32 	%r<30>;
	.reg .f32 	%f<53>;
	.reg .s64 	%rd<15>;
	.reg .f64 	%fd<15>;


	ld.param.u64 	%rd4, [_Z13AffineForwardPKfPKiS0_iPf_param_0];
	ld.param.u64 	%rd7, [_Z13AffineForwardPKfPKiS0_iPf_param_1];
	ld.param.u64 	%rd5, [_Z13AffineForwardPKfPKiS0_iPf_param_2];
	ld.param.u32 	%r14, [_Z13AffineForwardPKfPKiS0_iPf_param_3];
	ld.param.u64 	%rd6, [_Z13AffineForwardPKfPKiS0_iPf_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r15, %r16, %r17;
	setp.ge.s32	%p1, %r1, %r14;
	@%p1 bra 	BB5_11;

	cvta.to.global.u64 	%rd8, %rd5;
	ld.global.u32 	%r18, [%rd1];
	rem.s32 	%r19, %r1, %r18;
	div.s32 	%r20, %r1, %r18;
	ld.global.u32 	%r21, [%rd1+4];
	rem.s32 	%r22, %r20, %r21;
	div.s32 	%r2, %r20, %r21;
	ld.global.u32 	%r3, [%rd1+8];
	div.s32 	%r4, %r2, %r3;
	mul.lo.s32 	%r23, %r4, 6;
	mul.wide.s32 	%rd9, %r23, 4;
	add.s64 	%rd10, %rd8, %rd9;
	cvt.rn.f32.s32	%f14, %r22;
	cvt.rn.f32.s32	%f15, %r21;
	div.rn.f32 	%f16, %f14, %f15;
	cvt.f64.f32	%fd1, %f16;
	add.f64 	%fd2, %fd1, 0dBFE0000000000000;
	add.f64 	%fd3, %fd2, %fd2;
	cvt.rn.f32.f64	%f17, %fd3;
	cvt.rn.f32.s32	%f18, %r19;
	cvt.rn.f32.s32	%f19, %r18;
	div.rn.f32 	%f20, %f18, %f19;
	cvt.f64.f32	%fd4, %f20;
	add.f64 	%fd5, %fd4, 0dBFE0000000000000;
	add.f64 	%fd6, %fd5, %fd5;
	cvt.rn.f32.f64	%f21, %fd6;
	ld.global.f32 	%f22, [%rd10];
	ld.global.f32 	%f23, [%rd10+8];
	mul.f32 	%f24, %f23, %f21;
	fma.rn.f32 	%f25, %f22, %f17, %f24;
	ld.global.f32 	%f26, [%rd10+16];
	add.f32 	%f27, %f25, %f26;
	cvt.f64.f32	%fd7, %f27;
	fma.rn.f64 	%fd8, %fd7, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd9, %f15;
	mul.f64 	%fd10, %fd8, %fd9;
	cvt.rn.f32.f64	%f1, %fd10;
	ld.global.f32 	%f28, [%rd10+4];
	ld.global.f32 	%f29, [%rd10+12];
	mul.f32 	%f30, %f29, %f21;
	fma.rn.f32 	%f31, %f28, %f17, %f30;
	ld.global.f32 	%f32, [%rd10+20];
	add.f32 	%f33, %f31, %f32;
	cvt.f64.f32	%fd11, %f33;
	fma.rn.f64 	%fd12, %fd11, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd13, %f19;
	mul.f64 	%fd14, %fd12, %fd13;
	cvt.rn.f32.f64	%f2, %fd14;
	cvt.rmi.f32.f32	%f34, %f1;
	cvt.rzi.s32.f32	%r28, %f34;
	cvt.rn.f32.s32	%f50, %r28;
	cvt.rpi.f32.f32	%f4, %f1;
	setp.gtu.f32	%p2, %f50, %f4;
	@%p2 bra 	BB5_11;

	cvta.to.global.u64 	%rd11, %rd6;
	cvta.to.global.u64 	%rd2, %rd4;
	rem.s32 	%r6, %r2, %r3;
	cvt.rmi.f32.f32	%f35, %f2;
	cvt.rzi.s32.f32	%r7, %f35;
	cvt.rn.f32.s32	%f5, %r7;
	cvt.rpi.f32.f32	%f6, %f2;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd3, %rd11, %rd12;

BB5_3:
	setp.gtu.f32	%p3, %f5, %f6;
	@%p3 bra 	BB5_10;

	sub.f32 	%f36, %f1, %f50;
	abs.f32 	%f37, %f36;
	mov.f32 	%f38, 0f3F800000;
	sub.f32 	%f8, %f38, %f37;
	mov.f32 	%f51, %f5;
	mov.u32 	%r29, %r7;

BB5_5:
	mov.u32 	%r9, %r29;
	mov.f32 	%f9, %f51;
	setp.gt.s32	%p4, %r28, -1;
	mov.f32 	%f52, 0f00000000;
	@%p4 bra 	BB5_6;
	bra.uni 	BB5_9;

BB5_6:
	ld.global.u32 	%r10, [%rd1+4];
	setp.ge.s32	%p5, %r28, %r10;
	setp.lt.s32	%p6, %r9, 0;
	or.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB5_7;
	bra.uni 	BB5_9;

BB5_7:
	ld.global.u32 	%r11, [%rd1];
	setp.lt.s32	%p8, %r9, %r11;
	@%p8 bra 	BB5_8;
	bra.uni 	BB5_9;

BB5_8:
	ld.global.u32 	%r24, [%rd1+8];
	mad.lo.s32 	%r25, %r24, %r4, %r6;
	mad.lo.s32 	%r26, %r25, %r10, %r28;
	mad.lo.s32 	%r27, %r26, %r11, %r9;
	mul.wide.s32 	%rd13, %r27, 4;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.f32 	%f52, [%rd14];

BB5_9:
	sub.f32 	%f42, %f2, %f9;
	abs.f32 	%f43, %f42;
	sub.f32 	%f45, %f38, %f43;
	mul.f32 	%f46, %f52, %f8;
	ld.global.f32 	%f47, [%rd3];
	fma.rn.f32 	%f48, %f46, %f45, %f47;
	st.global.f32 	[%rd3], %f48;
	add.s32 	%r12, %r9, 1;
	cvt.rn.f32.s32	%f12, %r12;
	setp.le.f32	%p9, %f12, %f6;
	mov.f32 	%f51, %f12;
	mov.u32 	%r29, %r12;
	@%p9 bra 	BB5_5;

BB5_10:
	add.s32 	%r28, %r28, 1;
	cvt.rn.f32.s32	%f50, %r28;
	setp.le.f32	%p10, %f50, %f4;
	@%p10 bra 	BB5_3;

BB5_11:
	ret;
}

.visible .entry _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3_(
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_0,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_1,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_2,
	.param .u32 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_3,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_4,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_5,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_6,
	.param .u64 _Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_7
)
{
	.reg .pred 	%p<13>;
	.reg .s32 	%r<74>;
	.reg .f32 	%f<88>;
	.reg .s64 	%rd<33>;
	.reg .f64 	%fd<23>;


	ld.param.u64 	%rd5, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_0];
	ld.param.u64 	%rd10, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_1];
	ld.param.u64 	%rd6, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_2];
	ld.param.u32 	%r23, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_3];
	ld.param.u64 	%rd7, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_5];
	ld.param.u64 	%rd8, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_6];
	ld.param.u64 	%rd9, [_Z14AffineBackwardPKfPKiS0_iS0_S0_PfS3__param_7];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	mov.u32 	%r26, %tid.x;
	mad.lo.s32 	%r1, %r24, %r25, %r26;
	setp.ge.s32	%p1, %r1, %r23;
	@%p1 bra 	BB6_14;

	cvta.to.global.u64 	%rd11, %rd7;
	cvta.to.global.u64 	%rd12, %rd6;
	ld.global.u32 	%r71, [%rd1];
	rem.s32 	%r3, %r1, %r71;
	div.s32 	%r27, %r1, %r71;
	ld.global.u32 	%r72, [%rd1+4];
	rem.s32 	%r5, %r27, %r72;
	div.s32 	%r28, %r27, %r72;
	ld.global.u32 	%r73, [%rd1+8];
	rem.s32 	%r7, %r28, %r73;
	div.s32 	%r8, %r28, %r73;
	mul.lo.s32 	%r29, %r8, 6;
	mul.wide.s32 	%rd13, %r29, 4;
	add.s64 	%rd14, %rd12, %rd13;
	cvt.rn.f32.s32	%f26, %r5;
	cvt.rn.f32.s32	%f27, %r72;
	div.rn.f32 	%f28, %f26, %f27;
	cvt.f64.f32	%fd2, %f28;
	add.f64 	%fd3, %fd2, 0dBFE0000000000000;
	add.f64 	%fd4, %fd3, %fd3;
	cvt.rn.f32.f64	%f1, %fd4;
	cvt.rn.f32.s32	%f29, %r3;
	cvt.rn.f32.s32	%f30, %r71;
	div.rn.f32 	%f31, %f29, %f30;
	cvt.f64.f32	%fd5, %f31;
	add.f64 	%fd6, %fd5, 0dBFE0000000000000;
	add.f64 	%fd7, %fd6, %fd6;
	cvt.rn.f32.f64	%f2, %fd7;
	ld.global.f32 	%f32, [%rd14];
	ld.global.f32 	%f33, [%rd14+8];
	mul.f32 	%f34, %f33, %f2;
	fma.rn.f32 	%f35, %f32, %f1, %f34;
	ld.global.f32 	%f36, [%rd14+16];
	add.f32 	%f37, %f35, %f36;
	cvt.f64.f32	%fd8, %f37;
	fma.rn.f64 	%fd9, %fd8, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd10, %f27;
	mul.f64 	%fd11, %fd9, %fd10;
	cvt.rn.f32.f64	%f3, %fd11;
	ld.global.f32 	%f38, [%rd14+4];
	ld.global.f32 	%f39, [%rd14+12];
	mul.f32 	%f40, %f39, %f2;
	fma.rn.f32 	%f41, %f38, %f1, %f40;
	ld.global.f32 	%f42, [%rd14+20];
	add.f32 	%f43, %f41, %f42;
	cvt.f64.f32	%fd12, %f43;
	fma.rn.f64 	%fd13, %fd12, 0d3FE0000000000000, 0d3FE0000000000000;
	cvt.f64.f32	%fd14, %f30;
	mul.f64 	%fd15, %fd13, %fd14;
	cvt.rn.f32.f64	%f4, %fd15;
	cvt.rmi.f32.f32	%f44, %f3;
	cvt.rzi.s32.f32	%r69, %f44;
	cvt.rn.f32.s32	%f83, %r69;
	cvt.rpi.f32.f32	%f6, %f3;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd2, %rd11, %rd15;
	setp.le.f32	%p2, %f83, %f6;
	@%p2 bra 	BB6_3;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f86, %f87;
	bra.uni 	BB6_13;

BB6_3:
	cvta.to.global.u64 	%rd3, %rd8;
	cvta.to.global.u64 	%rd4, %rd5;
	cvt.rmi.f32.f32	%f47, %f4;
	cvt.rzi.s32.f32	%r10, %f47;
	cvt.rn.f32.s32	%f7, %r10;
	cvt.rpi.f32.f32	%f8, %f4;
	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f86, %f87;

BB6_4:
	setp.gtu.f32	%p3, %f7, %f8;
	@%p3 bra 	BB6_11;

	sub.f32 	%f48, %f3, %f83;
	abs.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3F800000;
	sub.f32 	%f12, %f50, %f49;
	setp.ltu.f32	%p4, %f83, %f3;
	selp.f64	%fd1, 0dBFF0000000000000, 0d3FF0000000000000, %p4;
	mov.f32 	%f84, %f7;
	mov.u32 	%r70, %r10;

BB6_6:
	mov.u32 	%r12, %r70;
	mov.f32 	%f13, %f84;
	ld.global.u32 	%r13, [%rd1+4];
	setp.gt.s32	%p5, %r69, -1;
	mov.f32 	%f85, 0f00000000;
	@%p5 bra 	BB6_7;
	bra.uni 	BB6_10;

BB6_7:
	setp.ge.s32	%p6, %r69, %r13;
	setp.lt.s32	%p7, %r12, 0;
	or.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB6_8;
	bra.uni 	BB6_10;

BB6_8:
	ld.global.u32 	%r14, [%rd1];
	setp.lt.s32	%p9, %r12, %r14;
	@%p9 bra 	BB6_9;
	bra.uni 	BB6_10;

BB6_9:
	ld.global.u32 	%r30, [%rd1+8];
	mad.lo.s32 	%r31, %r30, %r8, %r7;
	mad.lo.s32 	%r32, %r31, %r13, %r69;
	mad.lo.s32 	%r33, %r32, %r14, %r12;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.f32 	%f85, [%rd17];

BB6_10:
	ld.global.u32 	%r34, [%rd1+8];
	mad.lo.s32 	%r35, %r34, %r8, %r7;
	mad.lo.s32 	%r36, %r35, %r13, %r69;
	ld.global.u32 	%r37, [%rd1];
	mad.lo.s32 	%r38, %r36, %r37, %r12;
	mul.wide.s32 	%rd18, %r38, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.f32 	%f54, [%rd2];
	mul.f32 	%f55, %f54, %f12;
	sub.f32 	%f56, %f4, %f13;
	abs.f32 	%f57, %f56;
	sub.f32 	%f59, %f50, %f57;
	mul.f32 	%f60, %f55, %f59;
	atom.global.add.f32 	%f61, [%rd19], %f60;
	mul.f32 	%f62, %f85, %f59;
	cvt.f64.f32	%fd16, %f62;
	cvt.f64.f32	%fd17, %f87;
	fma.rn.f64 	%fd18, %fd16, %fd1, %fd17;
	cvt.rn.f32.f64	%f87, %fd18;
	mul.f32 	%f63, %f85, %f12;
	cvt.f64.f32	%fd19, %f63;
	setp.ltu.f32	%p10, %f13, %f4;
	selp.f64	%fd20, 0dBFF0000000000000, 0d3FF0000000000000, %p10;
	cvt.f64.f32	%fd21, %f86;
	fma.rn.f64 	%fd22, %fd19, %fd20, %fd21;
	cvt.rn.f32.f64	%f86, %fd22;
	add.s32 	%r15, %r12, 1;
	cvt.rn.f32.s32	%f20, %r15;
	setp.le.f32	%p11, %f20, %f8;
	mov.f32 	%f84, %f20;
	mov.u32 	%r70, %r15;
	@%p11 bra 	BB6_6;

BB6_11:
	add.s32 	%r69, %r69, 1;
	cvt.rn.f32.s32	%f83, %r69;
	setp.le.f32	%p12, %f83, %f6;
	@%p12 bra 	BB6_4;

	ld.global.u32 	%r73, [%rd1+8];
	ld.global.u32 	%r72, [%rd1+4];
	ld.global.u32 	%r71, [%rd1];

BB6_13:
	cvta.to.global.u64 	%rd20, %rd9;
	ld.global.f32 	%f66, [%rd2];
	mul.f32 	%f67, %f1, %f87;
	mul.f32 	%f68, %f67, %f66;
	ld.global.u32 	%r39, [%rd1+12];
	mad.lo.s32 	%r40, %r7, %r39, %r8;
	mul.lo.s32 	%r41, %r72, %r73;
	mul.lo.s32 	%r42, %r41, %r71;
	mul.lo.s32 	%r43, %r42, %r40;
	mad.lo.s32 	%r44, %r71, %r5, %r3;
	add.s32 	%r45, %r44, %r43;
	mul.wide.s32 	%rd21, %r45, 4;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f68;
	ld.global.f32 	%f69, [%rd2];
	mul.f32 	%f70, %f2, %f87;
	mul.f32 	%f71, %f70, %f69;
	ld.global.u32 	%r46, [%rd1+4];
	add.s32 	%r47, %r46, %r5;
	ld.global.u32 	%r48, [%rd1];
	add.s32 	%r49, %r43, %r3;
	mad.lo.s32 	%r50, %r47, %r48, %r49;
	mul.wide.s32 	%rd23, %r50, 4;
	add.s64 	%rd24, %rd20, %rd23;
	st.global.f32 	[%rd24], %f71;
	ld.global.f32 	%f72, [%rd2];
	mul.f32 	%f73, %f87, %f72;
	ld.global.u32 	%r51, [%rd1+4];
	shl.b32 	%r52, %r51, 1;
	add.s32 	%r53, %r52, %r5;
	ld.global.u32 	%r54, [%rd1];
	mad.lo.s32 	%r55, %r53, %r54, %r49;
	mul.wide.s32 	%rd25, %r55, 4;
	add.s64 	%rd26, %rd20, %rd25;
	st.global.f32 	[%rd26], %f73;
	ld.global.f32 	%f74, [%rd2];
	mul.f32 	%f75, %f1, %f86;
	mul.f32 	%f76, %f75, %f74;
	ld.global.u32 	%r56, [%rd1+4];
	mad.lo.s32 	%r57, %r56, 3, %r5;
	ld.global.u32 	%r58, [%rd1];
	mad.lo.s32 	%r59, %r57, %r58, %r49;
	mul.wide.s32 	%rd27, %r59, 4;
	add.s64 	%rd28, %rd20, %rd27;
	st.global.f32 	[%rd28], %f76;
	ld.global.f32 	%f77, [%rd2];
	mul.f32 	%f78, %f2, %f86;
	mul.f32 	%f79, %f78, %f77;
	ld.global.u32 	%r60, [%rd1+4];
	shl.b32 	%r61, %r60, 2;
	add.s32 	%r62, %r61, %r5;
	ld.global.u32 	%r63, [%rd1];
	mad.lo.s32 	%r64, %r62, %r63, %r49;
	mul.wide.s32 	%rd29, %r64, 4;
	add.s64 	%rd30, %rd20, %rd29;
	st.global.f32 	[%rd30], %f79;
	ld.global.f32 	%f80, [%rd2];
	mul.f32 	%f81, %f86, %f80;
	ld.global.u32 	%r65, [%rd1+4];
	mad.lo.s32 	%r66, %r65, 5, %r5;
	ld.global.u32 	%r67, [%rd1];
	mad.lo.s32 	%r68, %r66, %r67, %r49;
	mul.wide.s32 	%rd31, %r68, 4;
	add.s64 	%rd32, %rd20, %rd31;
	st.global.f32 	[%rd32], %f81;

BB6_14:
	ret;
}


