// Seed: 3182379854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_17(
      .id_0(1), .id_1(id_14), .id_2(id_7), .id_3(id_7)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5
);
  if (id_4) assign id_3 = 1;
  else wire id_7;
  wire id_8;
  assign id_3 = 1;
  wire id_9;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7,
      id_8,
      id_7,
      id_9,
      id_9,
      id_8,
      id_7,
      id_8,
      id_7
  );
endmodule
