# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" \
"../../../../AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" \
"../../../../AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" \
"../../../../AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
