// Seed: 2307698043
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri0 id_3
);
  logic id_5;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd43
) (
    output wor  id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri0 _id_3,
    output tri  id_4,
    input  wand id_5
);
  logic [1 : 1] id_7;
  wire [id_3  -  1 : (  1 'b0 )] id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0
  );
  assign id_2 = 1;
endmodule
