Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 31 18:21:11 2024
| Host         : C26-5CG2151M88 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.863        0.000                      0                   32        0.263        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.863        0.000                      0                   32        0.263        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 2.093ns (50.970%)  route 2.013ns (49.030%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.765     6.342    clkdiv_inst/f_count[4]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.039 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    clkdiv_inst/f_count0_carry_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.153    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.267    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.381    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.495    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 r  clkdiv_inst/f_count0_carry__4/O[0]
                         net (fo=1, routed)           1.249     8.966    clkdiv_inst/data0[21]
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.299     9.265 r  clkdiv_inst/f_count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.265    clkdiv_inst/f_count_0[21]
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.029    15.128    clkdiv_inst/f_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.828ns (20.425%)  route 3.226ns (79.575%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.160    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.475    clkdiv_inst/f_count[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.599 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.240    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.726     9.090    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.214 r  clkdiv_inst/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.214    clkdiv_inst/f_count_0[2]
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.031    15.129    clkdiv_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.828ns (20.435%)  route 3.224ns (79.565%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.160    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.475    clkdiv_inst/f_count[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.599 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.240    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.724     9.088    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.212    clkdiv_inst/f_count_0[1]
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.029    15.127    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.856ns (20.971%)  route 3.226ns (79.029%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.160    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.475    clkdiv_inst/f_count[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.599 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.240    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.726     9.090    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.152     9.242 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.242    clkdiv_inst/f_count_0[4]
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.075    15.173    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.856ns (20.981%)  route 3.224ns (79.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.160    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.475    clkdiv_inst/f_count[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.599 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.240    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.724     9.088    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.152     9.240 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.240    clkdiv_inst/f_count_0[3]
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.075    15.173    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.992%)  route 3.116ns (79.008%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.471    clkdiv_inst/f_count[5]
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.595 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.431     7.026    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.829     8.979    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     9.103 r  clkdiv_inst/f_count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.103    clkdiv_inst/f_count_0[26]
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[26]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.031    15.131    clkdiv_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.856ns (21.549%)  route 3.116ns (78.451%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.471    clkdiv_inst/f_count[5]
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.595 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.431     7.026    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.829     8.979    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.152     9.131 r  clkdiv_inst/f_count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.131    clkdiv_inst/f_count_0[28]
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.075    15.175    clkdiv_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.314%)  route 3.057ns (78.686%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.160    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.475    clkdiv_inst/f_count[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.599 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.240    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.557     8.921    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.045 r  clkdiv_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.045    clkdiv_inst/f_count_0[5]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.029    15.127    clkdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.321ns (59.723%)  route 1.565ns (40.277%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.765     6.342    clkdiv_inst/f_count[4]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.039 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.039    clkdiv_inst/f_count0_carry_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.153    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.267    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.381    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.495    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.609    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.723 r  clkdiv_inst/f_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.723    clkdiv_inst/f_count0_carry__5_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.945 r  clkdiv_inst/f_count0_carry__6/O[0]
                         net (fo=1, routed)           0.801     8.746    clkdiv_inst/data0[29]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.299     9.045 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.045    clkdiv_inst/f_count_0[29]
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.031    15.131    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.856ns (21.877%)  route 3.057ns (78.123%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.160    clkdiv_inst/clk
    SLICE_X1Y47          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.475    clkdiv_inst/f_count[25]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.599 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.240    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.557     8.921    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.073 r  clkdiv_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.073    clkdiv_inst/f_count_0[7]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.075    15.173    clkdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y45          FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=4, routed)           0.168     1.787    clkdiv_inst/CLK
    SLICE_X1Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.832    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y45          FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.091     1.569    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.244     1.864    clkdiv_inst/f_count[0]
    SLICE_X1Y44          LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    clkdiv_inst/f_count_0[0]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     1.570    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.235ns (44.798%)  route 0.290ns (55.202%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.740    clkdiv_inst/f_count[10]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.169     1.954    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.049     2.003 r  clkdiv_inst/f_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.003    clkdiv_inst/f_count_0[16]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[16]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     1.601    clkdiv_inst/f_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.374%)  route 0.290ns (55.626%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.740    clkdiv_inst/f_count[10]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.169     1.954    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.045     1.999 r  clkdiv_inst/f_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.999    clkdiv_inst/f_count_0[14]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    clkdiv_inst/f_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.232ns (40.448%)  route 0.342ns (59.552%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.740    clkdiv_inst/f_count[10]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.221     2.006    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.046     2.052 r  clkdiv_inst/f_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.052    clkdiv_inst/f_count_0[15]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[15]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     1.601    clkdiv_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.234ns (41.522%)  route 0.330ns (58.478%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.740    clkdiv_inst/f_count[10]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.209     1.994    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.048     2.042 r  clkdiv_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.042    clkdiv_inst/f_count_0[12]
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.107     1.585    clkdiv_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.234ns (41.400%)  route 0.331ns (58.600%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  clkdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.765    clkdiv_inst/f_count[1]
    SLICE_X1Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.184     1.994    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I1_O)        0.048     2.042 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.042    clkdiv_inst/f_count_0[3]
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.107     1.584    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.235ns (41.552%)  route 0.331ns (58.448%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.740    clkdiv_inst/f_count[10]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.210     1.995    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.049     2.044 r  clkdiv_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.044    clkdiv_inst/f_count_0[9]
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.107     1.585    clkdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.235ns (41.431%)  route 0.332ns (58.569%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  clkdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.765    clkdiv_inst/f_count[1]
    SLICE_X1Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.185     1.995    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I1_O)        0.049     2.044 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.044    clkdiv_inst/f_count_0[4]
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    clkdiv_inst/clk
    SLICE_X1Y41          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.107     1.584    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.344%)  route 0.342ns (59.656%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clkdiv_inst/f_count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.740    clkdiv_inst/f_count[10]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.221     2.006    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.045     2.051 r  clkdiv_inst/f_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.051    clkdiv_inst/f_count_0[13]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[13]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.091     1.585    clkdiv_inst/f_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43    clkdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43    clkdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43    clkdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    clkdiv_inst/f_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    clkdiv_inst/f_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    clkdiv_inst/f_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    clkdiv_inst/f_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    clkdiv_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    clkdiv_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    clkdiv_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_count_reg[17]/C



