// Seed: 3189821683
module module_0 (
    input wand id_0,
    input tri  id_1
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand  id_0,
    input logic id_1
);
  assign id_3 = 1;
  always id_3 <= 1 !== 1 ^ id_0;
  reg id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_3 = 1;
  assign id_3 = id_4;
  always id_5 <= id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  if ((1)) assign id_2 = 1 < id_4[1 : 1];
  else assign id_3 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  wor id_8, id_9;
  module_2 modCall_1 (
      id_1,
      id_9,
      id_5
  );
  assign id_8 = id_2;
  final $display;
  assign id_7 = 1'b0;
  tri1 id_10, id_11 = 1'd0 ? 1 : ~1'b0;
  assign id_8 = 1;
  genvar id_12, id_13;
endmodule
