arch:
  ArraysPerMat: 4
  MatsPerBank: 4
  # Merge: exact
  SubarraysPerArray: 4
array:
  bit: &bit 3
  cell: &cell ACAM
  col: 256
  row: 256
  sensing: exact
  sensingLimit: 0
  useEVACAMCost: false
cell:
  design: &cellDesign 6T2M
  representation: voltage
  type: *cell     # TCAM, MCAM
  device: &device RRAM
  minConductance: &cellMinConduct 0
  maxConductance: &cellMaxConduct 150
  writeNoise:
    hasWriteNoise: true
    cellDesign: *cellDesign
    minConductance: *cellMinConduct
    maxConductance: *cellMaxConduct
    device: *device
    noiseType:
      variation:
        stdDev: 0
        bound: 0
        type: bounded_gaussian
query:
  FuncSim: true
  PerfEval: false
  bit: *bit
  distance: range
  distanceParameter: 1000
  parameter: 30
  searchScheme: exact   # merge scheme
mapping:
  N2VConvert:
    maxConvertConductance: 140
    minConvertConductance: 10
    lineConvertRangeMargin: 0.05
    queryClipRangeMargin: 0.03
  expandConductanceAll:
    strategy: "fixed size"
    expandSize: 0