!<thin>
//                                              308       `
arm-cci.o/
arm-ccn.o/
arm_pmu.o/
arm_pmu_platform.o/
arm_pmu_acpi.o/
hisilicon/hisi_uncore_pmu.o/
hisilicon/hisi_uncore_l3c_pmu.o/
hisilicon/hisi_uncore_hha_pmu.o/
hisilicon/hisi_uncore_ddrc_pmu.o/
hisilicon/hisi_uncore_sllc_pmu.o/
hisilicon/hisi_uncore_pa_pmu.o/
qcom_l2_pmu.o/
qcom_l3_pmu.o/
xgene_pmu.o/

/0              0           0     0     644     51768     `
/11             0           0     0     644     48112     `
/22             0           0     0     644     23152     `
/33             0           0     0     644     7512      `
/53             0           0     0     644     7712      `
/69             0           0     0     644     26840     `
/98             0           0     0     644     20288     `
/131            0           0     0     644     22272     `
/164            0           0     0     644     20304     `
/198            0           0     0     644     16704     `
/232            0           0     0     644     15816     `
/264            0           0     0     644     30440     `
/279            0           0     0     644     17264     `
/294            0           0     0     644     83152     `
