GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv'
WARN  (EX3095) : Converting concatenation to assignment pattern("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":38)
Compiling module 'frameBuffer_16x16'("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":1)
WARN  (EX3780) : Using initial value of 'block_x' since it is never assigned("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":40)
Compiling module 'timer'("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":102)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":116)
WARN  (EX3779) : 'fb' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (EX3779) : 'block_x' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (EX3779) : 'block_y' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (EX3779) : 'block_x' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":54)
WARN  (EX3779) : 'block_y' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":54)
WARN  (EX3779) : 'block_y' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":55)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":55)
WARN  (EX3779) : 'block_x' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":56)
WARN  (EX3779) : 'block_y' should be on the sensitivity list("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":56)
WARN  (EX2420) : Latch inferred for net 'fb[15][3][1]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":58)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":65)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":71)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":77)
WARN  (EX1998) : Net 'fb[15][15][1]' does not have a driver("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":22)
NOTE  (EX0101) : Current top module is "frameBuffer_16x16"
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0100) : Find logical loop signal : "block_y_0_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":57)
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0100) : Find logical loop signal : "block_y_1_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":57)
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0100) : Find logical loop signal : "block_y_2_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":57)
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0100) : Find logical loop signal : "block_y_3_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":57)
WARN  (AG0100) : Find logical loop signal : "add_9_s"("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":51)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw is unused("H:\git\Pmod\Pmod_Matrix256\sample\tetris\src\frameBuffer_16x16.sv":7)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\Pmod\Pmod_Matrix256\sample\tetris\impl\gwsynthesis\tetris.vg" completed
[100%] Generate report file "H:\git\Pmod\Pmod_Matrix256\sample\tetris\impl\gwsynthesis\tetris_syn.rpt.html" completed
GowinSynthesis finish
