<!-- ================= HEADER ================= -->
<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:0F2027,100:203A43&height=220&section=header&text=Awais%20Asghar&fontSize=64&fontAlignY=55&fontColor=ffffff&desc=AI%20Accelerators%20|%20FPGA%20%26%20RTL%20Design%20|%20Embedded%20AI&descAlignY=80&descSize=24" />
</div>

<h2 align="center">Electrical Engineering Undergraduate | Research Engineer</h2>

<p align="center">
AI Accelerators ‚Ä¢ FPGA & RTL Design ‚Ä¢ Embedded Systems ‚Ä¢ Machine Learning ‚Ä¢ Computer Vision
</p>

---

## üë®‚Äçüéì Education
**National University of Sciences & Technology (NUST), Islamabad**  
Bachelor of Engineering in Electrical Engineering  
CGPA: 3.57 / 4.00  
Specialization GPA: 3.89 / 4.00  
Merit Scholarship: 2024 ‚Äì 2026  

**Senior Design Thesis**  
ML-based Hardware Accelerator for Real-Time Image Segmentation on FPGA

---

## üî¨ Research Interests
- AI and ML Accelerators  
- FPGA and RTL Design  
- Embedded AI Systems  
- Computer Vision Acceleration  
- Hardware-Software Co-Design  

---

## üß™ Research & Industry Experience

### Embedded Systems Design Research Intern  
**ESDAC Lab, NUST** | May 2024 ‚Äì Aug 2024  
- Embedded Linux deployment on FPGA and DE-SoC platforms  
- Bootloader and Linux kernel configuration  
- GPIO interfacing and memory optimization  
- Hardware-software integration for real-time systems  

**Tech:** Verilog, FPGA, Linux Kernel, Quartus, DE1-SoC  

---

### Deep Learning Research Intern  
**SINES Deep Learning Lab, NUST** | Jun 2024 ‚Äì Sep 2024  
- CNNs and deep learning model training  
- GPU acceleration using CUDA  
- Model validation using PyTorch  

**Tech:** Python, PyTorch, TensorFlow, CUDA, Matplotlib  

---

### Machine Learning Research Intern  
**HamsanTech, NSTP** | Jun 2024 ‚Äì Aug 2024  
- Multi-model ML pipeline for skin cancer detection  
- Achieved 91 percent accuracy, AUC 0.963  
- Ensemble models including XGBoost, SVM, LGBM  

**Tech:** Python, Pandas, Scikit-learn, PyTorch  

---

### Chip Design Trainee Engineer  
**NUST Chip Design Centre (NCDC)** | Feb 2025 ‚Äì Present  
- RTL design and FPGA implementation  
- 5-stage pipelined RISC-V processor (RV32I)  
- FPGA-based smart anti-theft car security system  

**Tech:** SystemVerilog, Verilog, RISC-V, Vivado, Quartus, Zybo Z7  

---

## üöÄ Key Projects

### ML Hardware Accelerator for Image Segmentation (FYP)
- Lightweight U-Net based FPGA accelerator  
- Encoder-decoder with skip connections  
- BRAM and DDR optimization  
- Target applications: autonomous driving, medical imaging  

---

### Autonomous Driving Scene Segmentation
- Designed compressed U-Net (8.7M ‚Üí 0.53M params)  
- Achieved 72 percent IoU and 96 percent accuracy  

---

### Fabric Defect Detection on Jetson Nano
- Classical CV pipeline (FFT, Gabor, GLCM)  
- Real-time deployment on edge device  

---

### FreeRTOS Smart Energy Monitoring System
- STM32 + FreeRTOS multi-task system  
- ESP32 cloud integration  

---

## üõ†Ô∏è Tools & Technologies

**Programming:**  
C, C++, Python, CUDA, Embedded C, Verilog, SystemVerilog, MATLAB  

**FPGA & Hardware:**  
Zybo Z7-20, DE1-SoC, Vivado, Quartus, ModelSim, Vitis HLS  

**AI & ML:**  
PyTorch, TensorFlow, Keras, OpenCV, Scikit-learn  

**Embedded:**  
STM32, ESP32, Arduino, FreeRTOS, Linux  

---

## üèÜ Honors & Achievements
- Dean‚Äôs Honor List (4 times)  
- MITACS Globalink Research Internship 2026 (UBC, Canada)  
- Millennium Fellowship (Top 4 percent globally)  
- Prime Minister Youth Laptop Scheme  
- BISE Multan Position Holder (3rd among 70k students)  

---

## üåç Leadership
- Millennium Fellow, UN Academic Impact  
- Director Outreach, Google Developer Student Clubs  
- Lead, BreatheSafe Air Quality Initiative  

---

## üì´ Connect
- Email: aasghar.bee22seecs@seecs.edu.pk  
- LinkedIn: https://linkedin.com/in/awais--asghar  
- GitHub: https://github.com/Awais-Asghar  

---

<p align="center">
<strong>Research ‚Ä¢ AI Accelerators ‚Ä¢ FPGA ‚Ä¢ RTL ‚Ä¢ Embedded Systems</strong>
</p>
