[{"DBLP title": "MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing.", "DBLP authors": ["Kevin D. Kissell"], "year": 2008, "MAG papers": [{"PaperId": 1527711908, "PaperTitle": "mips mt a multithreaded risc architecture for embedded real time processing", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"mips technologies": 1.0}}], "source": "ES"}, {"DBLP title": "rMPI: Message Passing on Multicore Processors with On-Chip Interconnect.", "DBLP authors": ["James Psota", "Anant Agarwal"], "year": 2008, "MAG papers": [{"PaperId": 1599944493, "PaperTitle": "rmpi message passing on multicore processors with on chip interconnect", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE.", "DBLP authors": ["Filip Blagojevic", "Xizhou Feng", "Kirk W. Cameron", "Dimitrios S. Nikolopoulos"], "year": 2008, "MAG papers": [{"PaperId": 1560684572, "PaperTitle": "modeling multigrain parallelism on heterogeneous multi core processors a case study of the cell be", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "BRAM-LUT Tradeoff on a Polymorphic DES Design.", "DBLP authors": ["Ricardo Chaves", "Blagomir Donchev", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"], "year": 2008, "MAG papers": [{"PaperId": 1570775612, "PaperTitle": "bram lut tradeoff on a polymorphic des design", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"delft university of technology": 3.0, "instituto superior tecnico": 2.0}}, {"PaperId": 3039669882, "PaperTitle": "bram lut tradeoff on a polymorphic des design", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array.", "DBLP authors": ["Frank Bouwens", "Mladen Berekovic", "Bjorn De Sutter", "Georgi Gaydadjiev"], "year": 2008, "MAG papers": [{"PaperId": 1575535798, "PaperTitle": "architecture enhancements for the adres coarse grained reconfigurable array", "Year": 2008, "CitationCount": 66, "EstimatedCitation": 82, "Affiliations": {"delft university of technology": 3.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP.", "DBLP authors": ["Jochem Govers", "Jos Huisken", "Mladen Berekovic", "Olivier Rousseaux", "Frank Bouwens", "Michael De Nil", "Jef L. van Meerbergen"], "year": 2008, "MAG papers": [{"PaperId": 2809321425, "PaperTitle": "implementation of an uwb impulse radio acquisition and despreading algorithm on a low power asip", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1907560547, "PaperTitle": "implementation of an uwb impulse radio acquisition and despreading algorithm on a low power asip", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Bounds Checking Using Debug Register.", "DBLP authors": ["Tzi-cker Chiueh"], "year": 2008, "MAG papers": [{"PaperId": 1838776258, "PaperTitle": "fast bounds checking using debug register", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"stony brook university": 1.0}}], "source": "ES"}, {"DBLP title": "Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout", "James E. Smith"], "year": 2008, "MAG papers": [{"PaperId": 2594643718, "PaperTitle": "studying compiler optimizations on superscalar processors through interval analysis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1582051020, "PaperTitle": "studying compiler optimizations on superscalar processors through interval analysis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ghent university": 2.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems.", "DBLP authors": ["Marco Cornero", "Roberto Costa", "Ricardo Fern\u00e1ndez Pascual", "Andrea C. Ornstein", "Erven Rohou"], "year": 2008, "MAG papers": [{"PaperId": 1489012463, "PaperTitle": "an experimental environment validating the suitability of cli as an effective deployment format for embedded systems", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"stmicroelectronics": 5.0}}], "source": "ES"}, {"DBLP title": "Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions.", "DBLP authors": ["Todd T. Hahn", "Eric Stotzer", "Dineel Sule", "Mike Asal"], "year": 2008, "MAG papers": [{"PaperId": 1482951176, "PaperTitle": "compilation strategies for reducing code size on a vliw processor with variable length instructions", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas instruments": 4.0}}], "source": "ES"}, {"DBLP title": "Experiences with Parallelizing a Bio-informatics Program on the Cell BE.", "DBLP authors": ["Hans Vandierendonck", "Sean Rul", "Michiel Questier", "Koen De Bosschere"], "year": 2008, "MAG papers": [{"PaperId": 1573006765, "PaperTitle": "experiences with parallelizing a bio informatics program on the cell be", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "Drug Design Issues on the Cell BE.", "DBLP authors": ["Harald Servat", "Cecilia Gonz\u00e1lez-Alvarez", "Xavier Aguilar", "Daniel Cabrera-Benitez", "Daniel Jim\u00e9nez-Gonz\u00e1lez"], "year": 2008, "MAG papers": [{"PaperId": 1571227841, "PaperTitle": "drug design issues on the cell be", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"polytechnic university of catalonia": 3.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Coffee: COmpiler Framework for Energy-Aware Exploration.", "DBLP authors": ["Praveen Raghavan", "Andy Lambrechts", "Javed Absar", "Murali Jayapala", "Francky Catthoor", "Diederik Verkest"], "year": 2008, "MAG papers": [{"PaperId": 1572747186, "PaperTitle": "coffee compiler framework for energy aware exploration", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"imec": 1.0, "katholieke universiteit leuven": 4.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated CPU Cache Power Management in Multiple Clock Domain Processors.", "DBLP authors": ["Nevine AbouGhazaleh", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2008, "MAG papers": [{"PaperId": 2135761725, "PaperTitle": "integrated cpu cache power management in multiple clock domain processors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation.", "DBLP authors": ["Maziar Goudarzi", "Tohru Ishihara", "Hamid Noori"], "year": 2008, "MAG papers": [{"PaperId": 2101755747, "PaperTitle": "variation aware software techniques for cache leakage reduction using value dependence of sram leakage due to within die process variation", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Significance of Affectors and Affectees Correlations for Branch Prediction.", "DBLP authors": ["Yiannakis Sazeides", "Andreas Moustakas", "Kypros Constantinides", "Marios Kleanthous"], "year": 2008, "MAG papers": [{"PaperId": 1519633408, "PaperTitle": "the significance of affectors and affectees correlations for branch prediction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 2.0, "university of cyprus": 2.0}}], "source": "ES"}, {"DBLP title": "Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator.", "DBLP authors": ["Patrick Akl", "Andreas Moshovos"], "year": 2008, "MAG papers": [{"PaperId": 2163398904, "PaperTitle": "turbo rob a low cost checkpoint restore accelerator", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "LPA: A First Approach to the Loop Processor Architecture.", "DBLP authors": ["Alejandro Garc\u00eda", "Oliverio J. Santana", "Enrique Fern\u00e1ndez", "Pedro Medina", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 1545291388, "PaperTitle": "lpa a first approach to the loop processor architecture", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm.", "DBLP authors": ["Roy Levin", "Ilan Newman", "Gadi Haber"], "year": 2008, "MAG papers": [{"PaperId": 2157775926, "PaperTitle": "complementing missing and inaccurate profiling using a minimum cost circulation algorithm", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ibm": 1.0, "university of haifa": 2.0}}], "source": "ES"}, {"DBLP title": "Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy.", "DBLP authors": ["Vincent M. Weaver", "Sally A. McKee"], "year": 2008, "MAG papers": [{"PaperId": 2111811249, "PaperTitle": "using dynamic binary instrumentation to generate multi platform simpoints methodology and accuracy", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior.", "DBLP authors": ["Frederik Vandeputte", "Lieven Eeckhout"], "year": 2008, "MAG papers": [{"PaperId": 1522925689, "PaperTitle": "phase complexity surfaces characterizing time varying program behavior", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ghent university": 2.0}}, {"PaperId": 2591951080, "PaperTitle": "phase complexity surfaces characterizing time varying program behavior", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "MLP-Aware Dynamic Cache Partitioning.", "DBLP authors": ["Miquel Moret\u00f3", "Francisco J. Cazorla", "Alex Ram\u00edrez", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 1619746206, "PaperTitle": "mlp aware dynamic cache partitioning", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 71, "Affiliations": {"barcelona supercomputing center": 1.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture.", "DBLP authors": ["Subhradyuti Sarkar", "Dean M. Tullsen"], "year": 2008, "MAG papers": [{"PaperId": 2145115986, "PaperTitle": "compiler techniques for reducing data cache miss rate on a multithreaded architecture", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory.", "DBLP authors": ["Chun-Chieh Lin", "Chuen-Liang Chen"], "year": 2008, "MAG papers": [{"PaperId": 1481471010, "PaperTitle": "code arrangement of embedded java virtual machine for nand flash memory", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache.", "DBLP authors": ["Yosi Ben-Asher", "Omer Boehm", "Daniel Citron", "Gadi Haber", "Moshe Klausner", "Roy Levin", "Yousef Shajrawi"], "year": 2008, "MAG papers": [{"PaperId": 1818794533, "PaperTitle": "aggressive function inlining preventing loop blockings in the instruction cache", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of haifa": 7.0}}], "source": "ES"}]