# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/g_p.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/add.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/cla_2.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/cla_4.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/cla_8.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/cla_16.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/cla_32.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/add1.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/mux2x32.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/cla32.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/shift_mux.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/addsub32.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/root_newton24.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/reg_e123.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipeimem.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/newton24.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/mux4x32.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fadd_align.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/dffe32.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/regfile2w.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipepc.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipemem.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipeir.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipeif.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipeexe.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/pipedereg.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/mux2x5.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/imports/new/IO.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fmul.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fadder.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/iu.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/sources_1/new/fpu.v"
verilog xil_defaultlib  "../../../soc.srcs/sources_1/imports/Desktop/top_design.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
