
../repos/greatscottgadgets-libbtbb-9d66440/lib/src/libbtbb.so.1.0:     file format elf32-littlearm


Disassembly of section .init:

00002514 <.init>:
    2514:	push	{r3, lr}
    2518:	bl	2978 <__assert_fail@plt+0xc>
    251c:	pop	{r3, pc}

Disassembly of section .plt:

00002520 <calloc@plt-0x14>:
    2520:	push	{lr}		; (str lr, [sp, #-4]!)
    2524:	ldr	lr, [pc, #4]	; 2530 <calloc@plt-0x4>
    2528:	add	lr, pc, lr
    252c:	ldr	pc, [lr, #8]!
    2530:	ldrdeq	r1, [r3], -r0

00002534 <calloc@plt>:
    2534:	add	ip, pc, #0, 12
    2538:	add	ip, ip, #200704	; 0x31000
    253c:	ldr	pc, [ip, #2768]!	; 0xad0

00002540 <raise@plt>:
    2540:	add	ip, pc, #0, 12
    2544:	add	ip, ip, #200704	; 0x31000
    2548:	ldr	pc, [ip, #2760]!	; 0xac8

0000254c <btbb_piconet_new@plt>:
    254c:	add	ip, pc, #0, 12
    2550:	add	ip, ip, #200704	; 0x31000
    2554:	ldr	pc, [ip, #2752]!	; 0xac0

00002558 <gen_hop_pattern@plt>:
    2558:	add	ip, pc, #0, 12
    255c:	add	ip, ip, #200704	; 0x31000
    2560:	ldr	pc, [ip, #2744]!	; 0xab8

00002564 <count_bits@plt>:
    2564:	add	ip, pc, #0, 12
    2568:	add	ip, ip, #200704	; 0x31000
    256c:	ldr	pc, [ip, #2736]!	; 0xab0

00002570 <__cxa_finalize@plt>:
    2570:	add	ip, pc, #0, 12
    2574:	add	ip, ip, #200704	; 0x31000
    2578:	ldr	pc, [ip, #2728]!	; 0xaa8

0000257c <btbb_get_payload_packed@plt>:
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #200704	; 0x31000
    2584:	ldr	pc, [ip, #2720]!	; 0xaa0

00002588 <printf@plt>:
    2588:	add	ip, pc, #0, 12
    258c:	add	ip, ip, #200704	; 0x31000
    2590:	ldr	pc, [ip, #2712]!	; 0xa98

00002594 <fopen@plt>:
    2594:	add	ip, pc, #0, 12
    2598:	add	ip, ip, #200704	; 0x31000
    259c:	ldr	pc, [ip, #2704]!	; 0xa90

000025a0 <lell_packet_is_data@plt>:
    25a0:	add	ip, pc, #0, 12
    25a4:	add	ip, ip, #200704	; 0x31000
    25a8:	ldr	pc, [ip, #2696]!	; 0xa88

000025ac <fflush@plt>:
    25ac:	add	ip, pc, #0, 12
    25b0:	add	ip, ip, #200704	; 0x31000
    25b4:	ldr	pc, [ip, #2688]!	; 0xa80

000025b8 <btbb_packet_set_flag@plt>:
    25b8:	add	ip, pc, #0, 12
    25bc:	add	ip, ip, #200704	; 0x31000
    25c0:	ldr	pc, [ip, #2680]!	; 0xa78

000025c4 <pcapng_append_interface_option@plt>:
    25c4:	add	ip, pc, #0, 12
    25c8:	add	ip, ip, #200704	; 0x31000
    25cc:	ldr	pc, [ip, #2672]!	; 0xa70

000025d0 <free@plt>:
    25d0:	add	ip, pc, #0, 12
    25d4:	add	ip, ip, #200704	; 0x31000
    25d8:	ldr	pc, [ip, #2664]!	; 0xa68

000025dc <btbb_packet_get_modulation@plt>:
    25dc:	add	ip, pc, #0, 12
    25e0:	add	ip, ip, #200704	; 0x31000
    25e4:	ldr	pc, [ip, #2656]!	; 0xa60

000025e8 <btbb_packet_get_ac_errors@plt>:
    25e8:	add	ip, pc, #0, 12
    25ec:	add	ip, ip, #200704	; 0x31000
    25f0:	ldr	pc, [ip, #2648]!	; 0xa58

000025f4 <memcpy@plt>:
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #200704	; 0x31000
    25fc:	ldr	pc, [ip, #2640]!	; 0xa50

00002600 <btbb_uap_from_header@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #200704	; 0x31000
    2608:	ldr	pc, [ip, #2632]!	; 0xa48

0000260c <btbb_packet_get_flag@plt>:
    260c:	add	ip, pc, #0, 12
    2610:	add	ip, ip, #200704	; 0x31000
    2614:	ldr	pc, [ip, #2624]!	; 0xa40

00002618 <fhs@plt>:
    2618:	add	ip, pc, #0, 12
    261c:	add	ip, ip, #200704	; 0x31000
    2620:	ldr	pc, [ip, #2616]!	; 0xa38

00002624 <EV4@plt>:
    2624:	add	ip, pc, #0, 12
    2628:	add	ip, ip, #200704	; 0x31000
    262c:	ldr	pc, [ip, #2608]!	; 0xa30

00002630 <btbb_piconet_get_uap@plt>:
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #200704	; 0x31000
    2638:	ldr	pc, [ip, #2600]!	; 0xa28

0000263c <memcmp@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #200704	; 0x31000
    2644:	ldr	pc, [ip, #2592]!	; 0xa20

00002648 <lell_pcap_close@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #200704	; 0x31000
    2650:	ldr	pc, [ip, #2584]!	; 0xa18

00002654 <btbb_piconet_get_channel_seen@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #200704	; 0x31000
    265c:	ldr	pc, [ip, #2576]!	; 0xa10

00002660 <btbb_pcap_open@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #200704	; 0x31000
    2668:	ldr	pc, [ip, #2568]!	; 0xa08

0000266c <btbb_header_present@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #200704	; 0x31000
    2674:	ldr	pc, [ip, #2560]!	; 0xa00

00002678 <btbb_piconet_get_flag@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #200704	; 0x31000
    2680:	ldr	pc, [ip, #2552]!	; 0x9f8

00002684 <pcapng_create@plt>:
    2684:	add	ip, pc, #0, 12
    2688:	add	ip, ip, #200704	; 0x31000
    268c:	ldr	pc, [ip, #2544]!	; 0x9f0

00002690 <DM@plt>:
    2690:	add	ip, pc, #0, 12
    2694:	add	ip, ip, #200704	; 0x31000
    2698:	ldr	pc, [ip, #2536]!	; 0x9e8

0000269c <btbb_piconet_set_flag@plt>:
    269c:	add	ip, pc, #0, 12
    26a0:	add	ip, ip, #200704	; 0x31000
    26a4:	ldr	pc, [ip, #2528]!	; 0x9e0

000026a8 <HV@plt>:
    26a8:	add	ip, pc, #0, 12
    26ac:	add	ip, ip, #200704	; 0x31000
    26b0:	ldr	pc, [ip, #2520]!	; 0x9d8

000026b4 <perror@plt>:
    26b4:	add	ip, pc, #0, 12
    26b8:	add	ip, ip, #200704	; 0x31000
    26bc:	ldr	pc, [ip, #2512]!	; 0x9d0

000026c0 <btbb_piconet_set_channel_seen@plt>:
    26c0:	add	ip, pc, #0, 12
    26c4:	add	ip, ip, #200704	; 0x31000
    26c8:	ldr	pc, [ip, #2504]!	; 0x9c8

000026cc <perm_table_init@plt>:
    26cc:	add	ip, pc, #0, 12
    26d0:	add	ip, ip, #200704	; 0x31000
    26d4:	ldr	pc, [ip, #2496]!	; 0x9c0

000026d8 <btbb_packet_set_uap@plt>:
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #200704	; 0x31000
    26e0:	ldr	pc, [ip, #2488]!	; 0x9b8

000026e4 <fwrite@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #200704	; 0x31000
    26ec:	ldr	pc, [ip, #2480]!	; 0x9b0

000026f0 <btbb_gen_syncword@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #200704	; 0x31000
    26f8:	ldr	pc, [ip, #2472]!	; 0x9a8

000026fc <btbb_pcap_close@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #200704	; 0x31000
    2704:	ldr	pc, [ip, #2464]!	; 0x9a0

00002708 <crc_check@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #200704	; 0x31000
    2710:	ldr	pc, [ip, #2456]!	; 0x998

00002714 <btbb_decode@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #200704	; 0x31000
    271c:	ldr	pc, [ip, #2448]!	; 0x990

00002720 <btbb_winnow@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #200704	; 0x31000
    2728:	ldr	pc, [ip, #2440]!	; 0x988

0000272c <lell_get_adv_type_str@plt>:
    272c:	add	ip, pc, #0, 12
    2730:	add	ip, ip, #200704	; 0x31000
    2734:	ldr	pc, [ip, #2432]!	; 0x980

00002738 <get_hop_pattern@plt>:
    2738:	add	ip, pc, #0, 12
    273c:	add	ip, ip, #200704	; 0x31000
    2740:	ldr	pc, [ip, #2424]!	; 0x978

00002744 <malloc@plt>:
    2744:	add	ip, pc, #0, 12
    2748:	add	ip, ip, #200704	; 0x31000
    274c:	ldr	pc, [ip, #2416]!	; 0x970

00002750 <try_hop@plt>:
    2750:	add	ip, pc, #0, 12
    2754:	add	ip, ip, #200704	; 0x31000
    2758:	ldr	pc, [ip, #2408]!	; 0x968

0000275c <btbb_packet_new@plt>:
    275c:	add	ip, pc, #0, 12
    2760:	add	ip, ip, #200704	; 0x31000
    2764:	ldr	pc, [ip, #2400]!	; 0x960

00002768 <btbb_pcap_dump@plt>:
    2768:	add	ip, pc, #0, 12
    276c:	add	ip, ip, #200704	; 0x31000
    2770:	ldr	pc, [ip, #2392]!	; 0x958

00002774 <__gmon_start__@plt>:
    2774:	add	ip, pc, #0, 12
    2778:	add	ip, ip, #200704	; 0x31000
    277c:	ldr	pc, [ip, #2384]!	; 0x950

00002780 <open@plt>:
    2780:	add	ip, pc, #0, 12
    2784:	add	ip, ip, #200704	; 0x31000
    2788:	ldr	pc, [ip, #2376]!	; 0x948

0000278c <__ctype_b_loc@plt>:
    278c:	add	ip, pc, #0, 12
    2790:	add	ip, ip, #200704	; 0x31000
    2794:	ldr	pc, [ip, #2368]!	; 0x940

00002798 <exit@plt>:
    2798:	add	ip, pc, #0, 12
    279c:	add	ip, ip, #200704	; 0x31000
    27a0:	ldr	pc, [ip, #2360]!	; 0x938

000027a4 <btbb_packet_get_payload_length@plt>:
    27a4:	add	ip, pc, #0, 12
    27a8:	add	ip, ip, #200704	; 0x31000
    27ac:	ldr	pc, [ip, #2352]!	; 0x930

000027b0 <strlen@plt>:
    27b0:	add	ip, pc, #0, 12
    27b4:	add	ip, ip, #200704	; 0x31000
    27b8:	ldr	pc, [ip, #2344]!	; 0x928

000027bc <btbb_decode_header@plt>:
    27bc:	add	ip, pc, #0, 12
    27c0:	add	ip, ip, #200704	; 0x31000
    27c4:	ldr	pc, [ip, #2336]!	; 0x920

000027c8 <mmap@plt>:
    27c8:	add	ip, pc, #0, 12
    27cc:	add	ip, ip, #200704	; 0x31000
    27d0:	ldr	pc, [ip, #2328]!	; 0x918

000027d4 <btbb_packet_get_header_packed@plt>:
    27d4:	add	ip, pc, #0, 12
    27d8:	add	ip, ip, #200704	; 0x31000
    27dc:	ldr	pc, [ip, #2320]!	; 0x910

000027e0 <lell_pcapng_record_connect_req@plt>:
    27e0:	add	ip, pc, #0, 12
    27e4:	add	ip, ip, #200704	; 0x31000
    27e8:	ldr	pc, [ip, #2312]!	; 0x908

000027ec <lell_get_channel_k@plt>:
    27ec:	add	ip, pc, #0, 12
    27f0:	add	ip, ip, #200704	; 0x31000
    27f4:	ldr	pc, [ip, #2304]!	; 0x900

000027f8 <fprintf@plt>:
    27f8:	add	ip, pc, #0, 12
    27fc:	add	ip, ip, #200704	; 0x31000
    2800:	ldr	pc, [ip, #2296]!	; 0x8f8

00002804 <getpagesize@plt>:
    2804:	add	ip, pc, #0, 12
    2808:	add	ip, ip, #200704	; 0x31000
    280c:	ldr	pc, [ip, #2288]!	; 0x8f0

00002810 <pcapng_append_packet@plt>:
    2810:	add	ip, pc, #0, 12
    2814:	add	ip, ip, #200704	; 0x31000
    2818:	ldr	pc, [ip, #2280]!	; 0x8e8

0000281c <btbb_packet_get_transport@plt>:
    281c:	add	ip, pc, #0, 12
    2820:	add	ip, ip, #200704	; 0x31000
    2824:	ldr	pc, [ip, #2272]!	; 0x8e0

00002828 <__errno_location@plt>:
    2828:	add	ip, pc, #0, 12
    282c:	add	ip, ip, #200704	; 0x31000
    2830:	ldr	pc, [ip, #2264]!	; 0x8d8

00002834 <find_known_lap@plt>:
    2834:	add	ip, pc, #0, 12
    2838:	add	ip, ip, #200704	; 0x31000
    283c:	ldr	pc, [ip, #2256]!	; 0x8d0

00002840 <address_precalc@plt>:
    2840:	add	ip, pc, #0, 12
    2844:	add	ip, ip, #200704	; 0x31000
    2848:	ldr	pc, [ip, #2248]!	; 0x8c8

0000284c <memset@plt>:
    284c:	add	ip, pc, #0, 12
    2850:	add	ip, ip, #200704	; 0x31000
    2854:	ldr	pc, [ip, #2240]!	; 0x8c0

00002858 <strncpy@plt>:
    2858:	add	ip, pc, #0, 12
    285c:	add	ip, ip, #200704	; 0x31000
    2860:	ldr	pc, [ip, #2232]!	; 0x8b8

00002864 <EV3@plt>:
    2864:	add	ip, pc, #0, 12
    2868:	add	ip, ip, #200704	; 0x31000
    286c:	ldr	pc, [ip, #2224]!	; 0x8b0

00002870 <btbb_packet_get_lap@plt>:
    2870:	add	ip, pc, #0, 12
    2874:	add	ip, ip, #200704	; 0x31000
    2878:	ldr	pc, [ip, #2216]!	; 0x8a8

0000287c <lell_packet_new@plt>:
    287c:	add	ip, pc, #0, 12
    2880:	add	ip, ip, #200704	; 0x31000
    2884:	ldr	pc, [ip, #2208]!	; 0x8a0

00002888 <bt_compidtostr@plt>:
    2888:	add	ip, pc, #0, 12
    288c:	add	ip, ip, #200704	; 0x31000
    2890:	ldr	pc, [ip, #2200]!	; 0x898

00002894 <write@plt>:
    2894:	add	ip, pc, #0, 12
    2898:	add	ip, ip, #200704	; 0x31000
    289c:	ldr	pc, [ip, #2192]!	; 0x890

000028a0 <get_piconet@plt>:
    28a0:	add	ip, pc, #0, 12
    28a4:	add	ip, ip, #200704	; 0x31000
    28a8:	ldr	pc, [ip, #2184]!	; 0x888

000028ac <perm5@plt>:
    28ac:	add	ip, pc, #0, 12
    28b0:	add	ip, ip, #200704	; 0x31000
    28b4:	ldr	pc, [ip, #2176]!	; 0x880

000028b8 <fclose@plt>:
    28b8:	add	ip, pc, #0, 12
    28bc:	add	ip, ip, #200704	; 0x31000
    28c0:	ldr	pc, [ip, #2168]!	; 0x878

000028c4 <EV5@plt>:
    28c4:	add	ip, pc, #0, 12
    28c8:	add	ip, ip, #200704	; 0x31000
    28cc:	ldr	pc, [ip, #2160]!	; 0x870

000028d0 <munmap@plt>:
    28d0:	add	ip, pc, #0, 12
    28d4:	add	ip, ip, #200704	; 0x31000
    28d8:	ldr	pc, [ip, #2152]!	; 0x868

000028dc <DH@plt>:
    28dc:	add	ip, pc, #0, 12
    28e0:	add	ip, ip, #200704	; 0x31000
    28e4:	ldr	pc, [ip, #2144]!	; 0x860

000028e8 <btbb_packet_get_channel@plt>:
    28e8:	add	ip, pc, #0, 12
    28ec:	add	ip, ip, #200704	; 0x31000
    28f0:	ldr	pc, [ip, #2136]!	; 0x858

000028f4 <precalc@plt>:
    28f4:	add	ip, pc, #0, 12
    28f8:	add	ip, ip, #200704	; 0x31000
    28fc:	ldr	pc, [ip, #2128]!	; 0x850

00002900 <btbb_decode_payload@plt>:
    2900:	add	ip, pc, #0, 12
    2904:	add	ip, ip, #200704	; 0x31000
    2908:	ldr	pc, [ip, #2120]!	; 0x848

0000290c <promiscuous_packet_search@plt>:
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #200704	; 0x31000
    2914:	ldr	pc, [ip, #2112]!	; 0x840

00002918 <pcapng_close@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #200704	; 0x31000
    2920:	ldr	pc, [ip, #2104]!	; 0x838

00002924 <btbb_print_packet@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #200704	; 0x31000
    292c:	ldr	pc, [ip, #2096]!	; 0x830

00002930 <fast_perm@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #200704	; 0x31000
    2938:	ldr	pc, [ip, #2088]!	; 0x828

0000293c <try_clock@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #200704	; 0x31000
    2944:	ldr	pc, [ip, #2080]!	; 0x820

00002948 <btbb_init_hop_reversal@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #200704	; 0x31000
    2950:	ldr	pc, [ip, #2072]!	; 0x818

00002954 <btbb_init_piconet@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #200704	; 0x31000
    295c:	ldr	pc, [ip, #2064]!	; 0x810

00002960 <close@plt>:
    2960:	add	ip, pc, #0, 12
    2964:	add	ip, ip, #200704	; 0x31000
    2968:	ldr	pc, [ip, #2056]!	; 0x808

0000296c <__assert_fail@plt>:
    296c:	add	ip, pc, #0, 12
    2970:	add	ip, ip, #200704	; 0x31000
    2974:	ldr	pc, [ip, #2048]!	; 0x800

Disassembly of section .text:

00002978 <btbb_gen_syncword@@Base-0x124>:
    2978:	ldr	r3, [pc, #20]	; 2994 <__assert_fail@plt+0x28>
    297c:	ldr	r2, [pc, #20]	; 2998 <__assert_fail@plt+0x2c>
    2980:	add	r3, pc, r3
    2984:	ldr	r2, [r3, r2]
    2988:	cmp	r2, #0
    298c:	bxeq	lr
    2990:	b	2774 <__gmon_start__@plt>
    2994:	andeq	r1, r3, r8, ror r6
    2998:	andeq	r0, r0, ip, lsl #3
    299c:	ldr	r0, [pc, #44]	; 29d0 <__assert_fail@plt+0x64>
    29a0:	ldr	r3, [pc, #44]	; 29d4 <__assert_fail@plt+0x68>
    29a4:	add	r0, pc, r0
    29a8:	add	r3, pc, r3
    29ac:	cmp	r3, r0
    29b0:	ldr	r3, [pc, #32]	; 29d8 <__assert_fail@plt+0x6c>
    29b4:	add	r3, pc, r3
    29b8:	bxeq	lr
    29bc:	ldr	r2, [pc, #24]	; 29dc <__assert_fail@plt+0x70>
    29c0:	ldr	r3, [r3, r2]
    29c4:	cmp	r3, #0
    29c8:	bxeq	lr
    29cc:	bx	r3
    29d0:			; <UNDEFINED> instruction: 0x000318b4
    29d4:			; <UNDEFINED> instruction: 0x000318b0
    29d8:	andeq	r1, r3, r4, asr #12
    29dc:	andeq	r0, r0, ip, ror r1
    29e0:	ldr	r0, [pc, #56]	; 2a20 <__assert_fail@plt+0xb4>
    29e4:	ldr	r3, [pc, #56]	; 2a24 <__assert_fail@plt+0xb8>
    29e8:	add	r0, pc, r0
    29ec:	add	r3, pc, r3
    29f0:	sub	r1, r3, r0
    29f4:	ldr	r3, [pc, #44]	; 2a28 <__assert_fail@plt+0xbc>
    29f8:	asr	r1, r1, #2
    29fc:	add	r3, pc, r3
    2a00:	add	r1, r1, r1, lsr #31
    2a04:	asrs	r1, r1, #1
    2a08:	bxeq	lr
    2a0c:	ldr	r2, [pc, #24]	; 2a2c <__assert_fail@plt+0xc0>
    2a10:	ldr	r3, [r3, r2]
    2a14:	cmp	r3, #0
    2a18:	bxeq	lr
    2a1c:	bx	r3
    2a20:	andeq	r1, r3, r0, ror r8
    2a24:	andeq	r1, r3, ip, ror #16
    2a28:	strdeq	r1, [r3], -ip
    2a2c:	muleq	r0, r4, r1
    2a30:	ldr	r3, [pc, #76]	; 2a84 <__assert_fail@plt+0x118>
    2a34:	ldr	r2, [pc, #76]	; 2a88 <__assert_fail@plt+0x11c>
    2a38:	add	r3, pc, r3
    2a3c:	add	r2, pc, r2
    2a40:	ldrb	r3, [r3]
    2a44:	cmp	r3, #0
    2a48:	bxne	lr
    2a4c:	ldr	r3, [pc, #56]	; 2a8c <__assert_fail@plt+0x120>
    2a50:	push	{r4, lr}
    2a54:	ldr	r3, [r2, r3]
    2a58:	cmp	r3, #0
    2a5c:	beq	2a6c <__assert_fail@plt+0x100>
    2a60:	ldr	r3, [pc, #40]	; 2a90 <__assert_fail@plt+0x124>
    2a64:	ldr	r0, [pc, r3]
    2a68:	bl	2570 <__cxa_finalize@plt>
    2a6c:	bl	299c <__assert_fail@plt+0x30>
    2a70:	ldr	r3, [pc, #28]	; 2a94 <__assert_fail@plt+0x128>
    2a74:	mov	r2, #1
    2a78:	add	r3, pc, r3
    2a7c:	strb	r2, [r3]
    2a80:	pop	{r4, pc}
    2a84:	andeq	r1, r3, r0, lsr #16
    2a88:			; <UNDEFINED> instruction: 0x000315bc
    2a8c:	andeq	r0, r0, r8, ror r1
    2a90:	andeq	r1, r3, ip, lsr #14
    2a94:	andeq	r1, r3, r0, ror #15
    2a98:	b	29e0 <__assert_fail@plt+0x74>

00002a9c <btbb_gen_syncword@@Base>:
    2a9c:	sub	sp, sp, #16
    2aa0:	str	r0, [sp, #12]
    2aa4:	mov	r0, #-1342177278	; 0xb0000002
    2aa8:	str	r0, [sp, #4]
    2aac:	movw	r0, #3710	; 0xe7e
    2ab0:	movt	r0, #51074	; 0xc782
    2ab4:	str	r0, [sp]
    2ab8:	movw	r0, #0
    2abc:	str	r0, [sp, #8]
    2ac0:	ldr	r0, [sp, #8]
    2ac4:	cmp	r0, #24
    2ac8:	bge	2b28 <btbb_gen_syncword@@Base+0x8c>
    2acc:	ldr	r0, [pc, #100]	; 2b38 <btbb_gen_syncword@@Base+0x9c>
    2ad0:	ldr	r1, [sp, #12]
    2ad4:	ldr	r2, [sp, #8]
    2ad8:	asr	r0, r0, r2
    2adc:	and	r0, r1, r0
    2ae0:	cmp	r0, #0
    2ae4:	beq	2b14 <btbb_gen_syncword@@Base+0x78>
    2ae8:	ldr	r0, [sp, #8]
    2aec:	ldr	r1, [pc, #72]	; 2b3c <btbb_gen_syncword@@Base+0xa0>
    2af0:	add	r1, pc, r1
    2af4:	ldr	r0, [r1, r0, lsl #3]!
    2af8:	ldr	r1, [r1, #4]
    2afc:	ldr	r2, [sp]
    2b00:	ldr	r3, [sp, #4]
    2b04:	eor	r1, r3, r1
    2b08:	eor	r0, r2, r0
    2b0c:	str	r0, [sp]
    2b10:	str	r1, [sp, #4]
    2b14:	b	2b18 <btbb_gen_syncword@@Base+0x7c>
    2b18:	ldr	r0, [sp, #8]
    2b1c:	add	r0, r0, #1
    2b20:	str	r0, [sp, #8]
    2b24:	b	2ac0 <btbb_gen_syncword@@Base+0x24>
    2b28:	ldr	r0, [sp]
    2b2c:	ldr	r1, [sp, #4]
    2b30:	add	sp, sp, #16
    2b34:	bx	lr
    2b38:	addeq	r0, r0, r0
    2b3c:	andeq	r8, r1, r0, asr #2

00002b40 <btbb_get_release@@Base>:
    2b40:	ldr	r0, [pc, #4]	; 2b4c <btbb_get_release@@Base+0xc>
    2b44:	add	r0, pc, r0
    2b48:	bx	lr
    2b4c:	strdeq	sl, [r1], -pc	; <UNPREDICTABLE>

00002b50 <btbb_get_version@@Base>:
    2b50:	ldr	r0, [pc, #4]	; 2b5c <btbb_get_version@@Base+0xc>
    2b54:	add	r0, pc, r0
    2b58:	bx	lr
    2b5c:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>

00002b60 <btbb_init@@Base>:
    2b60:	push	{fp, lr}
    2b64:	mov	fp, sp
    2b68:	sub	sp, sp, #8
    2b6c:	str	r0, [sp]
    2b70:	ldr	r0, [sp]
    2b74:	cmp	r0, #0
    2b78:	blt	2b88 <btbb_init@@Base+0x28>
    2b7c:	ldr	r0, [sp]
    2b80:	cmp	r0, #5
    2b84:	ble	2bb4 <btbb_init@@Base+0x54>
    2b88:	ldr	r0, [pc, #104]	; 2bf8 <btbb_init@@Base+0x98>
    2b8c:	add	r1, pc, r0
    2b90:	ldr	r0, [pc, #100]	; 2bfc <btbb_init@@Base+0x9c>
    2b94:	add	r2, pc, r0
    2b98:	ldr	r0, [pc, #96]	; 2c00 <btbb_init@@Base+0xa0>
    2b9c:	ldr	r0, [pc, r0]
    2ba0:	ldr	r0, [r0]
    2ba4:	bl	27f8 <fprintf@plt>
    2ba8:	mvn	r1, #0
    2bac:	str	r1, [sp, #4]
    2bb0:	b	2be8 <btbb_init@@Base+0x88>
    2bb4:	ldr	r0, [pc, #56]	; 2bf4 <btbb_init@@Base+0x94>
    2bb8:	add	r0, pc, r0
    2bbc:	ldr	r0, [r0]
    2bc0:	movw	r1, #0
    2bc4:	cmp	r0, r1
    2bc8:	bne	2be0 <btbb_init@@Base+0x80>
    2bcc:	ldr	r0, [sp]
    2bd0:	cmp	r0, #0
    2bd4:	beq	2be0 <btbb_init@@Base+0x80>
    2bd8:	ldr	r0, [sp]
    2bdc:	bl	2c04 <btbb_init@@Base+0xa4>
    2be0:	movw	r0, #0
    2be4:	str	r0, [sp, #4]
    2be8:	ldr	r0, [sp, #4]
    2bec:	mov	sp, fp
    2bf0:	pop	{fp, pc}
    2bf4:	andeq	r1, r3, r4, lsr #13
    2bf8:	andeq	sl, r1, r6, asr #13
    2bfc:	ldrdeq	sl, [r1], -lr
    2c00:	ldrdeq	r1, [r3], -ip
    2c04:	push	{fp, lr}
    2c08:	mov	fp, sp
    2c0c:	sub	sp, sp, #24
    2c10:	str	r0, [fp, #-4]
    2c14:	movw	r0, #1
    2c18:	str	r0, [fp, #-8]
    2c1c:	ldr	r0, [fp, #-8]
    2c20:	ldr	r1, [fp, #-4]
    2c24:	cmp	r0, r1
    2c28:	bgt	2c70 <btbb_init@@Base+0x110>
    2c2c:	ldr	r3, [fp, #-8]
    2c30:	mov	r0, sp
    2c34:	movw	r1, #29288	; 0x7268
    2c38:	movt	r1, #52347	; 0xcc7b
    2c3c:	str	r1, [r0, #4]
    2c40:	movw	r1, #19995	; 0x4e1b
    2c44:	movt	r1, #65377	; 0xff61
    2c48:	str	r1, [r0]
    2c4c:	mov	r0, #0
    2c50:	str	r0, [sp, #12]
    2c54:	ldr	r1, [sp, #12]
    2c58:	ldr	r2, [sp, #12]
    2c5c:	bl	63d4 <clock_from_fhs@@Base+0x2c>
    2c60:	ldr	r0, [fp, #-8]
    2c64:	add	r0, r0, #1
    2c68:	str	r0, [fp, #-8]
    2c6c:	b	2c1c <btbb_init@@Base+0xbc>
    2c70:	mov	sp, fp
    2c74:	pop	{fp, pc}

00002c78 <btbb_packet_new@@Base>:
    2c78:	push	{fp, lr}
    2c7c:	mov	fp, sp
    2c80:	sub	sp, sp, #8
    2c84:	movw	r0, #1
    2c88:	movw	r1, #5952	; 0x1740
    2c8c:	bl	2534 <calloc@plt>
    2c90:	str	r0, [sp, #4]
    2c94:	ldr	r0, [sp, #4]
    2c98:	movw	r1, #0
    2c9c:	cmp	r0, r1
    2ca0:	beq	2cb4 <btbb_packet_new@@Base+0x3c>
    2ca4:	ldr	r0, [sp, #4]
    2ca8:	movw	r1, #1
    2cac:	str	r1, [r0]
    2cb0:	b	2ccc <btbb_packet_new@@Base+0x54>
    2cb4:	ldr	r0, [pc, #28]	; 2cd8 <btbb_packet_new@@Base+0x60>
    2cb8:	add	r1, pc, r0
    2cbc:	ldr	r0, [pc, #24]	; 2cdc <btbb_packet_new@@Base+0x64>
    2cc0:	ldr	r0, [pc, r0]
    2cc4:	ldr	r0, [r0]
    2cc8:	bl	27f8 <fprintf@plt>
    2ccc:	ldr	r0, [sp, #4]
    2cd0:	mov	sp, fp
    2cd4:	pop	{fp, pc}
    2cd8:	andeq	sl, r1, r4, asr #11
    2cdc:			; <UNDEFINED> instruction: 0x000314b8

00002ce0 <btbb_packet_ref@@Base>:
    2ce0:	sub	sp, sp, #4
    2ce4:	str	r0, [sp]
    2ce8:	ldr	r0, [sp]
    2cec:	ldr	r1, [r0]
    2cf0:	add	r1, r1, #1
    2cf4:	str	r1, [r0]
    2cf8:	add	sp, sp, #4
    2cfc:	bx	lr

00002d00 <btbb_packet_unref@@Base>:
    2d00:	push	{fp, lr}
    2d04:	mov	fp, sp
    2d08:	sub	sp, sp, #8
    2d0c:	str	r0, [sp, #4]
    2d10:	ldr	r0, [sp, #4]
    2d14:	ldr	r1, [r0]
    2d18:	mvn	r2, #0
    2d1c:	add	r1, r1, r2
    2d20:	str	r1, [r0]
    2d24:	ldr	r0, [sp, #4]
    2d28:	ldr	r0, [r0]
    2d2c:	cmp	r0, #0
    2d30:	bne	2d3c <btbb_packet_unref@@Base+0x3c>
    2d34:	ldr	r0, [sp, #4]
    2d38:	bl	25d0 <free@plt>
    2d3c:	mov	sp, fp
    2d40:	pop	{fp, pc}

00002d44 <btbb_packet_get_lap@@Base>:
    2d44:	sub	sp, sp, #4
    2d48:	str	r0, [sp]
    2d4c:	ldr	r0, [sp]
    2d50:	ldr	r0, [r0, #12]
    2d54:	add	sp, sp, #4
    2d58:	bx	lr

00002d5c <btbb_packet_set_uap@@Base>:
    2d5c:	push	{fp, lr}
    2d60:	mov	fp, sp
    2d64:	sub	sp, sp, #8
    2d68:	str	r0, [sp, #4]
    2d6c:	strb	r1, [sp, #3]
    2d70:	ldrb	r0, [sp, #3]
    2d74:	ldr	r1, [sp, #4]
    2d78:	strb	r0, [r1, #9]
    2d7c:	ldr	r0, [sp, #4]
    2d80:	movw	r1, #2
    2d84:	movw	r2, #1
    2d88:	bl	25b8 <btbb_packet_set_flag@plt>
    2d8c:	mov	sp, fp
    2d90:	pop	{fp, pc}

00002d94 <btbb_packet_set_flag@@Base>:
    2d94:	sub	sp, sp, #16
    2d98:	str	r0, [sp, #12]
    2d9c:	str	r1, [sp, #8]
    2da0:	str	r2, [sp, #4]
    2da4:	ldr	r0, [sp, #8]
    2da8:	movw	r1, #1
    2dac:	lsl	r0, r1, r0
    2db0:	str	r0, [sp]
    2db4:	ldr	r0, [sp]
    2db8:	mvn	r1, #0
    2dbc:	eor	r0, r0, r1
    2dc0:	ldr	r1, [sp, #12]
    2dc4:	ldr	r2, [r1, #4]
    2dc8:	and	r0, r2, r0
    2dcc:	str	r0, [r1, #4]
    2dd0:	ldr	r0, [sp, #4]
    2dd4:	cmp	r0, #0
    2dd8:	beq	2df0 <btbb_packet_set_flag@@Base+0x5c>
    2ddc:	ldr	r0, [sp]
    2de0:	ldr	r1, [sp, #12]
    2de4:	ldr	r2, [r1, #4]
    2de8:	orr	r0, r2, r0
    2dec:	str	r0, [r1, #4]
    2df0:	add	sp, sp, #16
    2df4:	bx	lr

00002df8 <btbb_packet_get_uap@@Base>:
    2df8:	sub	sp, sp, #4
    2dfc:	str	r0, [sp]
    2e00:	ldr	r0, [sp]
    2e04:	ldrb	r0, [r0, #9]
    2e08:	add	sp, sp, #4
    2e0c:	bx	lr

00002e10 <btbb_packet_get_nap@@Base>:
    2e10:	sub	sp, sp, #4
    2e14:	str	r0, [sp]
    2e18:	ldr	r0, [sp]
    2e1c:	ldrh	r0, [r0, #10]
    2e20:	add	sp, sp, #4
    2e24:	bx	lr

00002e28 <btbb_packet_get_clkn@@Base>:
    2e28:	sub	sp, sp, #4
    2e2c:	str	r0, [sp]
    2e30:	ldr	r0, [sp]
    2e34:	ldr	r0, [r0, #2816]	; 0xb00
    2e38:	add	sp, sp, #4
    2e3c:	bx	lr

00002e40 <btbb_packet_get_channel@@Base>:
    2e40:	sub	sp, sp, #4
    2e44:	str	r0, [sp]
    2e48:	ldr	r0, [sp]
    2e4c:	ldrb	r0, [r0, #8]
    2e50:	add	sp, sp, #4
    2e54:	bx	lr

00002e58 <btbb_packet_set_modulation@@Base>:
    2e58:	sub	sp, sp, #8
    2e5c:	str	r0, [sp, #4]
    2e60:	strb	r1, [sp, #3]
    2e64:	ldrb	r0, [sp, #3]
    2e68:	ldr	r1, [sp, #4]
    2e6c:	strb	r0, [r1, #16]
    2e70:	add	sp, sp, #8
    2e74:	bx	lr

00002e78 <btbb_packet_get_modulation@@Base>:
    2e78:	sub	sp, sp, #4
    2e7c:	str	r0, [sp]
    2e80:	ldr	r0, [sp]
    2e84:	ldrb	r0, [r0, #16]
    2e88:	add	sp, sp, #4
    2e8c:	bx	lr

00002e90 <btbb_packet_set_transport@@Base>:
    2e90:	sub	sp, sp, #8
    2e94:	str	r0, [sp, #4]
    2e98:	strb	r1, [sp, #3]
    2e9c:	ldrb	r0, [sp, #3]
    2ea0:	ldr	r1, [sp, #4]
    2ea4:	strb	r0, [r1, #17]
    2ea8:	add	sp, sp, #8
    2eac:	bx	lr

00002eb0 <btbb_packet_get_transport@@Base>:
    2eb0:	sub	sp, sp, #4
    2eb4:	str	r0, [sp]
    2eb8:	ldr	r0, [sp]
    2ebc:	ldrb	r0, [r0, #17]
    2ec0:	add	sp, sp, #4
    2ec4:	bx	lr

00002ec8 <btbb_packet_get_ac_errors@@Base>:
    2ec8:	sub	sp, sp, #4
    2ecc:	str	r0, [sp]
    2ed0:	ldr	r0, [sp]
    2ed4:	ldrb	r0, [r0, #2820]	; 0xb04
    2ed8:	add	sp, sp, #4
    2edc:	bx	lr

00002ee0 <promiscuous_packet_search@@Base>:
    2ee0:	push	{fp, lr}
    2ee4:	mov	fp, sp
    2ee8:	sub	sp, sp, #80	; 0x50
    2eec:	ldr	ip, [fp, #8]
    2ef0:	str	r0, [fp, #-4]
    2ef4:	str	r1, [fp, #-8]
    2ef8:	str	r2, [fp, #-12]
    2efc:	str	r3, [fp, #-16]
    2f00:	mvn	r0, #0
    2f04:	str	r0, [sp, #16]
    2f08:	ldr	r0, [fp, #-4]
    2f0c:	add	r0, r0, #57	; 0x39
    2f10:	movw	r1, #6
    2f14:	str	ip, [sp, #8]
    2f18:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    2f1c:	strb	r0, [sp, #15]
    2f20:	ldrb	r0, [sp, #15]
    2f24:	lsl	r0, r0, #1
    2f28:	strb	r0, [sp, #15]
    2f2c:	movw	r0, #0
    2f30:	str	r0, [sp, #20]
    2f34:	ldr	r0, [sp, #20]
    2f38:	ldr	r1, [fp, #-8]
    2f3c:	cmp	r0, r1
    2f40:	bge	3120 <promiscuous_packet_search@@Base+0x240>
    2f44:	ldr	r0, [pc, #480]	; 312c <promiscuous_packet_search@@Base+0x24c>
    2f48:	add	r0, pc, r0
    2f4c:	ldr	r1, [fp, #-4]
    2f50:	ldr	r2, [sp, #20]
    2f54:	add	r1, r1, r2
    2f58:	str	r1, [sp, #24]
    2f5c:	ldrb	r1, [sp, #15]
    2f60:	asr	r1, r1, #1
    2f64:	strb	r1, [sp, #15]
    2f68:	ldr	r1, [sp, #24]
    2f6c:	ldrb	r1, [r1, #63]	; 0x3f
    2f70:	lsl	r1, r1, #6
    2f74:	ldrb	r2, [sp, #15]
    2f78:	orr	r1, r2, r1
    2f7c:	strb	r1, [sp, #15]
    2f80:	ldrb	r1, [sp, #15]
    2f84:	add	r0, r0, r1
    2f88:	ldrb	r0, [r0]
    2f8c:	cmp	r0, #1
    2f90:	bgt	310c <promiscuous_packet_search@@Base+0x22c>
    2f94:	ldr	r0, [sp, #24]
    2f98:	mov	r1, #64	; 0x40
    2f9c:	bl	31a0 <promiscuous_packet_search@@Base+0x2c0>
    2fa0:	str	r1, [fp, #-20]	; 0xffffffec
    2fa4:	str	r0, [fp, #-24]	; 0xffffffe8
    2fa8:	ldr	r0, [fp, #-20]	; 0xffffffec
    2fac:	mvn	r1, #7
    2fb0:	and	r0, r1, r0, lsr #22
    2fb4:	ldr	r1, [pc, #372]	; 3130 <promiscuous_packet_search@@Base+0x250>
    2fb8:	add	r1, pc, r1
    2fbc:	ldr	r0, [r1, r0]!
    2fc0:	ldr	r1, [r1, #4]
    2fc4:	str	r1, [sp, #36]	; 0x24
    2fc8:	str	r0, [sp, #32]
    2fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2fd0:	ldr	r1, [fp, #-20]	; 0xffffffec
    2fd4:	bic	r1, r1, #-33554432	; 0xfe000000
    2fd8:	ldr	r2, [sp, #32]
    2fdc:	ldr	r3, [sp, #36]	; 0x24
    2fe0:	orr	r1, r1, r3
    2fe4:	orr	r0, r0, r2
    2fe8:	str	r0, [fp, #-24]	; 0xffffffe8
    2fec:	str	r1, [fp, #-20]	; 0xffffffec
    2ff0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2ff4:	ldr	r1, [fp, #-20]	; 0xffffffec
    2ff8:	movw	r2, #21756	; 0x54fc
    2ffc:	movt	r2, #48076	; 0xbbcc
    3000:	eor	r0, r0, r2
    3004:	movw	r2, #36246	; 0x8d96
    3008:	movt	r2, #33668	; 0x8384
    300c:	eor	r1, r1, r2
    3010:	str	r1, [fp, #-28]	; 0xffffffe4
    3014:	str	r0, [fp, #-32]	; 0xffffffe0
    3018:	ldr	r0, [fp, #-32]	; 0xffffffe0
    301c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3020:	bl	3234 <promiscuous_packet_search@@Base+0x354>
    3024:	str	r1, [sp, #44]	; 0x2c
    3028:	str	r0, [sp, #40]	; 0x28
    302c:	ldr	r0, [fp, #8]
    3030:	mov	r1, #0
    3034:	strb	r1, [r0]
    3038:	ldr	r0, [sp, #40]	; 0x28
    303c:	ldr	r1, [sp, #44]	; 0x2c
    3040:	orr	r0, r0, r1
    3044:	cmp	r0, #0
    3048:	beq	30d8 <promiscuous_packet_search@@Base+0x1f8>
    304c:	b	3050 <promiscuous_packet_search@@Base+0x170>
    3050:	ldr	r0, [sp, #40]	; 0x28
    3054:	ldr	r1, [sp, #44]	; 0x2c
    3058:	bl	3380 <promiscuous_packet_search@@Base+0x4a0>
    305c:	str	r0, [sp, #28]
    3060:	ldr	r0, [sp, #28]
    3064:	movw	r1, #0
    3068:	cmp	r0, r1
    306c:	beq	30c8 <promiscuous_packet_search@@Base+0x1e8>
    3070:	ldr	r0, [sp, #28]
    3074:	ldr	r1, [r0, #8]
    3078:	ldr	r0, [r0, #12]
    307c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3080:	ldr	r3, [fp, #-20]	; 0xffffffec
    3084:	eor	r1, r2, r1
    3088:	eor	r0, r3, r0
    308c:	str	r0, [fp, #-20]	; 0xffffffec
    3090:	str	r1, [fp, #-24]	; 0xffffffe8
    3094:	ldr	r0, [sp, #28]
    3098:	ldr	r1, [r0, #8]
    309c:	ldr	r0, [r0, #12]
    30a0:	str	r0, [sp, #4]
    30a4:	mov	r0, r1
    30a8:	ldr	r1, [sp, #4]
    30ac:	bl	3b54 <promiscuous_packet_search@@Base+0xc74>
    30b0:	ldr	r1, [fp, #8]
    30b4:	strb	r0, [r1]
    30b8:	mov	r0, #0
    30bc:	str	r0, [sp, #44]	; 0x2c
    30c0:	str	r0, [sp, #40]	; 0x28
    30c4:	b	30d4 <promiscuous_packet_search@@Base+0x1f4>
    30c8:	ldr	r0, [fp, #8]
    30cc:	movw	r1, #255	; 0xff
    30d0:	strb	r1, [r0]
    30d4:	b	30d8 <promiscuous_packet_search@@Base+0x1f8>
    30d8:	ldr	r0, [fp, #8]
    30dc:	ldrb	r0, [r0]
    30e0:	ldr	r1, [fp, #-16]
    30e4:	cmp	r0, r1
    30e8:	bgt	3108 <promiscuous_packet_search@@Base+0x228>
    30ec:	ldr	r0, [fp, #-20]	; 0xffffffec
    30f0:	ubfx	r0, r0, #2, #24
    30f4:	ldr	r1, [fp, #-12]
    30f8:	str	r0, [r1]
    30fc:	ldr	r0, [sp, #20]
    3100:	str	r0, [sp, #16]
    3104:	b	3120 <promiscuous_packet_search@@Base+0x240>
    3108:	b	310c <promiscuous_packet_search@@Base+0x22c>
    310c:	b	3110 <promiscuous_packet_search@@Base+0x230>
    3110:	ldr	r0, [sp, #20]
    3114:	add	r0, r0, #1
    3118:	str	r0, [sp, #20]
    311c:	b	2f34 <promiscuous_packet_search@@Base+0x54>
    3120:	ldr	r0, [sp, #16]
    3124:	mov	sp, fp
    3128:	pop	{fp, pc}
    312c:	andeq	r7, r1, r8, lsr #27
    3130:			; <UNDEFINED> instruction: 0x00017db8
    3134:	sub	sp, sp, #16
    3138:	str	r0, [sp, #12]
    313c:	str	r1, [sp, #8]
    3140:	movw	r0, #0
    3144:	strb	r0, [sp, #3]
    3148:	movw	r0, #0
    314c:	str	r0, [sp, #4]
    3150:	ldr	r0, [sp, #4]
    3154:	ldr	r1, [sp, #8]
    3158:	cmp	r0, r1
    315c:	bge	3194 <promiscuous_packet_search@@Base+0x2b4>
    3160:	ldr	r0, [sp, #12]
    3164:	ldr	r1, [sp, #4]
    3168:	add	r0, r0, r1
    316c:	ldrb	r0, [r0]
    3170:	ldr	r1, [sp, #4]
    3174:	lsl	r0, r0, r1
    3178:	ldrb	r1, [sp, #3]
    317c:	orr	r0, r1, r0
    3180:	strb	r0, [sp, #3]
    3184:	ldr	r0, [sp, #4]
    3188:	add	r0, r0, #1
    318c:	str	r0, [sp, #4]
    3190:	b	3150 <promiscuous_packet_search@@Base+0x270>
    3194:	ldrb	r0, [sp, #3]
    3198:	add	sp, sp, #16
    319c:	bx	lr
    31a0:	sub	sp, sp, #24
    31a4:	str	r0, [sp, #20]
    31a8:	str	r1, [sp, #16]
    31ac:	mov	r0, #0
    31b0:	str	r0, [sp, #4]
    31b4:	str	r0, [sp]
    31b8:	movw	r0, #0
    31bc:	str	r0, [sp, #12]
    31c0:	ldr	r0, [sp, #12]
    31c4:	ldr	r1, [sp, #16]
    31c8:	cmp	r0, r1
    31cc:	bge	3224 <promiscuous_packet_search@@Base+0x344>
    31d0:	ldr	r0, [sp, #20]
    31d4:	ldr	r1, [sp, #12]
    31d8:	ldrb	r0, [r0, r1]
    31dc:	rsb	r2, r1, #32
    31e0:	lsr	r2, r0, r2
    31e4:	sub	r3, r1, #32
    31e8:	cmp	r3, #0
    31ec:	lslpl	r2, r0, r3
    31f0:	lsl	r0, r0, r1
    31f4:	cmp	r3, #0
    31f8:	movwpl	r0, #0
    31fc:	ldr	r1, [sp]
    3200:	ldr	r3, [sp, #4]
    3204:	orr	r2, r3, r2
    3208:	orr	r0, r1, r0
    320c:	str	r2, [sp, #4]
    3210:	str	r0, [sp]
    3214:	ldr	r0, [sp, #12]
    3218:	add	r0, r0, #1
    321c:	str	r0, [sp, #12]
    3220:	b	31c0 <promiscuous_packet_search@@Base+0x2e0>
    3224:	ldr	r0, [sp]
    3228:	ldr	r1, [sp, #4]
    322c:	add	sp, sp, #24
    3230:	bx	lr
    3234:	sub	sp, sp, #16
    3238:	str	r0, [sp, #8]
    323c:	str	r1, [sp, #12]
    3240:	ldr	r0, [sp, #8]
    3244:	mov	r1, #0
    3248:	str	r1, [sp, #4]
    324c:	str	r0, [sp]
    3250:	ldr	r0, [sp, #12]
    3254:	str	r1, [sp, #12]
    3258:	str	r0, [sp, #8]
    325c:	ldrb	r0, [sp, #8]
    3260:	ldr	r1, [pc, #264]	; 3370 <promiscuous_packet_search@@Base+0x490>
    3264:	add	r1, pc, r1
    3268:	ldr	r0, [r1, r0, lsl #3]!
    326c:	ldr	r1, [r1, #4]
    3270:	ldr	r2, [sp]
    3274:	ldr	r3, [sp, #4]
    3278:	eor	r1, r3, r1
    327c:	eor	r0, r2, r0
    3280:	str	r0, [sp]
    3284:	str	r1, [sp, #4]
    3288:	ldr	r0, [sp, #8]
    328c:	ldr	r1, [sp, #12]
    3290:	lsr	r0, r0, #8
    3294:	orr	r0, r0, r1, lsl #24
    3298:	lsr	r1, r1, #8
    329c:	str	r1, [sp, #12]
    32a0:	str	r0, [sp, #8]
    32a4:	ldrb	r0, [sp, #8]
    32a8:	ldr	r1, [pc, #196]	; 3374 <promiscuous_packet_search@@Base+0x494>
    32ac:	add	r1, pc, r1
    32b0:	ldr	r0, [r1, r0, lsl #3]!
    32b4:	ldr	r1, [r1, #4]
    32b8:	ldr	r2, [sp]
    32bc:	ldr	r3, [sp, #4]
    32c0:	eor	r1, r3, r1
    32c4:	eor	r0, r2, r0
    32c8:	str	r0, [sp]
    32cc:	str	r1, [sp, #4]
    32d0:	ldr	r0, [sp, #8]
    32d4:	ldr	r1, [sp, #12]
    32d8:	lsr	r0, r0, #8
    32dc:	orr	r0, r0, r1, lsl #24
    32e0:	lsr	r1, r1, #8
    32e4:	str	r1, [sp, #12]
    32e8:	str	r0, [sp, #8]
    32ec:	ldrb	r0, [sp, #8]
    32f0:	ldr	r1, [pc, #128]	; 3378 <promiscuous_packet_search@@Base+0x498>
    32f4:	add	r1, pc, r1
    32f8:	ldr	r0, [r1, r0, lsl #3]!
    32fc:	ldr	r1, [r1, #4]
    3300:	ldr	r2, [sp]
    3304:	ldr	r3, [sp, #4]
    3308:	eor	r1, r3, r1
    330c:	eor	r0, r2, r0
    3310:	str	r0, [sp]
    3314:	str	r1, [sp, #4]
    3318:	ldr	r0, [sp, #8]
    331c:	ldr	r1, [sp, #12]
    3320:	lsr	r0, r0, #8
    3324:	orr	r0, r0, r1, lsl #24
    3328:	lsr	r1, r1, #8
    332c:	str	r1, [sp, #12]
    3330:	str	r0, [sp, #8]
    3334:	ldrb	r0, [sp, #8]
    3338:	ldr	r1, [pc, #60]	; 337c <promiscuous_packet_search@@Base+0x49c>
    333c:	add	r1, pc, r1
    3340:	ldr	r0, [r1, r0, lsl #3]!
    3344:	ldr	r1, [r1, #4]
    3348:	ldr	r2, [sp]
    334c:	ldr	r3, [sp, #4]
    3350:	eor	r1, r3, r1
    3354:	eor	r0, r2, r0
    3358:	str	r0, [sp]
    335c:	str	r1, [sp, #4]
    3360:	ldr	r0, [sp]
    3364:	ldr	r1, [sp, #4]
    3368:	add	sp, sp, #16
    336c:	bx	lr
    3370:	andeq	r7, r1, ip, lsl #30
    3374:	andeq	r8, r1, r4, asr #13
    3378:	andeq	r8, r1, ip, ror lr
    337c:	andeq	r9, r1, r4, lsr r6
    3380:	push	{fp, lr}
    3384:	mov	fp, sp
    3388:	sub	sp, sp, #40	; 0x28
    338c:	str	r0, [fp, #-8]
    3390:	str	r1, [fp, #-4]
    3394:	ldr	r0, [pc, #1948]	; 3b38 <promiscuous_packet_search@@Base+0xc58>
    3398:	add	r0, pc, r0
    339c:	movw	r1, #0
    33a0:	str	r1, [fp, #-12]
    33a4:	ldr	r0, [r0]
    33a8:	cmp	r0, r1
    33ac:	beq	3b28 <promiscuous_packet_search@@Base+0xc48>
    33b0:	b	33b4 <promiscuous_packet_search@@Base+0x4d4>
    33b4:	ldr	r0, [pc, #1920]	; 3b3c <promiscuous_packet_search@@Base+0xc5c>
    33b8:	ldr	r1, [pc, #1920]	; 3b40 <promiscuous_packet_search@@Base+0xc60>
    33bc:	sub	r2, fp, #8
    33c0:	str	r2, [sp, #4]
    33c4:	str	r1, [sp, #20]
    33c8:	str	r0, [sp, #12]
    33cc:	str	r0, [sp, #16]
    33d0:	movw	r0, #8
    33d4:	str	r0, [sp, #8]
    33d8:	ldr	r0, [sp, #8]
    33dc:	cmp	r0, #12
    33e0:	bcc	36a0 <promiscuous_packet_search@@Base+0x7c0>
    33e4:	ldr	r0, [sp, #4]
    33e8:	ldrb	r0, [r0]
    33ec:	ldr	r1, [sp, #4]
    33f0:	ldrb	r1, [r1, #1]
    33f4:	lsl	r1, r1, #8
    33f8:	add	r0, r0, r1
    33fc:	ldr	r1, [sp, #4]
    3400:	ldrb	r1, [r1, #2]
    3404:	lsl	r1, r1, #16
    3408:	add	r0, r0, r1
    340c:	ldr	r1, [sp, #4]
    3410:	ldrb	r1, [r1, #3]
    3414:	lsl	r1, r1, #24
    3418:	add	r0, r0, r1
    341c:	ldr	r1, [sp, #16]
    3420:	add	r0, r1, r0
    3424:	str	r0, [sp, #16]
    3428:	ldr	r0, [sp, #4]
    342c:	ldrb	r0, [r0, #4]
    3430:	ldr	r1, [sp, #4]
    3434:	ldrb	r1, [r1, #5]
    3438:	lsl	r1, r1, #8
    343c:	add	r0, r0, r1
    3440:	ldr	r1, [sp, #4]
    3444:	ldrb	r1, [r1, #6]
    3448:	lsl	r1, r1, #16
    344c:	add	r0, r0, r1
    3450:	ldr	r1, [sp, #4]
    3454:	ldrb	r1, [r1, #7]
    3458:	lsl	r1, r1, #24
    345c:	add	r0, r0, r1
    3460:	ldr	r1, [sp, #12]
    3464:	add	r0, r1, r0
    3468:	str	r0, [sp, #12]
    346c:	ldr	r0, [sp, #4]
    3470:	ldrb	r0, [r0, #8]
    3474:	ldr	r1, [sp, #4]
    3478:	ldrb	r1, [r1, #9]
    347c:	lsl	r1, r1, #8
    3480:	add	r0, r0, r1
    3484:	ldr	r1, [sp, #4]
    3488:	ldrb	r1, [r1, #10]
    348c:	lsl	r1, r1, #16
    3490:	add	r0, r0, r1
    3494:	ldr	r1, [sp, #4]
    3498:	ldrb	r1, [r1, #11]
    349c:	lsl	r1, r1, #24
    34a0:	add	r0, r0, r1
    34a4:	ldr	r1, [sp, #20]
    34a8:	add	r0, r1, r0
    34ac:	str	r0, [sp, #20]
    34b0:	ldr	r0, [sp, #12]
    34b4:	ldr	r1, [sp, #16]
    34b8:	sub	r0, r1, r0
    34bc:	str	r0, [sp, #16]
    34c0:	ldr	r0, [sp, #20]
    34c4:	ldr	r1, [sp, #16]
    34c8:	sub	r0, r1, r0
    34cc:	str	r0, [sp, #16]
    34d0:	ldr	r0, [sp, #20]
    34d4:	lsr	r0, r0, #13
    34d8:	ldr	r1, [sp, #16]
    34dc:	eor	r0, r1, r0
    34e0:	str	r0, [sp, #16]
    34e4:	ldr	r0, [sp, #20]
    34e8:	ldr	r1, [sp, #12]
    34ec:	sub	r0, r1, r0
    34f0:	str	r0, [sp, #12]
    34f4:	ldr	r0, [sp, #16]
    34f8:	ldr	r1, [sp, #12]
    34fc:	sub	r0, r1, r0
    3500:	str	r0, [sp, #12]
    3504:	ldr	r0, [sp, #16]
    3508:	lsl	r0, r0, #8
    350c:	ldr	r1, [sp, #12]
    3510:	eor	r0, r1, r0
    3514:	str	r0, [sp, #12]
    3518:	ldr	r0, [sp, #16]
    351c:	ldr	r1, [sp, #20]
    3520:	sub	r0, r1, r0
    3524:	str	r0, [sp, #20]
    3528:	ldr	r0, [sp, #12]
    352c:	ldr	r1, [sp, #20]
    3530:	sub	r0, r1, r0
    3534:	str	r0, [sp, #20]
    3538:	ldr	r0, [sp, #12]
    353c:	lsr	r0, r0, #13
    3540:	ldr	r1, [sp, #20]
    3544:	eor	r0, r1, r0
    3548:	str	r0, [sp, #20]
    354c:	ldr	r0, [sp, #12]
    3550:	ldr	r1, [sp, #16]
    3554:	sub	r0, r1, r0
    3558:	str	r0, [sp, #16]
    355c:	ldr	r0, [sp, #20]
    3560:	ldr	r1, [sp, #16]
    3564:	sub	r0, r1, r0
    3568:	str	r0, [sp, #16]
    356c:	ldr	r0, [sp, #20]
    3570:	lsr	r0, r0, #12
    3574:	ldr	r1, [sp, #16]
    3578:	eor	r0, r1, r0
    357c:	str	r0, [sp, #16]
    3580:	ldr	r0, [sp, #20]
    3584:	ldr	r1, [sp, #12]
    3588:	sub	r0, r1, r0
    358c:	str	r0, [sp, #12]
    3590:	ldr	r0, [sp, #16]
    3594:	ldr	r1, [sp, #12]
    3598:	sub	r0, r1, r0
    359c:	str	r0, [sp, #12]
    35a0:	ldr	r0, [sp, #16]
    35a4:	lsl	r0, r0, #16
    35a8:	ldr	r1, [sp, #12]
    35ac:	eor	r0, r1, r0
    35b0:	str	r0, [sp, #12]
    35b4:	ldr	r0, [sp, #16]
    35b8:	ldr	r1, [sp, #20]
    35bc:	sub	r0, r1, r0
    35c0:	str	r0, [sp, #20]
    35c4:	ldr	r0, [sp, #12]
    35c8:	ldr	r1, [sp, #20]
    35cc:	sub	r0, r1, r0
    35d0:	str	r0, [sp, #20]
    35d4:	ldr	r0, [sp, #12]
    35d8:	lsr	r0, r0, #5
    35dc:	ldr	r1, [sp, #20]
    35e0:	eor	r0, r1, r0
    35e4:	str	r0, [sp, #20]
    35e8:	ldr	r0, [sp, #12]
    35ec:	ldr	r1, [sp, #16]
    35f0:	sub	r0, r1, r0
    35f4:	str	r0, [sp, #16]
    35f8:	ldr	r0, [sp, #20]
    35fc:	ldr	r1, [sp, #16]
    3600:	sub	r0, r1, r0
    3604:	str	r0, [sp, #16]
    3608:	ldr	r0, [sp, #20]
    360c:	lsr	r0, r0, #3
    3610:	ldr	r1, [sp, #16]
    3614:	eor	r0, r1, r0
    3618:	str	r0, [sp, #16]
    361c:	ldr	r0, [sp, #20]
    3620:	ldr	r1, [sp, #12]
    3624:	sub	r0, r1, r0
    3628:	str	r0, [sp, #12]
    362c:	ldr	r0, [sp, #16]
    3630:	ldr	r1, [sp, #12]
    3634:	sub	r0, r1, r0
    3638:	str	r0, [sp, #12]
    363c:	ldr	r0, [sp, #16]
    3640:	lsl	r0, r0, #10
    3644:	ldr	r1, [sp, #12]
    3648:	eor	r0, r1, r0
    364c:	str	r0, [sp, #12]
    3650:	ldr	r0, [sp, #16]
    3654:	ldr	r1, [sp, #20]
    3658:	sub	r0, r1, r0
    365c:	str	r0, [sp, #20]
    3660:	ldr	r0, [sp, #12]
    3664:	ldr	r1, [sp, #20]
    3668:	sub	r0, r1, r0
    366c:	str	r0, [sp, #20]
    3670:	ldr	r0, [sp, #12]
    3674:	lsr	r0, r0, #15
    3678:	ldr	r1, [sp, #20]
    367c:	eor	r0, r1, r0
    3680:	str	r0, [sp, #20]
    3684:	ldr	r0, [sp, #4]
    3688:	add	r0, r0, #12
    368c:	str	r0, [sp, #4]
    3690:	ldr	r0, [sp, #8]
    3694:	sub	r0, r0, #12
    3698:	str	r0, [sp, #8]
    369c:	b	33d8 <promiscuous_packet_search@@Base+0x4f8>
    36a0:	ldr	r0, [sp, #20]
    36a4:	add	r0, r0, #8
    36a8:	str	r0, [sp, #20]
    36ac:	ldr	r0, [sp, #8]
    36b0:	sub	r0, r0, #1
    36b4:	cmp	r0, #10
    36b8:	str	r0, [sp]
    36bc:	bhi	37fc <promiscuous_packet_search@@Base+0x91c>
    36c0:	add	r0, pc, #8
    36c4:	ldr	r1, [sp]
    36c8:	ldr	r2, [r0, r1, lsl #2]
    36cc:	add	pc, r0, r2
    36d0:	andeq	r0, r0, r8, lsl r1
    36d4:	andeq	r0, r0, r0, lsl #2
    36d8:	andeq	r0, r0, r8, ror #1
    36dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    36e0:	strheq	r0, [r0], -ip
    36e4:	andeq	r0, r0, r4, lsr #1
    36e8:	andeq	r0, r0, ip, lsl #1
    36ec:	andeq	r0, r0, r4, ror r0
    36f0:	andeq	r0, r0, ip, asr r0
    36f4:	andeq	r0, r0, r4, asr #32
    36f8:	andeq	r0, r0, ip, lsr #32
    36fc:	ldr	r0, [sp, #4]
    3700:	ldrb	r0, [r0, #10]
    3704:	lsl	r0, r0, #24
    3708:	ldr	r1, [sp, #20]
    370c:	add	r0, r1, r0
    3710:	str	r0, [sp, #20]
    3714:	ldr	r0, [sp, #4]
    3718:	ldrb	r0, [r0, #9]
    371c:	lsl	r0, r0, #16
    3720:	ldr	r1, [sp, #20]
    3724:	add	r0, r1, r0
    3728:	str	r0, [sp, #20]
    372c:	ldr	r0, [sp, #4]
    3730:	ldrb	r0, [r0, #8]
    3734:	lsl	r0, r0, #8
    3738:	ldr	r1, [sp, #20]
    373c:	add	r0, r1, r0
    3740:	str	r0, [sp, #20]
    3744:	ldr	r0, [sp, #4]
    3748:	ldrb	r0, [r0, #7]
    374c:	lsl	r0, r0, #24
    3750:	ldr	r1, [sp, #12]
    3754:	add	r0, r1, r0
    3758:	str	r0, [sp, #12]
    375c:	ldr	r0, [sp, #4]
    3760:	ldrb	r0, [r0, #6]
    3764:	lsl	r0, r0, #16
    3768:	ldr	r1, [sp, #12]
    376c:	add	r0, r1, r0
    3770:	str	r0, [sp, #12]
    3774:	ldr	r0, [sp, #4]
    3778:	ldrb	r0, [r0, #5]
    377c:	lsl	r0, r0, #8
    3780:	ldr	r1, [sp, #12]
    3784:	add	r0, r1, r0
    3788:	str	r0, [sp, #12]
    378c:	ldr	r0, [sp, #4]
    3790:	ldrb	r0, [r0, #4]
    3794:	ldr	r1, [sp, #12]
    3798:	add	r0, r1, r0
    379c:	str	r0, [sp, #12]
    37a0:	ldr	r0, [sp, #4]
    37a4:	ldrb	r0, [r0, #3]
    37a8:	lsl	r0, r0, #24
    37ac:	ldr	r1, [sp, #16]
    37b0:	add	r0, r1, r0
    37b4:	str	r0, [sp, #16]
    37b8:	ldr	r0, [sp, #4]
    37bc:	ldrb	r0, [r0, #2]
    37c0:	lsl	r0, r0, #16
    37c4:	ldr	r1, [sp, #16]
    37c8:	add	r0, r1, r0
    37cc:	str	r0, [sp, #16]
    37d0:	ldr	r0, [sp, #4]
    37d4:	ldrb	r0, [r0, #1]
    37d8:	lsl	r0, r0, #8
    37dc:	ldr	r1, [sp, #16]
    37e0:	add	r0, r1, r0
    37e4:	str	r0, [sp, #16]
    37e8:	ldr	r0, [sp, #4]
    37ec:	ldrb	r0, [r0]
    37f0:	ldr	r1, [sp, #16]
    37f4:	add	r0, r1, r0
    37f8:	str	r0, [sp, #16]
    37fc:	b	3800 <promiscuous_packet_search@@Base+0x920>
    3800:	ldr	r0, [sp, #12]
    3804:	ldr	r1, [sp, #16]
    3808:	sub	r0, r1, r0
    380c:	str	r0, [sp, #16]
    3810:	ldr	r0, [sp, #20]
    3814:	ldr	r1, [sp, #16]
    3818:	sub	r0, r1, r0
    381c:	str	r0, [sp, #16]
    3820:	ldr	r0, [sp, #20]
    3824:	lsr	r0, r0, #13
    3828:	ldr	r1, [sp, #16]
    382c:	eor	r0, r1, r0
    3830:	str	r0, [sp, #16]
    3834:	ldr	r0, [sp, #20]
    3838:	ldr	r1, [sp, #12]
    383c:	sub	r0, r1, r0
    3840:	str	r0, [sp, #12]
    3844:	ldr	r0, [sp, #16]
    3848:	ldr	r1, [sp, #12]
    384c:	sub	r0, r1, r0
    3850:	str	r0, [sp, #12]
    3854:	ldr	r0, [sp, #16]
    3858:	lsl	r0, r0, #8
    385c:	ldr	r1, [sp, #12]
    3860:	eor	r0, r1, r0
    3864:	str	r0, [sp, #12]
    3868:	ldr	r0, [sp, #16]
    386c:	ldr	r1, [sp, #20]
    3870:	sub	r0, r1, r0
    3874:	str	r0, [sp, #20]
    3878:	ldr	r0, [sp, #12]
    387c:	ldr	r1, [sp, #20]
    3880:	sub	r0, r1, r0
    3884:	str	r0, [sp, #20]
    3888:	ldr	r0, [sp, #12]
    388c:	lsr	r0, r0, #13
    3890:	ldr	r1, [sp, #20]
    3894:	eor	r0, r1, r0
    3898:	str	r0, [sp, #20]
    389c:	ldr	r0, [sp, #12]
    38a0:	ldr	r1, [sp, #16]
    38a4:	sub	r0, r1, r0
    38a8:	str	r0, [sp, #16]
    38ac:	ldr	r0, [sp, #20]
    38b0:	ldr	r1, [sp, #16]
    38b4:	sub	r0, r1, r0
    38b8:	str	r0, [sp, #16]
    38bc:	ldr	r0, [sp, #20]
    38c0:	lsr	r0, r0, #12
    38c4:	ldr	r1, [sp, #16]
    38c8:	eor	r0, r1, r0
    38cc:	str	r0, [sp, #16]
    38d0:	ldr	r0, [sp, #20]
    38d4:	ldr	r1, [sp, #12]
    38d8:	sub	r0, r1, r0
    38dc:	str	r0, [sp, #12]
    38e0:	ldr	r0, [sp, #16]
    38e4:	ldr	r1, [sp, #12]
    38e8:	sub	r0, r1, r0
    38ec:	str	r0, [sp, #12]
    38f0:	ldr	r0, [sp, #16]
    38f4:	lsl	r0, r0, #16
    38f8:	ldr	r1, [sp, #12]
    38fc:	eor	r0, r1, r0
    3900:	str	r0, [sp, #12]
    3904:	ldr	r0, [sp, #16]
    3908:	ldr	r1, [sp, #20]
    390c:	sub	r0, r1, r0
    3910:	str	r0, [sp, #20]
    3914:	ldr	r0, [sp, #12]
    3918:	ldr	r1, [sp, #20]
    391c:	sub	r0, r1, r0
    3920:	str	r0, [sp, #20]
    3924:	ldr	r0, [sp, #12]
    3928:	lsr	r0, r0, #5
    392c:	ldr	r1, [sp, #20]
    3930:	eor	r0, r1, r0
    3934:	str	r0, [sp, #20]
    3938:	ldr	r0, [sp, #12]
    393c:	ldr	r1, [sp, #16]
    3940:	sub	r0, r1, r0
    3944:	str	r0, [sp, #16]
    3948:	ldr	r0, [sp, #20]
    394c:	ldr	r1, [sp, #16]
    3950:	sub	r0, r1, r0
    3954:	str	r0, [sp, #16]
    3958:	ldr	r0, [sp, #20]
    395c:	lsr	r0, r0, #3
    3960:	ldr	r1, [sp, #16]
    3964:	eor	r0, r1, r0
    3968:	str	r0, [sp, #16]
    396c:	ldr	r0, [sp, #20]
    3970:	ldr	r1, [sp, #12]
    3974:	sub	r0, r1, r0
    3978:	str	r0, [sp, #12]
    397c:	ldr	r0, [sp, #16]
    3980:	ldr	r1, [sp, #12]
    3984:	sub	r0, r1, r0
    3988:	str	r0, [sp, #12]
    398c:	ldr	r0, [sp, #16]
    3990:	lsl	r0, r0, #10
    3994:	ldr	r1, [sp, #12]
    3998:	eor	r0, r1, r0
    399c:	str	r0, [sp, #12]
    39a0:	ldr	r0, [sp, #16]
    39a4:	ldr	r1, [sp, #20]
    39a8:	sub	r0, r1, r0
    39ac:	str	r0, [sp, #20]
    39b0:	ldr	r0, [sp, #12]
    39b4:	ldr	r1, [sp, #20]
    39b8:	sub	r0, r1, r0
    39bc:	str	r0, [sp, #20]
    39c0:	ldr	r0, [sp, #12]
    39c4:	lsr	r0, r0, #15
    39c8:	ldr	r1, [sp, #20]
    39cc:	eor	r0, r1, r0
    39d0:	str	r0, [sp, #20]
    39d4:	ldr	r0, [pc, #360]	; 3b44 <promiscuous_packet_search@@Base+0xc64>
    39d8:	add	r0, pc, r0
    39dc:	ldr	r1, [sp, #20]
    39e0:	ldr	r0, [r0]
    39e4:	ldr	r0, [r0, #16]
    39e8:	ldr	r0, [r0, #4]
    39ec:	sub	r0, r0, #1
    39f0:	and	r0, r1, r0
    39f4:	str	r0, [fp, #-16]
    39f8:	b	39fc <promiscuous_packet_search@@Base+0xb1c>
    39fc:	ldr	r0, [pc, #324]	; 3b48 <promiscuous_packet_search@@Base+0xc68>
    3a00:	add	r0, pc, r0
    3a04:	ldr	r0, [r0]
    3a08:	ldr	r0, [r0, #16]
    3a0c:	ldr	r0, [r0]
    3a10:	ldr	r1, [fp, #-16]
    3a14:	movw	r2, #12
    3a18:	mul	r1, r1, r2
    3a1c:	add	r0, r0, r1
    3a20:	ldr	r0, [r0]
    3a24:	movw	r1, #0
    3a28:	cmp	r0, r1
    3a2c:	beq	3a7c <promiscuous_packet_search@@Base+0xb9c>
    3a30:	b	3a34 <promiscuous_packet_search@@Base+0xb54>
    3a34:	ldr	r0, [pc, #272]	; 3b4c <promiscuous_packet_search@@Base+0xc6c>
    3a38:	add	r0, pc, r0
    3a3c:	ldr	r1, [r0]
    3a40:	ldr	r1, [r1, #16]
    3a44:	ldr	r1, [r1]
    3a48:	ldr	r2, [fp, #-16]
    3a4c:	movw	r3, #12
    3a50:	mul	r2, r2, r3
    3a54:	add	r1, r1, r2
    3a58:	ldr	r1, [r1]
    3a5c:	ldr	r0, [r0]
    3a60:	ldr	r0, [r0, #16]
    3a64:	ldr	r0, [r0, #20]
    3a68:	movw	r2, #0
    3a6c:	sub	r0, r2, r0
    3a70:	add	r0, r1, r0
    3a74:	str	r0, [fp, #-12]
    3a78:	b	3a84 <promiscuous_packet_search@@Base+0xba4>
    3a7c:	movw	r0, #0
    3a80:	str	r0, [fp, #-12]
    3a84:	b	3a88 <promiscuous_packet_search@@Base+0xba8>
    3a88:	ldr	r0, [fp, #-12]
    3a8c:	movw	r1, #0
    3a90:	cmp	r0, r1
    3a94:	beq	3b20 <promiscuous_packet_search@@Base+0xc40>
    3a98:	ldr	r0, [fp, #-12]
    3a9c:	ldr	r0, [r0, #40]	; 0x28
    3aa0:	cmp	r0, #8
    3aa4:	bne	3acc <promiscuous_packet_search@@Base+0xbec>
    3aa8:	ldr	r0, [fp, #-12]
    3aac:	ldr	r0, [r0, #36]	; 0x24
    3ab0:	sub	r1, fp, #8
    3ab4:	mov	r2, #8
    3ab8:	bl	263c <memcmp@plt>
    3abc:	cmp	r0, #0
    3ac0:	bne	3ac8 <promiscuous_packet_search@@Base+0xbe8>
    3ac4:	b	3b20 <promiscuous_packet_search@@Base+0xc40>
    3ac8:	b	3acc <promiscuous_packet_search@@Base+0xbec>
    3acc:	ldr	r0, [fp, #-12]
    3ad0:	ldr	r0, [r0, #32]
    3ad4:	movw	r1, #0
    3ad8:	cmp	r0, r1
    3adc:	beq	3b14 <promiscuous_packet_search@@Base+0xc34>
    3ae0:	b	3ae4 <promiscuous_packet_search@@Base+0xc04>
    3ae4:	ldr	r0, [pc, #100]	; 3b50 <promiscuous_packet_search@@Base+0xc70>
    3ae8:	add	r0, pc, r0
    3aec:	ldr	r1, [fp, #-12]
    3af0:	ldr	r1, [r1, #32]
    3af4:	ldr	r0, [r0]
    3af8:	ldr	r0, [r0, #16]
    3afc:	ldr	r0, [r0, #20]
    3b00:	movw	r2, #0
    3b04:	sub	r0, r2, r0
    3b08:	add	r0, r1, r0
    3b0c:	str	r0, [fp, #-12]
    3b10:	b	3b1c <promiscuous_packet_search@@Base+0xc3c>
    3b14:	movw	r0, #0
    3b18:	str	r0, [fp, #-12]
    3b1c:	b	3a88 <promiscuous_packet_search@@Base+0xba8>
    3b20:	b	3b24 <promiscuous_packet_search@@Base+0xc44>
    3b24:	b	3b28 <promiscuous_packet_search@@Base+0xc48>
    3b28:	b	3b2c <promiscuous_packet_search@@Base+0xc4c>
    3b2c:	ldr	r0, [fp, #-12]
    3b30:	mov	sp, fp
    3b34:	pop	{fp, pc}
    3b38:	andeq	r0, r3, r4, asr #29
    3b3c:			; <UNDEFINED> instruction: 0x9e3779b9
    3b40:	cdp2	14, 14, cr11, cr13, cr15, {7}
    3b44:	andeq	r0, r3, r4, lsl #17
    3b48:	andeq	r0, r3, ip, asr r8
    3b4c:	andeq	r0, r3, r4, lsr #16
    3b50:	andeq	r0, r3, r4, ror r7
    3b54:	push	{fp, lr}
    3b58:	mov	fp, sp
    3b5c:	sub	sp, sp, #8
    3b60:	str	r0, [sp]
    3b64:	str	r1, [sp, #4]
    3b68:	ldr	r0, [sp]
    3b6c:	ldr	r1, [sp, #4]
    3b70:	movw	r2, #21845	; 0x5555
    3b74:	movt	r2, #21845	; 0x5555
    3b78:	and	r3, r2, r1, lsr #1
    3b7c:	sub	r1, r1, r3
    3b80:	movw	r3, #13107	; 0x3333
    3b84:	movt	r3, #13107	; 0x3333
    3b88:	and	ip, r3, r1, lsr #2
    3b8c:	and	r1, r1, r3
    3b90:	add	r1, r1, ip
    3b94:	add	r1, r1, r1, lsr #4
    3b98:	movw	ip, #3855	; 0xf0f
    3b9c:	movt	ip, #3855	; 0xf0f
    3ba0:	and	r1, r1, ip
    3ba4:	movw	lr, #257	; 0x101
    3ba8:	movt	lr, #257	; 0x101
    3bac:	mul	r1, r1, lr
    3bb0:	and	r2, r2, r0, lsr #1
    3bb4:	sub	r0, r0, r2
    3bb8:	and	r2, r3, r0, lsr #2
    3bbc:	and	r0, r0, r3
    3bc0:	add	r0, r0, r2
    3bc4:	add	r0, r0, r0, lsr #4
    3bc8:	and	r0, r0, ip
    3bcc:	mul	r0, r0, lr
    3bd0:	lsr	r0, r0, #24
    3bd4:	add	r0, r0, r1, lsr #24
    3bd8:	and	r0, r0, #255	; 0xff
    3bdc:	mov	sp, fp
    3be0:	pop	{fp, pc}

00003be4 <find_known_lap@@Base>:
    3be4:	push	{fp, lr}
    3be8:	mov	fp, sp
    3bec:	sub	sp, sp, #48	; 0x30
    3bf0:	ldr	ip, [fp, #8]
    3bf4:	str	r0, [fp, #-4]
    3bf8:	str	r1, [fp, #-8]
    3bfc:	str	r2, [fp, #-12]
    3c00:	str	r3, [fp, #-16]
    3c04:	mvn	r0, #0
    3c08:	str	r0, [sp, #4]
    3c0c:	ldr	r0, [fp, #-12]
    3c10:	str	ip, [sp]
    3c14:	bl	26f0 <btbb_gen_syncword@plt>
    3c18:	str	r1, [sp, #20]
    3c1c:	str	r0, [sp, #16]
    3c20:	movw	r0, #0
    3c24:	str	r0, [sp, #8]
    3c28:	ldr	r0, [sp, #8]
    3c2c:	ldr	r1, [fp, #-8]
    3c30:	cmp	r0, r1
    3c34:	bge	3cb4 <find_known_lap@@Base+0xd0>
    3c38:	ldr	r0, [fp, #-4]
    3c3c:	ldr	r1, [sp, #8]
    3c40:	add	r0, r0, r1
    3c44:	str	r0, [sp, #12]
    3c48:	ldr	r0, [sp, #12]
    3c4c:	mov	r1, #64	; 0x40
    3c50:	bl	31a0 <promiscuous_packet_search@@Base+0x2c0>
    3c54:	str	r1, [sp, #28]
    3c58:	str	r0, [sp, #24]
    3c5c:	ldr	r0, [sp, #24]
    3c60:	ldr	r1, [sp, #28]
    3c64:	ldr	r2, [sp, #16]
    3c68:	ldr	r3, [sp, #20]
    3c6c:	eor	r1, r1, r3
    3c70:	eor	r0, r0, r2
    3c74:	bl	3b54 <promiscuous_packet_search@@Base+0xc74>
    3c78:	ldr	r1, [fp, #8]
    3c7c:	strb	r0, [r1]
    3c80:	ldr	r0, [fp, #8]
    3c84:	ldrb	r0, [r0]
    3c88:	ldr	r1, [fp, #-16]
    3c8c:	cmp	r0, r1
    3c90:	bgt	3ca0 <find_known_lap@@Base+0xbc>
    3c94:	ldr	r0, [sp, #8]
    3c98:	str	r0, [sp, #4]
    3c9c:	b	3cb4 <find_known_lap@@Base+0xd0>
    3ca0:	b	3ca4 <find_known_lap@@Base+0xc0>
    3ca4:	ldr	r0, [sp, #8]
    3ca8:	add	r0, r0, #1
    3cac:	str	r0, [sp, #8]
    3cb0:	b	3c28 <find_known_lap@@Base+0x44>
    3cb4:	ldr	r0, [sp, #4]
    3cb8:	mov	sp, fp
    3cbc:	pop	{fp, pc}

00003cc0 <btbb_find_ac@@Base>:
    3cc0:	push	{fp, lr}
    3cc4:	mov	fp, sp
    3cc8:	sub	sp, sp, #32
    3ccc:	ldr	ip, [fp, #8]
    3cd0:	str	r0, [fp, #-4]
    3cd4:	str	r1, [fp, #-8]
    3cd8:	str	r2, [fp, #-12]
    3cdc:	str	r3, [sp, #16]
    3ce0:	ldr	r0, [fp, #-12]
    3ce4:	cmn	r0, #1
    3ce8:	bne	3d10 <btbb_find_ac@@Base+0x50>
    3cec:	ldr	r0, [fp, #-4]
    3cf0:	ldr	r1, [fp, #-8]
    3cf4:	ldr	r3, [sp, #16]
    3cf8:	sub	r2, fp, #12
    3cfc:	add	ip, sp, #11
    3d00:	str	ip, [sp]
    3d04:	bl	290c <promiscuous_packet_search@plt>
    3d08:	str	r0, [sp, #12]
    3d0c:	b	3d30 <btbb_find_ac@@Base+0x70>
    3d10:	ldr	r0, [fp, #-4]
    3d14:	ldr	r1, [fp, #-8]
    3d18:	ldr	r2, [fp, #-12]
    3d1c:	ldr	r3, [sp, #16]
    3d20:	add	ip, sp, #11
    3d24:	str	ip, [sp]
    3d28:	bl	2834 <find_known_lap@plt>
    3d2c:	str	r0, [sp, #12]
    3d30:	ldr	r0, [sp, #12]
    3d34:	cmp	r0, #0
    3d38:	blt	3d70 <btbb_find_ac@@Base+0xb0>
    3d3c:	ldr	r0, [fp, #8]
    3d40:	ldr	r0, [r0]
    3d44:	movw	r1, #0
    3d48:	cmp	r0, r1
    3d4c:	bne	3d5c <btbb_find_ac@@Base+0x9c>
    3d50:	bl	275c <btbb_packet_new@plt>
    3d54:	ldr	r1, [fp, #8]
    3d58:	str	r0, [r1]
    3d5c:	ldr	r0, [fp, #8]
    3d60:	ldr	r0, [r0]
    3d64:	ldr	r1, [fp, #-12]
    3d68:	ldrb	r2, [sp, #11]
    3d6c:	bl	3d7c <btbb_find_ac@@Base+0xbc>
    3d70:	ldr	r0, [sp, #12]
    3d74:	mov	sp, fp
    3d78:	pop	{fp, pc}
    3d7c:	push	{fp, lr}
    3d80:	mov	fp, sp
    3d84:	sub	sp, sp, #16
    3d88:	str	r0, [fp, #-4]
    3d8c:	str	r1, [sp, #8]
    3d90:	strb	r2, [sp, #7]
    3d94:	ldr	r0, [sp, #8]
    3d98:	ldr	r1, [fp, #-4]
    3d9c:	str	r0, [r1, #12]
    3da0:	ldrb	r0, [sp, #7]
    3da4:	ldr	r1, [fp, #-4]
    3da8:	strb	r0, [r1, #2820]	; 0xb04
    3dac:	ldr	r0, [fp, #-4]
    3db0:	movw	r1, #0
    3db4:	str	r1, [r0, #4]
    3db8:	ldr	r0, [fp, #-4]
    3dbc:	movw	r2, #1
    3dc0:	bl	25b8 <btbb_packet_set_flag@plt>
    3dc4:	mov	sp, fp
    3dc8:	pop	{fp, pc}

00003dcc <btbb_packet_set_data@@Base>:
    3dcc:	sub	sp, sp, #20
    3dd0:	ldr	ip, [sp, #20]
    3dd4:	str	r0, [sp, #16]
    3dd8:	str	r1, [sp, #12]
    3ddc:	str	r2, [sp, #8]
    3de0:	strb	r3, [sp, #7]
    3de4:	ldr	r0, [sp, #8]
    3de8:	movw	r1, #3125	; 0xc35
    3dec:	cmp	r0, r1
    3df0:	ble	3dfc <btbb_packet_set_data@@Base+0x30>
    3df4:	movw	r0, #3125	; 0xc35
    3df8:	str	r0, [sp, #8]
    3dfc:	movw	r0, #0
    3e00:	str	r0, [sp]
    3e04:	ldr	r0, [sp]
    3e08:	ldr	r1, [sp, #8]
    3e0c:	cmp	r0, r1
    3e10:	bge	3e4c <btbb_packet_set_data@@Base+0x80>
    3e14:	ldr	r0, [sp, #12]
    3e18:	ldr	r1, [sp]
    3e1c:	add	r0, r0, r1
    3e20:	ldrb	r0, [r0]
    3e24:	ldr	r1, [sp, #16]
    3e28:	movw	r2, #2824	; 0xb08
    3e2c:	add	r1, r1, r2
    3e30:	ldr	r2, [sp]
    3e34:	add	r1, r1, r2
    3e38:	strb	r0, [r1]
    3e3c:	ldr	r0, [sp]
    3e40:	add	r0, r0, #1
    3e44:	str	r0, [sp]
    3e48:	b	3e04 <btbb_packet_set_data@@Base+0x38>
    3e4c:	ldr	r0, [sp, #8]
    3e50:	ldr	r1, [sp, #16]
    3e54:	movw	r2, #2822	; 0xb06
    3e58:	add	r1, r1, r2
    3e5c:	strh	r0, [r1]
    3e60:	ldrb	r0, [sp, #7]
    3e64:	ldr	r1, [sp, #16]
    3e68:	strb	r0, [r1, #8]
    3e6c:	ldr	r0, [sp, #20]
    3e70:	lsr	r0, r0, #1
    3e74:	ldr	r1, [sp, #16]
    3e78:	str	r0, [r1, #2816]	; 0xb00
    3e7c:	add	sp, sp, #20
    3e80:	bx	lr

00003e84 <btbb_packet_get_flag@@Base>:
    3e84:	sub	sp, sp, #12
    3e88:	str	r0, [sp, #8]
    3e8c:	str	r1, [sp, #4]
    3e90:	ldr	r0, [sp, #4]
    3e94:	movw	r1, #1
    3e98:	lsl	r0, r1, r0
    3e9c:	str	r0, [sp]
    3ea0:	ldr	r0, [sp, #8]
    3ea4:	ldr	r0, [r0, #4]
    3ea8:	ldr	r1, [sp]
    3eac:	and	r0, r0, r1
    3eb0:	cmp	r0, #0
    3eb4:	movw	r0, #0
    3eb8:	movne	r0, #1
    3ebc:	and	r0, r0, #1
    3ec0:	add	sp, sp, #12
    3ec4:	bx	lr

00003ec8 <btbb_get_symbols@@Base>:
    3ec8:	sub	sp, sp, #4
    3ecc:	str	r0, [sp]
    3ed0:	ldr	r0, [sp]
    3ed4:	movw	r1, #2824	; 0xb08
    3ed8:	add	r0, r0, r1
    3edc:	add	sp, sp, #4
    3ee0:	bx	lr

00003ee4 <btbb_packet_get_payload_length@@Base>:
    3ee4:	sub	sp, sp, #4
    3ee8:	str	r0, [sp]
    3eec:	ldr	r0, [sp]
    3ef0:	ldr	r0, [r0, #64]	; 0x40
    3ef4:	add	sp, sp, #4
    3ef8:	bx	lr

00003efc <btbb_get_payload@@Base>:
    3efc:	sub	sp, sp, #4
    3f00:	str	r0, [sp]
    3f04:	ldr	r0, [sp]
    3f08:	add	r0, r0, #68	; 0x44
    3f0c:	add	sp, sp, #4
    3f10:	bx	lr

00003f14 <btbb_get_payload_packed@@Base>:
    3f14:	push	{fp, lr}
    3f18:	mov	fp, sp
    3f1c:	sub	sp, sp, #16
    3f20:	str	r0, [fp, #-4]
    3f24:	str	r1, [sp, #8]
    3f28:	movw	r0, #0
    3f2c:	str	r0, [sp, #4]
    3f30:	ldr	r0, [sp, #4]
    3f34:	ldr	r1, [fp, #-4]
    3f38:	ldr	r1, [r1, #64]	; 0x40
    3f3c:	cmp	r0, r1
    3f40:	bge	3f80 <btbb_get_payload_packed@@Base+0x6c>
    3f44:	ldr	r0, [fp, #-4]
    3f48:	add	r0, r0, #68	; 0x44
    3f4c:	ldr	r1, [sp, #4]
    3f50:	lsl	r1, r1, #3
    3f54:	add	r0, r0, r1
    3f58:	movw	r1, #8
    3f5c:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    3f60:	ldr	r1, [sp, #8]
    3f64:	ldr	r2, [sp, #4]
    3f68:	add	r1, r1, r2
    3f6c:	strb	r0, [r1]
    3f70:	ldr	r0, [sp, #4]
    3f74:	add	r0, r0, #1
    3f78:	str	r0, [sp, #4]
    3f7c:	b	3f30 <btbb_get_payload_packed@@Base+0x1c>
    3f80:	ldr	r0, [fp, #-4]
    3f84:	ldr	r0, [r0, #64]	; 0x40
    3f88:	mov	sp, fp
    3f8c:	pop	{fp, pc}

00003f90 <btbb_packet_get_type@@Base>:
    3f90:	sub	sp, sp, #4
    3f94:	str	r0, [sp]
    3f98:	ldr	r0, [sp]
    3f9c:	ldrb	r0, [r0, #18]
    3fa0:	add	sp, sp, #4
    3fa4:	bx	lr

00003fa8 <btbb_packet_get_lt_addr@@Base>:
    3fa8:	sub	sp, sp, #4
    3fac:	str	r0, [sp]
    3fb0:	ldr	r0, [sp]
    3fb4:	ldrb	r0, [r0, #19]
    3fb8:	add	sp, sp, #4
    3fbc:	bx	lr

00003fc0 <btbb_packet_get_header_flags@@Base>:
    3fc0:	sub	sp, sp, #4
    3fc4:	str	r0, [sp]
    3fc8:	ldr	r0, [sp]
    3fcc:	ldrb	r0, [r0, #20]
    3fd0:	add	sp, sp, #4
    3fd4:	bx	lr

00003fd8 <btbb_packet_get_hec@@Base>:
    3fd8:	sub	sp, sp, #4
    3fdc:	str	r0, [sp]
    3fe0:	ldr	r0, [sp]
    3fe4:	ldrb	r0, [r0, #21]
    3fe8:	add	sp, sp, #4
    3fec:	bx	lr

00003ff0 <btbb_packet_get_header_packed@@Base>:
    3ff0:	push	{fp, lr}
    3ff4:	mov	fp, sp
    3ff8:	sub	sp, sp, #8
    3ffc:	str	r0, [sp, #4]
    4000:	ldr	r0, [sp, #4]
    4004:	add	r0, r0, #22
    4008:	movw	r1, #18
    400c:	bl	4018 <btbb_packet_get_header_packed@@Base+0x28>
    4010:	mov	sp, fp
    4014:	pop	{fp, pc}
    4018:	sub	sp, sp, #16
    401c:	str	r0, [sp, #12]
    4020:	str	r1, [sp, #8]
    4024:	movw	r0, #0
    4028:	str	r0, [sp]
    402c:	str	r0, [sp, #4]
    4030:	ldr	r0, [sp, #4]
    4034:	ldr	r1, [sp, #8]
    4038:	cmp	r0, r1
    403c:	bge	4074 <btbb_packet_get_header_packed@@Base+0x84>
    4040:	ldr	r0, [sp, #12]
    4044:	ldr	r1, [sp, #4]
    4048:	add	r0, r0, r1
    404c:	ldrb	r0, [r0]
    4050:	ldr	r1, [sp, #4]
    4054:	lsl	r0, r0, r1
    4058:	ldr	r1, [sp]
    405c:	orr	r0, r1, r0
    4060:	str	r0, [sp]
    4064:	ldr	r0, [sp, #4]
    4068:	add	r0, r0, #1
    406c:	str	r0, [sp, #4]
    4070:	b	4030 <btbb_packet_get_header_packed@@Base+0x40>
    4074:	ldr	r0, [sp]
    4078:	add	sp, sp, #16
    407c:	bx	lr

00004080 <crc_check@@Base>:
    4080:	push	{fp, lr}
    4084:	mov	fp, sp
    4088:	sub	sp, sp, #24
    408c:	str	r0, [fp, #-8]
    4090:	str	r1, [sp, #12]
    4094:	mov	r0, #1
    4098:	str	r0, [sp, #8]
    409c:	ldr	r0, [sp, #12]
    40a0:	ldrb	r0, [r0, #18]
    40a4:	sub	r0, r0, #2
    40a8:	cmp	r0, #13
    40ac:	str	r0, [sp, #4]
    40b0:	bhi	4188 <crc_check@@Base+0x108>
    40b4:	add	r0, pc, #8
    40b8:	ldr	r1, [sp, #4]
    40bc:	ldr	r2, [r0, r1, lsl #2]
    40c0:	add	pc, r0, r2
    40c4:	andeq	r0, r0, r8, lsr r0
    40c8:	andeq	r0, r0, ip, asr #32
    40cc:	andeq	r0, r0, r0, rrx
    40d0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    40d4:	andeq	r0, r0, r4, asr #1
    40d8:	andeq	r0, r0, r4, ror r0
    40dc:	andeq	r0, r0, ip, asr #32
    40e0:	andeq	r0, r0, r4, asr #1
    40e4:	andeq	r0, r0, ip, asr #32
    40e8:	andeq	r0, r0, r0, rrx
    40ec:	andeq	r0, r0, r8, lsl #1
    40f0:	muleq	r0, ip, r0
    40f4:	andeq	r0, r0, ip, asr #32
    40f8:	andeq	r0, r0, r0, rrx
    40fc:	ldr	r0, [fp, #-8]
    4100:	ldr	r1, [sp, #12]
    4104:	bl	2618 <fhs@plt>
    4108:	str	r0, [sp, #8]
    410c:	b	418c <crc_check@@Base+0x10c>
    4110:	ldr	r0, [fp, #-8]
    4114:	ldr	r1, [sp, #12]
    4118:	bl	2690 <DM@plt>
    411c:	str	r0, [sp, #8]
    4120:	b	418c <crc_check@@Base+0x10c>
    4124:	ldr	r0, [fp, #-8]
    4128:	ldr	r1, [sp, #12]
    412c:	bl	28dc <DH@plt>
    4130:	str	r0, [sp, #8]
    4134:	b	418c <crc_check@@Base+0x10c>
    4138:	ldr	r0, [fp, #-8]
    413c:	ldr	r1, [sp, #12]
    4140:	bl	2864 <EV3@plt>
    4144:	str	r0, [sp, #8]
    4148:	b	418c <crc_check@@Base+0x10c>
    414c:	ldr	r0, [fp, #-8]
    4150:	ldr	r1, [sp, #12]
    4154:	bl	2624 <EV4@plt>
    4158:	str	r0, [sp, #8]
    415c:	b	418c <crc_check@@Base+0x10c>
    4160:	ldr	r0, [fp, #-8]
    4164:	ldr	r1, [sp, #12]
    4168:	bl	28c4 <EV5@plt>
    416c:	str	r0, [sp, #8]
    4170:	b	418c <crc_check@@Base+0x10c>
    4174:	ldr	r0, [fp, #-8]
    4178:	ldr	r1, [sp, #12]
    417c:	bl	26a8 <HV@plt>
    4180:	str	r0, [sp, #8]
    4184:	b	418c <crc_check@@Base+0x10c>
    4188:	b	418c <crc_check@@Base+0x10c>
    418c:	ldr	r0, [sp, #8]
    4190:	cmp	r0, #0
    4194:	bne	41d4 <crc_check@@Base+0x154>
    4198:	ldr	r0, [sp, #12]
    419c:	ldrb	r0, [r0, #18]
    41a0:	cmp	r0, #2
    41a4:	beq	41d4 <crc_check@@Base+0x154>
    41a8:	ldr	r0, [sp, #12]
    41ac:	ldrb	r0, [r0, #18]
    41b0:	cmp	r0, #3
    41b4:	beq	41d4 <crc_check@@Base+0x154>
    41b8:	ldr	r0, [sp, #12]
    41bc:	ldrb	r0, [r0, #18]
    41c0:	cmp	r0, #5
    41c4:	beq	41d4 <crc_check@@Base+0x154>
    41c8:	movw	r0, #1
    41cc:	str	r0, [fp, #-4]
    41d0:	b	4214 <crc_check@@Base+0x194>
    41d4:	ldr	r0, [sp, #8]
    41d8:	cmp	r0, #1
    41dc:	ble	420c <crc_check@@Base+0x18c>
    41e0:	ldr	r0, [sp, #12]
    41e4:	ldrb	r0, [r0, #18]
    41e8:	cmp	r0, #7
    41ec:	beq	4200 <crc_check@@Base+0x180>
    41f0:	ldr	r0, [sp, #12]
    41f4:	ldrb	r0, [r0, #18]
    41f8:	cmp	r0, #13
    41fc:	bne	420c <crc_check@@Base+0x18c>
    4200:	movw	r0, #1
    4204:	str	r0, [fp, #-4]
    4208:	b	4214 <crc_check@@Base+0x194>
    420c:	ldr	r0, [sp, #8]
    4210:	str	r0, [fp, #-4]
    4214:	ldr	r0, [fp, #-4]
    4218:	mov	sp, fp
    421c:	pop	{fp, pc}

00004220 <fhs@@Base>:
    4220:	push	{fp, lr}
    4224:	mov	fp, sp
    4228:	sub	sp, sp, #40	; 0x28
    422c:	str	r0, [fp, #-8]
    4230:	str	r1, [fp, #-12]
    4234:	ldr	r0, [fp, #-12]
    4238:	movw	r1, #2824	; 0xb08
    423c:	add	r0, r0, r1
    4240:	add	r0, r0, #122	; 0x7a
    4244:	str	r0, [fp, #-16]
    4248:	ldr	r0, [fp, #-12]
    424c:	movw	r1, #2822	; 0xb06
    4250:	add	r0, r0, r1
    4254:	ldrh	r0, [r0]
    4258:	sub	r0, r0, #122	; 0x7a
    425c:	str	r0, [sp, #20]
    4260:	ldr	r0, [fp, #-12]
    4264:	movw	r1, #20
    4268:	str	r1, [r0, #64]	; 0x40
    426c:	ldr	r0, [sp, #20]
    4270:	ldr	r1, [fp, #-12]
    4274:	ldr	r1, [r1, #64]	; 0x40
    4278:	movw	r2, #12
    427c:	mul	r1, r1, r2
    4280:	cmp	r0, r1
    4284:	bge	4294 <fhs@@Base+0x74>
    4288:	movw	r0, #1
    428c:	str	r0, [fp, #-4]
    4290:	b	43c0 <fhs@@Base+0x1a0>
    4294:	ldr	r0, [fp, #-16]
    4298:	ldr	r1, [fp, #-12]
    429c:	ldr	r1, [r1, #64]	; 0x40
    42a0:	lsl	r1, r1, #3
    42a4:	bl	4dd8 <HV@@Base+0x228>
    42a8:	str	r0, [sp, #16]
    42ac:	ldr	r0, [sp, #16]
    42b0:	movw	r1, #0
    42b4:	cmp	r0, r1
    42b8:	bne	42c8 <fhs@@Base+0xa8>
    42bc:	movw	r0, #0
    42c0:	str	r0, [fp, #-4]
    42c4:	b	43c0 <fhs@@Base+0x1a0>
    42c8:	ldr	r0, [sp, #16]
    42cc:	ldr	r1, [fp, #-12]
    42d0:	add	r2, r1, #68	; 0x44
    42d4:	ldr	r3, [fp, #-8]
    42d8:	ldr	r1, [r1, #64]	; 0x40
    42dc:	lsl	r1, r1, #3
    42e0:	ldr	ip, [fp, #-12]
    42e4:	str	r1, [sp, #12]
    42e8:	mov	r1, r2
    42ec:	mov	r2, r3
    42f0:	ldr	r3, [sp, #12]
    42f4:	movw	lr, #18
    42f8:	str	lr, [sp]
    42fc:	str	ip, [sp, #4]
    4300:	bl	5130 <HV@@Base+0x580>
    4304:	ldr	r0, [fp, #-12]
    4308:	bl	5270 <HV@@Base+0x6c0>
    430c:	cmp	r0, #0
    4310:	beq	4328 <fhs@@Base+0x108>
    4314:	ldr	r0, [sp, #16]
    4318:	bl	25d0 <free@plt>
    431c:	movw	r0, #1000	; 0x3e8
    4320:	str	r0, [fp, #-4]
    4324:	b	43c0 <fhs@@Base+0x1a0>
    4328:	movw	r0, #32
    432c:	str	r0, [fp, #-8]
    4330:	ldr	r0, [fp, #-8]
    4334:	cmp	r0, #64	; 0x40
    4338:	bge	43b0 <fhs@@Base+0x190>
    433c:	ldr	r0, [sp, #16]
    4340:	ldr	r1, [fp, #-12]
    4344:	add	r2, r1, #68	; 0x44
    4348:	ldr	r3, [fp, #-8]
    434c:	ldr	r1, [r1, #64]	; 0x40
    4350:	lsl	r1, r1, #3
    4354:	ldr	ip, [fp, #-12]
    4358:	str	r1, [sp, #8]
    435c:	mov	r1, r2
    4360:	mov	r2, r3
    4364:	ldr	r3, [sp, #8]
    4368:	movw	lr, #18
    436c:	str	lr, [sp]
    4370:	str	ip, [sp, #4]
    4374:	bl	5130 <HV@@Base+0x580>
    4378:	ldr	r0, [fp, #-12]
    437c:	bl	5270 <HV@@Base+0x6c0>
    4380:	cmp	r0, #0
    4384:	beq	439c <fhs@@Base+0x17c>
    4388:	ldr	r0, [sp, #16]
    438c:	bl	25d0 <free@plt>
    4390:	movw	r0, #1000	; 0x3e8
    4394:	str	r0, [fp, #-4]
    4398:	b	43c0 <fhs@@Base+0x1a0>
    439c:	b	43a0 <fhs@@Base+0x180>
    43a0:	ldr	r0, [fp, #-8]
    43a4:	add	r0, r0, #1
    43a8:	str	r0, [fp, #-8]
    43ac:	b	4330 <fhs@@Base+0x110>
    43b0:	ldr	r0, [sp, #16]
    43b4:	bl	25d0 <free@plt>
    43b8:	movw	r0, #0
    43bc:	str	r0, [fp, #-4]
    43c0:	ldr	r0, [fp, #-4]
    43c4:	mov	sp, fp
    43c8:	pop	{fp, pc}

000043cc <DM@@Base>:
    43cc:	push	{fp, lr}
    43d0:	mov	fp, sp
    43d4:	sub	sp, sp, #48	; 0x30
    43d8:	str	r0, [fp, #-8]
    43dc:	str	r1, [fp, #-12]
    43e0:	mov	r0, #2
    43e4:	str	r0, [fp, #-20]	; 0xffffffec
    43e8:	ldr	r0, [fp, #-12]
    43ec:	movw	r1, #2946	; 0xb82
    43f0:	add	r0, r0, r1
    43f4:	str	r0, [sp, #20]
    43f8:	ldr	r0, [fp, #-12]
    43fc:	movw	r1, #2822	; 0xb06
    4400:	ldrh	r0, [r0, r1]
    4404:	sub	r0, r0, #122	; 0x7a
    4408:	str	r0, [sp, #16]
    440c:	ldr	r0, [fp, #-12]
    4410:	ldrb	r0, [r0, #18]
    4414:	sub	r0, r0, #3
    4418:	cmp	r0, #11
    441c:	str	r0, [sp, #8]
    4420:	bhi	44bc <DM@@Base+0xf0>
    4424:	add	r0, pc, #8
    4428:	ldr	r1, [sp, #8]
    442c:	ldr	r2, [r0, r1, lsl #2]
    4430:	add	pc, r0, r2
    4434:	andeq	r0, r0, ip, asr r0
    4438:	andeq	r0, r0, r8, lsl #1
    443c:	andeq	r0, r0, r8, lsl #1
    4440:	andeq	r0, r0, r8, lsl #1
    4444:	andeq	r0, r0, r8, lsl #1
    4448:	andeq	r0, r0, r0, lsr r0
    444c:	andeq	r0, r0, r8, lsl #1
    4450:	andeq	r0, r0, r0, ror r0
    4454:	andeq	r0, r0, r8, lsl #1
    4458:	andeq	r0, r0, r8, lsl #1
    445c:	andeq	r0, r0, r8, lsl #1
    4460:	andeq	r0, r0, ip, ror r0
    4464:	ldr	r0, [sp, #20]
    4468:	add	r0, r0, #80	; 0x50
    446c:	str	r0, [sp, #20]
    4470:	ldr	r0, [sp, #16]
    4474:	sub	r0, r0, #80	; 0x50
    4478:	str	r0, [sp, #16]
    447c:	movw	r0, #1
    4480:	str	r0, [fp, #-20]	; 0xffffffec
    4484:	movw	r0, #12
    4488:	str	r0, [sp, #24]
    448c:	b	44c8 <DM@@Base+0xfc>
    4490:	movw	r0, #1
    4494:	str	r0, [fp, #-20]	; 0xffffffec
    4498:	movw	r0, #20
    449c:	str	r0, [sp, #24]
    44a0:	b	44c8 <DM@@Base+0xfc>
    44a4:	movw	r0, #125	; 0x7d
    44a8:	str	r0, [sp, #24]
    44ac:	b	44c8 <DM@@Base+0xfc>
    44b0:	movw	r0, #228	; 0xe4
    44b4:	str	r0, [sp, #24]
    44b8:	b	44c8 <DM@@Base+0xfc>
    44bc:	movw	r0, #0
    44c0:	str	r0, [fp, #-4]
    44c4:	b	45cc <DM@@Base+0x200>
    44c8:	ldr	r0, [sp, #20]
    44cc:	ldr	r1, [fp, #-8]
    44d0:	ldr	r2, [fp, #-20]	; 0xffffffec
    44d4:	ldr	r3, [sp, #16]
    44d8:	ldr	ip, [fp, #-12]
    44dc:	movw	lr, #1
    44e0:	str	lr, [sp]
    44e4:	str	ip, [sp, #4]
    44e8:	bl	52f4 <HV@@Base+0x744>
    44ec:	cmp	r0, #0
    44f0:	bne	4500 <DM@@Base+0x134>
    44f4:	movw	r0, #0
    44f8:	str	r0, [fp, #-4]
    44fc:	b	45cc <DM@@Base+0x200>
    4500:	ldr	r0, [fp, #-12]
    4504:	ldr	r0, [r0, #64]	; 0x40
    4508:	ldr	r1, [sp, #24]
    450c:	cmp	r0, r1
    4510:	ble	4520 <DM@@Base+0x154>
    4514:	movw	r0, #1
    4518:	str	r0, [fp, #-4]
    451c:	b	45cc <DM@@Base+0x200>
    4520:	ldr	r0, [fp, #-12]
    4524:	ldr	r0, [r0, #64]	; 0x40
    4528:	lsl	r0, r0, #3
    452c:	str	r0, [fp, #-16]
    4530:	ldr	r0, [fp, #-16]
    4534:	ldr	r1, [sp, #16]
    4538:	cmp	r0, r1
    453c:	ble	454c <DM@@Base+0x180>
    4540:	movw	r0, #1
    4544:	str	r0, [fp, #-4]
    4548:	b	45cc <DM@@Base+0x200>
    454c:	ldr	r0, [sp, #20]
    4550:	ldr	r1, [fp, #-16]
    4554:	bl	4dd8 <HV@@Base+0x228>
    4558:	str	r0, [sp, #12]
    455c:	ldr	r0, [sp, #12]
    4560:	movw	r1, #0
    4564:	cmp	r0, r1
    4568:	bne	4578 <DM@@Base+0x1ac>
    456c:	movw	r0, #0
    4570:	str	r0, [fp, #-4]
    4574:	b	45cc <DM@@Base+0x200>
    4578:	ldr	r0, [sp, #12]
    457c:	ldr	r1, [fp, #-12]
    4580:	add	r1, r1, #68	; 0x44
    4584:	ldr	r2, [fp, #-8]
    4588:	ldr	r3, [fp, #-16]
    458c:	ldr	ip, [fp, #-12]
    4590:	movw	lr, #18
    4594:	str	lr, [sp]
    4598:	str	ip, [sp, #4]
    459c:	bl	5130 <HV@@Base+0x580>
    45a0:	ldr	r0, [sp, #12]
    45a4:	bl	25d0 <free@plt>
    45a8:	ldr	r0, [fp, #-12]
    45ac:	bl	5270 <HV@@Base+0x6c0>
    45b0:	cmp	r0, #0
    45b4:	beq	45c4 <DM@@Base+0x1f8>
    45b8:	movw	r0, #10
    45bc:	str	r0, [fp, #-4]
    45c0:	b	45cc <DM@@Base+0x200>
    45c4:	movw	r0, #2
    45c8:	str	r0, [fp, #-4]
    45cc:	ldr	r0, [fp, #-4]
    45d0:	mov	sp, fp
    45d4:	pop	{fp, pc}

000045d8 <DH@@Base>:
    45d8:	push	{fp, lr}
    45dc:	mov	fp, sp
    45e0:	sub	sp, sp, #48	; 0x30
    45e4:	str	r0, [fp, #-8]
    45e8:	str	r1, [fp, #-12]
    45ec:	mov	r0, #2
    45f0:	str	r0, [fp, #-20]	; 0xffffffec
    45f4:	ldr	r0, [fp, #-12]
    45f8:	movw	r1, #2946	; 0xb82
    45fc:	add	r0, r0, r1
    4600:	str	r0, [sp, #20]
    4604:	ldr	r0, [fp, #-12]
    4608:	movw	r1, #2822	; 0xb06
    460c:	ldrh	r0, [r0, r1]
    4610:	sub	r0, r0, #122	; 0x7a
    4614:	str	r0, [sp, #16]
    4618:	ldr	r0, [fp, #-12]
    461c:	ldrb	r0, [r0, #18]
    4620:	sub	r0, r0, #4
    4624:	cmp	r0, #11
    4628:	str	r0, [sp, #12]
    462c:	bhi	469c <DH@@Base+0xc4>
    4630:	add	r0, pc, #8
    4634:	ldr	r1, [sp, #12]
    4638:	ldr	r2, [r0, r1, lsl #2]
    463c:	add	pc, r0, r2
    4640:	andeq	r0, r0, r0, lsr r0
    4644:	andeq	r0, r0, ip, asr r0
    4648:	andeq	r0, r0, ip, asr r0
    464c:	andeq	r0, r0, ip, asr r0
    4650:	andeq	r0, r0, ip, asr r0
    4654:	andeq	r0, r0, r0, lsr r0
    4658:	andeq	r0, r0, ip, asr r0
    465c:	andeq	r0, r0, r4, asr #32
    4660:	andeq	r0, r0, ip, asr r0
    4664:	andeq	r0, r0, ip, asr r0
    4668:	andeq	r0, r0, ip, asr r0
    466c:	andeq	r0, r0, r0, asr r0
    4670:	movw	r0, #1
    4674:	str	r0, [fp, #-20]	; 0xffffffec
    4678:	movw	r0, #30
    467c:	str	r0, [sp, #24]
    4680:	b	46a8 <DH@@Base+0xd0>
    4684:	movw	r0, #187	; 0xbb
    4688:	str	r0, [sp, #24]
    468c:	b	46a8 <DH@@Base+0xd0>
    4690:	movw	r0, #343	; 0x157
    4694:	str	r0, [sp, #24]
    4698:	b	46a8 <DH@@Base+0xd0>
    469c:	movw	r0, #0
    46a0:	str	r0, [fp, #-4]
    46a4:	b	4794 <DH@@Base+0x1bc>
    46a8:	ldr	r0, [sp, #20]
    46ac:	ldr	r1, [fp, #-8]
    46b0:	ldr	r2, [fp, #-20]	; 0xffffffec
    46b4:	ldr	r3, [sp, #16]
    46b8:	ldr	ip, [fp, #-12]
    46bc:	movw	lr, #0
    46c0:	str	lr, [sp]
    46c4:	str	ip, [sp, #4]
    46c8:	bl	52f4 <HV@@Base+0x744>
    46cc:	cmp	r0, #0
    46d0:	bne	46e0 <DH@@Base+0x108>
    46d4:	movw	r0, #0
    46d8:	str	r0, [fp, #-4]
    46dc:	b	4794 <DH@@Base+0x1bc>
    46e0:	ldr	r0, [fp, #-12]
    46e4:	ldr	r0, [r0, #64]	; 0x40
    46e8:	ldr	r1, [sp, #24]
    46ec:	cmp	r0, r1
    46f0:	ble	4700 <DH@@Base+0x128>
    46f4:	movw	r0, #1
    46f8:	str	r0, [fp, #-4]
    46fc:	b	4794 <DH@@Base+0x1bc>
    4700:	ldr	r0, [fp, #-12]
    4704:	ldr	r0, [r0, #64]	; 0x40
    4708:	lsl	r0, r0, #3
    470c:	str	r0, [fp, #-16]
    4710:	ldr	r0, [fp, #-16]
    4714:	ldr	r1, [sp, #16]
    4718:	cmp	r0, r1
    471c:	ble	472c <DH@@Base+0x154>
    4720:	movw	r0, #1
    4724:	str	r0, [fp, #-4]
    4728:	b	4794 <DH@@Base+0x1bc>
    472c:	ldr	r0, [sp, #20]
    4730:	ldr	r1, [fp, #-12]
    4734:	add	r1, r1, #68	; 0x44
    4738:	ldr	r2, [fp, #-8]
    473c:	ldr	r3, [fp, #-16]
    4740:	ldr	ip, [fp, #-12]
    4744:	movw	lr, #18
    4748:	str	lr, [sp]
    474c:	str	ip, [sp, #4]
    4750:	bl	5130 <HV@@Base+0x580>
    4754:	ldr	r0, [fp, #-12]
    4758:	ldrb	r0, [r0, #18]
    475c:	cmp	r0, #9
    4760:	bne	4770 <DH@@Base+0x198>
    4764:	movw	r0, #2
    4768:	str	r0, [fp, #-4]
    476c:	b	4794 <DH@@Base+0x1bc>
    4770:	ldr	r0, [fp, #-12]
    4774:	bl	5270 <HV@@Base+0x6c0>
    4778:	cmp	r0, #0
    477c:	beq	478c <DH@@Base+0x1b4>
    4780:	movw	r0, #10
    4784:	str	r0, [fp, #-4]
    4788:	b	4794 <DH@@Base+0x1bc>
    478c:	movw	r0, #2
    4790:	str	r0, [fp, #-4]
    4794:	ldr	r0, [fp, #-4]
    4798:	mov	sp, fp
    479c:	pop	{fp, pc}

000047a0 <EV3@@Base>:
    47a0:	push	{fp, lr}
    47a4:	mov	fp, sp
    47a8:	sub	sp, sp, #40	; 0x28
    47ac:	str	r0, [fp, #-8]
    47b0:	str	r1, [fp, #-12]
    47b4:	ldr	r0, [fp, #-12]
    47b8:	movw	r1, #2824	; 0xb08
    47bc:	add	r0, r0, r1
    47c0:	add	r0, r0, #122	; 0x7a
    47c4:	str	r0, [fp, #-16]
    47c8:	ldr	r0, [fp, #-12]
    47cc:	movw	r1, #2822	; 0xb06
    47d0:	add	r0, r0, r1
    47d4:	ldrh	r0, [r0]
    47d8:	sub	r0, r0, #122	; 0x7a
    47dc:	str	r0, [sp, #20]
    47e0:	movw	r0, #32
    47e4:	str	r0, [sp, #16]
    47e8:	ldr	r0, [fp, #-12]
    47ec:	movw	r1, #0
    47f0:	str	r1, [r0, #64]	; 0x40
    47f4:	ldr	r0, [fp, #-12]
    47f8:	ldr	r0, [r0, #64]	; 0x40
    47fc:	ldr	r1, [sp, #16]
    4800:	cmp	r0, r1
    4804:	bge	48bc <EV3@@Base+0x11c>
    4808:	ldr	r0, [fp, #-12]
    480c:	ldr	r0, [r0, #64]	; 0x40
    4810:	lsl	r0, r0, #3
    4814:	str	r0, [sp, #12]
    4818:	ldr	r0, [sp, #12]
    481c:	add	r0, r0, #8
    4820:	ldr	r1, [sp, #20]
    4824:	cmp	r0, r1
    4828:	ble	4838 <EV3@@Base+0x98>
    482c:	movw	r0, #1
    4830:	str	r0, [fp, #-4]
    4834:	b	48c4 <EV3@@Base+0x124>
    4838:	ldr	r0, [fp, #-16]
    483c:	ldr	r1, [fp, #-12]
    4840:	add	r1, r1, #68	; 0x44
    4844:	ldr	r2, [sp, #12]
    4848:	add	r1, r1, r2
    484c:	ldr	r2, [fp, #-8]
    4850:	ldr	r3, [sp, #12]
    4854:	add	r3, r3, #18
    4858:	ldr	ip, [fp, #-12]
    485c:	movw	lr, #8
    4860:	str	r3, [sp, #8]
    4864:	mov	r3, lr
    4868:	ldr	lr, [sp, #8]
    486c:	str	lr, [sp]
    4870:	str	ip, [sp, #4]
    4874:	bl	5130 <HV@@Base+0x580>
    4878:	ldr	r0, [fp, #-12]
    487c:	ldr	r0, [r0, #64]	; 0x40
    4880:	cmp	r0, #2
    4884:	ble	48a4 <EV3@@Base+0x104>
    4888:	ldr	r0, [fp, #-12]
    488c:	bl	5270 <HV@@Base+0x6c0>
    4890:	cmp	r0, #0
    4894:	beq	48a4 <EV3@@Base+0x104>
    4898:	movw	r0, #10
    489c:	str	r0, [fp, #-4]
    48a0:	b	48c4 <EV3@@Base+0x124>
    48a4:	b	48a8 <EV3@@Base+0x108>
    48a8:	ldr	r0, [fp, #-12]
    48ac:	ldr	r1, [r0, #64]	; 0x40
    48b0:	add	r1, r1, #1
    48b4:	str	r1, [r0, #64]	; 0x40
    48b8:	b	47f4 <EV3@@Base+0x54>
    48bc:	movw	r0, #2
    48c0:	str	r0, [fp, #-4]
    48c4:	ldr	r0, [fp, #-4]
    48c8:	mov	sp, fp
    48cc:	pop	{fp, pc}

000048d0 <EV4@@Base>:
    48d0:	push	{fp, lr}
    48d4:	mov	fp, sp
    48d8:	sub	sp, sp, #56	; 0x38
    48dc:	str	r0, [fp, #-8]
    48e0:	str	r1, [fp, #-12]
    48e4:	ldr	r0, [fp, #-12]
    48e8:	movw	r1, #2824	; 0xb08
    48ec:	add	r0, r0, r1
    48f0:	add	r0, r0, #122	; 0x7a
    48f4:	str	r0, [fp, #-20]	; 0xffffffec
    48f8:	ldr	r0, [fp, #-12]
    48fc:	movw	r1, #2822	; 0xb06
    4900:	add	r0, r0, r1
    4904:	ldrh	r0, [r0]
    4908:	sub	r0, r0, #122	; 0x7a
    490c:	str	r0, [fp, #-24]	; 0xffffffe8
    4910:	movw	r0, #1470	; 0x5be
    4914:	str	r0, [sp, #28]
    4918:	movw	r0, #45	; 0x2d
    491c:	str	r0, [sp, #24]
    4920:	movw	r0, #0
    4924:	str	r0, [sp, #20]
    4928:	str	r0, [sp, #16]
    492c:	ldr	r0, [fp, #-12]
    4930:	movw	r1, #1
    4934:	str	r1, [r0, #64]	; 0x40
    4938:	ldr	r0, [sp, #20]
    493c:	ldr	r1, [sp, #28]
    4940:	cmp	r0, r1
    4944:	bge	4a6c <EV4@@Base+0x19c>
    4948:	ldr	r0, [sp, #20]
    494c:	add	r0, r0, #15
    4950:	ldr	r1, [fp, #-24]	; 0xffffffe8
    4954:	cmp	r0, r1
    4958:	ble	4968 <EV4@@Base+0x98>
    495c:	movw	r0, #1
    4960:	str	r0, [fp, #-4]
    4964:	b	4a74 <EV4@@Base+0x1a4>
    4968:	ldr	r0, [fp, #-20]	; 0xffffffec
    496c:	ldr	r1, [sp, #20]
    4970:	add	r0, r0, r1
    4974:	movw	r1, #10
    4978:	bl	4dd8 <HV@@Base+0x228>
    497c:	str	r0, [fp, #-16]
    4980:	ldr	r0, [fp, #-16]
    4984:	movw	r1, #0
    4988:	cmp	r0, r1
    498c:	bne	49c0 <EV4@@Base+0xf0>
    4990:	ldr	r0, [fp, #-16]
    4994:	bl	25d0 <free@plt>
    4998:	ldr	r0, [sp, #20]
    499c:	ldr	r1, [sp, #24]
    49a0:	cmp	r0, r1
    49a4:	bge	49b4 <EV4@@Base+0xe4>
    49a8:	movw	r0, #0
    49ac:	str	r0, [fp, #-4]
    49b0:	b	4a74 <EV4@@Base+0x1a4>
    49b4:	movw	r0, #1
    49b8:	str	r0, [fp, #-4]
    49bc:	b	4a74 <EV4@@Base+0x1a4>
    49c0:	ldr	r0, [fp, #-16]
    49c4:	ldr	r1, [fp, #-12]
    49c8:	add	r1, r1, #68	; 0x44
    49cc:	ldr	r2, [sp, #16]
    49d0:	add	r1, r1, r2
    49d4:	ldr	r2, [fp, #-8]
    49d8:	ldr	r3, [sp, #16]
    49dc:	add	r3, r3, #18
    49e0:	ldr	ip, [fp, #-12]
    49e4:	movw	lr, #10
    49e8:	str	r3, [sp, #12]
    49ec:	mov	r3, lr
    49f0:	ldr	lr, [sp, #12]
    49f4:	str	lr, [sp]
    49f8:	str	ip, [sp, #4]
    49fc:	bl	5130 <HV@@Base+0x580>
    4a00:	ldr	r0, [fp, #-16]
    4a04:	bl	25d0 <free@plt>
    4a08:	ldr	r0, [fp, #-12]
    4a0c:	ldr	r0, [r0, #64]	; 0x40
    4a10:	lsl	r0, r0, #3
    4a14:	ldr	r1, [sp, #16]
    4a18:	cmp	r0, r1
    4a1c:	bgt	4a50 <EV4@@Base+0x180>
    4a20:	ldr	r0, [fp, #-12]
    4a24:	bl	5270 <HV@@Base+0x6c0>
    4a28:	cmp	r0, #0
    4a2c:	beq	4a3c <EV4@@Base+0x16c>
    4a30:	movw	r0, #10
    4a34:	str	r0, [fp, #-4]
    4a38:	b	4a74 <EV4@@Base+0x1a4>
    4a3c:	ldr	r0, [fp, #-12]
    4a40:	ldr	r1, [r0, #64]	; 0x40
    4a44:	add	r1, r1, #1
    4a48:	str	r1, [r0, #64]	; 0x40
    4a4c:	b	4a08 <EV4@@Base+0x138>
    4a50:	ldr	r0, [sp, #20]
    4a54:	add	r0, r0, #15
    4a58:	str	r0, [sp, #20]
    4a5c:	ldr	r0, [sp, #16]
    4a60:	add	r0, r0, #10
    4a64:	str	r0, [sp, #16]
    4a68:	b	4938 <EV4@@Base+0x68>
    4a6c:	movw	r0, #2
    4a70:	str	r0, [fp, #-4]
    4a74:	ldr	r0, [fp, #-4]
    4a78:	mov	sp, fp
    4a7c:	pop	{fp, pc}

00004a80 <EV5@@Base>:
    4a80:	push	{fp, lr}
    4a84:	mov	fp, sp
    4a88:	sub	sp, sp, #40	; 0x28
    4a8c:	str	r0, [fp, #-8]
    4a90:	str	r1, [fp, #-12]
    4a94:	ldr	r0, [fp, #-12]
    4a98:	movw	r1, #2824	; 0xb08
    4a9c:	add	r0, r0, r1
    4aa0:	add	r0, r0, #122	; 0x7a
    4aa4:	str	r0, [fp, #-16]
    4aa8:	ldr	r0, [fp, #-12]
    4aac:	movw	r1, #2822	; 0xb06
    4ab0:	add	r0, r0, r1
    4ab4:	ldrh	r0, [r0]
    4ab8:	sub	r0, r0, #122	; 0x7a
    4abc:	str	r0, [sp, #20]
    4ac0:	movw	r0, #182	; 0xb6
    4ac4:	str	r0, [sp, #16]
    4ac8:	ldr	r0, [fp, #-12]
    4acc:	movw	r1, #0
    4ad0:	str	r1, [r0, #64]	; 0x40
    4ad4:	ldr	r0, [fp, #-12]
    4ad8:	ldr	r0, [r0, #64]	; 0x40
    4adc:	ldr	r1, [sp, #16]
    4ae0:	cmp	r0, r1
    4ae4:	bge	4b9c <EV5@@Base+0x11c>
    4ae8:	ldr	r0, [fp, #-12]
    4aec:	ldr	r0, [r0, #64]	; 0x40
    4af0:	lsl	r0, r0, #3
    4af4:	str	r0, [sp, #12]
    4af8:	ldr	r0, [sp, #12]
    4afc:	add	r0, r0, #8
    4b00:	ldr	r1, [sp, #20]
    4b04:	cmp	r0, r1
    4b08:	ble	4b18 <EV5@@Base+0x98>
    4b0c:	movw	r0, #1
    4b10:	str	r0, [fp, #-4]
    4b14:	b	4ba4 <EV5@@Base+0x124>
    4b18:	ldr	r0, [fp, #-16]
    4b1c:	ldr	r1, [fp, #-12]
    4b20:	add	r1, r1, #68	; 0x44
    4b24:	ldr	r2, [sp, #12]
    4b28:	add	r1, r1, r2
    4b2c:	ldr	r2, [fp, #-8]
    4b30:	ldr	r3, [sp, #12]
    4b34:	add	r3, r3, #18
    4b38:	ldr	ip, [fp, #-12]
    4b3c:	movw	lr, #8
    4b40:	str	r3, [sp, #8]
    4b44:	mov	r3, lr
    4b48:	ldr	lr, [sp, #8]
    4b4c:	str	lr, [sp]
    4b50:	str	ip, [sp, #4]
    4b54:	bl	5130 <HV@@Base+0x580>
    4b58:	ldr	r0, [fp, #-12]
    4b5c:	ldr	r0, [r0, #64]	; 0x40
    4b60:	cmp	r0, #2
    4b64:	ble	4b84 <EV5@@Base+0x104>
    4b68:	ldr	r0, [fp, #-12]
    4b6c:	bl	5270 <HV@@Base+0x6c0>
    4b70:	cmp	r0, #0
    4b74:	beq	4b84 <EV5@@Base+0x104>
    4b78:	movw	r0, #10
    4b7c:	str	r0, [fp, #-4]
    4b80:	b	4ba4 <EV5@@Base+0x124>
    4b84:	b	4b88 <EV5@@Base+0x108>
    4b88:	ldr	r0, [fp, #-12]
    4b8c:	ldr	r1, [r0, #64]	; 0x40
    4b90:	add	r1, r1, #1
    4b94:	str	r1, [r0, #64]	; 0x40
    4b98:	b	4ad4 <EV5@@Base+0x54>
    4b9c:	movw	r0, #2
    4ba0:	str	r0, [fp, #-4]
    4ba4:	ldr	r0, [fp, #-4]
    4ba8:	mov	sp, fp
    4bac:	pop	{fp, pc}

00004bb0 <HV@@Base>:
    4bb0:	push	{fp, lr}
    4bb4:	mov	fp, sp
    4bb8:	sub	sp, sp, #128	; 0x80
    4bbc:	str	r0, [fp, #-8]
    4bc0:	str	r1, [fp, #-12]
    4bc4:	ldr	r0, [fp, #-12]
    4bc8:	movw	r1, #2824	; 0xb08
    4bcc:	add	r0, r0, r1
    4bd0:	add	r0, r0, #122	; 0x7a
    4bd4:	str	r0, [fp, #-16]
    4bd8:	ldr	r0, [fp, #-12]
    4bdc:	movw	r1, #2822	; 0xb06
    4be0:	add	r0, r0, r1
    4be4:	ldrh	r0, [r0]
    4be8:	sub	r0, r0, #122	; 0x7a
    4bec:	str	r0, [fp, #-20]	; 0xffffffec
    4bf0:	ldr	r0, [fp, #-12]
    4bf4:	movw	r1, #0
    4bf8:	str	r1, [r0, #40]	; 0x28
    4bfc:	ldr	r0, [fp, #-20]	; 0xffffffec
    4c00:	cmp	r0, #240	; 0xf0
    4c04:	bge	4c20 <HV@@Base+0x70>
    4c08:	ldr	r0, [fp, #-12]
    4c0c:	movw	r1, #0
    4c10:	str	r1, [r0, #64]	; 0x40
    4c14:	movw	r0, #1
    4c18:	str	r0, [fp, #-4]
    4c1c:	b	4dcc <HV@@Base+0x21c>
    4c20:	ldr	r0, [fp, #-12]
    4c24:	ldrb	r0, [r0, #18]
    4c28:	mov	r1, r0
    4c2c:	cmp	r0, #5
    4c30:	str	r1, [sp, #20]
    4c34:	beq	4c5c <HV@@Base+0xac>
    4c38:	b	4c3c <HV@@Base+0x8c>
    4c3c:	ldr	r0, [sp, #20]
    4c40:	cmp	r0, #6
    4c44:	beq	4cdc <HV@@Base+0x12c>
    4c48:	b	4c4c <HV@@Base+0x9c>
    4c4c:	ldr	r0, [sp, #20]
    4c50:	cmp	r0, #7
    4c54:	beq	4d6c <HV@@Base+0x1bc>
    4c58:	b	4dc4 <HV@@Base+0x214>
    4c5c:	add	r1, sp, #28
    4c60:	ldr	r0, [fp, #-16]
    4c64:	movw	r2, #80	; 0x50
    4c68:	bl	5668 <HV@@Base+0xab8>
    4c6c:	cmp	r0, #0
    4c70:	bne	4c80 <HV@@Base+0xd0>
    4c74:	movw	r0, #0
    4c78:	str	r0, [fp, #-4]
    4c7c:	b	4dcc <HV@@Base+0x21c>
    4c80:	ldr	r0, [fp, #-12]
    4c84:	mov	r1, #10
    4c88:	str	r1, [r0, #64]	; 0x40
    4c8c:	ldr	r0, [fp, #-12]
    4c90:	mov	r1, #7
    4c94:	mov	r2, #1
    4c98:	bl	25b8 <btbb_packet_set_flag@plt>
    4c9c:	add	r0, sp, #28
    4ca0:	ldr	r1, [fp, #-12]
    4ca4:	add	r2, r1, #68	; 0x44
    4ca8:	ldr	r3, [fp, #-8]
    4cac:	ldr	r1, [r1, #64]	; 0x40
    4cb0:	lsl	r1, r1, #3
    4cb4:	ldr	ip, [fp, #-12]
    4cb8:	str	r1, [sp, #16]
    4cbc:	mov	r1, r2
    4cc0:	mov	r2, r3
    4cc4:	ldr	r3, [sp, #16]
    4cc8:	movw	lr, #18
    4ccc:	str	lr, [sp]
    4cd0:	str	ip, [sp, #4]
    4cd4:	bl	5130 <HV@@Base+0x580>
    4cd8:	b	4dc4 <HV@@Base+0x214>
    4cdc:	ldr	r0, [fp, #-16]
    4ce0:	movw	r1, #160	; 0xa0
    4ce4:	bl	4dd8 <HV@@Base+0x228>
    4ce8:	str	r0, [sp, #24]
    4cec:	ldr	r0, [sp, #24]
    4cf0:	movw	r1, #0
    4cf4:	cmp	r0, r1
    4cf8:	bne	4d08 <HV@@Base+0x158>
    4cfc:	movw	r0, #0
    4d00:	str	r0, [fp, #-4]
    4d04:	b	4dcc <HV@@Base+0x21c>
    4d08:	ldr	r0, [fp, #-12]
    4d0c:	mov	r1, #20
    4d10:	str	r1, [r0, #64]	; 0x40
    4d14:	ldr	r0, [fp, #-12]
    4d18:	mov	r1, #7
    4d1c:	mov	r2, #1
    4d20:	bl	25b8 <btbb_packet_set_flag@plt>
    4d24:	ldr	r0, [sp, #24]
    4d28:	ldr	r1, [fp, #-12]
    4d2c:	add	r2, r1, #68	; 0x44
    4d30:	ldr	r3, [fp, #-8]
    4d34:	ldr	r1, [r1, #64]	; 0x40
    4d38:	lsl	r1, r1, #3
    4d3c:	ldr	ip, [fp, #-12]
    4d40:	str	r1, [sp, #12]
    4d44:	mov	r1, r2
    4d48:	mov	r2, r3
    4d4c:	ldr	r3, [sp, #12]
    4d50:	movw	lr, #18
    4d54:	str	lr, [sp]
    4d58:	str	ip, [sp, #4]
    4d5c:	bl	5130 <HV@@Base+0x580>
    4d60:	ldr	r0, [sp, #24]
    4d64:	bl	25d0 <free@plt>
    4d68:	b	4dc4 <HV@@Base+0x214>
    4d6c:	ldr	r0, [fp, #-12]
    4d70:	mov	r1, #30
    4d74:	str	r1, [r0, #64]	; 0x40
    4d78:	ldr	r0, [fp, #-12]
    4d7c:	mov	r1, #7
    4d80:	mov	r2, #1
    4d84:	bl	25b8 <btbb_packet_set_flag@plt>
    4d88:	ldr	r0, [fp, #-16]
    4d8c:	ldr	r1, [fp, #-12]
    4d90:	add	r2, r1, #68	; 0x44
    4d94:	ldr	r3, [fp, #-8]
    4d98:	ldr	r1, [r1, #64]	; 0x40
    4d9c:	lsl	r1, r1, #3
    4da0:	ldr	ip, [fp, #-12]
    4da4:	str	r1, [sp, #8]
    4da8:	mov	r1, r2
    4dac:	mov	r2, r3
    4db0:	ldr	r3, [sp, #8]
    4db4:	movw	lr, #18
    4db8:	str	lr, [sp]
    4dbc:	str	ip, [sp, #4]
    4dc0:	bl	5130 <HV@@Base+0x580>
    4dc4:	movw	r0, #2
    4dc8:	str	r0, [fp, #-4]
    4dcc:	ldr	r0, [fp, #-4]
    4dd0:	mov	sp, fp
    4dd4:	pop	{fp, pc}
    4dd8:	push	{fp, lr}
    4ddc:	mov	fp, sp
    4de0:	sub	sp, sp, #40	; 0x28
    4de4:	str	r0, [fp, #-8]
    4de8:	str	r1, [fp, #-12]
    4dec:	ldr	r0, [fp, #-12]
    4df0:	movw	r1, #26215	; 0x6667
    4df4:	movt	r1, #26214	; 0x6666
    4df8:	smmul	r1, r0, r1
    4dfc:	asr	r2, r1, #2
    4e00:	add	r1, r2, r1, lsr #31
    4e04:	add	r1, r1, r1, lsl #2
    4e08:	sub	r0, r0, r1, lsl #1
    4e0c:	strb	r0, [sp, #11]
    4e10:	ldrb	r0, [sp, #11]
    4e14:	movw	r1, #0
    4e18:	cmp	r1, r0
    4e1c:	beq	4e38 <HV@@Base+0x288>
    4e20:	ldrb	r0, [sp, #11]
    4e24:	movw	r1, #10
    4e28:	sub	r0, r1, r0
    4e2c:	ldr	r1, [fp, #-12]
    4e30:	add	r0, r1, r0
    4e34:	str	r0, [fp, #-12]
    4e38:	ldr	r0, [fp, #-12]
    4e3c:	bl	2744 <malloc@plt>
    4e40:	str	r0, [sp, #12]
    4e44:	movw	r0, #0
    4e48:	str	r0, [fp, #-16]
    4e4c:	str	r0, [sp, #20]
    4e50:	ldr	r0, [sp, #20]
    4e54:	ldr	r1, [fp, #-12]
    4e58:	cmp	r0, r1
    4e5c:	bge	511c <HV@@Base+0x56c>
    4e60:	movw	r0, #0
    4e64:	str	r0, [sp, #16]
    4e68:	ldr	r0, [sp, #16]
    4e6c:	cmp	r0, #10
    4e70:	bge	4eb4 <HV@@Base+0x304>
    4e74:	ldr	r0, [fp, #-8]
    4e78:	ldr	r1, [fp, #-16]
    4e7c:	ldr	r2, [sp, #16]
    4e80:	add	r1, r1, r2
    4e84:	add	r0, r0, r1
    4e88:	ldrb	r0, [r0]
    4e8c:	ldr	r1, [sp, #12]
    4e90:	ldr	r2, [sp, #20]
    4e94:	ldr	r3, [sp, #16]
    4e98:	add	r2, r2, r3
    4e9c:	add	r1, r1, r2
    4ea0:	strb	r0, [r1]
    4ea4:	ldr	r0, [sp, #16]
    4ea8:	add	r0, r0, #1
    4eac:	str	r0, [sp, #16]
    4eb0:	b	4e68 <HV@@Base+0x2b8>
    4eb4:	ldr	r0, [fp, #-8]
    4eb8:	ldr	r1, [fp, #-16]
    4ebc:	add	r0, r0, r1
    4ec0:	movw	r1, #10
    4ec4:	bl	58e4 <try_clock@@Base+0xec>
    4ec8:	strh	r0, [sp, #8]
    4ecc:	ldr	r0, [fp, #-8]
    4ed0:	ldr	r1, [fp, #-16]
    4ed4:	add	r0, r0, r1
    4ed8:	add	r0, r0, #10
    4edc:	movw	r1, #5
    4ee0:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    4ee4:	strb	r0, [sp, #10]
    4ee8:	ldrh	r0, [sp, #8]
    4eec:	bl	72e8 <clock_from_fhs@@Base+0xf40>
    4ef0:	strh	r0, [sp, #6]
    4ef4:	ldrb	r0, [sp, #10]
    4ef8:	ldrh	r1, [sp, #6]
    4efc:	asr	r1, r1, #10
    4f00:	eor	r0, r0, r1
    4f04:	strb	r0, [sp, #11]
    4f08:	ldrb	r0, [sp, #11]
    4f0c:	ldrb	r1, [sp, #11]
    4f10:	sub	r1, r1, #1
    4f14:	and	r0, r0, r1
    4f18:	cmp	r0, #0
    4f1c:	beq	50fc <HV@@Base+0x54c>
    4f20:	ldrb	r0, [sp, #11]
    4f24:	sub	r0, r0, #7
    4f28:	cmp	r0, #24
    4f2c:	str	r0, [sp]
    4f30:	bhi	50e4 <HV@@Base+0x534>
    4f34:	add	r0, pc, #8
    4f38:	ldr	r1, [sp]
    4f3c:	ldr	r2, [r0, r1, lsl #2]
    4f40:	add	pc, r0, r2
    4f44:	andeq	r0, r0, r0, lsr #1
    4f48:	andeq	r0, r0, r0, lsr #3
    4f4c:	andeq	r0, r0, r0, lsr #3
    4f50:	andeq	r0, r0, r0, lsr #3
    4f54:	andeq	r0, r0, r4, rrx
    4f58:	andeq	r0, r0, r0, lsr #3
    4f5c:	andeq	r0, r0, r0, lsr #2
    4f60:	andeq	r0, r0, r0, asr #1
    4f64:	andeq	r0, r0, r0, lsr #3
    4f68:	andeq	r0, r0, r0, lsr #3
    4f6c:	andeq	r0, r0, r0, lsr #3
    4f70:	andeq	r0, r0, r0, lsr #3
    4f74:	andeq	r0, r0, r0, lsl #2
    4f78:	andeq	r0, r0, r0, lsr #3
    4f7c:	andeq	r0, r0, r0, lsl #3
    4f80:	andeq	r0, r0, r0, lsl #1
    4f84:	andeq	r0, r0, r0, lsr #3
    4f88:	andeq	r0, r0, r0, lsr #3
    4f8c:	andeq	r0, r0, r0, lsr #3
    4f90:	andeq	r0, r0, r0, asr #2
    4f94:	andeq	r0, r0, r0, lsr #3
    4f98:	andeq	r0, r0, r0, ror #1
    4f9c:	andeq	r0, r0, r0, lsr #3
    4fa0:	andeq	r0, r0, r0, lsr #3
    4fa4:	andeq	r0, r0, r0, ror #2
    4fa8:	ldr	r0, [sp, #12]
    4fac:	ldr	r1, [sp, #20]
    4fb0:	add	r0, r0, r1
    4fb4:	ldrb	r1, [r0]
    4fb8:	eor	r1, r1, #1
    4fbc:	strb	r1, [r0]
    4fc0:	b	50f8 <HV@@Base+0x548>
    4fc4:	ldr	r0, [sp, #12]
    4fc8:	ldr	r1, [sp, #20]
    4fcc:	add	r1, r1, #1
    4fd0:	add	r0, r0, r1
    4fd4:	ldrb	r1, [r0]
    4fd8:	eor	r1, r1, #1
    4fdc:	strb	r1, [r0]
    4fe0:	b	50f8 <HV@@Base+0x548>
    4fe4:	ldr	r0, [sp, #12]
    4fe8:	ldr	r1, [sp, #20]
    4fec:	add	r1, r1, #2
    4ff0:	add	r0, r0, r1
    4ff4:	ldrb	r1, [r0]
    4ff8:	eor	r1, r1, #1
    4ffc:	strb	r1, [r0]
    5000:	b	50f8 <HV@@Base+0x548>
    5004:	ldr	r0, [sp, #12]
    5008:	ldr	r1, [sp, #20]
    500c:	add	r1, r1, #3
    5010:	add	r0, r0, r1
    5014:	ldrb	r1, [r0]
    5018:	eor	r1, r1, #1
    501c:	strb	r1, [r0]
    5020:	b	50f8 <HV@@Base+0x548>
    5024:	ldr	r0, [sp, #12]
    5028:	ldr	r1, [sp, #20]
    502c:	add	r1, r1, #4
    5030:	add	r0, r0, r1
    5034:	ldrb	r1, [r0]
    5038:	eor	r1, r1, #1
    503c:	strb	r1, [r0]
    5040:	b	50f8 <HV@@Base+0x548>
    5044:	ldr	r0, [sp, #12]
    5048:	ldr	r1, [sp, #20]
    504c:	add	r1, r1, #5
    5050:	add	r0, r0, r1
    5054:	ldrb	r1, [r0]
    5058:	eor	r1, r1, #1
    505c:	strb	r1, [r0]
    5060:	b	50f8 <HV@@Base+0x548>
    5064:	ldr	r0, [sp, #12]
    5068:	ldr	r1, [sp, #20]
    506c:	add	r1, r1, #6
    5070:	add	r0, r0, r1
    5074:	ldrb	r1, [r0]
    5078:	eor	r1, r1, #1
    507c:	strb	r1, [r0]
    5080:	b	50f8 <HV@@Base+0x548>
    5084:	ldr	r0, [sp, #12]
    5088:	ldr	r1, [sp, #20]
    508c:	add	r1, r1, #7
    5090:	add	r0, r0, r1
    5094:	ldrb	r1, [r0]
    5098:	eor	r1, r1, #1
    509c:	strb	r1, [r0]
    50a0:	b	50f8 <HV@@Base+0x548>
    50a4:	ldr	r0, [sp, #12]
    50a8:	ldr	r1, [sp, #20]
    50ac:	add	r1, r1, #8
    50b0:	add	r0, r0, r1
    50b4:	ldrb	r1, [r0]
    50b8:	eor	r1, r1, #1
    50bc:	strb	r1, [r0]
    50c0:	b	50f8 <HV@@Base+0x548>
    50c4:	ldr	r0, [sp, #12]
    50c8:	ldr	r1, [sp, #20]
    50cc:	add	r1, r1, #9
    50d0:	add	r0, r0, r1
    50d4:	ldrb	r1, [r0]
    50d8:	eor	r1, r1, #1
    50dc:	strb	r1, [r0]
    50e0:	b	50f8 <HV@@Base+0x548>
    50e4:	ldr	r0, [sp, #12]
    50e8:	bl	25d0 <free@plt>
    50ec:	movw	r0, #0
    50f0:	str	r0, [fp, #-4]
    50f4:	b	5124 <HV@@Base+0x574>
    50f8:	b	50fc <HV@@Base+0x54c>
    50fc:	b	5100 <HV@@Base+0x550>
    5100:	ldr	r0, [fp, #-16]
    5104:	add	r0, r0, #15
    5108:	str	r0, [fp, #-16]
    510c:	ldr	r0, [sp, #20]
    5110:	add	r0, r0, #10
    5114:	str	r0, [sp, #20]
    5118:	b	4e50 <HV@@Base+0x2a0>
    511c:	ldr	r0, [sp, #12]
    5120:	str	r0, [fp, #-4]
    5124:	ldr	r0, [fp, #-4]
    5128:	mov	sp, fp
    512c:	pop	{fp, pc}
    5130:	push	{fp, lr}
    5134:	mov	fp, sp
    5138:	sub	sp, sp, #32
    513c:	ldr	ip, [fp, #12]
    5140:	ldr	lr, [fp, #8]
    5144:	str	r0, [fp, #-4]
    5148:	str	r1, [fp, #-8]
    514c:	str	r2, [fp, #-12]
    5150:	str	r3, [sp, #16]
    5154:	ldr	r0, [fp, #-12]
    5158:	and	r0, r0, #63	; 0x3f
    515c:	ldr	r1, [pc, #264]	; 526c <HV@@Base+0x6bc>
    5160:	add	r1, pc, r1
    5164:	ldrb	r0, [r1, r0]
    5168:	str	r0, [sp, #8]
    516c:	ldr	r0, [fp, #8]
    5170:	ldr	r1, [sp, #8]
    5174:	add	r0, r1, r0
    5178:	str	r0, [sp, #8]
    517c:	ldr	r0, [sp, #8]
    5180:	movw	r1, #1033	; 0x409
    5184:	movt	r1, #33026	; 0x8102
    5188:	smmla	r1, r0, r1, r0
    518c:	asr	r2, r1, #6
    5190:	add	r1, r2, r1, lsr #31
    5194:	rsb	r1, r1, r1, lsl #7
    5198:	sub	r0, r0, r1
    519c:	str	r0, [sp, #8]
    51a0:	movw	r0, #0
    51a4:	str	r0, [sp, #12]
    51a8:	ldr	r0, [sp, #12]
    51ac:	ldr	r1, [sp, #16]
    51b0:	cmp	r0, r1
    51b4:	bge	5260 <HV@@Base+0x6b0>
    51b8:	ldr	r0, [fp, #12]
    51bc:	movw	r1, #0
    51c0:	bl	260c <btbb_packet_get_flag@plt>
    51c4:	cmp	r0, #0
    51c8:	beq	51fc <HV@@Base+0x64c>
    51cc:	ldr	r0, [pc, #148]	; 5268 <HV@@Base+0x6b8>
    51d0:	add	r0, pc, r0
    51d4:	ldr	r1, [fp, #-4]
    51d8:	ldr	r2, [sp, #12]
    51dc:	add	r1, r1, r2
    51e0:	ldrb	r1, [r1]
    51e4:	ldr	r2, [sp, #8]
    51e8:	add	r0, r0, r2
    51ec:	ldrb	r0, [r0]
    51f0:	eor	r0, r1, r0
    51f4:	str	r0, [sp, #4]
    51f8:	b	5210 <HV@@Base+0x660>
    51fc:	ldr	r0, [fp, #-4]
    5200:	ldr	r1, [sp, #12]
    5204:	add	r0, r0, r1
    5208:	ldrb	r0, [r0]
    520c:	str	r0, [sp, #4]
    5210:	ldr	r0, [sp, #4]
    5214:	ldr	r1, [fp, #-8]
    5218:	ldr	r2, [sp, #12]
    521c:	strb	r0, [r1, r2]
    5220:	ldr	r0, [sp, #8]
    5224:	add	r0, r0, #1
    5228:	str	r0, [sp, #8]
    522c:	ldr	r0, [sp, #8]
    5230:	movw	r1, #1033	; 0x409
    5234:	movt	r1, #33026	; 0x8102
    5238:	smmla	r1, r0, r1, r0
    523c:	asr	r2, r1, #6
    5240:	add	r1, r2, r1, lsr #31
    5244:	rsb	r1, r1, r1, lsl #7
    5248:	sub	r0, r0, r1
    524c:	str	r0, [sp, #8]
    5250:	ldr	r0, [sp, #12]
    5254:	add	r0, r0, #1
    5258:	str	r0, [sp, #12]
    525c:	b	51a8 <HV@@Base+0x5f8>
    5260:	mov	sp, fp
    5264:	pop	{fp, pc}
    5268:	strdeq	r7, [r1], -r4
    526c:	andeq	r8, r1, r4, lsr #32
    5270:	push	{fp, lr}
    5274:	mov	fp, sp
    5278:	sub	sp, sp, #16
    527c:	str	r0, [fp, #-4]
    5280:	ldr	r0, [fp, #-4]
    5284:	add	r1, r0, #68	; 0x44
    5288:	ldr	r2, [r0, #64]	; 0x40
    528c:	mvn	r3, #15
    5290:	add	r2, r3, r2, lsl #3
    5294:	ldrb	r0, [r0, #9]
    5298:	str	r0, [sp, #4]
    529c:	mov	r0, r1
    52a0:	mov	r1, r2
    52a4:	ldr	r2, [sp, #4]
    52a8:	bl	7378 <clock_from_fhs@@Base+0xfd0>
    52ac:	strh	r0, [fp, #-6]
    52b0:	ldr	r0, [fp, #-4]
    52b4:	add	r1, r0, #68	; 0x44
    52b8:	ldr	r0, [r0, #64]	; 0x40
    52bc:	sub	r0, r0, #2
    52c0:	lsl	r0, r0, #3
    52c4:	add	r0, r1, r0
    52c8:	movw	r1, #16
    52cc:	bl	58e4 <try_clock@@Base+0xec>
    52d0:	strh	r0, [sp, #8]
    52d4:	ldrh	r0, [fp, #-6]
    52d8:	ldrh	r1, [sp, #8]
    52dc:	cmp	r0, r1
    52e0:	movw	r0, #0
    52e4:	moveq	r0, #1
    52e8:	and	r0, r0, #1
    52ec:	mov	sp, fp
    52f0:	pop	{fp, pc}
    52f4:	push	{fp, lr}
    52f8:	mov	fp, sp
    52fc:	sub	sp, sp, #64	; 0x40
    5300:	ldr	ip, [fp, #12]
    5304:	ldr	lr, [fp, #8]
    5308:	str	r0, [fp, #-8]
    530c:	str	r1, [fp, #-12]
    5310:	str	r2, [fp, #-16]
    5314:	str	r3, [fp, #-20]	; 0xffffffec
    5318:	ldr	r0, [fp, #-16]
    531c:	cmp	r0, #2
    5320:	bne	5428 <HV@@Base+0x878>
    5324:	ldr	r0, [fp, #-20]	; 0xffffffec
    5328:	cmp	r0, #16
    532c:	bge	533c <HV@@Base+0x78c>
    5330:	movw	r0, #0
    5334:	str	r0, [fp, #-4]
    5338:	b	565c <HV@@Base+0xaac>
    533c:	ldr	r0, [fp, #8]
    5340:	cmp	r0, #0
    5344:	beq	53cc <HV@@Base+0x81c>
    5348:	ldr	r0, [fp, #-20]	; 0xffffffec
    534c:	cmp	r0, #30
    5350:	bge	5360 <HV@@Base+0x7b0>
    5354:	movw	r0, #0
    5358:	str	r0, [fp, #-4]
    535c:	b	565c <HV@@Base+0xaac>
    5360:	ldr	r0, [fp, #-8]
    5364:	movw	r1, #16
    5368:	bl	4dd8 <HV@@Base+0x228>
    536c:	str	r0, [fp, #-24]	; 0xffffffe8
    5370:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5374:	movw	r1, #0
    5378:	cmp	r0, r1
    537c:	bne	538c <HV@@Base+0x7dc>
    5380:	movw	r0, #0
    5384:	str	r0, [fp, #-4]
    5388:	b	565c <HV@@Base+0xaac>
    538c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5390:	ldr	r1, [fp, #12]
    5394:	add	r1, r1, #44	; 0x2c
    5398:	ldr	r2, [fp, #-12]
    539c:	ldr	r3, [fp, #12]
    53a0:	movw	ip, #16
    53a4:	str	r3, [sp, #28]
    53a8:	mov	r3, ip
    53ac:	movw	ip, #18
    53b0:	str	ip, [sp]
    53b4:	ldr	ip, [sp, #28]
    53b8:	str	ip, [sp, #4]
    53bc:	bl	5130 <HV@@Base+0x580>
    53c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    53c4:	bl	25d0 <free@plt>
    53c8:	b	5400 <HV@@Base+0x850>
    53cc:	ldr	r0, [fp, #-8]
    53d0:	ldr	r1, [fp, #12]
    53d4:	add	r1, r1, #44	; 0x2c
    53d8:	ldr	r2, [fp, #-12]
    53dc:	ldr	r3, [fp, #12]
    53e0:	movw	ip, #16
    53e4:	str	r3, [sp, #24]
    53e8:	mov	r3, ip
    53ec:	movw	ip, #18
    53f0:	str	ip, [sp]
    53f4:	ldr	ip, [sp, #24]
    53f8:	str	ip, [sp, #4]
    53fc:	bl	5130 <HV@@Base+0x580>
    5400:	ldr	r0, [fp, #12]
    5404:	add	r0, r0, #44	; 0x2c
    5408:	add	r0, r0, #3
    540c:	movw	r1, #10
    5410:	bl	58e4 <try_clock@@Base+0xec>
    5414:	uxth	r0, r0
    5418:	add	r0, r0, #4
    541c:	ldr	r1, [fp, #12]
    5420:	str	r0, [r1, #64]	; 0x40
    5424:	b	5528 <HV@@Base+0x978>
    5428:	ldr	r0, [fp, #-20]	; 0xffffffec
    542c:	cmp	r0, #8
    5430:	bge	5440 <HV@@Base+0x890>
    5434:	movw	r0, #0
    5438:	str	r0, [fp, #-4]
    543c:	b	565c <HV@@Base+0xaac>
    5440:	ldr	r0, [fp, #8]
    5444:	cmp	r0, #0
    5448:	beq	54d0 <HV@@Base+0x920>
    544c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5450:	cmp	r0, #15
    5454:	bge	5464 <HV@@Base+0x8b4>
    5458:	movw	r0, #0
    545c:	str	r0, [fp, #-4]
    5460:	b	565c <HV@@Base+0xaac>
    5464:	ldr	r0, [fp, #-8]
    5468:	movw	r1, #8
    546c:	bl	4dd8 <HV@@Base+0x228>
    5470:	str	r0, [fp, #-28]	; 0xffffffe4
    5474:	ldr	r0, [fp, #-28]	; 0xffffffe4
    5478:	movw	r1, #0
    547c:	cmp	r0, r1
    5480:	bne	5490 <HV@@Base+0x8e0>
    5484:	movw	r0, #0
    5488:	str	r0, [fp, #-4]
    548c:	b	565c <HV@@Base+0xaac>
    5490:	ldr	r0, [fp, #-28]	; 0xffffffe4
    5494:	ldr	r1, [fp, #12]
    5498:	add	r1, r1, #44	; 0x2c
    549c:	ldr	r2, [fp, #-12]
    54a0:	ldr	r3, [fp, #12]
    54a4:	movw	ip, #8
    54a8:	str	r3, [sp, #20]
    54ac:	mov	r3, ip
    54b0:	movw	ip, #18
    54b4:	str	ip, [sp]
    54b8:	ldr	ip, [sp, #20]
    54bc:	str	ip, [sp, #4]
    54c0:	bl	5130 <HV@@Base+0x580>
    54c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    54c8:	bl	25d0 <free@plt>
    54cc:	b	5504 <HV@@Base+0x954>
    54d0:	ldr	r0, [fp, #-8]
    54d4:	ldr	r1, [fp, #12]
    54d8:	add	r1, r1, #44	; 0x2c
    54dc:	ldr	r2, [fp, #-12]
    54e0:	ldr	r3, [fp, #12]
    54e4:	movw	ip, #8
    54e8:	str	r3, [sp, #16]
    54ec:	mov	r3, ip
    54f0:	movw	ip, #18
    54f4:	str	ip, [sp]
    54f8:	ldr	ip, [sp, #16]
    54fc:	str	ip, [sp, #4]
    5500:	bl	5130 <HV@@Base+0x580>
    5504:	ldr	r0, [fp, #12]
    5508:	add	r0, r0, #44	; 0x2c
    550c:	add	r0, r0, #3
    5510:	movw	r1, #5
    5514:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5518:	and	r0, r0, #255	; 0xff
    551c:	add	r0, r0, #3
    5520:	ldr	r1, [fp, #12]
    5524:	str	r0, [r1, #64]	; 0x40
    5528:	mov	r0, #0
    552c:	str	r0, [sp, #32]
    5530:	ldr	r0, [fp, #12]
    5534:	ldrb	r0, [r0, #18]
    5538:	sub	r0, r0, #3
    553c:	cmp	r0, #12
    5540:	str	r0, [sp, #12]
    5544:	bhi	55dc <HV@@Base+0xa2c>
    5548:	add	r0, pc, #8
    554c:	ldr	r1, [sp, #12]
    5550:	ldr	r2, [r0, r1, lsl #2]
    5554:	add	pc, r0, r2
    5558:	andeq	r0, r0, r4, lsr r0
    555c:	andeq	r0, r0, r0, asr #32
    5560:	andeq	r0, r0, r4, lsl #1
    5564:	andeq	r0, r0, r4, lsl #1
    5568:	andeq	r0, r0, r4, lsl #1
    556c:	andeq	r0, r0, ip, asr #32
    5570:	andeq	r0, r0, r4, lsl #1
    5574:	andeq	r0, r0, r8, asr r0
    5578:	andeq	r0, r0, r4, rrx
    557c:	andeq	r0, r0, r4, lsl #1
    5580:	andeq	r0, r0, r4, lsl #1
    5584:	andeq	r0, r0, r0, ror r0
    5588:	andeq	r0, r0, ip, ror r0
    558c:	movw	r0, #20
    5590:	str	r0, [sp, #32]
    5594:	b	55dc <HV@@Base+0xa2c>
    5598:	movw	r0, #30
    559c:	str	r0, [sp, #32]
    55a0:	b	55dc <HV@@Base+0xa2c>
    55a4:	movw	r0, #12
    55a8:	str	r0, [sp, #32]
    55ac:	b	55dc <HV@@Base+0xa2c>
    55b0:	movw	r0, #125	; 0x7d
    55b4:	str	r0, [sp, #32]
    55b8:	b	55dc <HV@@Base+0xa2c>
    55bc:	movw	r0, #187	; 0xbb
    55c0:	str	r0, [sp, #32]
    55c4:	b	55dc <HV@@Base+0xa2c>
    55c8:	movw	r0, #228	; 0xe4
    55cc:	str	r0, [sp, #32]
    55d0:	b	55dc <HV@@Base+0xa2c>
    55d4:	movw	r0, #343	; 0x157
    55d8:	str	r0, [sp, #32]
    55dc:	ldr	r0, [fp, #12]
    55e0:	ldr	r0, [r0, #64]	; 0x40
    55e4:	ldr	r1, [sp, #32]
    55e8:	cmp	r0, r1
    55ec:	bge	5600 <HV@@Base+0xa50>
    55f0:	ldr	r0, [fp, #12]
    55f4:	ldr	r0, [r0, #64]	; 0x40
    55f8:	str	r0, [sp, #8]
    55fc:	b	5608 <HV@@Base+0xa58>
    5600:	ldr	r0, [sp, #32]
    5604:	str	r0, [sp, #8]
    5608:	ldr	r0, [sp, #8]
    560c:	ldr	r1, [fp, #12]
    5610:	str	r0, [r1, #64]	; 0x40
    5614:	ldr	r0, [fp, #12]
    5618:	add	r0, r0, #44	; 0x2c
    561c:	movw	r1, #2
    5620:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5624:	ldr	r1, [fp, #12]
    5628:	strb	r0, [r1, #60]	; 0x3c
    562c:	ldr	r0, [fp, #12]
    5630:	add	r0, r0, #44	; 0x2c
    5634:	add	r0, r0, #2
    5638:	movw	r1, #1
    563c:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5640:	ldr	r1, [fp, #12]
    5644:	strb	r0, [r1, #61]	; 0x3d
    5648:	ldr	r0, [fp, #-16]
    564c:	ldr	r1, [fp, #12]
    5650:	str	r0, [r1, #40]	; 0x28
    5654:	movw	r0, #1
    5658:	str	r0, [fp, #-4]
    565c:	ldr	r0, [fp, #-4]
    5660:	mov	sp, fp
    5664:	pop	{fp, pc}
    5668:	sub	sp, sp, #32
    566c:	str	r0, [sp, #28]
    5670:	str	r1, [sp, #24]
    5674:	str	r2, [sp, #20]
    5678:	movw	r0, #0
    567c:	str	r0, [sp]
    5680:	str	r0, [sp, #4]
    5684:	ldr	r0, [sp, #4]
    5688:	ldr	r1, [sp, #20]
    568c:	cmp	r0, r1
    5690:	bge	57d0 <HV@@Base+0xc20>
    5694:	ldr	r0, [sp, #4]
    5698:	movw	r1, #3
    569c:	mul	r0, r0, r1
    56a0:	str	r0, [sp, #16]
    56a4:	ldr	r0, [sp, #16]
    56a8:	add	r0, r0, #1
    56ac:	str	r0, [sp, #12]
    56b0:	ldr	r0, [sp, #16]
    56b4:	add	r0, r0, #2
    56b8:	str	r0, [sp, #8]
    56bc:	ldr	r0, [sp, #28]
    56c0:	ldr	r1, [sp, #16]
    56c4:	add	r0, r0, r1
    56c8:	ldrb	r0, [r0]
    56cc:	ldr	r1, [sp, #28]
    56d0:	ldr	r2, [sp, #12]
    56d4:	add	r1, r1, r2
    56d8:	ldrb	r1, [r1]
    56dc:	and	r0, r0, r1
    56e0:	ldr	r1, [sp, #28]
    56e4:	ldr	r2, [sp, #12]
    56e8:	add	r1, r1, r2
    56ec:	ldrb	r1, [r1]
    56f0:	ldr	r2, [sp, #28]
    56f4:	ldr	r3, [sp, #8]
    56f8:	add	r2, r2, r3
    56fc:	ldrb	r2, [r2]
    5700:	and	r1, r1, r2
    5704:	orr	r0, r0, r1
    5708:	ldr	r1, [sp, #28]
    570c:	ldr	r2, [sp, #8]
    5710:	add	r1, r1, r2
    5714:	ldrb	r1, [r1]
    5718:	ldr	r2, [sp, #28]
    571c:	ldr	r3, [sp, #16]
    5720:	add	r2, r2, r3
    5724:	ldrb	r2, [r2]
    5728:	and	r1, r1, r2
    572c:	orr	r0, r0, r1
    5730:	ldr	r1, [sp, #24]
    5734:	ldr	r2, [sp, #4]
    5738:	add	r1, r1, r2
    573c:	strb	r0, [r1]
    5740:	ldr	r0, [sp, #28]
    5744:	ldr	r1, [sp, #16]
    5748:	add	r0, r0, r1
    574c:	ldrb	r0, [r0]
    5750:	ldr	r1, [sp, #28]
    5754:	ldr	r2, [sp, #12]
    5758:	add	r1, r1, r2
    575c:	ldrb	r1, [r1]
    5760:	eor	r0, r0, r1
    5764:	ldr	r1, [sp, #28]
    5768:	ldr	r2, [sp, #12]
    576c:	add	r1, r1, r2
    5770:	ldrb	r1, [r1]
    5774:	ldr	r2, [sp, #28]
    5778:	ldr	r3, [sp, #8]
    577c:	add	r2, r2, r3
    5780:	ldrb	r2, [r2]
    5784:	eor	r1, r1, r2
    5788:	orr	r0, r0, r1
    578c:	ldr	r1, [sp, #28]
    5790:	ldr	r2, [sp, #8]
    5794:	add	r1, r1, r2
    5798:	ldrb	r1, [r1]
    579c:	ldr	r2, [sp, #28]
    57a0:	ldr	r3, [sp, #16]
    57a4:	add	r2, r2, r3
    57a8:	ldrb	r2, [r2]
    57ac:	eor	r1, r1, r2
    57b0:	orr	r0, r0, r1
    57b4:	ldr	r1, [sp]
    57b8:	add	r0, r1, r0
    57bc:	str	r0, [sp]
    57c0:	ldr	r0, [sp, #4]
    57c4:	add	r0, r0, #1
    57c8:	str	r0, [sp, #4]
    57cc:	b	5684 <HV@@Base+0xad4>
    57d0:	ldr	r0, [sp]
    57d4:	ldr	r1, [sp, #20]
    57d8:	movw	r2, #4
    57dc:	sdiv	r1, r1, r2
    57e0:	cmp	r0, r1
    57e4:	movw	r0, #0
    57e8:	movlt	r0, #1
    57ec:	and	r0, r0, #1
    57f0:	add	sp, sp, #32
    57f4:	bx	lr

000057f8 <try_clock@@Base>:
    57f8:	push	{fp, lr}
    57fc:	mov	fp, sp
    5800:	sub	sp, sp, #72	; 0x48
    5804:	sub	r2, fp, #34	; 0x22
    5808:	str	r0, [fp, #-8]
    580c:	str	r1, [fp, #-12]
    5810:	ldr	r0, [fp, #-12]
    5814:	movw	r1, #2824	; 0xb08
    5818:	add	r0, r0, r1
    581c:	add	r0, r0, #68	; 0x44
    5820:	str	r0, [fp, #-16]
    5824:	ldr	r0, [fp, #-16]
    5828:	mov	r1, r2
    582c:	movw	r2, #18
    5830:	bl	5668 <HV@@Base+0xab8>
    5834:	cmp	r0, #0
    5838:	bne	5848 <try_clock@@Base+0x50>
    583c:	movw	r0, #0
    5840:	strb	r0, [fp, #-1]
    5844:	b	58d8 <try_clock@@Base+0xe0>
    5848:	add	r1, sp, #20
    584c:	sub	r0, fp, #34	; 0x22
    5850:	ldr	r2, [fp, #-8]
    5854:	ldr	r3, [fp, #-12]
    5858:	movw	ip, #18
    585c:	str	r3, [sp, #12]
    5860:	mov	r3, ip
    5864:	movw	ip, #0
    5868:	str	ip, [sp]
    586c:	ldr	ip, [sp, #12]
    5870:	str	ip, [sp, #4]
    5874:	bl	5130 <HV@@Base+0x580>
    5878:	add	r0, sp, #20
    587c:	movw	r1, #10
    5880:	bl	58e4 <try_clock@@Base+0xec>
    5884:	strh	r0, [sp, #18]
    5888:	add	r0, sp, #20
    588c:	add	r0, r0, #10
    5890:	movw	r1, #8
    5894:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5898:	strb	r0, [sp, #17]
    589c:	ldrh	r0, [sp, #18]
    58a0:	uxth	r0, r0
    58a4:	ldrb	r1, [sp, #17]
    58a8:	bl	5954 <try_clock@@Base+0x15c>
    58ac:	ldr	r1, [fp, #-12]
    58b0:	strb	r0, [r1, #9]
    58b4:	add	r0, sp, #20
    58b8:	add	r0, r0, #3
    58bc:	movw	r1, #4
    58c0:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    58c4:	ldr	r1, [fp, #-12]
    58c8:	strb	r0, [r1, #18]
    58cc:	ldr	r0, [fp, #-12]
    58d0:	ldrb	r0, [r0, #9]
    58d4:	strb	r0, [fp, #-1]
    58d8:	ldrb	r0, [fp, #-1]
    58dc:	mov	sp, fp
    58e0:	pop	{fp, pc}
    58e4:	sub	sp, sp, #16
    58e8:	str	r0, [sp, #12]
    58ec:	str	r1, [sp, #8]
    58f0:	movw	r0, #0
    58f4:	strh	r0, [sp, #2]
    58f8:	movw	r0, #0
    58fc:	str	r0, [sp, #4]
    5900:	ldr	r0, [sp, #4]
    5904:	ldr	r1, [sp, #8]
    5908:	cmp	r0, r1
    590c:	bge	5948 <try_clock@@Base+0x150>
    5910:	ldr	r0, [sp, #12]
    5914:	ldr	r1, [sp, #4]
    5918:	add	r0, r0, r1
    591c:	ldrb	r0, [r0]
    5920:	uxth	r0, r0
    5924:	ldr	r1, [sp, #4]
    5928:	lsl	r0, r0, r1
    592c:	ldrh	r1, [sp, #2]
    5930:	orr	r0, r1, r0
    5934:	strh	r0, [sp, #2]
    5938:	ldr	r0, [sp, #4]
    593c:	add	r0, r0, #1
    5940:	str	r0, [sp, #4]
    5944:	b	5900 <try_clock@@Base+0x108>
    5948:	ldrh	r0, [sp, #2]
    594c:	add	sp, sp, #16
    5950:	bx	lr
    5954:	push	{fp, lr}
    5958:	mov	fp, sp
    595c:	sub	sp, sp, #8
    5960:	strh	r0, [fp, #-2]
    5964:	strb	r1, [fp, #-3]
    5968:	movw	r0, #9
    596c:	str	r0, [sp]
    5970:	ldr	r0, [sp]
    5974:	cmp	r0, #0
    5978:	blt	59d8 <try_clock@@Base+0x1e0>
    597c:	ldrb	r0, [fp, #-3]
    5980:	and	r0, r0, #128	; 0x80
    5984:	cmp	r0, #0
    5988:	beq	5998 <try_clock@@Base+0x1a0>
    598c:	ldrb	r0, [fp, #-3]
    5990:	eor	r0, r0, #101	; 0x65
    5994:	strb	r0, [fp, #-3]
    5998:	ldrb	r0, [fp, #-3]
    599c:	lsl	r0, r0, #1
    59a0:	ldrb	r1, [fp, #-3]
    59a4:	asr	r1, r1, #7
    59a8:	ldrh	r2, [fp, #-2]
    59ac:	ldr	r3, [sp]
    59b0:	asr	r2, r2, r3
    59b4:	eor	r1, r1, r2
    59b8:	and	r1, r1, #1
    59bc:	orr	r0, r0, r1
    59c0:	strb	r0, [fp, #-3]
    59c4:	ldr	r0, [sp]
    59c8:	mvn	r1, #0
    59cc:	add	r0, r0, r1
    59d0:	str	r0, [sp]
    59d4:	b	5970 <try_clock@@Base+0x178>
    59d8:	ldrb	r0, [fp, #-3]
    59dc:	bl	7450 <clock_from_fhs@@Base+0x10a8>
    59e0:	and	r0, r0, #255	; 0xff
    59e4:	mov	sp, fp
    59e8:	pop	{fp, pc}

000059ec <btbb_decode_header@@Base>:
    59ec:	push	{fp, lr}
    59f0:	mov	fp, sp
    59f4:	sub	sp, sp, #48	; 0x30
    59f8:	str	r0, [fp, #-8]
    59fc:	ldr	r0, [fp, #-8]
    5a00:	movw	r1, #2824	; 0xb08
    5a04:	add	r0, r0, r1
    5a08:	add	r0, r0, #68	; 0x44
    5a0c:	str	r0, [fp, #-12]
    5a10:	ldr	r0, [fp, #-8]
    5a14:	movw	r1, #4
    5a18:	bl	260c <btbb_packet_get_flag@plt>
    5a1c:	cmp	r0, #0
    5a20:	beq	5b34 <btbb_decode_header@@Base+0x148>
    5a24:	add	r1, sp, #18
    5a28:	ldr	r0, [fp, #-12]
    5a2c:	movw	r2, #18
    5a30:	bl	5668 <HV@@Base+0xab8>
    5a34:	cmp	r0, #0
    5a38:	beq	5b34 <btbb_decode_header@@Base+0x148>
    5a3c:	add	r0, sp, #18
    5a40:	ldr	r1, [fp, #-8]
    5a44:	add	r1, r1, #22
    5a48:	ldr	r2, [fp, #-8]
    5a4c:	ldr	r2, [r2, #2816]	; 0xb00
    5a50:	ldr	r3, [fp, #-8]
    5a54:	movw	ip, #18
    5a58:	str	r3, [sp, #8]
    5a5c:	mov	r3, ip
    5a60:	movw	ip, #0
    5a64:	str	ip, [sp]
    5a68:	ldr	ip, [sp, #8]
    5a6c:	str	ip, [sp, #4]
    5a70:	bl	5130 <HV@@Base+0x580>
    5a74:	ldr	r0, [fp, #-8]
    5a78:	add	r0, r0, #22
    5a7c:	movw	r1, #10
    5a80:	bl	58e4 <try_clock@@Base+0xec>
    5a84:	strh	r0, [sp, #14]
    5a88:	ldr	r0, [fp, #-8]
    5a8c:	add	r0, r0, #22
    5a90:	add	r0, r0, #10
    5a94:	movw	r1, #8
    5a98:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5a9c:	strb	r0, [sp, #13]
    5aa0:	ldrh	r0, [sp, #14]
    5aa4:	uxth	r0, r0
    5aa8:	ldrb	r1, [sp, #13]
    5aac:	bl	5954 <try_clock@@Base+0x15c>
    5ab0:	strb	r0, [sp, #17]
    5ab4:	ldrb	r0, [sp, #17]
    5ab8:	ldr	r1, [fp, #-8]
    5abc:	ldrb	r1, [r1, #9]
    5ac0:	cmp	r0, r1
    5ac4:	bne	5b30 <btbb_decode_header@@Base+0x144>
    5ac8:	ldr	r0, [fp, #-8]
    5acc:	add	r0, r0, #22
    5ad0:	movw	r1, #3
    5ad4:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5ad8:	ldr	r1, [fp, #-8]
    5adc:	strb	r0, [r1, #19]
    5ae0:	ldr	r0, [fp, #-8]
    5ae4:	add	r0, r0, #22
    5ae8:	add	r0, r0, #3
    5aec:	movw	r1, #4
    5af0:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5af4:	ldr	r1, [fp, #-8]
    5af8:	strb	r0, [r1, #18]
    5afc:	ldr	r0, [fp, #-8]
    5b00:	add	r0, r0, #22
    5b04:	add	r0, r0, #7
    5b08:	movw	r1, #3
    5b0c:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5b10:	ldr	r1, [fp, #-8]
    5b14:	strb	r0, [r1, #20]
    5b18:	ldrb	r0, [sp, #13]
    5b1c:	ldr	r1, [fp, #-8]
    5b20:	strb	r0, [r1, #21]
    5b24:	movw	r0, #1
    5b28:	str	r0, [fp, #-4]
    5b2c:	b	5b3c <btbb_decode_header@@Base+0x150>
    5b30:	b	5b34 <btbb_decode_header@@Base+0x148>
    5b34:	movw	r0, #0
    5b38:	str	r0, [fp, #-4]
    5b3c:	ldr	r0, [fp, #-4]
    5b40:	mov	sp, fp
    5b44:	pop	{fp, pc}

00005b48 <btbb_decode_payload@@Base>:
    5b48:	push	{fp, lr}
    5b4c:	mov	fp, sp
    5b50:	sub	sp, sp, #16
    5b54:	str	r0, [fp, #-4]
    5b58:	mov	r0, #0
    5b5c:	str	r0, [sp, #8]
    5b60:	ldr	r1, [fp, #-4]
    5b64:	str	r0, [r1, #40]	; 0x28
    5b68:	ldr	r0, [fp, #-4]
    5b6c:	ldrb	r0, [r0, #18]
    5b70:	mov	r1, r0
    5b74:	cmp	r0, #15
    5b78:	str	r1, [sp, #4]
    5b7c:	bhi	5d68 <btbb_decode_payload@@Base+0x220>
    5b80:	add	r0, pc, #8
    5b84:	ldr	r1, [sp, #4]
    5b88:	ldr	r2, [r0, r1, lsl #2]
    5b8c:	add	pc, r0, r2
    5b90:	andeq	r0, r0, r0, asr #32
    5b94:	andeq	r0, r0, r8, asr r0
    5b98:	andeq	r0, r0, r0, ror r0
    5b9c:	andeq	r0, r0, r8, lsl #1
    5ba0:	andeq	r0, r0, r0, lsr #1
    5ba4:	strheq	r0, [r0], -r8
    5ba8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5bac:	andeq	r0, r0, r8, ror #1
    5bb0:	andeq	r0, r0, ip, lsl r1
    5bb4:	andeq	r0, r0, r4, lsr r1
    5bb8:	andeq	r0, r0, ip, asr #2
    5bbc:	andeq	r0, r0, r4, ror #2
    5bc0:	andeq	r0, r0, ip, ror r1
    5bc4:	muleq	r0, r4, r1
    5bc8:	andeq	r0, r0, ip, lsr #3
    5bcc:	andeq	r0, r0, r4, asr #3
    5bd0:	ldr	r0, [fp, #-4]
    5bd4:	movw	r1, #0
    5bd8:	str	r1, [r0, #64]	; 0x40
    5bdc:	movw	r0, #1
    5be0:	str	r0, [sp, #8]
    5be4:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5be8:	ldr	r0, [fp, #-4]
    5bec:	movw	r1, #0
    5bf0:	str	r1, [r0, #64]	; 0x40
    5bf4:	movw	r0, #1
    5bf8:	str	r0, [sp, #8]
    5bfc:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5c00:	ldr	r0, [fp, #-4]
    5c04:	ldr	r0, [r0, #2816]	; 0xb00
    5c08:	ldr	r1, [fp, #-4]
    5c0c:	bl	2618 <fhs@plt>
    5c10:	str	r0, [sp, #8]
    5c14:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5c18:	ldr	r0, [fp, #-4]
    5c1c:	ldr	r0, [r0, #2816]	; 0xb00
    5c20:	ldr	r1, [fp, #-4]
    5c24:	bl	2690 <DM@plt>
    5c28:	str	r0, [sp, #8]
    5c2c:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5c30:	ldr	r0, [fp, #-4]
    5c34:	ldr	r0, [r0, #2816]	; 0xb00
    5c38:	ldr	r1, [fp, #-4]
    5c3c:	bl	28dc <DH@plt>
    5c40:	str	r0, [sp, #8]
    5c44:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5c48:	ldr	r0, [fp, #-4]
    5c4c:	ldr	r0, [r0, #2816]	; 0xb00
    5c50:	ldr	r1, [fp, #-4]
    5c54:	bl	26a8 <HV@plt>
    5c58:	str	r0, [sp, #8]
    5c5c:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5c60:	ldr	r0, [fp, #-4]
    5c64:	ldr	r0, [r0, #2816]	; 0xb00
    5c68:	ldr	r1, [fp, #-4]
    5c6c:	bl	26a8 <HV@plt>
    5c70:	str	r0, [sp, #8]
    5c74:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5c78:	ldr	r0, [fp, #-4]
    5c7c:	ldr	r0, [r0, #2816]	; 0xb00
    5c80:	ldr	r1, [fp, #-4]
    5c84:	bl	2864 <EV3@plt>
    5c88:	str	r0, [sp, #8]
    5c8c:	cmp	r0, #1
    5c90:	bgt	5ca8 <btbb_decode_payload@@Base+0x160>
    5c94:	ldr	r0, [fp, #-4]
    5c98:	ldr	r0, [r0, #2816]	; 0xb00
    5c9c:	ldr	r1, [fp, #-4]
    5ca0:	bl	26a8 <HV@plt>
    5ca4:	str	r0, [sp, #8]
    5ca8:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5cac:	ldr	r0, [fp, #-4]
    5cb0:	ldr	r0, [r0, #2816]	; 0xb00
    5cb4:	ldr	r1, [fp, #-4]
    5cb8:	bl	2690 <DM@plt>
    5cbc:	str	r0, [sp, #8]
    5cc0:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5cc4:	ldr	r0, [fp, #-4]
    5cc8:	ldr	r0, [r0, #2816]	; 0xb00
    5ccc:	ldr	r1, [fp, #-4]
    5cd0:	bl	28dc <DH@plt>
    5cd4:	str	r0, [sp, #8]
    5cd8:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5cdc:	ldr	r0, [fp, #-4]
    5ce0:	ldr	r0, [r0, #2816]	; 0xb00
    5ce4:	ldr	r1, [fp, #-4]
    5ce8:	bl	2690 <DM@plt>
    5cec:	str	r0, [sp, #8]
    5cf0:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5cf4:	ldr	r0, [fp, #-4]
    5cf8:	ldr	r0, [r0, #2816]	; 0xb00
    5cfc:	ldr	r1, [fp, #-4]
    5d00:	bl	28dc <DH@plt>
    5d04:	str	r0, [sp, #8]
    5d08:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5d0c:	ldr	r0, [fp, #-4]
    5d10:	ldr	r0, [r0, #2816]	; 0xb00
    5d14:	ldr	r1, [fp, #-4]
    5d18:	bl	2624 <EV4@plt>
    5d1c:	str	r0, [sp, #8]
    5d20:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5d24:	ldr	r0, [fp, #-4]
    5d28:	ldr	r0, [r0, #2816]	; 0xb00
    5d2c:	ldr	r1, [fp, #-4]
    5d30:	bl	28c4 <EV5@plt>
    5d34:	str	r0, [sp, #8]
    5d38:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5d3c:	ldr	r0, [fp, #-4]
    5d40:	ldr	r0, [r0, #2816]	; 0xb00
    5d44:	ldr	r1, [fp, #-4]
    5d48:	bl	2690 <DM@plt>
    5d4c:	str	r0, [sp, #8]
    5d50:	b	5d68 <btbb_decode_payload@@Base+0x220>
    5d54:	ldr	r0, [fp, #-4]
    5d58:	ldr	r0, [r0, #2816]	; 0xb00
    5d5c:	ldr	r1, [fp, #-4]
    5d60:	bl	28dc <DH@plt>
    5d64:	str	r0, [sp, #8]
    5d68:	ldr	r0, [fp, #-4]
    5d6c:	movw	r1, #7
    5d70:	movw	r2, #1
    5d74:	bl	25b8 <btbb_packet_set_flag@plt>
    5d78:	ldr	r0, [sp, #8]
    5d7c:	mov	sp, fp
    5d80:	pop	{fp, pc}

00005d84 <btbb_decode@@Base>:
    5d84:	push	{fp, lr}
    5d88:	mov	fp, sp
    5d8c:	sub	sp, sp, #16
    5d90:	str	r0, [fp, #-4]
    5d94:	movw	r0, #0
    5d98:	str	r0, [sp, #8]
    5d9c:	ldr	r1, [fp, #-4]
    5da0:	str	r0, [sp, #4]
    5da4:	mov	r0, r1
    5da8:	movw	r1, #7
    5dac:	ldr	r2, [sp, #4]
    5db0:	bl	25b8 <btbb_packet_set_flag@plt>
    5db4:	ldr	r0, [fp, #-4]
    5db8:	bl	27bc <btbb_decode_header@plt>
    5dbc:	cmp	r0, #0
    5dc0:	beq	5dd0 <btbb_decode@@Base+0x4c>
    5dc4:	ldr	r0, [fp, #-4]
    5dc8:	bl	2900 <btbb_decode_payload@plt>
    5dcc:	str	r0, [sp, #8]
    5dd0:	ldr	r0, [sp, #8]
    5dd4:	cmp	r0, #0
    5dd8:	ble	5e08 <btbb_decode@@Base+0x84>
    5ddc:	ldr	r0, [pc, #48]	; 5e14 <btbb_decode@@Base+0x90>
    5de0:	add	r0, pc, r0
    5de4:	ldr	r1, [fp, #-4]
    5de8:	ldr	r1, [r1, #2816]	; 0xb00
    5dec:	and	r1, r1, #63	; 0x3f
    5df0:	ldr	r2, [sp, #8]
    5df4:	bl	2588 <printf@plt>
    5df8:	ldr	r1, [fp, #-4]
    5dfc:	str	r0, [sp]
    5e00:	mov	r0, r1
    5e04:	bl	2924 <btbb_print_packet@plt>
    5e08:	ldr	r0, [sp, #8]
    5e0c:	mov	sp, fp
    5e10:	pop	{fp, pc}
    5e14:			; <UNDEFINED> instruction: 0x000174b6

00005e18 <btbb_print_packet@@Base>:
    5e18:	push	{fp, lr}
    5e1c:	mov	fp, sp
    5e20:	sub	sp, sp, #32
    5e24:	str	r0, [fp, #-4]
    5e28:	ldr	r0, [fp, #-4]
    5e2c:	movw	r1, #7
    5e30:	bl	260c <btbb_packet_get_flag@plt>
    5e34:	cmp	r0, #0
    5e38:	beq	5f8c <btbb_print_packet@@Base+0x174>
    5e3c:	ldr	r0, [pc, #336]	; 5f94 <btbb_print_packet@@Base+0x17c>
    5e40:	add	r0, pc, r0
    5e44:	ldr	r1, [pc, #332]	; 5f98 <btbb_print_packet@@Base+0x180>
    5e48:	add	r1, pc, r1
    5e4c:	ldr	r2, [fp, #-4]
    5e50:	ldrb	r2, [r2, #18]
    5e54:	mov	r3, r2
    5e58:	ldr	ip, [pc, #344]	; 5fb8 <btbb_print_packet@@Base+0x1a0>
    5e5c:	add	ip, pc, ip
    5e60:	add	r2, ip, r2, lsl #2
    5e64:	ldr	r2, [r2]
    5e68:	str	r1, [fp, #-12]
    5e6c:	mov	r1, r2
    5e70:	str	r3, [sp, #16]
    5e74:	bl	2588 <printf@plt>
    5e78:	ldr	r1, [fp, #-4]
    5e7c:	ldr	r1, [r1, #40]	; 0x28
    5e80:	cmp	r1, #0
    5e84:	ble	5efc <btbb_print_packet@@Base+0xe4>
    5e88:	ldr	r0, [pc, #280]	; 5fa8 <btbb_print_packet@@Base+0x190>
    5e8c:	add	r0, pc, r0
    5e90:	ldr	r1, [fp, #-4]
    5e94:	ldrb	r1, [r1, #19]
    5e98:	bl	2588 <printf@plt>
    5e9c:	ldr	r1, [pc, #256]	; 5fa4 <btbb_print_packet@@Base+0x18c>
    5ea0:	add	r1, pc, r1
    5ea4:	ldr	r2, [fp, #-4]
    5ea8:	ldrb	r2, [r2, #60]	; 0x3c
    5eac:	str	r0, [sp, #12]
    5eb0:	mov	r0, r1
    5eb4:	mov	r1, r2
    5eb8:	bl	2588 <printf@plt>
    5ebc:	ldr	r1, [pc, #220]	; 5fa0 <btbb_print_packet@@Base+0x188>
    5ec0:	add	r1, pc, r1
    5ec4:	ldr	r2, [fp, #-4]
    5ec8:	ldrb	r2, [r2, #61]	; 0x3d
    5ecc:	str	r0, [sp, #8]
    5ed0:	mov	r0, r1
    5ed4:	mov	r1, r2
    5ed8:	bl	2588 <printf@plt>
    5edc:	ldr	r1, [pc, #184]	; 5f9c <btbb_print_packet@@Base+0x184>
    5ee0:	add	r1, pc, r1
    5ee4:	ldr	r2, [fp, #-4]
    5ee8:	ldr	r2, [r2, #64]	; 0x40
    5eec:	str	r0, [sp, #4]
    5ef0:	mov	r0, r1
    5ef4:	mov	r1, r2
    5ef8:	bl	2588 <printf@plt>
    5efc:	ldr	r0, [fp, #-4]
    5f00:	ldr	r0, [r0, #64]	; 0x40
    5f04:	cmp	r0, #0
    5f08:	beq	5f88 <btbb_print_packet@@Base+0x170>
    5f0c:	ldr	r0, [pc, #152]	; 5fac <btbb_print_packet@@Base+0x194>
    5f10:	add	r0, pc, r0
    5f14:	bl	2588 <printf@plt>
    5f18:	movw	r1, #0
    5f1c:	str	r1, [fp, #-8]
    5f20:	ldr	r0, [fp, #-8]
    5f24:	ldr	r1, [fp, #-4]
    5f28:	ldr	r1, [r1, #64]	; 0x40
    5f2c:	cmp	r0, r1
    5f30:	bge	5f7c <btbb_print_packet@@Base+0x164>
    5f34:	ldr	r0, [fp, #-4]
    5f38:	add	r0, r0, #68	; 0x44
    5f3c:	ldr	r1, [fp, #-8]
    5f40:	lsl	r1, r1, #3
    5f44:	add	r0, r0, r1
    5f48:	movw	r1, #8
    5f4c:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    5f50:	ldr	r1, [pc, #92]	; 5fb4 <btbb_print_packet@@Base+0x19c>
    5f54:	add	r1, pc, r1
    5f58:	and	r0, r0, #255	; 0xff
    5f5c:	str	r0, [sp]
    5f60:	mov	r0, r1
    5f64:	ldr	r1, [sp]
    5f68:	bl	2588 <printf@plt>
    5f6c:	ldr	r0, [fp, #-8]
    5f70:	add	r0, r0, #1
    5f74:	str	r0, [fp, #-8]
    5f78:	b	5f20 <btbb_print_packet@@Base+0x108>
    5f7c:	ldr	r0, [pc, #44]	; 5fb0 <btbb_print_packet@@Base+0x198>
    5f80:	add	r0, pc, r0
    5f84:	bl	2588 <printf@plt>
    5f88:	b	5f8c <btbb_print_packet@@Base+0x174>
    5f8c:	mov	sp, fp
    5f90:	pop	{fp, pc}
    5f94:	andeq	r7, r1, r0, lsl #9
    5f98:	andeq	lr, r2, r0, lsl #1
    5f9c:	andeq	r7, r1, r3, lsl r4
    5fa0:	andeq	r7, r1, r7, lsr #8
    5fa4:	andeq	r7, r1, fp, lsr r4
    5fa8:	andeq	r7, r1, r0, asr #8
    5fac:	strdeq	r7, [r1], -lr
    5fb0:	andeq	r7, r1, r2, ror #23
    5fb4:	andeq	r7, r1, r5, asr sp
    5fb8:	andeq	lr, r2, ip, rrx

00005fbc <tun_format@@Base>:
    5fbc:	push	{fp, lr}
    5fc0:	mov	fp, sp
    5fc4:	sub	sp, sp, #24
    5fc8:	str	r0, [fp, #-4]
    5fcc:	ldr	r0, [fp, #-4]
    5fd0:	ldr	r0, [r0, #64]	; 0x40
    5fd4:	add	r0, r0, #9
    5fd8:	str	r0, [fp, #-8]
    5fdc:	ldr	r0, [fp, #-8]
    5fe0:	bl	2744 <malloc@plt>
    5fe4:	str	r0, [sp, #12]
    5fe8:	ldr	r0, [fp, #-4]
    5fec:	ldr	r0, [r0, #2816]	; 0xb00
    5ff0:	and	r0, r0, #255	; 0xff
    5ff4:	ldr	r1, [sp, #12]
    5ff8:	strb	r0, [r1]
    5ffc:	ldr	r0, [fp, #-4]
    6000:	ldr	r0, [r0, #2816]	; 0xb00
    6004:	lsr	r0, r0, #8
    6008:	and	r0, r0, #255	; 0xff
    600c:	ldr	r1, [sp, #12]
    6010:	strb	r0, [r1, #1]
    6014:	ldr	r0, [fp, #-4]
    6018:	ldr	r0, [r0, #2816]	; 0xb00
    601c:	lsr	r0, r0, #16
    6020:	and	r0, r0, #255	; 0xff
    6024:	ldr	r1, [sp, #12]
    6028:	strb	r0, [r1, #2]
    602c:	ldr	r0, [fp, #-4]
    6030:	ldr	r0, [r0, #2816]	; 0xb00
    6034:	lsr	r0, r0, #24
    6038:	and	r0, r0, #255	; 0xff
    603c:	ldr	r1, [sp, #12]
    6040:	strb	r0, [r1, #3]
    6044:	ldr	r0, [fp, #-4]
    6048:	ldrb	r0, [r0, #8]
    604c:	ldr	r1, [sp, #12]
    6050:	strb	r0, [r1, #4]
    6054:	ldr	r0, [fp, #-4]
    6058:	movw	r1, #5
    605c:	bl	260c <btbb_packet_get_flag@plt>
    6060:	ldr	r1, [fp, #-4]
    6064:	str	r0, [sp, #4]
    6068:	mov	r0, r1
    606c:	movw	r1, #1
    6070:	bl	260c <btbb_packet_get_flag@plt>
    6074:	lsl	r0, r0, #1
    6078:	ldr	r1, [sp, #4]
    607c:	orr	r0, r1, r0
    6080:	ldr	r1, [sp, #12]
    6084:	strb	r0, [r1, #5]
    6088:	ldr	r0, [fp, #-4]
    608c:	add	r0, r0, #22
    6090:	movw	r1, #7
    6094:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    6098:	ldr	r1, [sp, #12]
    609c:	strb	r0, [r1, #6]
    60a0:	ldr	r0, [fp, #-4]
    60a4:	add	r0, r0, #22
    60a8:	add	r0, r0, #7
    60ac:	movw	r1, #3
    60b0:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    60b4:	ldr	r1, [sp, #12]
    60b8:	strb	r0, [r1, #7]
    60bc:	ldr	r0, [fp, #-4]
    60c0:	add	r0, r0, #22
    60c4:	add	r0, r0, #10
    60c8:	movw	r1, #8
    60cc:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    60d0:	ldr	r1, [sp, #12]
    60d4:	strb	r0, [r1, #8]
    60d8:	movw	r0, #0
    60dc:	str	r0, [sp, #8]
    60e0:	ldr	r0, [sp, #8]
    60e4:	ldr	r1, [fp, #-4]
    60e8:	ldr	r1, [r1, #64]	; 0x40
    60ec:	cmp	r0, r1
    60f0:	bge	6134 <tun_format@@Base+0x178>
    60f4:	ldr	r0, [fp, #-4]
    60f8:	add	r0, r0, #68	; 0x44
    60fc:	ldr	r1, [sp, #8]
    6100:	lsl	r1, r1, #3
    6104:	add	r0, r0, r1
    6108:	movw	r1, #8
    610c:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    6110:	ldr	r1, [sp, #12]
    6114:	ldr	r2, [sp, #8]
    6118:	add	r2, r2, #9
    611c:	add	r1, r1, r2
    6120:	strb	r0, [r1]
    6124:	ldr	r0, [sp, #8]
    6128:	add	r0, r0, #1
    612c:	str	r0, [sp, #8]
    6130:	b	60e0 <tun_format@@Base+0x124>
    6134:	ldr	r0, [sp, #12]
    6138:	mov	sp, fp
    613c:	pop	{fp, pc}

00006140 <btbb_header_present@@Base>:
    6140:	sub	sp, sp, #32
    6144:	str	r0, [sp, #24]
    6148:	ldr	r0, [sp, #24]
    614c:	movw	r1, #2824	; 0xb08
    6150:	add	r0, r0, r1
    6154:	add	r0, r0, #63	; 0x3f
    6158:	str	r0, [sp, #20]
    615c:	movw	r0, #0
    6160:	str	r0, [sp, #16]
    6164:	ldr	r0, [sp, #24]
    6168:	movw	r1, #2822	; 0xb06
    616c:	add	r0, r0, r1
    6170:	ldrh	r0, [r0]
    6174:	cmp	r0, #122	; 0x7a
    6178:	bge	6188 <btbb_header_present@@Base+0x48>
    617c:	movw	r0, #0
    6180:	str	r0, [sp, #28]
    6184:	b	6310 <btbb_header_present@@Base+0x1d0>
    6188:	ldr	r0, [sp, #20]
    618c:	ldrb	r0, [r0]
    6190:	strb	r0, [sp, #15]
    6194:	ldr	r0, [sp, #20]
    6198:	ldrb	r0, [r0, #1]
    619c:	ldrsb	r1, [sp, #15]
    61a0:	cmp	r1, #0
    61a4:	movw	r1, #0
    61a8:	movne	r1, #1
    61ac:	mvn	r2, #0
    61b0:	eor	r1, r1, r2
    61b4:	and	r1, r1, #1
    61b8:	eor	r0, r0, r1
    61bc:	ldr	r1, [sp, #16]
    61c0:	add	r0, r1, r0
    61c4:	str	r0, [sp, #16]
    61c8:	ldr	r0, [sp, #20]
    61cc:	ldrb	r0, [r0, #2]
    61d0:	ldrb	r1, [sp, #15]
    61d4:	eor	r0, r0, r1
    61d8:	ldr	r1, [sp, #16]
    61dc:	add	r0, r1, r0
    61e0:	str	r0, [sp, #16]
    61e4:	ldr	r0, [sp, #20]
    61e8:	ldrb	r0, [r0, #3]
    61ec:	ldrsb	r1, [sp, #15]
    61f0:	cmp	r1, #0
    61f4:	movw	r1, #0
    61f8:	movne	r1, #1
    61fc:	eor	r1, r1, r2
    6200:	and	r1, r1, #1
    6204:	eor	r0, r0, r1
    6208:	ldr	r1, [sp, #16]
    620c:	add	r0, r1, r0
    6210:	str	r0, [sp, #16]
    6214:	ldr	r0, [sp, #20]
    6218:	ldrb	r0, [r0, #4]
    621c:	ldrb	r1, [sp, #15]
    6220:	eor	r0, r0, r1
    6224:	ldr	r1, [sp, #16]
    6228:	add	r0, r1, r0
    622c:	str	r0, [sp, #16]
    6230:	ldr	r0, [sp, #20]
    6234:	add	r0, r0, #5
    6238:	str	r0, [sp, #20]
    623c:	movw	r0, #0
    6240:	str	r0, [sp, #8]
    6244:	ldr	r0, [sp, #8]
    6248:	cmp	r0, #54	; 0x36
    624c:	bge	62f8 <btbb_header_present@@Base+0x1b8>
    6250:	ldr	r0, [sp, #8]
    6254:	add	r0, r0, #1
    6258:	str	r0, [sp, #4]
    625c:	ldr	r0, [sp, #8]
    6260:	add	r0, r0, #2
    6264:	str	r0, [sp]
    6268:	ldr	r0, [sp, #20]
    626c:	ldr	r1, [sp, #8]
    6270:	add	r0, r0, r1
    6274:	ldrb	r0, [r0]
    6278:	ldr	r1, [sp, #20]
    627c:	ldr	r2, [sp, #4]
    6280:	add	r1, r1, r2
    6284:	ldrb	r1, [r1]
    6288:	eor	r0, r0, r1
    628c:	ldr	r1, [sp, #20]
    6290:	ldr	r2, [sp, #4]
    6294:	add	r1, r1, r2
    6298:	ldrb	r1, [r1]
    629c:	ldr	r2, [sp, #20]
    62a0:	ldr	r3, [sp]
    62a4:	add	r2, r2, r3
    62a8:	ldrb	r2, [r2]
    62ac:	eor	r1, r1, r2
    62b0:	orr	r0, r0, r1
    62b4:	ldr	r1, [sp, #20]
    62b8:	ldr	r2, [sp]
    62bc:	add	r1, r1, r2
    62c0:	ldrb	r1, [r1]
    62c4:	ldr	r2, [sp, #20]
    62c8:	ldr	r3, [sp, #8]
    62cc:	add	r2, r2, r3
    62d0:	ldrb	r2, [r2]
    62d4:	eor	r1, r1, r2
    62d8:	orr	r0, r0, r1
    62dc:	ldr	r1, [sp, #16]
    62e0:	add	r0, r1, r0
    62e4:	str	r0, [sp, #16]
    62e8:	ldr	r0, [sp, #8]
    62ec:	add	r0, r0, #3
    62f0:	str	r0, [sp, #8]
    62f4:	b	6244 <btbb_header_present@@Base+0x104>
    62f8:	ldr	r0, [sp, #16]
    62fc:	cmp	r0, #5
    6300:	movw	r0, #0
    6304:	movlt	r0, #1
    6308:	and	r0, r0, #1
    630c:	str	r0, [sp, #28]
    6310:	ldr	r0, [sp, #28]
    6314:	add	sp, sp, #32
    6318:	bx	lr

0000631c <lap_from_fhs@@Base>:
    631c:	push	{fp, lr}
    6320:	mov	fp, sp
    6324:	sub	sp, sp, #8
    6328:	str	r0, [sp, #4]
    632c:	ldr	r0, [sp, #4]
    6330:	add	r0, r0, #68	; 0x44
    6334:	add	r0, r0, #34	; 0x22
    6338:	movw	r1, #24
    633c:	bl	4018 <btbb_packet_get_header_packed@@Base+0x28>
    6340:	mov	sp, fp
    6344:	pop	{fp, pc}

00006348 <uap_from_fhs@@Base>:
    6348:	push	{fp, lr}
    634c:	mov	fp, sp
    6350:	sub	sp, sp, #8
    6354:	str	r0, [sp, #4]
    6358:	ldr	r0, [sp, #4]
    635c:	add	r0, r0, #68	; 0x44
    6360:	add	r0, r0, #64	; 0x40
    6364:	movw	r1, #8
    6368:	bl	3134 <promiscuous_packet_search@@Base+0x254>
    636c:	and	r0, r0, #255	; 0xff
    6370:	mov	sp, fp
    6374:	pop	{fp, pc}

00006378 <nap_from_fhs@@Base>:
    6378:	push	{fp, lr}
    637c:	mov	fp, sp
    6380:	sub	sp, sp, #8
    6384:	str	r0, [sp, #4]
    6388:	ldr	r0, [sp, #4]
    638c:	add	r0, r0, #68	; 0x44
    6390:	add	r0, r0, #72	; 0x48
    6394:	movw	r1, #16
    6398:	bl	58e4 <try_clock@@Base+0xec>
    639c:	uxth	r0, r0
    63a0:	mov	sp, fp
    63a4:	pop	{fp, pc}

000063a8 <clock_from_fhs@@Base>:
    63a8:	push	{fp, lr}
    63ac:	mov	fp, sp
    63b0:	sub	sp, sp, #8
    63b4:	str	r0, [sp, #4]
    63b8:	ldr	r0, [sp, #4]
    63bc:	add	r0, r0, #68	; 0x44
    63c0:	add	r0, r0, #115	; 0x73
    63c4:	movw	r1, #26
    63c8:	bl	4018 <btbb_packet_get_header_packed@@Base+0x28>
    63cc:	mov	sp, fp
    63d0:	pop	{fp, pc}
    63d4:	push	{r4, sl, fp, lr}
    63d8:	add	fp, sp, #8
    63dc:	sub	sp, sp, #64	; 0x40
    63e0:	ldr	ip, [fp, #12]
    63e4:	ldr	lr, [fp, #8]
    63e8:	str	r0, [fp, #-16]
    63ec:	str	r1, [fp, #-12]
    63f0:	str	r2, [fp, #-20]	; 0xffffffec
    63f4:	str	r3, [fp, #-24]	; 0xffffffe8
    63f8:	str	ip, [fp, #-28]	; 0xffffffe4
    63fc:	str	lr, [fp, #-32]	; 0xffffffe0
    6400:	mov	r0, #0
    6404:	str	r0, [sp, #20]
    6408:	mov	r0, #1
    640c:	str	r0, [sp, #16]
    6410:	ldr	r0, [fp, #-24]	; 0xffffffe8
    6414:	sub	r0, r0, #1
    6418:	str	r0, [fp, #-24]	; 0xffffffe8
    641c:	ldr	r0, [fp, #-20]	; 0xffffffec
    6420:	str	r0, [sp, #12]
    6424:	ldr	r0, [sp, #12]
    6428:	cmp	r0, #58	; 0x3a
    642c:	bge	6510 <clock_from_fhs@@Base+0x168>
    6430:	ldr	r0, [sp, #16]
    6434:	ldr	r1, [sp, #20]
    6438:	ldr	r2, [sp, #12]
    643c:	rsb	r3, r2, #32
    6440:	lsr	r3, r0, r3
    6444:	orr	r1, r3, r1, lsl r2
    6448:	sub	r3, r2, #32
    644c:	cmp	r3, #0
    6450:	lslpl	r1, r0, r3
    6454:	lsl	r0, r0, r2
    6458:	cmp	r3, #0
    645c:	movwpl	r0, #0
    6460:	str	r0, [sp, #32]
    6464:	str	r1, [sp, #36]	; 0x24
    6468:	ldr	r0, [fp, #-16]
    646c:	ldr	r1, [fp, #-12]
    6470:	ldr	r2, [sp, #32]
    6474:	ldr	r3, [sp, #36]	; 0x24
    6478:	orr	r0, r2, r0
    647c:	orr	r1, r3, r1
    6480:	str	r1, [sp, #36]	; 0x24
    6484:	str	r0, [sp, #32]
    6488:	ldr	r0, [fp, #-24]	; 0xffffffe8
    648c:	cmp	r0, #0
    6490:	beq	64c4 <clock_from_fhs@@Base+0x11c>
    6494:	ldr	r0, [sp, #32]
    6498:	ldr	r1, [sp, #36]	; 0x24
    649c:	ldr	r2, [sp, #12]
    64a0:	add	r2, r2, #1
    64a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    64a8:	ldr	ip, [fp, #-32]	; 0xffffffe0
    64ac:	ldr	lr, [fp, #-28]	; 0xffffffe4
    64b0:	mov	r4, sp
    64b4:	str	lr, [r4, #4]
    64b8:	str	ip, [r4]
    64bc:	bl	63d4 <clock_from_fhs@@Base+0x2c>
    64c0:	b	64fc <clock_from_fhs@@Base+0x154>
    64c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    64c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    64cc:	ldr	r2, [sp, #32]
    64d0:	ldr	r3, [sp, #36]	; 0x24
    64d4:	eor	r0, r0, r2
    64d8:	eor	r1, r1, r3
    64dc:	bl	3234 <promiscuous_packet_search@@Base+0x354>
    64e0:	str	r1, [sp, #28]
    64e4:	str	r0, [sp, #24]
    64e8:	ldr	r0, [sp, #24]
    64ec:	ldr	r1, [sp, #28]
    64f0:	ldr	r2, [sp, #32]
    64f4:	ldr	r3, [sp, #36]	; 0x24
    64f8:	bl	6518 <clock_from_fhs@@Base+0x170>
    64fc:	b	6500 <clock_from_fhs@@Base+0x158>
    6500:	ldr	r0, [sp, #12]
    6504:	add	r0, r0, #1
    6508:	str	r0, [sp, #12]
    650c:	b	6424 <clock_from_fhs@@Base+0x7c>
    6510:	sub	sp, fp, #8
    6514:	pop	{r4, sl, fp, pc}
    6518:	push	{fp, lr}
    651c:	mov	fp, sp
    6520:	sub	sp, sp, #88	; 0x58
    6524:	str	r0, [fp, #-8]
    6528:	str	r1, [fp, #-4]
    652c:	str	r3, [fp, #-12]
    6530:	str	r2, [fp, #-16]
    6534:	mov	r0, #48	; 0x30
    6538:	bl	2744 <malloc@plt>
    653c:	str	r0, [fp, #-20]	; 0xffffffec
    6540:	ldr	r0, [fp, #-8]
    6544:	ldr	r1, [fp, #-4]
    6548:	ldr	r2, [fp, #-20]	; 0xffffffec
    654c:	str	r1, [r2, #4]
    6550:	str	r0, [r2]
    6554:	ldr	r0, [fp, #-16]
    6558:	ldr	r1, [fp, #-12]
    655c:	ldr	r2, [fp, #-20]	; 0xffffffec
    6560:	str	r1, [r2, #12]
    6564:	str	r0, [r2, #8]
    6568:	ldr	r0, [pc, #3388]	; 72ac <clock_from_fhs@@Base+0xf04>
    656c:	add	r0, pc, r0
    6570:	ldr	r1, [fp, #-20]	; 0xffffffec
    6574:	movw	r2, #0
    6578:	str	r2, [r1, #24]
    657c:	ldr	r1, [fp, #-20]	; 0xffffffec
    6580:	ldr	r3, [fp, #-20]	; 0xffffffec
    6584:	str	r1, [r3, #36]	; 0x24
    6588:	ldr	r1, [fp, #-20]	; 0xffffffec
    658c:	movw	r3, #8
    6590:	str	r3, [r1, #40]	; 0x28
    6594:	ldr	r0, [r0]
    6598:	cmp	r0, r2
    659c:	bne	66f8 <clock_from_fhs@@Base+0x350>
    65a0:	ldr	r0, [pc, #3336]	; 72b0 <clock_from_fhs@@Base+0xf08>
    65a4:	add	r0, pc, r0
    65a8:	ldr	r1, [fp, #-20]	; 0xffffffec
    65ac:	str	r1, [r0]
    65b0:	ldr	r0, [r0]
    65b4:	movw	r1, #0
    65b8:	str	r1, [r0, #20]
    65bc:	movw	r0, #44	; 0x2c
    65c0:	bl	2744 <malloc@plt>
    65c4:	ldr	r1, [pc, #3304]	; 72b4 <clock_from_fhs@@Base+0xf0c>
    65c8:	add	r1, pc, r1
    65cc:	ldr	r2, [r1]
    65d0:	str	r0, [r2, #16]
    65d4:	ldr	r0, [r1]
    65d8:	ldr	r0, [r0, #16]
    65dc:	movw	r1, #0
    65e0:	cmp	r0, r1
    65e4:	bne	65f0 <clock_from_fhs@@Base+0x248>
    65e8:	mvn	r0, #0
    65ec:	bl	2798 <exit@plt>
    65f0:	ldr	r0, [pc, #3268]	; 72bc <clock_from_fhs@@Base+0xf14>
    65f4:	add	r0, pc, r0
    65f8:	ldr	r1, [r0]
    65fc:	ldr	r1, [r1, #16]
    6600:	str	r0, [sp, #20]
    6604:	mov	r0, r1
    6608:	movw	r1, #0
    660c:	and	r1, r1, #255	; 0xff
    6610:	movw	r2, #44	; 0x2c
    6614:	bl	284c <memset@plt>
    6618:	ldr	r0, [sp, #20]
    661c:	ldr	r1, [r0]
    6620:	add	r1, r1, #16
    6624:	ldr	r2, [r0]
    6628:	ldr	r2, [r2, #16]
    662c:	str	r1, [r2, #16]
    6630:	ldr	r1, [r0]
    6634:	ldr	r1, [r1, #16]
    6638:	movw	r2, #32
    663c:	str	r2, [r1, #4]
    6640:	ldr	r1, [r0]
    6644:	ldr	r1, [r1, #16]
    6648:	movw	r2, #5
    664c:	str	r2, [r1, #8]
    6650:	ldr	r1, [r0]
    6654:	add	r1, r1, #16
    6658:	ldr	r2, [r0]
    665c:	sub	r1, r1, r2
    6660:	ldr	r2, [r0]
    6664:	ldr	r2, [r2, #16]
    6668:	str	r1, [r2, #20]
    666c:	movw	r0, #384	; 0x180
    6670:	bl	2744 <malloc@plt>
    6674:	ldr	r1, [pc, #3132]	; 72b8 <clock_from_fhs@@Base+0xf10>
    6678:	add	r1, pc, r1
    667c:	ldr	r2, [r1]
    6680:	ldr	r2, [r2, #16]
    6684:	str	r0, [r2]
    6688:	ldr	r0, [r1]
    668c:	ldr	r0, [r0, #16]
    6690:	ldr	r0, [r0]
    6694:	movw	r1, #0
    6698:	cmp	r0, r1
    669c:	bne	66a8 <clock_from_fhs@@Base+0x300>
    66a0:	mvn	r0, #0
    66a4:	bl	2798 <exit@plt>
    66a8:	ldr	r0, [pc, #3088]	; 72c0 <clock_from_fhs@@Base+0xf18>
    66ac:	ldr	r1, [pc, #3088]	; 72c4 <clock_from_fhs@@Base+0xf1c>
    66b0:	add	r1, pc, r1
    66b4:	ldr	r2, [r1]
    66b8:	ldr	r2, [r2, #16]
    66bc:	ldr	r2, [r2]
    66c0:	str	r0, [sp, #16]
    66c4:	mov	r0, r2
    66c8:	movw	r2, #0
    66cc:	and	r2, r2, #255	; 0xff
    66d0:	str	r1, [sp, #12]
    66d4:	mov	r1, r2
    66d8:	movw	r2, #384	; 0x180
    66dc:	bl	284c <memset@plt>
    66e0:	ldr	r0, [sp, #12]
    66e4:	ldr	r1, [r0]
    66e8:	ldr	r1, [r1, #16]
    66ec:	ldr	r2, [sp, #16]
    66f0:	str	r2, [r1, #40]	; 0x28
    66f4:	b	6754 <clock_from_fhs@@Base+0x3ac>
    66f8:	ldr	r0, [pc, #3016]	; 72c8 <clock_from_fhs@@Base+0xf20>
    66fc:	add	r0, pc, r0
    6700:	ldr	r1, [fp, #-20]	; 0xffffffec
    6704:	ldr	r2, [r0]
    6708:	ldr	r2, [r2, #16]
    670c:	ldr	r2, [r2, #16]
    6710:	str	r1, [r2, #8]
    6714:	ldr	r1, [r0]
    6718:	ldr	r1, [r1, #16]
    671c:	ldr	r1, [r1, #16]
    6720:	ldr	r2, [r0]
    6724:	ldr	r2, [r2, #16]
    6728:	ldr	r2, [r2, #20]
    672c:	movw	r3, #0
    6730:	sub	r2, r3, r2
    6734:	add	r1, r1, r2
    6738:	ldr	r2, [fp, #-20]	; 0xffffffec
    673c:	str	r1, [r2, #20]
    6740:	ldr	r1, [fp, #-20]	; 0xffffffec
    6744:	add	r1, r1, #16
    6748:	ldr	r0, [r0]
    674c:	ldr	r0, [r0, #16]
    6750:	str	r1, [r0, #16]
    6754:	ldr	r0, [pc, #2928]	; 72cc <clock_from_fhs@@Base+0xf24>
    6758:	add	r0, pc, r0
    675c:	ldr	r1, [r0]
    6760:	ldr	r1, [r1, #16]
    6764:	ldr	r2, [r1, #12]
    6768:	add	r2, r2, #1
    676c:	str	r2, [r1, #12]
    6770:	ldr	r0, [r0]
    6774:	ldr	r0, [r0, #16]
    6778:	ldr	r1, [fp, #-20]	; 0xffffffec
    677c:	str	r0, [r1, #16]
    6780:	ldr	r0, [pc, #2888]	; 72d0 <clock_from_fhs@@Base+0xf28>
    6784:	ldr	r1, [pc, #2888]	; 72d4 <clock_from_fhs@@Base+0xf2c>
    6788:	ldr	r2, [fp, #-20]	; 0xffffffec
    678c:	str	r2, [fp, #-40]	; 0xffffffd8
    6790:	ldr	r2, [fp, #-20]	; 0xffffffec
    6794:	str	r1, [r2, #44]	; 0x2c
    6798:	str	r0, [fp, #-32]	; 0xffffffe0
    679c:	str	r0, [fp, #-28]	; 0xffffffe4
    67a0:	movw	r0, #8
    67a4:	str	r0, [fp, #-36]	; 0xffffffdc
    67a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    67ac:	cmp	r0, #12
    67b0:	bcc	6abc <clock_from_fhs@@Base+0x714>
    67b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    67b8:	ldrb	r0, [r0]
    67bc:	ldr	r1, [fp, #-40]	; 0xffffffd8
    67c0:	ldrb	r1, [r1, #1]
    67c4:	lsl	r1, r1, #8
    67c8:	add	r0, r0, r1
    67cc:	ldr	r1, [fp, #-40]	; 0xffffffd8
    67d0:	ldrb	r1, [r1, #2]
    67d4:	lsl	r1, r1, #16
    67d8:	add	r0, r0, r1
    67dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
    67e0:	ldrb	r1, [r1, #3]
    67e4:	lsl	r1, r1, #24
    67e8:	add	r0, r0, r1
    67ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
    67f0:	add	r0, r1, r0
    67f4:	str	r0, [fp, #-28]	; 0xffffffe4
    67f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    67fc:	ldrb	r0, [r0, #4]
    6800:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6804:	ldrb	r1, [r1, #5]
    6808:	lsl	r1, r1, #8
    680c:	add	r0, r0, r1
    6810:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6814:	ldrb	r1, [r1, #6]
    6818:	lsl	r1, r1, #16
    681c:	add	r0, r0, r1
    6820:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6824:	ldrb	r1, [r1, #7]
    6828:	lsl	r1, r1, #24
    682c:	add	r0, r0, r1
    6830:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6834:	add	r0, r1, r0
    6838:	str	r0, [fp, #-32]	; 0xffffffe0
    683c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6840:	ldrb	r0, [r0, #8]
    6844:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6848:	ldrb	r1, [r1, #9]
    684c:	lsl	r1, r1, #8
    6850:	add	r0, r0, r1
    6854:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6858:	ldrb	r1, [r1, #10]
    685c:	lsl	r1, r1, #16
    6860:	add	r0, r0, r1
    6864:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6868:	ldrb	r1, [r1, #11]
    686c:	lsl	r1, r1, #24
    6870:	add	r0, r0, r1
    6874:	ldr	r1, [fp, #-20]	; 0xffffffec
    6878:	ldr	r2, [r1, #44]	; 0x2c
    687c:	add	r0, r2, r0
    6880:	str	r0, [r1, #44]	; 0x2c
    6884:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6888:	ldr	r1, [fp, #-28]	; 0xffffffe4
    688c:	sub	r0, r1, r0
    6890:	str	r0, [fp, #-28]	; 0xffffffe4
    6894:	ldr	r0, [fp, #-20]	; 0xffffffec
    6898:	ldr	r0, [r0, #44]	; 0x2c
    689c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    68a0:	sub	r0, r1, r0
    68a4:	str	r0, [fp, #-28]	; 0xffffffe4
    68a8:	ldr	r0, [fp, #-20]	; 0xffffffec
    68ac:	ldr	r0, [r0, #44]	; 0x2c
    68b0:	lsr	r0, r0, #13
    68b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    68b8:	eor	r0, r1, r0
    68bc:	str	r0, [fp, #-28]	; 0xffffffe4
    68c0:	ldr	r0, [fp, #-20]	; 0xffffffec
    68c4:	ldr	r0, [r0, #44]	; 0x2c
    68c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    68cc:	sub	r0, r1, r0
    68d0:	str	r0, [fp, #-32]	; 0xffffffe0
    68d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    68d8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    68dc:	sub	r0, r1, r0
    68e0:	str	r0, [fp, #-32]	; 0xffffffe0
    68e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    68e8:	lsl	r0, r0, #8
    68ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
    68f0:	eor	r0, r1, r0
    68f4:	str	r0, [fp, #-32]	; 0xffffffe0
    68f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    68fc:	ldr	r1, [fp, #-20]	; 0xffffffec
    6900:	ldr	r2, [r1, #44]	; 0x2c
    6904:	sub	r0, r2, r0
    6908:	str	r0, [r1, #44]	; 0x2c
    690c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6910:	ldr	r1, [fp, #-20]	; 0xffffffec
    6914:	ldr	r2, [r1, #44]	; 0x2c
    6918:	sub	r0, r2, r0
    691c:	str	r0, [r1, #44]	; 0x2c
    6920:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6924:	lsr	r0, r0, #13
    6928:	ldr	r1, [fp, #-20]	; 0xffffffec
    692c:	ldr	r2, [r1, #44]	; 0x2c
    6930:	eor	r0, r2, r0
    6934:	str	r0, [r1, #44]	; 0x2c
    6938:	ldr	r0, [fp, #-32]	; 0xffffffe0
    693c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6940:	sub	r0, r1, r0
    6944:	str	r0, [fp, #-28]	; 0xffffffe4
    6948:	ldr	r0, [fp, #-20]	; 0xffffffec
    694c:	ldr	r0, [r0, #44]	; 0x2c
    6950:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6954:	sub	r0, r1, r0
    6958:	str	r0, [fp, #-28]	; 0xffffffe4
    695c:	ldr	r0, [fp, #-20]	; 0xffffffec
    6960:	ldr	r0, [r0, #44]	; 0x2c
    6964:	lsr	r0, r0, #12
    6968:	ldr	r1, [fp, #-28]	; 0xffffffe4
    696c:	eor	r0, r1, r0
    6970:	str	r0, [fp, #-28]	; 0xffffffe4
    6974:	ldr	r0, [fp, #-20]	; 0xffffffec
    6978:	ldr	r0, [r0, #44]	; 0x2c
    697c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6980:	sub	r0, r1, r0
    6984:	str	r0, [fp, #-32]	; 0xffffffe0
    6988:	ldr	r0, [fp, #-28]	; 0xffffffe4
    698c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6990:	sub	r0, r1, r0
    6994:	str	r0, [fp, #-32]	; 0xffffffe0
    6998:	ldr	r0, [fp, #-28]	; 0xffffffe4
    699c:	lsl	r0, r0, #16
    69a0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    69a4:	eor	r0, r1, r0
    69a8:	str	r0, [fp, #-32]	; 0xffffffe0
    69ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
    69b0:	ldr	r1, [fp, #-20]	; 0xffffffec
    69b4:	ldr	r2, [r1, #44]	; 0x2c
    69b8:	sub	r0, r2, r0
    69bc:	str	r0, [r1, #44]	; 0x2c
    69c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    69c4:	ldr	r1, [fp, #-20]	; 0xffffffec
    69c8:	ldr	r2, [r1, #44]	; 0x2c
    69cc:	sub	r0, r2, r0
    69d0:	str	r0, [r1, #44]	; 0x2c
    69d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    69d8:	lsr	r0, r0, #5
    69dc:	ldr	r1, [fp, #-20]	; 0xffffffec
    69e0:	ldr	r2, [r1, #44]	; 0x2c
    69e4:	eor	r0, r2, r0
    69e8:	str	r0, [r1, #44]	; 0x2c
    69ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
    69f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    69f4:	sub	r0, r1, r0
    69f8:	str	r0, [fp, #-28]	; 0xffffffe4
    69fc:	ldr	r0, [fp, #-20]	; 0xffffffec
    6a00:	ldr	r0, [r0, #44]	; 0x2c
    6a04:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6a08:	sub	r0, r1, r0
    6a0c:	str	r0, [fp, #-28]	; 0xffffffe4
    6a10:	ldr	r0, [fp, #-20]	; 0xffffffec
    6a14:	ldr	r0, [r0, #44]	; 0x2c
    6a18:	lsr	r0, r0, #3
    6a1c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6a20:	eor	r0, r1, r0
    6a24:	str	r0, [fp, #-28]	; 0xffffffe4
    6a28:	ldr	r0, [fp, #-20]	; 0xffffffec
    6a2c:	ldr	r0, [r0, #44]	; 0x2c
    6a30:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6a34:	sub	r0, r1, r0
    6a38:	str	r0, [fp, #-32]	; 0xffffffe0
    6a3c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6a40:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6a44:	sub	r0, r1, r0
    6a48:	str	r0, [fp, #-32]	; 0xffffffe0
    6a4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6a50:	lsl	r0, r0, #10
    6a54:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6a58:	eor	r0, r1, r0
    6a5c:	str	r0, [fp, #-32]	; 0xffffffe0
    6a60:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6a64:	ldr	r1, [fp, #-20]	; 0xffffffec
    6a68:	ldr	r2, [r1, #44]	; 0x2c
    6a6c:	sub	r0, r2, r0
    6a70:	str	r0, [r1, #44]	; 0x2c
    6a74:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6a78:	ldr	r1, [fp, #-20]	; 0xffffffec
    6a7c:	ldr	r2, [r1, #44]	; 0x2c
    6a80:	sub	r0, r2, r0
    6a84:	str	r0, [r1, #44]	; 0x2c
    6a88:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6a8c:	lsr	r0, r0, #15
    6a90:	ldr	r1, [fp, #-20]	; 0xffffffec
    6a94:	ldr	r2, [r1, #44]	; 0x2c
    6a98:	eor	r0, r2, r0
    6a9c:	str	r0, [r1, #44]	; 0x2c
    6aa0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6aa4:	add	r0, r0, #12
    6aa8:	str	r0, [fp, #-40]	; 0xffffffd8
    6aac:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6ab0:	sub	r0, r0, #12
    6ab4:	str	r0, [fp, #-36]	; 0xffffffdc
    6ab8:	b	67a8 <clock_from_fhs@@Base+0x400>
    6abc:	ldr	r0, [fp, #-20]	; 0xffffffec
    6ac0:	ldr	r1, [r0, #44]	; 0x2c
    6ac4:	add	r1, r1, #8
    6ac8:	str	r1, [r0, #44]	; 0x2c
    6acc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6ad0:	sub	r0, r0, #1
    6ad4:	cmp	r0, #10
    6ad8:	str	r0, [sp, #8]
    6adc:	bhi	6c28 <clock_from_fhs@@Base+0x880>
    6ae0:	add	r0, pc, #8
    6ae4:	ldr	r1, [sp, #8]
    6ae8:	ldr	r2, [r0, r1, lsl #2]
    6aec:	add	pc, r0, r2
    6af0:	andeq	r0, r0, r4, lsr #2
    6af4:	andeq	r0, r0, ip, lsl #2
    6af8:	strdeq	r0, [r0], -r4
    6afc:	ldrdeq	r0, [r0], -ip
    6b00:	andeq	r0, r0, r8, asr #1
    6b04:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b08:	muleq	r0, r8, r0
    6b0c:	andeq	r0, r0, r0, lsl #1
    6b10:	andeq	r0, r0, r4, rrx
    6b14:	andeq	r0, r0, r8, asr #32
    6b18:	andeq	r0, r0, ip, lsr #32
    6b1c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6b20:	ldrb	r0, [r0, #10]
    6b24:	lsl	r0, r0, #24
    6b28:	ldr	r1, [fp, #-20]	; 0xffffffec
    6b2c:	ldr	r2, [r1, #44]	; 0x2c
    6b30:	add	r0, r2, r0
    6b34:	str	r0, [r1, #44]	; 0x2c
    6b38:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6b3c:	ldrb	r0, [r0, #9]
    6b40:	lsl	r0, r0, #16
    6b44:	ldr	r1, [fp, #-20]	; 0xffffffec
    6b48:	ldr	r2, [r1, #44]	; 0x2c
    6b4c:	add	r0, r2, r0
    6b50:	str	r0, [r1, #44]	; 0x2c
    6b54:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6b58:	ldrb	r0, [r0, #8]
    6b5c:	lsl	r0, r0, #8
    6b60:	ldr	r1, [fp, #-20]	; 0xffffffec
    6b64:	ldr	r2, [r1, #44]	; 0x2c
    6b68:	add	r0, r2, r0
    6b6c:	str	r0, [r1, #44]	; 0x2c
    6b70:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6b74:	ldrb	r0, [r0, #7]
    6b78:	lsl	r0, r0, #24
    6b7c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6b80:	add	r0, r1, r0
    6b84:	str	r0, [fp, #-32]	; 0xffffffe0
    6b88:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6b8c:	ldrb	r0, [r0, #6]
    6b90:	lsl	r0, r0, #16
    6b94:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6b98:	add	r0, r1, r0
    6b9c:	str	r0, [fp, #-32]	; 0xffffffe0
    6ba0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6ba4:	ldrb	r0, [r0, #5]
    6ba8:	lsl	r0, r0, #8
    6bac:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6bb0:	add	r0, r1, r0
    6bb4:	str	r0, [fp, #-32]	; 0xffffffe0
    6bb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6bbc:	ldrb	r0, [r0, #4]
    6bc0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6bc4:	add	r0, r1, r0
    6bc8:	str	r0, [fp, #-32]	; 0xffffffe0
    6bcc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6bd0:	ldrb	r0, [r0, #3]
    6bd4:	lsl	r0, r0, #24
    6bd8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6bdc:	add	r0, r1, r0
    6be0:	str	r0, [fp, #-28]	; 0xffffffe4
    6be4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6be8:	ldrb	r0, [r0, #2]
    6bec:	lsl	r0, r0, #16
    6bf0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6bf4:	add	r0, r1, r0
    6bf8:	str	r0, [fp, #-28]	; 0xffffffe4
    6bfc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6c00:	ldrb	r0, [r0, #1]
    6c04:	lsl	r0, r0, #8
    6c08:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6c0c:	add	r0, r1, r0
    6c10:	str	r0, [fp, #-28]	; 0xffffffe4
    6c14:	ldr	r0, [fp, #-40]	; 0xffffffd8
    6c18:	ldrb	r0, [r0]
    6c1c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6c20:	add	r0, r1, r0
    6c24:	str	r0, [fp, #-28]	; 0xffffffe4
    6c28:	b	6c2c <clock_from_fhs@@Base+0x884>
    6c2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6c30:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6c34:	sub	r0, r1, r0
    6c38:	str	r0, [fp, #-28]	; 0xffffffe4
    6c3c:	ldr	r0, [fp, #-20]	; 0xffffffec
    6c40:	ldr	r0, [r0, #44]	; 0x2c
    6c44:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6c48:	sub	r0, r1, r0
    6c4c:	str	r0, [fp, #-28]	; 0xffffffe4
    6c50:	ldr	r0, [fp, #-20]	; 0xffffffec
    6c54:	ldr	r0, [r0, #44]	; 0x2c
    6c58:	lsr	r0, r0, #13
    6c5c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6c60:	eor	r0, r1, r0
    6c64:	str	r0, [fp, #-28]	; 0xffffffe4
    6c68:	ldr	r0, [fp, #-20]	; 0xffffffec
    6c6c:	ldr	r0, [r0, #44]	; 0x2c
    6c70:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6c74:	sub	r0, r1, r0
    6c78:	str	r0, [fp, #-32]	; 0xffffffe0
    6c7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6c80:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6c84:	sub	r0, r1, r0
    6c88:	str	r0, [fp, #-32]	; 0xffffffe0
    6c8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6c90:	lsl	r0, r0, #8
    6c94:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6c98:	eor	r0, r1, r0
    6c9c:	str	r0, [fp, #-32]	; 0xffffffe0
    6ca0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6ca4:	ldr	r1, [fp, #-20]	; 0xffffffec
    6ca8:	ldr	r2, [r1, #44]	; 0x2c
    6cac:	sub	r0, r2, r0
    6cb0:	str	r0, [r1, #44]	; 0x2c
    6cb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6cb8:	ldr	r1, [fp, #-20]	; 0xffffffec
    6cbc:	ldr	r2, [r1, #44]	; 0x2c
    6cc0:	sub	r0, r2, r0
    6cc4:	str	r0, [r1, #44]	; 0x2c
    6cc8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6ccc:	lsr	r0, r0, #13
    6cd0:	ldr	r1, [fp, #-20]	; 0xffffffec
    6cd4:	ldr	r2, [r1, #44]	; 0x2c
    6cd8:	eor	r0, r2, r0
    6cdc:	str	r0, [r1, #44]	; 0x2c
    6ce0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6ce4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6ce8:	sub	r0, r1, r0
    6cec:	str	r0, [fp, #-28]	; 0xffffffe4
    6cf0:	ldr	r0, [fp, #-20]	; 0xffffffec
    6cf4:	ldr	r0, [r0, #44]	; 0x2c
    6cf8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6cfc:	sub	r0, r1, r0
    6d00:	str	r0, [fp, #-28]	; 0xffffffe4
    6d04:	ldr	r0, [fp, #-20]	; 0xffffffec
    6d08:	ldr	r0, [r0, #44]	; 0x2c
    6d0c:	lsr	r0, r0, #12
    6d10:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6d14:	eor	r0, r1, r0
    6d18:	str	r0, [fp, #-28]	; 0xffffffe4
    6d1c:	ldr	r0, [fp, #-20]	; 0xffffffec
    6d20:	ldr	r0, [r0, #44]	; 0x2c
    6d24:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6d28:	sub	r0, r1, r0
    6d2c:	str	r0, [fp, #-32]	; 0xffffffe0
    6d30:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6d34:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6d38:	sub	r0, r1, r0
    6d3c:	str	r0, [fp, #-32]	; 0xffffffe0
    6d40:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6d44:	lsl	r0, r0, #16
    6d48:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6d4c:	eor	r0, r1, r0
    6d50:	str	r0, [fp, #-32]	; 0xffffffe0
    6d54:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6d58:	ldr	r1, [fp, #-20]	; 0xffffffec
    6d5c:	ldr	r2, [r1, #44]	; 0x2c
    6d60:	sub	r0, r2, r0
    6d64:	str	r0, [r1, #44]	; 0x2c
    6d68:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6d6c:	ldr	r1, [fp, #-20]	; 0xffffffec
    6d70:	ldr	r2, [r1, #44]	; 0x2c
    6d74:	sub	r0, r2, r0
    6d78:	str	r0, [r1, #44]	; 0x2c
    6d7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6d80:	lsr	r0, r0, #5
    6d84:	ldr	r1, [fp, #-20]	; 0xffffffec
    6d88:	ldr	r2, [r1, #44]	; 0x2c
    6d8c:	eor	r0, r2, r0
    6d90:	str	r0, [r1, #44]	; 0x2c
    6d94:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6d98:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6d9c:	sub	r0, r1, r0
    6da0:	str	r0, [fp, #-28]	; 0xffffffe4
    6da4:	ldr	r0, [fp, #-20]	; 0xffffffec
    6da8:	ldr	r0, [r0, #44]	; 0x2c
    6dac:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6db0:	sub	r0, r1, r0
    6db4:	str	r0, [fp, #-28]	; 0xffffffe4
    6db8:	ldr	r0, [fp, #-20]	; 0xffffffec
    6dbc:	ldr	r0, [r0, #44]	; 0x2c
    6dc0:	lsr	r0, r0, #3
    6dc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    6dc8:	eor	r0, r1, r0
    6dcc:	str	r0, [fp, #-28]	; 0xffffffe4
    6dd0:	ldr	r0, [fp, #-20]	; 0xffffffec
    6dd4:	ldr	r0, [r0, #44]	; 0x2c
    6dd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6ddc:	sub	r0, r1, r0
    6de0:	str	r0, [fp, #-32]	; 0xffffffe0
    6de4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6de8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6dec:	sub	r0, r1, r0
    6df0:	str	r0, [fp, #-32]	; 0xffffffe0
    6df4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6df8:	lsl	r0, r0, #10
    6dfc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    6e00:	eor	r0, r1, r0
    6e04:	str	r0, [fp, #-32]	; 0xffffffe0
    6e08:	ldr	r0, [fp, #-28]	; 0xffffffe4
    6e0c:	ldr	r1, [fp, #-20]	; 0xffffffec
    6e10:	ldr	r2, [r1, #44]	; 0x2c
    6e14:	sub	r0, r2, r0
    6e18:	str	r0, [r1, #44]	; 0x2c
    6e1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6e20:	ldr	r1, [fp, #-20]	; 0xffffffec
    6e24:	ldr	r2, [r1, #44]	; 0x2c
    6e28:	sub	r0, r2, r0
    6e2c:	str	r0, [r1, #44]	; 0x2c
    6e30:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6e34:	lsr	r0, r0, #15
    6e38:	ldr	r1, [fp, #-20]	; 0xffffffec
    6e3c:	ldr	r2, [r1, #44]	; 0x2c
    6e40:	eor	r0, r2, r0
    6e44:	str	r0, [r1, #44]	; 0x2c
    6e48:	ldr	r0, [pc, #1160]	; 72d8 <clock_from_fhs@@Base+0xf30>
    6e4c:	add	r0, pc, r0
    6e50:	ldr	r1, [fp, #-20]	; 0xffffffec
    6e54:	ldr	r1, [r1, #44]	; 0x2c
    6e58:	ldr	r0, [r0]
    6e5c:	ldr	r0, [r0, #16]
    6e60:	ldr	r0, [r0, #4]
    6e64:	sub	r0, r0, #1
    6e68:	and	r0, r1, r0
    6e6c:	str	r0, [fp, #-24]	; 0xffffffe8
    6e70:	b	6e74 <clock_from_fhs@@Base+0xacc>
    6e74:	ldr	r0, [pc, #1120]	; 72dc <clock_from_fhs@@Base+0xf34>
    6e78:	add	r0, pc, r0
    6e7c:	ldr	r1, [r0]
    6e80:	ldr	r1, [r1, #16]
    6e84:	ldr	r1, [r1]
    6e88:	ldr	r2, [fp, #-24]	; 0xffffffe8
    6e8c:	movw	r3, #12
    6e90:	mul	r2, r2, r3
    6e94:	add	r1, r1, r2
    6e98:	ldr	r2, [r1, #4]
    6e9c:	add	r2, r2, #1
    6ea0:	str	r2, [r1, #4]
    6ea4:	ldr	r1, [r0]
    6ea8:	ldr	r1, [r1, #16]
    6eac:	ldr	r1, [r1]
    6eb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    6eb4:	mul	r2, r2, r3
    6eb8:	add	r1, r1, r2
    6ebc:	ldr	r1, [r1]
    6ec0:	ldr	r2, [fp, #-20]	; 0xffffffec
    6ec4:	str	r1, [r2, #32]
    6ec8:	ldr	r1, [fp, #-20]	; 0xffffffec
    6ecc:	movw	r2, #0
    6ed0:	str	r2, [r1, #28]
    6ed4:	ldr	r0, [r0]
    6ed8:	ldr	r0, [r0, #16]
    6edc:	ldr	r0, [r0]
    6ee0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    6ee4:	mul	r1, r1, r3
    6ee8:	add	r0, r0, r1
    6eec:	ldr	r0, [r0]
    6ef0:	cmp	r0, r2
    6ef4:	beq	6f2c <clock_from_fhs@@Base+0xb84>
    6ef8:	ldr	r0, [pc, #992]	; 72e0 <clock_from_fhs@@Base+0xf38>
    6efc:	add	r0, pc, r0
    6f00:	ldr	r1, [fp, #-20]	; 0xffffffec
    6f04:	add	r1, r1, #16
    6f08:	ldr	r0, [r0]
    6f0c:	ldr	r0, [r0, #16]
    6f10:	ldr	r0, [r0]
    6f14:	ldr	r2, [fp, #-24]	; 0xffffffe8
    6f18:	movw	r3, #12
    6f1c:	mul	r2, r2, r3
    6f20:	add	r0, r0, r2
    6f24:	ldr	r0, [r0]
    6f28:	str	r1, [r0, #12]
    6f2c:	ldr	r0, [pc, #944]	; 72e4 <clock_from_fhs@@Base+0xf3c>
    6f30:	add	r0, pc, r0
    6f34:	ldr	r1, [fp, #-20]	; 0xffffffec
    6f38:	add	r1, r1, #16
    6f3c:	ldr	r2, [r0]
    6f40:	ldr	r2, [r2, #16]
    6f44:	ldr	r2, [r2]
    6f48:	ldr	r3, [fp, #-24]	; 0xffffffe8
    6f4c:	movw	ip, #12
    6f50:	mul	r3, r3, ip
    6f54:	add	r2, r2, r3
    6f58:	str	r1, [r2]
    6f5c:	ldr	r1, [r0]
    6f60:	ldr	r1, [r1, #16]
    6f64:	ldr	r1, [r1]
    6f68:	ldr	r2, [fp, #-24]	; 0xffffffe8
    6f6c:	mul	r2, r2, ip
    6f70:	add	r1, r1, r2
    6f74:	ldr	r1, [r1, #4]
    6f78:	ldr	r0, [r0]
    6f7c:	ldr	r0, [r0, #16]
    6f80:	ldr	r0, [r0]
    6f84:	ldr	r2, [fp, #-24]	; 0xffffffe8
    6f88:	mul	r2, r2, ip
    6f8c:	add	r0, r0, r2
    6f90:	ldr	r0, [r0, #8]
    6f94:	add	r0, r0, #1
    6f98:	movw	r2, #10
    6f9c:	mul	r0, r0, r2
    6fa0:	cmp	r1, r0
    6fa4:	bcc	729c <clock_from_fhs@@Base+0xef4>
    6fa8:	ldr	r0, [fp, #-20]	; 0xffffffec
    6fac:	ldr	r0, [r0, #16]
    6fb0:	ldr	r0, [r0, #36]	; 0x24
    6fb4:	cmp	r0, #1
    6fb8:	beq	729c <clock_from_fhs@@Base+0xef4>
    6fbc:	b	6fc0 <clock_from_fhs@@Base+0xc18>
    6fc0:	ldr	r0, [fp, #-20]	; 0xffffffec
    6fc4:	ldr	r0, [r0, #16]
    6fc8:	ldr	r0, [r0, #4]
    6fcc:	lsl	r0, r0, #1
    6fd0:	movw	r1, #12
    6fd4:	mul	r0, r0, r1
    6fd8:	bl	2744 <malloc@plt>
    6fdc:	str	r0, [sp, #28]
    6fe0:	ldr	r0, [sp, #28]
    6fe4:	movw	r1, #0
    6fe8:	cmp	r0, r1
    6fec:	bne	6ff8 <clock_from_fhs@@Base+0xc50>
    6ff0:	mvn	r0, #0
    6ff4:	bl	2798 <exit@plt>
    6ff8:	ldr	r0, [sp, #28]
    6ffc:	ldr	r1, [fp, #-20]	; 0xffffffec
    7000:	ldr	r1, [r1, #16]
    7004:	ldr	r1, [r1, #4]
    7008:	add	r1, r1, r1, lsl #1
    700c:	lsl	r2, r1, #3
    7010:	mov	r1, #0
    7014:	bl	284c <memset@plt>
    7018:	ldr	r1, [fp, #-20]	; 0xffffffec
    701c:	ldr	r1, [r1, #16]
    7020:	ldr	r2, [r1, #4]
    7024:	ldr	r3, [r1, #8]
    7028:	ldr	r1, [r1, #12]
    702c:	add	r3, r3, #1
    7030:	lsr	r3, r1, r3
    7034:	lsl	r2, r2, #1
    7038:	sub	r2, r2, #1
    703c:	and	r1, r1, r2
    7040:	cmp	r1, #0
    7044:	movw	r1, #0
    7048:	movne	r1, #1
    704c:	tst	r1, #1
    7050:	movw	r1, #1
    7054:	moveq	r1, #0
    7058:	add	r1, r3, r1
    705c:	ldr	r2, [fp, #-20]	; 0xffffffec
    7060:	ldr	r2, [r2, #16]
    7064:	str	r1, [r2, #24]
    7068:	ldr	r1, [fp, #-20]	; 0xffffffec
    706c:	ldr	r1, [r1, #16]
    7070:	movw	r2, #0
    7074:	str	r2, [r1, #28]
    7078:	str	r2, [sp, #40]	; 0x28
    707c:	ldr	r0, [sp, #40]	; 0x28
    7080:	ldr	r1, [fp, #-20]	; 0xffffffec
    7084:	ldr	r1, [r1, #16]
    7088:	ldr	r1, [r1, #4]
    708c:	cmp	r0, r1
    7090:	bcs	71d0 <clock_from_fhs@@Base+0xe28>
    7094:	ldr	r0, [fp, #-20]	; 0xffffffec
    7098:	ldr	r0, [r0, #16]
    709c:	ldr	r0, [r0]
    70a0:	ldr	r1, [sp, #40]	; 0x28
    70a4:	movw	r2, #12
    70a8:	mul	r1, r1, r2
    70ac:	add	r0, r0, r1
    70b0:	ldr	r0, [r0]
    70b4:	str	r0, [sp, #36]	; 0x24
    70b8:	ldr	r0, [sp, #36]	; 0x24
    70bc:	movw	r1, #0
    70c0:	cmp	r0, r1
    70c4:	beq	71bc <clock_from_fhs@@Base+0xe14>
    70c8:	ldr	r0, [sp, #36]	; 0x24
    70cc:	ldr	r0, [r0, #16]
    70d0:	str	r0, [sp, #32]
    70d4:	ldr	r0, [sp, #36]	; 0x24
    70d8:	ldr	r0, [r0, #28]
    70dc:	ldr	r1, [fp, #-20]	; 0xffffffec
    70e0:	ldr	r1, [r1, #16]
    70e4:	ldr	r1, [r1, #4]
    70e8:	lsl	r1, r1, #1
    70ec:	sub	r1, r1, #1
    70f0:	and	r0, r0, r1
    70f4:	str	r0, [sp, #44]	; 0x2c
    70f8:	ldr	r0, [sp, #28]
    70fc:	ldr	r1, [sp, #44]	; 0x2c
    7100:	movw	r2, #12
    7104:	mul	r1, r1, r2
    7108:	add	r0, r0, r1
    710c:	str	r0, [sp, #24]
    7110:	ldr	r0, [sp, #24]
    7114:	ldr	r1, [r0, #4]
    7118:	add	r1, r1, #1
    711c:	str	r1, [r0, #4]
    7120:	ldr	r0, [fp, #-20]	; 0xffffffec
    7124:	ldr	r0, [r0, #16]
    7128:	ldr	r0, [r0, #24]
    712c:	cmp	r1, r0
    7130:	bls	7168 <clock_from_fhs@@Base+0xdc0>
    7134:	ldr	r0, [fp, #-20]	; 0xffffffec
    7138:	ldr	r0, [r0, #16]
    713c:	ldr	r1, [r0, #28]
    7140:	add	r1, r1, #1
    7144:	str	r1, [r0, #28]
    7148:	ldr	r0, [sp, #24]
    714c:	ldr	r0, [r0, #4]
    7150:	ldr	r1, [fp, #-20]	; 0xffffffec
    7154:	ldr	r1, [r1, #16]
    7158:	ldr	r1, [r1, #24]
    715c:	udiv	r0, r0, r1
    7160:	ldr	r1, [sp, #24]
    7164:	str	r0, [r1, #8]
    7168:	ldr	r0, [sp, #36]	; 0x24
    716c:	movw	r1, #0
    7170:	str	r1, [r0, #12]
    7174:	ldr	r0, [sp, #24]
    7178:	ldr	r0, [r0]
    717c:	ldr	r2, [sp, #36]	; 0x24
    7180:	str	r0, [r2, #16]
    7184:	ldr	r0, [sp, #24]
    7188:	ldr	r0, [r0]
    718c:	cmp	r0, r1
    7190:	beq	71a4 <clock_from_fhs@@Base+0xdfc>
    7194:	ldr	r0, [sp, #36]	; 0x24
    7198:	ldr	r1, [sp, #24]
    719c:	ldr	r1, [r1]
    71a0:	str	r0, [r1, #12]
    71a4:	ldr	r0, [sp, #36]	; 0x24
    71a8:	ldr	r1, [sp, #24]
    71ac:	str	r0, [r1]
    71b0:	ldr	r0, [sp, #32]
    71b4:	str	r0, [sp, #36]	; 0x24
    71b8:	b	70b8 <clock_from_fhs@@Base+0xd10>
    71bc:	b	71c0 <clock_from_fhs@@Base+0xe18>
    71c0:	ldr	r0, [sp, #40]	; 0x28
    71c4:	add	r0, r0, #1
    71c8:	str	r0, [sp, #40]	; 0x28
    71cc:	b	707c <clock_from_fhs@@Base+0xcd4>
    71d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    71d4:	ldr	r0, [r0, #16]
    71d8:	ldr	r0, [r0]
    71dc:	bl	25d0 <free@plt>
    71e0:	ldr	r0, [fp, #-20]	; 0xffffffec
    71e4:	ldr	r0, [r0, #16]
    71e8:	ldr	r1, [r0, #4]
    71ec:	lsl	r1, r1, #1
    71f0:	str	r1, [r0, #4]
    71f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    71f8:	ldr	r0, [r0, #16]
    71fc:	ldr	r1, [r0, #8]
    7200:	add	r1, r1, #1
    7204:	str	r1, [r0, #8]
    7208:	ldr	r0, [sp, #28]
    720c:	ldr	r1, [fp, #-20]	; 0xffffffec
    7210:	ldr	r1, [r1, #16]
    7214:	str	r0, [r1]
    7218:	ldr	r0, [fp, #-20]	; 0xffffffec
    721c:	ldr	r0, [r0, #16]
    7220:	ldr	r0, [r0, #28]
    7224:	ldr	r1, [fp, #-20]	; 0xffffffec
    7228:	ldr	r1, [r1, #16]
    722c:	ldr	r1, [r1, #12]
    7230:	lsr	r1, r1, #1
    7234:	cmp	r0, r1
    7238:	bls	7254 <clock_from_fhs@@Base+0xeac>
    723c:	ldr	r0, [fp, #-20]	; 0xffffffec
    7240:	ldr	r0, [r0, #16]
    7244:	ldr	r0, [r0, #32]
    7248:	add	r0, r0, #1
    724c:	str	r0, [sp, #4]
    7250:	b	7260 <clock_from_fhs@@Base+0xeb8>
    7254:	movw	r0, #0
    7258:	str	r0, [sp, #4]
    725c:	b	7260 <clock_from_fhs@@Base+0xeb8>
    7260:	ldr	r0, [sp, #4]
    7264:	ldr	r1, [fp, #-20]	; 0xffffffec
    7268:	ldr	r1, [r1, #16]
    726c:	str	r0, [r1, #32]
    7270:	ldr	r0, [fp, #-20]	; 0xffffffec
    7274:	ldr	r0, [r0, #16]
    7278:	ldr	r0, [r0, #32]
    727c:	cmp	r0, #1
    7280:	bls	7294 <clock_from_fhs@@Base+0xeec>
    7284:	ldr	r0, [fp, #-20]	; 0xffffffec
    7288:	ldr	r0, [r0, #16]
    728c:	movw	r1, #1
    7290:	str	r1, [r0, #36]	; 0x24
    7294:	b	7298 <clock_from_fhs@@Base+0xef0>
    7298:	b	729c <clock_from_fhs@@Base+0xef4>
    729c:	b	72a0 <clock_from_fhs@@Base+0xef8>
    72a0:	b	72a4 <clock_from_fhs@@Base+0xefc>
    72a4:	mov	sp, fp
    72a8:	pop	{fp, pc}
    72ac:	strdeq	sp, [r2], -r0
    72b0:			; <UNDEFINED> instruction: 0x0002dcb8
    72b4:	muleq	r2, r4, ip
    72b8:	andeq	sp, r2, r4, ror #23
    72bc:	andeq	sp, r2, r8, ror #24
    72c0:	andsge	r1, r1, r1, ror #31
    72c4:	andeq	sp, r2, ip, lsr #23
    72c8:	andeq	sp, r2, r0, ror #22
    72cc:	andeq	sp, r2, r4, lsl #22
    72d0:			; <UNDEFINED> instruction: 0x9e3779b9
    72d4:	cdp2	14, 14, cr11, cr13, cr15, {7}
    72d8:	andeq	sp, r2, r0, lsl r4
    72dc:	andeq	sp, r2, r4, ror #7
    72e0:	andeq	sp, r2, r0, ror #6
    72e4:	andeq	sp, r2, ip, lsr #6
    72e8:	sub	sp, sp, #12
    72ec:	strh	r0, [sp, #10]
    72f0:	movw	r0, #0
    72f4:	strh	r0, [sp, #2]
    72f8:	movw	r0, #0
    72fc:	str	r0, [sp, #4]
    7300:	ldr	r0, [sp, #4]
    7304:	cmp	r0, #10
    7308:	bge	7364 <clock_from_fhs@@Base+0xfbc>
    730c:	ldrh	r0, [sp, #10]
    7310:	ldr	r1, [sp, #4]
    7314:	movw	r2, #1
    7318:	lsl	r1, r2, r1
    731c:	and	r0, r0, r1
    7320:	cmp	r0, #0
    7324:	beq	7350 <clock_from_fhs@@Base+0xfa8>
    7328:	ldr	r0, [pc, #64]	; 7370 <clock_from_fhs@@Base+0xfc8>
    732c:	add	r0, pc, r0
    7330:	ldr	r1, [sp, #4]
    7334:	ldr	r2, [pc, #56]	; 7374 <clock_from_fhs@@Base+0xfcc>
    7338:	add	r2, pc, r2
    733c:	add	r1, r2, r1, lsl #1
    7340:	ldrh	r1, [r1]
    7344:	ldrh	r2, [sp, #2]
    7348:	eor	r1, r2, r1
    734c:	strh	r1, [sp, #2]
    7350:	b	7354 <clock_from_fhs@@Base+0xfac>
    7354:	ldr	r0, [sp, #4]
    7358:	add	r0, r0, #1
    735c:	str	r0, [sp, #4]
    7360:	b	7300 <clock_from_fhs@@Base+0xf58>
    7364:	ldrh	r0, [sp, #2]
    7368:	add	sp, sp, #12
    736c:	bx	lr
    7370:	andeq	r5, r1, r4, asr #28
    7374:	andeq	r5, r1, r8, lsr lr
    7378:	push	{fp, lr}
    737c:	mov	fp, sp
    7380:	sub	sp, sp, #24
    7384:	str	r0, [fp, #-4]
    7388:	str	r1, [fp, #-8]
    738c:	str	r2, [sp, #12]
    7390:	ldr	r0, [sp, #12]
    7394:	and	r0, r0, #255	; 0xff
    7398:	bl	7450 <clock_from_fhs@@Base+0x10a8>
    739c:	and	r0, r0, #255	; 0xff
    73a0:	lsl	r0, r0, #8
    73a4:	and	r0, r0, #65280	; 0xff00
    73a8:	strh	r0, [sp, #8]
    73ac:	movw	r0, #0
    73b0:	strh	r0, [sp, #6]
    73b4:	ldrh	r0, [sp, #6]
    73b8:	ldr	r1, [fp, #-8]
    73bc:	cmp	r0, r1
    73c0:	bge	7444 <clock_from_fhs@@Base+0x109c>
    73c4:	ldr	r0, [fp, #-4]
    73c8:	ldrh	r1, [sp, #6]
    73cc:	add	r0, r0, r1
    73d0:	ldrb	r0, [r0]
    73d4:	strb	r0, [sp, #11]
    73d8:	ldrh	r0, [sp, #8]
    73dc:	asr	r0, r0, #1
    73e0:	ldrh	r1, [sp, #8]
    73e4:	and	r1, r1, #1
    73e8:	ldrb	r2, [sp, #11]
    73ec:	and	r2, r2, #1
    73f0:	eor	r1, r1, r2
    73f4:	lsl	r1, r1, #15
    73f8:	orr	r0, r0, r1
    73fc:	strh	r0, [sp, #8]
    7400:	ldrh	r0, [sp, #8]
    7404:	and	r0, r0, #32768	; 0x8000
    7408:	asr	r0, r0, #5
    740c:	ldrh	r1, [sp, #8]
    7410:	eor	r0, r1, r0
    7414:	strh	r0, [sp, #8]
    7418:	ldrh	r0, [sp, #8]
    741c:	and	r0, r0, #32768	; 0x8000
    7420:	asr	r0, r0, #12
    7424:	ldrh	r1, [sp, #8]
    7428:	eor	r0, r1, r0
    742c:	strh	r0, [sp, #8]
    7430:	ldrh	r0, [sp, #6]
    7434:	movw	r1, #1
    7438:	add	r0, r0, r1
    743c:	strh	r0, [sp, #6]
    7440:	b	73b4 <clock_from_fhs@@Base+0x100c>
    7444:	ldrh	r0, [sp, #8]
    7448:	mov	sp, fp
    744c:	pop	{fp, pc}
    7450:	sub	sp, sp, #4
    7454:	strb	r0, [sp, #3]
    7458:	ldrb	r0, [sp, #3]
    745c:	and	r0, r0, #128	; 0x80
    7460:	asr	r0, r0, #7
    7464:	ldrb	r1, [sp, #3]
    7468:	and	r1, r1, #64	; 0x40
    746c:	asr	r1, r1, #5
    7470:	orr	r0, r0, r1
    7474:	ldrb	r1, [sp, #3]
    7478:	and	r1, r1, #32
    747c:	asr	r1, r1, #3
    7480:	orr	r0, r0, r1
    7484:	ldrb	r1, [sp, #3]
    7488:	and	r1, r1, #16
    748c:	asr	r1, r1, #1
    7490:	orr	r0, r0, r1
    7494:	ldrb	r1, [sp, #3]
    7498:	and	r1, r1, #8
    749c:	lsl	r1, r1, #1
    74a0:	orr	r0, r0, r1
    74a4:	ldrb	r1, [sp, #3]
    74a8:	and	r1, r1, #4
    74ac:	lsl	r1, r1, #3
    74b0:	orr	r0, r0, r1
    74b4:	ldrb	r1, [sp, #3]
    74b8:	and	r1, r1, #2
    74bc:	lsl	r1, r1, #5
    74c0:	orr	r0, r0, r1
    74c4:	ldrb	r1, [sp, #3]
    74c8:	and	r1, r1, #1
    74cc:	lsl	r1, r1, #7
    74d0:	orr	r0, r0, r1
    74d4:	and	r0, r0, #255	; 0xff
    74d8:	add	sp, sp, #4
    74dc:	bx	lr

000074e0 <count_bits@@Base>:
    74e0:	sub	sp, sp, #8
    74e4:	strb	r0, [sp, #7]
    74e8:	movw	r0, #0
    74ec:	str	r0, [sp]
    74f0:	str	r0, [sp]
    74f4:	ldrb	r0, [sp, #7]
    74f8:	cmp	r0, #0
    74fc:	beq	7524 <count_bits@@Base+0x44>
    7500:	ldrb	r0, [sp, #7]
    7504:	sub	r0, r0, #1
    7508:	ldrb	r1, [sp, #7]
    750c:	and	r0, r1, r0
    7510:	strb	r0, [sp, #7]
    7514:	ldr	r0, [sp]
    7518:	add	r0, r0, #1
    751c:	str	r0, [sp]
    7520:	b	74f4 <count_bits@@Base+0x14>
    7524:	ldr	r0, [sp]
    7528:	add	sp, sp, #8
    752c:	bx	lr

00007530 <btbb_piconet_new@@Base>:
    7530:	push	{fp, lr}
    7534:	mov	fp, sp
    7538:	sub	sp, sp, #8
    753c:	movw	r0, #1
    7540:	movw	r1, #5660	; 0x161c
    7544:	bl	2534 <calloc@plt>
    7548:	str	r0, [sp, #4]
    754c:	ldr	r0, [sp, #4]
    7550:	movw	r1, #1
    7554:	str	r1, [r0]
    7558:	ldr	r0, [sp, #4]
    755c:	mov	sp, fp
    7560:	pop	{fp, pc}

00007564 <btbb_piconet_ref@@Base>:
    7564:	sub	sp, sp, #4
    7568:	str	r0, [sp]
    756c:	ldr	r0, [sp]
    7570:	ldr	r1, [r0]
    7574:	add	r1, r1, #1
    7578:	str	r1, [r0]
    757c:	add	sp, sp, #4
    7580:	bx	lr

00007584 <btbb_piconet_unref@@Base>:
    7584:	push	{fp, lr}
    7588:	mov	fp, sp
    758c:	sub	sp, sp, #8
    7590:	str	r0, [sp, #4]
    7594:	ldr	r0, [sp, #4]
    7598:	ldr	r1, [r0]
    759c:	mvn	r2, #0
    75a0:	add	r1, r1, r2
    75a4:	str	r1, [r0]
    75a8:	ldr	r0, [sp, #4]
    75ac:	ldr	r0, [r0]
    75b0:	cmp	r0, #0
    75b4:	bne	75c0 <btbb_piconet_unref@@Base+0x3c>
    75b8:	ldr	r0, [sp, #4]
    75bc:	bl	25d0 <free@plt>
    75c0:	mov	sp, fp
    75c4:	pop	{fp, pc}

000075c8 <btbb_init_survey@@Base>:
    75c8:	ldr	r0, [pc, #16]	; 75e0 <btbb_init_survey@@Base+0x18>
    75cc:	add	r0, pc, r0
    75d0:	movw	r1, #1
    75d4:	str	r1, [r0]
    75d8:	movw	r0, #0
    75dc:	bx	lr
    75e0:	muleq	r2, r8, ip

000075e4 <btbb_init_piconet@@Base>:
    75e4:	push	{fp, lr}
    75e8:	mov	fp, sp
    75ec:	sub	sp, sp, #8
    75f0:	str	r0, [sp, #4]
    75f4:	str	r1, [sp]
    75f8:	ldr	r0, [sp]
    75fc:	ldr	r1, [sp, #4]
    7600:	str	r0, [r1, #24]
    7604:	ldr	r0, [sp, #4]
    7608:	movw	r1, #3
    760c:	movw	r2, #1
    7610:	bl	269c <btbb_piconet_set_flag@plt>
    7614:	mov	sp, fp
    7618:	pop	{fp, pc}

0000761c <btbb_piconet_set_flag@@Base>:
    761c:	sub	sp, sp, #16
    7620:	str	r0, [sp, #12]
    7624:	str	r1, [sp, #8]
    7628:	str	r2, [sp, #4]
    762c:	ldr	r0, [sp, #8]
    7630:	movw	r1, #1
    7634:	lsl	r0, r1, r0
    7638:	str	r0, [sp]
    763c:	ldr	r0, [sp]
    7640:	mvn	r1, #0
    7644:	eor	r0, r0, r1
    7648:	ldr	r1, [sp, #12]
    764c:	ldr	r2, [r1, #4]
    7650:	and	r0, r2, r0
    7654:	str	r0, [r1, #4]
    7658:	ldr	r0, [sp, #4]
    765c:	cmp	r0, #0
    7660:	beq	7678 <btbb_piconet_set_flag@@Base+0x5c>
    7664:	ldr	r0, [sp]
    7668:	ldr	r1, [sp, #12]
    766c:	ldr	r2, [r1, #4]
    7670:	orr	r0, r2, r0
    7674:	str	r0, [r1, #4]
    7678:	add	sp, sp, #16
    767c:	bx	lr

00007680 <btbb_piconet_get_flag@@Base>:
    7680:	sub	sp, sp, #12
    7684:	str	r0, [sp, #8]
    7688:	str	r1, [sp, #4]
    768c:	ldr	r0, [sp, #4]
    7690:	movw	r1, #1
    7694:	lsl	r0, r1, r0
    7698:	str	r0, [sp]
    769c:	ldr	r0, [sp, #8]
    76a0:	ldr	r0, [r0, #4]
    76a4:	ldr	r1, [sp]
    76a8:	and	r0, r0, r1
    76ac:	cmp	r0, #0
    76b0:	movw	r0, #0
    76b4:	movne	r0, #1
    76b8:	and	r0, r0, #1
    76bc:	add	sp, sp, #12
    76c0:	bx	lr

000076c4 <btbb_piconet_set_uap@@Base>:
    76c4:	push	{fp, lr}
    76c8:	mov	fp, sp
    76cc:	sub	sp, sp, #8
    76d0:	str	r0, [sp, #4]
    76d4:	strb	r1, [sp, #3]
    76d8:	ldrb	r0, [sp, #3]
    76dc:	ldr	r1, [sp, #4]
    76e0:	strb	r0, [r1, #28]
    76e4:	ldr	r0, [sp, #4]
    76e8:	movw	r1, #2
    76ec:	movw	r2, #1
    76f0:	bl	269c <btbb_piconet_set_flag@plt>
    76f4:	mov	sp, fp
    76f8:	pop	{fp, pc}

000076fc <btbb_piconet_get_uap@@Base>:
    76fc:	sub	sp, sp, #4
    7700:	str	r0, [sp]
    7704:	ldr	r0, [sp]
    7708:	ldrb	r0, [r0, #28]
    770c:	add	sp, sp, #4
    7710:	bx	lr

00007714 <btbb_piconet_get_lap@@Base>:
    7714:	sub	sp, sp, #4
    7718:	str	r0, [sp]
    771c:	ldr	r0, [sp]
    7720:	ldr	r0, [r0, #24]
    7724:	add	sp, sp, #4
    7728:	bx	lr

0000772c <btbb_piconet_get_nap@@Base>:
    772c:	sub	sp, sp, #4
    7730:	str	r0, [sp]
    7734:	ldr	r0, [sp]
    7738:	ldrh	r0, [r0, #30]
    773c:	add	sp, sp, #4
    7740:	bx	lr

00007744 <btbb_piconet_get_bdaddr@@Base>:
    7744:	sub	sp, sp, #4
    7748:	str	r0, [sp]
    774c:	ldr	r0, [sp]
    7750:	ldrh	r1, [r0, #30]
    7754:	ldrb	r2, [r0, #28]
    7758:	ldr	r0, [r0, #24]
    775c:	orr	r0, r0, r2, lsl #24
    7760:	add	sp, sp, #4
    7764:	bx	lr

00007768 <btbb_piconet_get_clk_offset@@Base>:
    7768:	sub	sp, sp, #4
    776c:	str	r0, [sp]
    7770:	ldr	r0, [sp]
    7774:	movw	r1, #5648	; 0x1610
    7778:	add	r0, r0, r1
    777c:	ldr	r0, [r0]
    7780:	add	sp, sp, #4
    7784:	bx	lr

00007788 <btbb_piconet_set_clk_offset@@Base>:
    7788:	sub	sp, sp, #8
    778c:	str	r0, [sp, #4]
    7790:	str	r1, [sp]
    7794:	ldr	r0, [sp]
    7798:	ldr	r1, [sp, #4]
    779c:	movw	r2, #5648	; 0x1610
    77a0:	add	r1, r1, r2
    77a4:	str	r0, [r1]
    77a8:	add	sp, sp, #8
    77ac:	bx	lr

000077b0 <btbb_piconet_set_afh_map@@Base>:
    77b0:	push	{fp, lr}
    77b4:	mov	fp, sp
    77b8:	sub	sp, sp, #16
    77bc:	str	r0, [fp, #-4]
    77c0:	str	r1, [sp, #8]
    77c4:	ldr	r0, [fp, #-4]
    77c8:	movw	r1, #0
    77cc:	strb	r1, [r0, #22]
    77d0:	movw	r0, #0
    77d4:	str	r0, [sp, #4]
    77d8:	ldr	r0, [sp, #4]
    77dc:	cmp	r0, #10
    77e0:	bge	7840 <btbb_piconet_set_afh_map@@Base+0x90>
    77e4:	ldr	r0, [sp, #8]
    77e8:	ldr	r1, [sp, #4]
    77ec:	add	r0, r0, r1
    77f0:	ldrb	r0, [r0]
    77f4:	ldr	r1, [fp, #-4]
    77f8:	add	r1, r1, #12
    77fc:	ldr	r2, [sp, #4]
    7800:	add	r1, r1, r2
    7804:	strb	r0, [r1]
    7808:	ldr	r0, [fp, #-4]
    780c:	add	r0, r0, #12
    7810:	ldr	r1, [sp, #4]
    7814:	add	r0, r0, r1
    7818:	ldrb	r0, [r0]
    781c:	bl	2564 <count_bits@plt>
    7820:	ldr	r1, [fp, #-4]
    7824:	ldrb	r2, [r1, #22]
    7828:	add	r0, r2, r0
    782c:	strb	r0, [r1, #22]
    7830:	ldr	r0, [sp, #4]
    7834:	add	r0, r0, #1
    7838:	str	r0, [sp, #4]
    783c:	b	77d8 <btbb_piconet_set_afh_map@@Base+0x28>
    7840:	ldr	r0, [fp, #-4]
    7844:	movw	r1, #2
    7848:	bl	2678 <btbb_piconet_get_flag@plt>
    784c:	cmp	r0, #0
    7850:	beq	785c <btbb_piconet_set_afh_map@@Base+0xac>
    7854:	ldr	r0, [fp, #-4]
    7858:	bl	2738 <get_hop_pattern@plt>
    785c:	mov	sp, fp
    7860:	pop	{fp, pc}

00007864 <get_hop_pattern@@Base>:
    7864:	push	{fp, lr}
    7868:	mov	fp, sp
    786c:	sub	sp, sp, #112	; 0x70
    7870:	str	r0, [fp, #-4]
    7874:	ldr	r0, [fp, #-4]
    7878:	mov	r1, #11
    787c:	bl	2678 <btbb_piconet_get_flag@plt>
    7880:	asr	r1, r0, #31
    7884:	str	r0, [fp, #-16]
    7888:	str	r1, [fp, #-12]
    788c:	ldr	r0, [fp, #-16]
    7890:	ldr	r1, [fp, #-4]
    7894:	ldrb	r2, [r1, #22]
    7898:	orr	r0, r2, r0, lsl #7
    789c:	ldrb	r2, [r1, #28]
    78a0:	ldr	r1, [r1, #24]
    78a4:	orr	r1, r1, r2, lsl #24
    78a8:	str	r0, [fp, #-12]
    78ac:	str	r1, [fp, #-16]
    78b0:	ldr	r0, [pc, #3476]	; 864c <get_hop_pattern@@Base+0xde8>
    78b4:	add	r0, pc, r0
    78b8:	movw	r1, #0
    78bc:	str	r1, [fp, #-8]
    78c0:	ldr	r0, [r0]
    78c4:	cmp	r0, r1
    78c8:	beq	804c <get_hop_pattern@@Base+0x7e8>
    78cc:	b	78d0 <get_hop_pattern@@Base+0x6c>
    78d0:	ldr	r0, [pc, #3448]	; 8650 <get_hop_pattern@@Base+0xdec>
    78d4:	ldr	r1, [pc, #3448]	; 8654 <get_hop_pattern@@Base+0xdf0>
    78d8:	sub	r2, fp, #16
    78dc:	str	r2, [fp, #-40]	; 0xffffffd8
    78e0:	str	r1, [fp, #-24]	; 0xffffffe8
    78e4:	str	r0, [fp, #-32]	; 0xffffffe0
    78e8:	str	r0, [fp, #-28]	; 0xffffffe4
    78ec:	movw	r0, #4
    78f0:	str	r0, [fp, #-36]	; 0xffffffdc
    78f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    78f8:	cmp	r0, #12
    78fc:	bcc	7bbc <get_hop_pattern@@Base+0x358>
    7900:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7904:	ldrb	r0, [r0]
    7908:	ldr	r1, [fp, #-40]	; 0xffffffd8
    790c:	ldrb	r1, [r1, #1]
    7910:	lsl	r1, r1, #8
    7914:	add	r0, r0, r1
    7918:	ldr	r1, [fp, #-40]	; 0xffffffd8
    791c:	ldrb	r1, [r1, #2]
    7920:	lsl	r1, r1, #16
    7924:	add	r0, r0, r1
    7928:	ldr	r1, [fp, #-40]	; 0xffffffd8
    792c:	ldrb	r1, [r1, #3]
    7930:	lsl	r1, r1, #24
    7934:	add	r0, r0, r1
    7938:	ldr	r1, [fp, #-28]	; 0xffffffe4
    793c:	add	r0, r1, r0
    7940:	str	r0, [fp, #-28]	; 0xffffffe4
    7944:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7948:	ldrb	r0, [r0, #4]
    794c:	ldr	r1, [fp, #-40]	; 0xffffffd8
    7950:	ldrb	r1, [r1, #5]
    7954:	lsl	r1, r1, #8
    7958:	add	r0, r0, r1
    795c:	ldr	r1, [fp, #-40]	; 0xffffffd8
    7960:	ldrb	r1, [r1, #6]
    7964:	lsl	r1, r1, #16
    7968:	add	r0, r0, r1
    796c:	ldr	r1, [fp, #-40]	; 0xffffffd8
    7970:	ldrb	r1, [r1, #7]
    7974:	lsl	r1, r1, #24
    7978:	add	r0, r0, r1
    797c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7980:	add	r0, r1, r0
    7984:	str	r0, [fp, #-32]	; 0xffffffe0
    7988:	ldr	r0, [fp, #-40]	; 0xffffffd8
    798c:	ldrb	r0, [r0, #8]
    7990:	ldr	r1, [fp, #-40]	; 0xffffffd8
    7994:	ldrb	r1, [r1, #9]
    7998:	lsl	r1, r1, #8
    799c:	add	r0, r0, r1
    79a0:	ldr	r1, [fp, #-40]	; 0xffffffd8
    79a4:	ldrb	r1, [r1, #10]
    79a8:	lsl	r1, r1, #16
    79ac:	add	r0, r0, r1
    79b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
    79b4:	ldrb	r1, [r1, #11]
    79b8:	lsl	r1, r1, #24
    79bc:	add	r0, r0, r1
    79c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    79c4:	add	r0, r1, r0
    79c8:	str	r0, [fp, #-24]	; 0xffffffe8
    79cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    79d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    79d4:	sub	r0, r1, r0
    79d8:	str	r0, [fp, #-28]	; 0xffffffe4
    79dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    79e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    79e4:	sub	r0, r1, r0
    79e8:	str	r0, [fp, #-28]	; 0xffffffe4
    79ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
    79f0:	lsr	r0, r0, #13
    79f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    79f8:	eor	r0, r1, r0
    79fc:	str	r0, [fp, #-28]	; 0xffffffe4
    7a00:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7a04:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7a08:	sub	r0, r1, r0
    7a0c:	str	r0, [fp, #-32]	; 0xffffffe0
    7a10:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7a14:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7a18:	sub	r0, r1, r0
    7a1c:	str	r0, [fp, #-32]	; 0xffffffe0
    7a20:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7a24:	lsl	r0, r0, #8
    7a28:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7a2c:	eor	r0, r1, r0
    7a30:	str	r0, [fp, #-32]	; 0xffffffe0
    7a34:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7a38:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7a3c:	sub	r0, r1, r0
    7a40:	str	r0, [fp, #-24]	; 0xffffffe8
    7a44:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7a48:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7a4c:	sub	r0, r1, r0
    7a50:	str	r0, [fp, #-24]	; 0xffffffe8
    7a54:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7a58:	lsr	r0, r0, #13
    7a5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7a60:	eor	r0, r1, r0
    7a64:	str	r0, [fp, #-24]	; 0xffffffe8
    7a68:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7a6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7a70:	sub	r0, r1, r0
    7a74:	str	r0, [fp, #-28]	; 0xffffffe4
    7a78:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7a7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7a80:	sub	r0, r1, r0
    7a84:	str	r0, [fp, #-28]	; 0xffffffe4
    7a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7a8c:	lsr	r0, r0, #12
    7a90:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7a94:	eor	r0, r1, r0
    7a98:	str	r0, [fp, #-28]	; 0xffffffe4
    7a9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7aa0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7aa4:	sub	r0, r1, r0
    7aa8:	str	r0, [fp, #-32]	; 0xffffffe0
    7aac:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7ab0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7ab4:	sub	r0, r1, r0
    7ab8:	str	r0, [fp, #-32]	; 0xffffffe0
    7abc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7ac0:	lsl	r0, r0, #16
    7ac4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7ac8:	eor	r0, r1, r0
    7acc:	str	r0, [fp, #-32]	; 0xffffffe0
    7ad0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7ad4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7ad8:	sub	r0, r1, r0
    7adc:	str	r0, [fp, #-24]	; 0xffffffe8
    7ae0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7ae4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7ae8:	sub	r0, r1, r0
    7aec:	str	r0, [fp, #-24]	; 0xffffffe8
    7af0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7af4:	lsr	r0, r0, #5
    7af8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7afc:	eor	r0, r1, r0
    7b00:	str	r0, [fp, #-24]	; 0xffffffe8
    7b04:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7b08:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7b0c:	sub	r0, r1, r0
    7b10:	str	r0, [fp, #-28]	; 0xffffffe4
    7b14:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7b18:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7b1c:	sub	r0, r1, r0
    7b20:	str	r0, [fp, #-28]	; 0xffffffe4
    7b24:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7b28:	lsr	r0, r0, #3
    7b2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7b30:	eor	r0, r1, r0
    7b34:	str	r0, [fp, #-28]	; 0xffffffe4
    7b38:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7b3c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7b40:	sub	r0, r1, r0
    7b44:	str	r0, [fp, #-32]	; 0xffffffe0
    7b48:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7b4c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7b50:	sub	r0, r1, r0
    7b54:	str	r0, [fp, #-32]	; 0xffffffe0
    7b58:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7b5c:	lsl	r0, r0, #10
    7b60:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7b64:	eor	r0, r1, r0
    7b68:	str	r0, [fp, #-32]	; 0xffffffe0
    7b6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7b70:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7b74:	sub	r0, r1, r0
    7b78:	str	r0, [fp, #-24]	; 0xffffffe8
    7b7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7b80:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7b84:	sub	r0, r1, r0
    7b88:	str	r0, [fp, #-24]	; 0xffffffe8
    7b8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7b90:	lsr	r0, r0, #15
    7b94:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7b98:	eor	r0, r1, r0
    7b9c:	str	r0, [fp, #-24]	; 0xffffffe8
    7ba0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7ba4:	add	r0, r0, #12
    7ba8:	str	r0, [fp, #-40]	; 0xffffffd8
    7bac:	ldr	r0, [fp, #-36]	; 0xffffffdc
    7bb0:	sub	r0, r0, #12
    7bb4:	str	r0, [fp, #-36]	; 0xffffffdc
    7bb8:	b	78f4 <get_hop_pattern@@Base+0x90>
    7bbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7bc0:	add	r0, r0, #4
    7bc4:	str	r0, [fp, #-24]	; 0xffffffe8
    7bc8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    7bcc:	sub	r0, r0, #1
    7bd0:	cmp	r0, #10
    7bd4:	str	r0, [sp, #24]
    7bd8:	bhi	7d18 <get_hop_pattern@@Base+0x4b4>
    7bdc:	add	r0, pc, #8
    7be0:	ldr	r1, [sp, #24]
    7be4:	ldr	r2, [r0, r1, lsl #2]
    7be8:	add	pc, r0, r2
    7bec:	andeq	r0, r0, r8, lsl r1
    7bf0:	andeq	r0, r0, r0, lsl #2
    7bf4:	andeq	r0, r0, r8, ror #1
    7bf8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7bfc:	strheq	r0, [r0], -ip
    7c00:	andeq	r0, r0, r4, lsr #1
    7c04:	andeq	r0, r0, ip, lsl #1
    7c08:	andeq	r0, r0, r4, ror r0
    7c0c:	andeq	r0, r0, ip, asr r0
    7c10:	andeq	r0, r0, r4, asr #32
    7c14:	andeq	r0, r0, ip, lsr #32
    7c18:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c1c:	ldrb	r0, [r0, #10]
    7c20:	lsl	r0, r0, #24
    7c24:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7c28:	add	r0, r1, r0
    7c2c:	str	r0, [fp, #-24]	; 0xffffffe8
    7c30:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c34:	ldrb	r0, [r0, #9]
    7c38:	lsl	r0, r0, #16
    7c3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7c40:	add	r0, r1, r0
    7c44:	str	r0, [fp, #-24]	; 0xffffffe8
    7c48:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c4c:	ldrb	r0, [r0, #8]
    7c50:	lsl	r0, r0, #8
    7c54:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7c58:	add	r0, r1, r0
    7c5c:	str	r0, [fp, #-24]	; 0xffffffe8
    7c60:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c64:	ldrb	r0, [r0, #7]
    7c68:	lsl	r0, r0, #24
    7c6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7c70:	add	r0, r1, r0
    7c74:	str	r0, [fp, #-32]	; 0xffffffe0
    7c78:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c7c:	ldrb	r0, [r0, #6]
    7c80:	lsl	r0, r0, #16
    7c84:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7c88:	add	r0, r1, r0
    7c8c:	str	r0, [fp, #-32]	; 0xffffffe0
    7c90:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c94:	ldrb	r0, [r0, #5]
    7c98:	lsl	r0, r0, #8
    7c9c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7ca0:	add	r0, r1, r0
    7ca4:	str	r0, [fp, #-32]	; 0xffffffe0
    7ca8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7cac:	ldrb	r0, [r0, #4]
    7cb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7cb4:	add	r0, r1, r0
    7cb8:	str	r0, [fp, #-32]	; 0xffffffe0
    7cbc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7cc0:	ldrb	r0, [r0, #3]
    7cc4:	lsl	r0, r0, #24
    7cc8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7ccc:	add	r0, r1, r0
    7cd0:	str	r0, [fp, #-28]	; 0xffffffe4
    7cd4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7cd8:	ldrb	r0, [r0, #2]
    7cdc:	lsl	r0, r0, #16
    7ce0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7ce4:	add	r0, r1, r0
    7ce8:	str	r0, [fp, #-28]	; 0xffffffe4
    7cec:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7cf0:	ldrb	r0, [r0, #1]
    7cf4:	lsl	r0, r0, #8
    7cf8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7cfc:	add	r0, r1, r0
    7d00:	str	r0, [fp, #-28]	; 0xffffffe4
    7d04:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7d08:	ldrb	r0, [r0]
    7d0c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7d10:	add	r0, r1, r0
    7d14:	str	r0, [fp, #-28]	; 0xffffffe4
    7d18:	b	7d1c <get_hop_pattern@@Base+0x4b8>
    7d1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7d20:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7d24:	sub	r0, r1, r0
    7d28:	str	r0, [fp, #-28]	; 0xffffffe4
    7d2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7d30:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7d34:	sub	r0, r1, r0
    7d38:	str	r0, [fp, #-28]	; 0xffffffe4
    7d3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7d40:	lsr	r0, r0, #13
    7d44:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7d48:	eor	r0, r1, r0
    7d4c:	str	r0, [fp, #-28]	; 0xffffffe4
    7d50:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7d54:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7d58:	sub	r0, r1, r0
    7d5c:	str	r0, [fp, #-32]	; 0xffffffe0
    7d60:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7d64:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7d68:	sub	r0, r1, r0
    7d6c:	str	r0, [fp, #-32]	; 0xffffffe0
    7d70:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7d74:	lsl	r0, r0, #8
    7d78:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7d7c:	eor	r0, r1, r0
    7d80:	str	r0, [fp, #-32]	; 0xffffffe0
    7d84:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7d88:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7d8c:	sub	r0, r1, r0
    7d90:	str	r0, [fp, #-24]	; 0xffffffe8
    7d94:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7d98:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7d9c:	sub	r0, r1, r0
    7da0:	str	r0, [fp, #-24]	; 0xffffffe8
    7da4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7da8:	lsr	r0, r0, #13
    7dac:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7db0:	eor	r0, r1, r0
    7db4:	str	r0, [fp, #-24]	; 0xffffffe8
    7db8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7dbc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7dc0:	sub	r0, r1, r0
    7dc4:	str	r0, [fp, #-28]	; 0xffffffe4
    7dc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7dcc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7dd0:	sub	r0, r1, r0
    7dd4:	str	r0, [fp, #-28]	; 0xffffffe4
    7dd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7ddc:	lsr	r0, r0, #12
    7de0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7de4:	eor	r0, r1, r0
    7de8:	str	r0, [fp, #-28]	; 0xffffffe4
    7dec:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7df0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7df4:	sub	r0, r1, r0
    7df8:	str	r0, [fp, #-32]	; 0xffffffe0
    7dfc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7e00:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7e04:	sub	r0, r1, r0
    7e08:	str	r0, [fp, #-32]	; 0xffffffe0
    7e0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7e10:	lsl	r0, r0, #16
    7e14:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7e18:	eor	r0, r1, r0
    7e1c:	str	r0, [fp, #-32]	; 0xffffffe0
    7e20:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7e24:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7e28:	sub	r0, r1, r0
    7e2c:	str	r0, [fp, #-24]	; 0xffffffe8
    7e30:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7e34:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7e38:	sub	r0, r1, r0
    7e3c:	str	r0, [fp, #-24]	; 0xffffffe8
    7e40:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7e44:	lsr	r0, r0, #5
    7e48:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7e4c:	eor	r0, r1, r0
    7e50:	str	r0, [fp, #-24]	; 0xffffffe8
    7e54:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7e58:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7e5c:	sub	r0, r1, r0
    7e60:	str	r0, [fp, #-28]	; 0xffffffe4
    7e64:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7e68:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7e6c:	sub	r0, r1, r0
    7e70:	str	r0, [fp, #-28]	; 0xffffffe4
    7e74:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7e78:	lsr	r0, r0, #3
    7e7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7e80:	eor	r0, r1, r0
    7e84:	str	r0, [fp, #-28]	; 0xffffffe4
    7e88:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7e8c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7e90:	sub	r0, r1, r0
    7e94:	str	r0, [fp, #-32]	; 0xffffffe0
    7e98:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7e9c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7ea0:	sub	r0, r1, r0
    7ea4:	str	r0, [fp, #-32]	; 0xffffffe0
    7ea8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7eac:	lsl	r0, r0, #10
    7eb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7eb4:	eor	r0, r1, r0
    7eb8:	str	r0, [fp, #-32]	; 0xffffffe0
    7ebc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7ec0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7ec4:	sub	r0, r1, r0
    7ec8:	str	r0, [fp, #-24]	; 0xffffffe8
    7ecc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7ed0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7ed4:	sub	r0, r1, r0
    7ed8:	str	r0, [fp, #-24]	; 0xffffffe8
    7edc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    7ee0:	lsr	r0, r0, #15
    7ee4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7ee8:	eor	r0, r1, r0
    7eec:	str	r0, [fp, #-24]	; 0xffffffe8
    7ef0:	ldr	r0, [pc, #3864]	; 8e10 <get_hop_pattern@@Base+0x15ac>
    7ef4:	add	r0, pc, r0
    7ef8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7efc:	ldr	r0, [r0]
    7f00:	ldr	r0, [r0, #12]
    7f04:	ldr	r0, [r0, #4]
    7f08:	sub	r0, r0, #1
    7f0c:	and	r0, r1, r0
    7f10:	str	r0, [fp, #-20]	; 0xffffffec
    7f14:	b	7f18 <get_hop_pattern@@Base+0x6b4>
    7f18:	ldr	r0, [pc, #3828]	; 8e14 <get_hop_pattern@@Base+0x15b0>
    7f1c:	add	r0, pc, r0
    7f20:	ldr	r0, [r0]
    7f24:	ldr	r0, [r0, #12]
    7f28:	ldr	r0, [r0]
    7f2c:	ldr	r1, [fp, #-20]	; 0xffffffec
    7f30:	movw	r2, #12
    7f34:	mul	r1, r1, r2
    7f38:	add	r0, r0, r1
    7f3c:	ldr	r0, [r0]
    7f40:	movw	r1, #0
    7f44:	cmp	r0, r1
    7f48:	beq	7f98 <get_hop_pattern@@Base+0x734>
    7f4c:	b	7f50 <get_hop_pattern@@Base+0x6ec>
    7f50:	ldr	r0, [pc, #3776]	; 8e18 <get_hop_pattern@@Base+0x15b4>
    7f54:	add	r0, pc, r0
    7f58:	ldr	r1, [r0]
    7f5c:	ldr	r1, [r1, #12]
    7f60:	ldr	r1, [r1]
    7f64:	ldr	r2, [fp, #-20]	; 0xffffffec
    7f68:	movw	r3, #12
    7f6c:	mul	r2, r2, r3
    7f70:	add	r1, r1, r2
    7f74:	ldr	r1, [r1]
    7f78:	ldr	r0, [r0]
    7f7c:	ldr	r0, [r0, #12]
    7f80:	ldr	r0, [r0, #20]
    7f84:	movw	r2, #0
    7f88:	sub	r0, r2, r0
    7f8c:	add	r0, r1, r0
    7f90:	str	r0, [fp, #-8]
    7f94:	b	7fa0 <get_hop_pattern@@Base+0x73c>
    7f98:	movw	r0, #0
    7f9c:	str	r0, [fp, #-8]
    7fa0:	b	7fa4 <get_hop_pattern@@Base+0x740>
    7fa4:	ldr	r0, [fp, #-8]
    7fa8:	movw	r1, #0
    7fac:	cmp	r0, r1
    7fb0:	beq	8044 <get_hop_pattern@@Base+0x7e0>
    7fb4:	ldr	r0, [fp, #-8]
    7fb8:	ldr	r0, [r0, #36]	; 0x24
    7fbc:	cmp	r0, #4
    7fc0:	bne	7ff0 <get_hop_pattern@@Base+0x78c>
    7fc4:	ldr	r0, [fp, #-8]
    7fc8:	ldr	r0, [r0, #32]
    7fcc:	sub	r1, fp, #16
    7fd0:	ldr	r1, [r1]
    7fd4:	ldr	r0, [r0]
    7fd8:	subs	r0, r0, r1
    7fdc:	movwne	r0, #1
    7fe0:	cmp	r0, #0
    7fe4:	bne	7fec <get_hop_pattern@@Base+0x788>
    7fe8:	b	8044 <get_hop_pattern@@Base+0x7e0>
    7fec:	b	7ff0 <get_hop_pattern@@Base+0x78c>
    7ff0:	ldr	r0, [fp, #-8]
    7ff4:	ldr	r0, [r0, #28]
    7ff8:	movw	r1, #0
    7ffc:	cmp	r0, r1
    8000:	beq	8038 <get_hop_pattern@@Base+0x7d4>
    8004:	b	8008 <get_hop_pattern@@Base+0x7a4>
    8008:	ldr	r0, [pc, #3596]	; 8e1c <get_hop_pattern@@Base+0x15b8>
    800c:	add	r0, pc, r0
    8010:	ldr	r1, [fp, #-8]
    8014:	ldr	r1, [r1, #28]
    8018:	ldr	r0, [r0]
    801c:	ldr	r0, [r0, #12]
    8020:	ldr	r0, [r0, #20]
    8024:	movw	r2, #0
    8028:	sub	r0, r2, r0
    802c:	add	r0, r1, r0
    8030:	str	r0, [fp, #-8]
    8034:	b	8040 <get_hop_pattern@@Base+0x7dc>
    8038:	movw	r0, #0
    803c:	str	r0, [fp, #-8]
    8040:	b	7fa4 <get_hop_pattern@@Base+0x740>
    8044:	b	8048 <get_hop_pattern@@Base+0x7e4>
    8048:	b	804c <get_hop_pattern@@Base+0x7e8>
    804c:	b	8050 <get_hop_pattern@@Base+0x7ec>
    8050:	ldr	r0, [fp, #-8]
    8054:	movw	r1, #0
    8058:	cmp	r0, r1
    805c:	bne	8de4 <get_hop_pattern@@Base+0x1580>
    8060:	ldr	r0, [fp, #-4]
    8064:	bl	2558 <gen_hop_pattern@plt>
    8068:	mov	r0, #48	; 0x30
    806c:	bl	2744 <malloc@plt>
    8070:	str	r0, [fp, #-8]
    8074:	ldr	r0, [fp, #-16]
    8078:	ldr	r1, [fp, #-12]
    807c:	ldr	r2, [fp, #-8]
    8080:	str	r1, [r2, #4]
    8084:	str	r0, [r2]
    8088:	ldr	r0, [fp, #-4]
    808c:	ldr	r0, [r0, #372]	; 0x174
    8090:	ldr	r1, [fp, #-8]
    8094:	str	r0, [r1, #8]
    8098:	ldr	r0, [pc, #3460]	; 8e24 <get_hop_pattern@@Base+0x15c0>
    809c:	add	r0, pc, r0
    80a0:	ldr	r1, [fp, #-8]
    80a4:	movw	r2, #0
    80a8:	str	r2, [r1, #20]
    80ac:	ldr	r1, [fp, #-8]
    80b0:	ldr	r3, [fp, #-8]
    80b4:	str	r1, [r3, #32]
    80b8:	ldr	r1, [fp, #-8]
    80bc:	movw	r3, #4
    80c0:	str	r3, [r1, #36]	; 0x24
    80c4:	ldr	r0, [r0]
    80c8:	cmp	r0, r2
    80cc:	bne	8228 <get_hop_pattern@@Base+0x9c4>
    80d0:	ldr	r0, [pc, #3408]	; 8e28 <get_hop_pattern@@Base+0x15c4>
    80d4:	add	r0, pc, r0
    80d8:	ldr	r1, [fp, #-8]
    80dc:	str	r1, [r0]
    80e0:	ldr	r0, [r0]
    80e4:	movw	r1, #0
    80e8:	str	r1, [r0, #16]
    80ec:	movw	r0, #44	; 0x2c
    80f0:	bl	2744 <malloc@plt>
    80f4:	ldr	r1, [pc, #3376]	; 8e2c <get_hop_pattern@@Base+0x15c8>
    80f8:	add	r1, pc, r1
    80fc:	ldr	r2, [r1]
    8100:	str	r0, [r2, #12]
    8104:	ldr	r0, [r1]
    8108:	ldr	r0, [r0, #12]
    810c:	movw	r1, #0
    8110:	cmp	r0, r1
    8114:	bne	8120 <get_hop_pattern@@Base+0x8bc>
    8118:	mvn	r0, #0
    811c:	bl	2798 <exit@plt>
    8120:	ldr	r0, [pc, #3340]	; 8e34 <get_hop_pattern@@Base+0x15d0>
    8124:	add	r0, pc, r0
    8128:	ldr	r1, [r0]
    812c:	ldr	r1, [r1, #12]
    8130:	str	r0, [sp, #20]
    8134:	mov	r0, r1
    8138:	movw	r1, #0
    813c:	and	r1, r1, #255	; 0xff
    8140:	movw	r2, #44	; 0x2c
    8144:	bl	284c <memset@plt>
    8148:	ldr	r0, [sp, #20]
    814c:	ldr	r1, [r0]
    8150:	add	r1, r1, #12
    8154:	ldr	r2, [r0]
    8158:	ldr	r2, [r2, #12]
    815c:	str	r1, [r2, #16]
    8160:	ldr	r1, [r0]
    8164:	ldr	r1, [r1, #12]
    8168:	movw	r2, #32
    816c:	str	r2, [r1, #4]
    8170:	ldr	r1, [r0]
    8174:	ldr	r1, [r1, #12]
    8178:	movw	r2, #5
    817c:	str	r2, [r1, #8]
    8180:	ldr	r1, [r0]
    8184:	add	r1, r1, #12
    8188:	ldr	r2, [r0]
    818c:	sub	r1, r1, r2
    8190:	ldr	r2, [r0]
    8194:	ldr	r2, [r2, #12]
    8198:	str	r1, [r2, #20]
    819c:	movw	r0, #384	; 0x180
    81a0:	bl	2744 <malloc@plt>
    81a4:	ldr	r1, [pc, #3204]	; 8e30 <get_hop_pattern@@Base+0x15cc>
    81a8:	add	r1, pc, r1
    81ac:	ldr	r2, [r1]
    81b0:	ldr	r2, [r2, #12]
    81b4:	str	r0, [r2]
    81b8:	ldr	r0, [r1]
    81bc:	ldr	r0, [r0, #12]
    81c0:	ldr	r0, [r0]
    81c4:	movw	r1, #0
    81c8:	cmp	r0, r1
    81cc:	bne	81d8 <get_hop_pattern@@Base+0x974>
    81d0:	mvn	r0, #0
    81d4:	bl	2798 <exit@plt>
    81d8:	ldr	r0, [pc, #3160]	; 8e38 <get_hop_pattern@@Base+0x15d4>
    81dc:	ldr	r1, [pc, #3160]	; 8e3c <get_hop_pattern@@Base+0x15d8>
    81e0:	add	r1, pc, r1
    81e4:	ldr	r2, [r1]
    81e8:	ldr	r2, [r2, #12]
    81ec:	ldr	r2, [r2]
    81f0:	str	r0, [sp, #16]
    81f4:	mov	r0, r2
    81f8:	movw	r2, #0
    81fc:	and	r2, r2, #255	; 0xff
    8200:	str	r1, [sp, #12]
    8204:	mov	r1, r2
    8208:	movw	r2, #384	; 0x180
    820c:	bl	284c <memset@plt>
    8210:	ldr	r0, [sp, #12]
    8214:	ldr	r1, [r0]
    8218:	ldr	r1, [r1, #12]
    821c:	ldr	r2, [sp, #16]
    8220:	str	r2, [r1, #40]	; 0x28
    8224:	b	8284 <get_hop_pattern@@Base+0xa20>
    8228:	ldr	r0, [pc, #3088]	; 8e40 <get_hop_pattern@@Base+0x15dc>
    822c:	add	r0, pc, r0
    8230:	ldr	r1, [fp, #-8]
    8234:	ldr	r2, [r0]
    8238:	ldr	r2, [r2, #12]
    823c:	ldr	r2, [r2, #16]
    8240:	str	r1, [r2, #8]
    8244:	ldr	r1, [r0]
    8248:	ldr	r1, [r1, #12]
    824c:	ldr	r1, [r1, #16]
    8250:	ldr	r2, [r0]
    8254:	ldr	r2, [r2, #12]
    8258:	ldr	r2, [r2, #20]
    825c:	movw	r3, #0
    8260:	sub	r2, r3, r2
    8264:	add	r1, r1, r2
    8268:	ldr	r2, [fp, #-8]
    826c:	str	r1, [r2, #16]
    8270:	ldr	r1, [fp, #-8]
    8274:	add	r1, r1, #12
    8278:	ldr	r0, [r0]
    827c:	ldr	r0, [r0, #12]
    8280:	str	r1, [r0, #16]
    8284:	ldr	r0, [pc, #3000]	; 8e44 <get_hop_pattern@@Base+0x15e0>
    8288:	add	r0, pc, r0
    828c:	ldr	r1, [r0]
    8290:	ldr	r1, [r1, #12]
    8294:	ldr	r2, [r1, #12]
    8298:	add	r2, r2, #1
    829c:	str	r2, [r1, #12]
    82a0:	ldr	r0, [r0]
    82a4:	ldr	r0, [r0, #12]
    82a8:	ldr	r1, [fp, #-8]
    82ac:	str	r0, [r1, #12]
    82b0:	ldr	r0, [pc, #2896]	; 8e08 <get_hop_pattern@@Base+0x15a4>
    82b4:	ldr	r1, [pc, #2896]	; 8e0c <get_hop_pattern@@Base+0x15a8>
    82b8:	ldr	r2, [fp, #-8]
    82bc:	str	r2, [sp, #52]	; 0x34
    82c0:	ldr	r2, [fp, #-8]
    82c4:	str	r1, [r2, #40]	; 0x28
    82c8:	str	r0, [fp, #-52]	; 0xffffffcc
    82cc:	str	r0, [fp, #-48]	; 0xffffffd0
    82d0:	movw	r0, #4
    82d4:	str	r0, [sp, #56]	; 0x38
    82d8:	ldr	r0, [sp, #56]	; 0x38
    82dc:	cmp	r0, #12
    82e0:	bcc	85ec <get_hop_pattern@@Base+0xd88>
    82e4:	ldr	r0, [sp, #52]	; 0x34
    82e8:	ldrb	r0, [r0]
    82ec:	ldr	r1, [sp, #52]	; 0x34
    82f0:	ldrb	r1, [r1, #1]
    82f4:	lsl	r1, r1, #8
    82f8:	add	r0, r0, r1
    82fc:	ldr	r1, [sp, #52]	; 0x34
    8300:	ldrb	r1, [r1, #2]
    8304:	lsl	r1, r1, #16
    8308:	add	r0, r0, r1
    830c:	ldr	r1, [sp, #52]	; 0x34
    8310:	ldrb	r1, [r1, #3]
    8314:	lsl	r1, r1, #24
    8318:	add	r0, r0, r1
    831c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8320:	add	r0, r1, r0
    8324:	str	r0, [fp, #-48]	; 0xffffffd0
    8328:	ldr	r0, [sp, #52]	; 0x34
    832c:	ldrb	r0, [r0, #4]
    8330:	ldr	r1, [sp, #52]	; 0x34
    8334:	ldrb	r1, [r1, #5]
    8338:	lsl	r1, r1, #8
    833c:	add	r0, r0, r1
    8340:	ldr	r1, [sp, #52]	; 0x34
    8344:	ldrb	r1, [r1, #6]
    8348:	lsl	r1, r1, #16
    834c:	add	r0, r0, r1
    8350:	ldr	r1, [sp, #52]	; 0x34
    8354:	ldrb	r1, [r1, #7]
    8358:	lsl	r1, r1, #24
    835c:	add	r0, r0, r1
    8360:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8364:	add	r0, r1, r0
    8368:	str	r0, [fp, #-52]	; 0xffffffcc
    836c:	ldr	r0, [sp, #52]	; 0x34
    8370:	ldrb	r0, [r0, #8]
    8374:	ldr	r1, [sp, #52]	; 0x34
    8378:	ldrb	r1, [r1, #9]
    837c:	lsl	r1, r1, #8
    8380:	add	r0, r0, r1
    8384:	ldr	r1, [sp, #52]	; 0x34
    8388:	ldrb	r1, [r1, #10]
    838c:	lsl	r1, r1, #16
    8390:	add	r0, r0, r1
    8394:	ldr	r1, [sp, #52]	; 0x34
    8398:	ldrb	r1, [r1, #11]
    839c:	lsl	r1, r1, #24
    83a0:	add	r0, r0, r1
    83a4:	ldr	r1, [fp, #-8]
    83a8:	ldr	r2, [r1, #40]	; 0x28
    83ac:	add	r0, r2, r0
    83b0:	str	r0, [r1, #40]	; 0x28
    83b4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    83b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    83bc:	sub	r0, r1, r0
    83c0:	str	r0, [fp, #-48]	; 0xffffffd0
    83c4:	ldr	r0, [fp, #-8]
    83c8:	ldr	r0, [r0, #40]	; 0x28
    83cc:	ldr	r1, [fp, #-48]	; 0xffffffd0
    83d0:	sub	r0, r1, r0
    83d4:	str	r0, [fp, #-48]	; 0xffffffd0
    83d8:	ldr	r0, [fp, #-8]
    83dc:	ldr	r0, [r0, #40]	; 0x28
    83e0:	lsr	r0, r0, #13
    83e4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    83e8:	eor	r0, r1, r0
    83ec:	str	r0, [fp, #-48]	; 0xffffffd0
    83f0:	ldr	r0, [fp, #-8]
    83f4:	ldr	r0, [r0, #40]	; 0x28
    83f8:	ldr	r1, [fp, #-52]	; 0xffffffcc
    83fc:	sub	r0, r1, r0
    8400:	str	r0, [fp, #-52]	; 0xffffffcc
    8404:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8408:	ldr	r1, [fp, #-52]	; 0xffffffcc
    840c:	sub	r0, r1, r0
    8410:	str	r0, [fp, #-52]	; 0xffffffcc
    8414:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8418:	lsl	r0, r0, #8
    841c:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8420:	eor	r0, r1, r0
    8424:	str	r0, [fp, #-52]	; 0xffffffcc
    8428:	ldr	r0, [fp, #-48]	; 0xffffffd0
    842c:	ldr	r1, [fp, #-8]
    8430:	ldr	r2, [r1, #40]	; 0x28
    8434:	sub	r0, r2, r0
    8438:	str	r0, [r1, #40]	; 0x28
    843c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8440:	ldr	r1, [fp, #-8]
    8444:	ldr	r2, [r1, #40]	; 0x28
    8448:	sub	r0, r2, r0
    844c:	str	r0, [r1, #40]	; 0x28
    8450:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8454:	lsr	r0, r0, #13
    8458:	ldr	r1, [fp, #-8]
    845c:	ldr	r2, [r1, #40]	; 0x28
    8460:	eor	r0, r2, r0
    8464:	str	r0, [r1, #40]	; 0x28
    8468:	ldr	r0, [fp, #-52]	; 0xffffffcc
    846c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8470:	sub	r0, r1, r0
    8474:	str	r0, [fp, #-48]	; 0xffffffd0
    8478:	ldr	r0, [fp, #-8]
    847c:	ldr	r0, [r0, #40]	; 0x28
    8480:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8484:	sub	r0, r1, r0
    8488:	str	r0, [fp, #-48]	; 0xffffffd0
    848c:	ldr	r0, [fp, #-8]
    8490:	ldr	r0, [r0, #40]	; 0x28
    8494:	lsr	r0, r0, #12
    8498:	ldr	r1, [fp, #-48]	; 0xffffffd0
    849c:	eor	r0, r1, r0
    84a0:	str	r0, [fp, #-48]	; 0xffffffd0
    84a4:	ldr	r0, [fp, #-8]
    84a8:	ldr	r0, [r0, #40]	; 0x28
    84ac:	ldr	r1, [fp, #-52]	; 0xffffffcc
    84b0:	sub	r0, r1, r0
    84b4:	str	r0, [fp, #-52]	; 0xffffffcc
    84b8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    84bc:	ldr	r1, [fp, #-52]	; 0xffffffcc
    84c0:	sub	r0, r1, r0
    84c4:	str	r0, [fp, #-52]	; 0xffffffcc
    84c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    84cc:	lsl	r0, r0, #16
    84d0:	ldr	r1, [fp, #-52]	; 0xffffffcc
    84d4:	eor	r0, r1, r0
    84d8:	str	r0, [fp, #-52]	; 0xffffffcc
    84dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
    84e0:	ldr	r1, [fp, #-8]
    84e4:	ldr	r2, [r1, #40]	; 0x28
    84e8:	sub	r0, r2, r0
    84ec:	str	r0, [r1, #40]	; 0x28
    84f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    84f4:	ldr	r1, [fp, #-8]
    84f8:	ldr	r2, [r1, #40]	; 0x28
    84fc:	sub	r0, r2, r0
    8500:	str	r0, [r1, #40]	; 0x28
    8504:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8508:	lsr	r0, r0, #5
    850c:	ldr	r1, [fp, #-8]
    8510:	ldr	r2, [r1, #40]	; 0x28
    8514:	eor	r0, r2, r0
    8518:	str	r0, [r1, #40]	; 0x28
    851c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8520:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8524:	sub	r0, r1, r0
    8528:	str	r0, [fp, #-48]	; 0xffffffd0
    852c:	ldr	r0, [fp, #-8]
    8530:	ldr	r0, [r0, #40]	; 0x28
    8534:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8538:	sub	r0, r1, r0
    853c:	str	r0, [fp, #-48]	; 0xffffffd0
    8540:	ldr	r0, [fp, #-8]
    8544:	ldr	r0, [r0, #40]	; 0x28
    8548:	lsr	r0, r0, #3
    854c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8550:	eor	r0, r1, r0
    8554:	str	r0, [fp, #-48]	; 0xffffffd0
    8558:	ldr	r0, [fp, #-8]
    855c:	ldr	r0, [r0, #40]	; 0x28
    8560:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8564:	sub	r0, r1, r0
    8568:	str	r0, [fp, #-52]	; 0xffffffcc
    856c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8570:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8574:	sub	r0, r1, r0
    8578:	str	r0, [fp, #-52]	; 0xffffffcc
    857c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8580:	lsl	r0, r0, #10
    8584:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8588:	eor	r0, r1, r0
    858c:	str	r0, [fp, #-52]	; 0xffffffcc
    8590:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8594:	ldr	r1, [fp, #-8]
    8598:	ldr	r2, [r1, #40]	; 0x28
    859c:	sub	r0, r2, r0
    85a0:	str	r0, [r1, #40]	; 0x28
    85a4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    85a8:	ldr	r1, [fp, #-8]
    85ac:	ldr	r2, [r1, #40]	; 0x28
    85b0:	sub	r0, r2, r0
    85b4:	str	r0, [r1, #40]	; 0x28
    85b8:	ldr	r0, [fp, #-52]	; 0xffffffcc
    85bc:	lsr	r0, r0, #15
    85c0:	ldr	r1, [fp, #-8]
    85c4:	ldr	r2, [r1, #40]	; 0x28
    85c8:	eor	r0, r2, r0
    85cc:	str	r0, [r1, #40]	; 0x28
    85d0:	ldr	r0, [sp, #52]	; 0x34
    85d4:	add	r0, r0, #12
    85d8:	str	r0, [sp, #52]	; 0x34
    85dc:	ldr	r0, [sp, #56]	; 0x38
    85e0:	sub	r0, r0, #12
    85e4:	str	r0, [sp, #56]	; 0x38
    85e8:	b	82d8 <get_hop_pattern@@Base+0xa74>
    85ec:	ldr	r0, [fp, #-8]
    85f0:	ldr	r1, [r0, #40]	; 0x28
    85f4:	add	r1, r1, #4
    85f8:	str	r1, [r0, #40]	; 0x28
    85fc:	ldr	r0, [sp, #56]	; 0x38
    8600:	sub	r0, r0, #1
    8604:	cmp	r0, #10
    8608:	str	r0, [sp, #8]
    860c:	bhi	8764 <get_hop_pattern@@Base+0xf00>
    8610:	add	r0, pc, #8
    8614:	ldr	r1, [sp, #8]
    8618:	ldr	r2, [r0, r1, lsl #2]
    861c:	add	pc, r0, r2
    8620:	andeq	r0, r0, r0, lsr r1
    8624:	andeq	r0, r0, r8, lsl r1
    8628:	andeq	r0, r0, r0, lsl #2
    862c:	andeq	r0, r0, r8, ror #1
    8630:	ldrdeq	r0, [r0], -r4
    8634:	strheq	r0, [r0], -ip
    8638:	andeq	r0, r0, r4, lsr #1
    863c:	andeq	r0, r0, ip, lsl #1
    8640:	andeq	r0, r0, r0, ror r0
    8644:	andeq	r0, r0, r4, asr r0
    8648:	andeq	r0, r0, r8, lsr r0
    864c:			; <UNDEFINED> instruction: 0x0002c9b4
    8650:			; <UNDEFINED> instruction: 0x9e3779b9
    8654:	cdp2	14, 14, cr11, cr13, cr15, {7}
    8658:	ldr	r0, [sp, #52]	; 0x34
    865c:	ldrb	r0, [r0, #10]
    8660:	lsl	r0, r0, #24
    8664:	ldr	r1, [fp, #-8]
    8668:	ldr	r2, [r1, #40]	; 0x28
    866c:	add	r0, r2, r0
    8670:	str	r0, [r1, #40]	; 0x28
    8674:	ldr	r0, [sp, #52]	; 0x34
    8678:	ldrb	r0, [r0, #9]
    867c:	lsl	r0, r0, #16
    8680:	ldr	r1, [fp, #-8]
    8684:	ldr	r2, [r1, #40]	; 0x28
    8688:	add	r0, r2, r0
    868c:	str	r0, [r1, #40]	; 0x28
    8690:	ldr	r0, [sp, #52]	; 0x34
    8694:	ldrb	r0, [r0, #8]
    8698:	lsl	r0, r0, #8
    869c:	ldr	r1, [fp, #-8]
    86a0:	ldr	r2, [r1, #40]	; 0x28
    86a4:	add	r0, r2, r0
    86a8:	str	r0, [r1, #40]	; 0x28
    86ac:	ldr	r0, [sp, #52]	; 0x34
    86b0:	ldrb	r0, [r0, #7]
    86b4:	lsl	r0, r0, #24
    86b8:	ldr	r1, [fp, #-52]	; 0xffffffcc
    86bc:	add	r0, r1, r0
    86c0:	str	r0, [fp, #-52]	; 0xffffffcc
    86c4:	ldr	r0, [sp, #52]	; 0x34
    86c8:	ldrb	r0, [r0, #6]
    86cc:	lsl	r0, r0, #16
    86d0:	ldr	r1, [fp, #-52]	; 0xffffffcc
    86d4:	add	r0, r1, r0
    86d8:	str	r0, [fp, #-52]	; 0xffffffcc
    86dc:	ldr	r0, [sp, #52]	; 0x34
    86e0:	ldrb	r0, [r0, #5]
    86e4:	lsl	r0, r0, #8
    86e8:	ldr	r1, [fp, #-52]	; 0xffffffcc
    86ec:	add	r0, r1, r0
    86f0:	str	r0, [fp, #-52]	; 0xffffffcc
    86f4:	ldr	r0, [sp, #52]	; 0x34
    86f8:	ldrb	r0, [r0, #4]
    86fc:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8700:	add	r0, r1, r0
    8704:	str	r0, [fp, #-52]	; 0xffffffcc
    8708:	ldr	r0, [sp, #52]	; 0x34
    870c:	ldrb	r0, [r0, #3]
    8710:	lsl	r0, r0, #24
    8714:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8718:	add	r0, r1, r0
    871c:	str	r0, [fp, #-48]	; 0xffffffd0
    8720:	ldr	r0, [sp, #52]	; 0x34
    8724:	ldrb	r0, [r0, #2]
    8728:	lsl	r0, r0, #16
    872c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8730:	add	r0, r1, r0
    8734:	str	r0, [fp, #-48]	; 0xffffffd0
    8738:	ldr	r0, [sp, #52]	; 0x34
    873c:	ldrb	r0, [r0, #1]
    8740:	lsl	r0, r0, #8
    8744:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8748:	add	r0, r1, r0
    874c:	str	r0, [fp, #-48]	; 0xffffffd0
    8750:	ldr	r0, [sp, #52]	; 0x34
    8754:	ldrb	r0, [r0]
    8758:	ldr	r1, [fp, #-48]	; 0xffffffd0
    875c:	add	r0, r1, r0
    8760:	str	r0, [fp, #-48]	; 0xffffffd0
    8764:	b	8768 <get_hop_pattern@@Base+0xf04>
    8768:	ldr	r0, [fp, #-52]	; 0xffffffcc
    876c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8770:	sub	r0, r1, r0
    8774:	str	r0, [fp, #-48]	; 0xffffffd0
    8778:	ldr	r0, [fp, #-8]
    877c:	ldr	r0, [r0, #40]	; 0x28
    8780:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8784:	sub	r0, r1, r0
    8788:	str	r0, [fp, #-48]	; 0xffffffd0
    878c:	ldr	r0, [fp, #-8]
    8790:	ldr	r0, [r0, #40]	; 0x28
    8794:	lsr	r0, r0, #13
    8798:	ldr	r1, [fp, #-48]	; 0xffffffd0
    879c:	eor	r0, r1, r0
    87a0:	str	r0, [fp, #-48]	; 0xffffffd0
    87a4:	ldr	r0, [fp, #-8]
    87a8:	ldr	r0, [r0, #40]	; 0x28
    87ac:	ldr	r1, [fp, #-52]	; 0xffffffcc
    87b0:	sub	r0, r1, r0
    87b4:	str	r0, [fp, #-52]	; 0xffffffcc
    87b8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    87bc:	ldr	r1, [fp, #-52]	; 0xffffffcc
    87c0:	sub	r0, r1, r0
    87c4:	str	r0, [fp, #-52]	; 0xffffffcc
    87c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    87cc:	lsl	r0, r0, #8
    87d0:	ldr	r1, [fp, #-52]	; 0xffffffcc
    87d4:	eor	r0, r1, r0
    87d8:	str	r0, [fp, #-52]	; 0xffffffcc
    87dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
    87e0:	ldr	r1, [fp, #-8]
    87e4:	ldr	r2, [r1, #40]	; 0x28
    87e8:	sub	r0, r2, r0
    87ec:	str	r0, [r1, #40]	; 0x28
    87f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    87f4:	ldr	r1, [fp, #-8]
    87f8:	ldr	r2, [r1, #40]	; 0x28
    87fc:	sub	r0, r2, r0
    8800:	str	r0, [r1, #40]	; 0x28
    8804:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8808:	lsr	r0, r0, #13
    880c:	ldr	r1, [fp, #-8]
    8810:	ldr	r2, [r1, #40]	; 0x28
    8814:	eor	r0, r2, r0
    8818:	str	r0, [r1, #40]	; 0x28
    881c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8820:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8824:	sub	r0, r1, r0
    8828:	str	r0, [fp, #-48]	; 0xffffffd0
    882c:	ldr	r0, [fp, #-8]
    8830:	ldr	r0, [r0, #40]	; 0x28
    8834:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8838:	sub	r0, r1, r0
    883c:	str	r0, [fp, #-48]	; 0xffffffd0
    8840:	ldr	r0, [fp, #-8]
    8844:	ldr	r0, [r0, #40]	; 0x28
    8848:	lsr	r0, r0, #12
    884c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8850:	eor	r0, r1, r0
    8854:	str	r0, [fp, #-48]	; 0xffffffd0
    8858:	ldr	r0, [fp, #-8]
    885c:	ldr	r0, [r0, #40]	; 0x28
    8860:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8864:	sub	r0, r1, r0
    8868:	str	r0, [fp, #-52]	; 0xffffffcc
    886c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8870:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8874:	sub	r0, r1, r0
    8878:	str	r0, [fp, #-52]	; 0xffffffcc
    887c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8880:	lsl	r0, r0, #16
    8884:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8888:	eor	r0, r1, r0
    888c:	str	r0, [fp, #-52]	; 0xffffffcc
    8890:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8894:	ldr	r1, [fp, #-8]
    8898:	ldr	r2, [r1, #40]	; 0x28
    889c:	sub	r0, r2, r0
    88a0:	str	r0, [r1, #40]	; 0x28
    88a4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    88a8:	ldr	r1, [fp, #-8]
    88ac:	ldr	r2, [r1, #40]	; 0x28
    88b0:	sub	r0, r2, r0
    88b4:	str	r0, [r1, #40]	; 0x28
    88b8:	ldr	r0, [fp, #-52]	; 0xffffffcc
    88bc:	lsr	r0, r0, #5
    88c0:	ldr	r1, [fp, #-8]
    88c4:	ldr	r2, [r1, #40]	; 0x28
    88c8:	eor	r0, r2, r0
    88cc:	str	r0, [r1, #40]	; 0x28
    88d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    88d4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    88d8:	sub	r0, r1, r0
    88dc:	str	r0, [fp, #-48]	; 0xffffffd0
    88e0:	ldr	r0, [fp, #-8]
    88e4:	ldr	r0, [r0, #40]	; 0x28
    88e8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    88ec:	sub	r0, r1, r0
    88f0:	str	r0, [fp, #-48]	; 0xffffffd0
    88f4:	ldr	r0, [fp, #-8]
    88f8:	ldr	r0, [r0, #40]	; 0x28
    88fc:	lsr	r0, r0, #3
    8900:	ldr	r1, [fp, #-48]	; 0xffffffd0
    8904:	eor	r0, r1, r0
    8908:	str	r0, [fp, #-48]	; 0xffffffd0
    890c:	ldr	r0, [fp, #-8]
    8910:	ldr	r0, [r0, #40]	; 0x28
    8914:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8918:	sub	r0, r1, r0
    891c:	str	r0, [fp, #-52]	; 0xffffffcc
    8920:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8924:	ldr	r1, [fp, #-52]	; 0xffffffcc
    8928:	sub	r0, r1, r0
    892c:	str	r0, [fp, #-52]	; 0xffffffcc
    8930:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8934:	lsl	r0, r0, #10
    8938:	ldr	r1, [fp, #-52]	; 0xffffffcc
    893c:	eor	r0, r1, r0
    8940:	str	r0, [fp, #-52]	; 0xffffffcc
    8944:	ldr	r0, [fp, #-48]	; 0xffffffd0
    8948:	ldr	r1, [fp, #-8]
    894c:	ldr	r2, [r1, #40]	; 0x28
    8950:	sub	r0, r2, r0
    8954:	str	r0, [r1, #40]	; 0x28
    8958:	ldr	r0, [fp, #-52]	; 0xffffffcc
    895c:	ldr	r1, [fp, #-8]
    8960:	ldr	r2, [r1, #40]	; 0x28
    8964:	sub	r0, r2, r0
    8968:	str	r0, [r1, #40]	; 0x28
    896c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    8970:	lsr	r0, r0, #15
    8974:	ldr	r1, [fp, #-8]
    8978:	ldr	r2, [r1, #40]	; 0x28
    897c:	eor	r0, r2, r0
    8980:	str	r0, [r1, #40]	; 0x28
    8984:	ldr	r0, [pc, #1212]	; 8e48 <get_hop_pattern@@Base+0x15e4>
    8988:	add	r0, pc, r0
    898c:	ldr	r1, [fp, #-8]
    8990:	ldr	r1, [r1, #40]	; 0x28
    8994:	ldr	r0, [r0]
    8998:	ldr	r0, [r0, #12]
    899c:	ldr	r0, [r0, #4]
    89a0:	sub	r0, r0, #1
    89a4:	and	r0, r1, r0
    89a8:	str	r0, [fp, #-44]	; 0xffffffd4
    89ac:	b	89b0 <get_hop_pattern@@Base+0x114c>
    89b0:	ldr	r0, [pc, #1172]	; 8e4c <get_hop_pattern@@Base+0x15e8>
    89b4:	add	r0, pc, r0
    89b8:	ldr	r1, [r0]
    89bc:	ldr	r1, [r1, #12]
    89c0:	ldr	r1, [r1]
    89c4:	ldr	r2, [fp, #-44]	; 0xffffffd4
    89c8:	movw	r3, #12
    89cc:	mul	r2, r2, r3
    89d0:	add	r1, r1, r2
    89d4:	ldr	r2, [r1, #4]
    89d8:	add	r2, r2, #1
    89dc:	str	r2, [r1, #4]
    89e0:	ldr	r1, [r0]
    89e4:	ldr	r1, [r1, #12]
    89e8:	ldr	r1, [r1]
    89ec:	ldr	r2, [fp, #-44]	; 0xffffffd4
    89f0:	mul	r2, r2, r3
    89f4:	add	r1, r1, r2
    89f8:	ldr	r1, [r1]
    89fc:	ldr	r2, [fp, #-8]
    8a00:	str	r1, [r2, #28]
    8a04:	ldr	r1, [fp, #-8]
    8a08:	movw	r2, #0
    8a0c:	str	r2, [r1, #24]
    8a10:	ldr	r0, [r0]
    8a14:	ldr	r0, [r0, #12]
    8a18:	ldr	r0, [r0]
    8a1c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    8a20:	mul	r1, r1, r3
    8a24:	add	r0, r0, r1
    8a28:	ldr	r0, [r0]
    8a2c:	cmp	r0, r2
    8a30:	beq	8a68 <get_hop_pattern@@Base+0x1204>
    8a34:	ldr	r0, [pc, #1044]	; 8e50 <get_hop_pattern@@Base+0x15ec>
    8a38:	add	r0, pc, r0
    8a3c:	ldr	r1, [fp, #-8]
    8a40:	add	r1, r1, #12
    8a44:	ldr	r0, [r0]
    8a48:	ldr	r0, [r0, #12]
    8a4c:	ldr	r0, [r0]
    8a50:	ldr	r2, [fp, #-44]	; 0xffffffd4
    8a54:	movw	r3, #12
    8a58:	mul	r2, r2, r3
    8a5c:	add	r0, r0, r2
    8a60:	ldr	r0, [r0]
    8a64:	str	r1, [r0, #12]
    8a68:	ldr	r0, [pc, #996]	; 8e54 <get_hop_pattern@@Base+0x15f0>
    8a6c:	add	r0, pc, r0
    8a70:	ldr	r1, [fp, #-8]
    8a74:	add	r1, r1, #12
    8a78:	ldr	r2, [r0]
    8a7c:	ldr	r2, [r2, #12]
    8a80:	ldr	r2, [r2]
    8a84:	ldr	r3, [fp, #-44]	; 0xffffffd4
    8a88:	movw	ip, #12
    8a8c:	mul	r3, r3, ip
    8a90:	add	r2, r2, r3
    8a94:	str	r1, [r2]
    8a98:	ldr	r1, [r0]
    8a9c:	ldr	r1, [r1, #12]
    8aa0:	ldr	r1, [r1]
    8aa4:	ldr	r2, [fp, #-44]	; 0xffffffd4
    8aa8:	mul	r2, r2, ip
    8aac:	add	r1, r1, r2
    8ab0:	ldr	r1, [r1, #4]
    8ab4:	ldr	r0, [r0]
    8ab8:	ldr	r0, [r0, #12]
    8abc:	ldr	r0, [r0]
    8ac0:	ldr	r2, [fp, #-44]	; 0xffffffd4
    8ac4:	mul	r2, r2, ip
    8ac8:	add	r0, r0, r2
    8acc:	ldr	r0, [r0, #8]
    8ad0:	add	r0, r0, #1
    8ad4:	movw	r2, #10
    8ad8:	mul	r0, r0, r2
    8adc:	cmp	r1, r0
    8ae0:	bcc	8dd8 <get_hop_pattern@@Base+0x1574>
    8ae4:	ldr	r0, [fp, #-8]
    8ae8:	ldr	r0, [r0, #12]
    8aec:	ldr	r0, [r0, #36]	; 0x24
    8af0:	cmp	r0, #1
    8af4:	beq	8dd8 <get_hop_pattern@@Base+0x1574>
    8af8:	b	8afc <get_hop_pattern@@Base+0x1298>
    8afc:	ldr	r0, [fp, #-8]
    8b00:	ldr	r0, [r0, #12]
    8b04:	ldr	r0, [r0, #4]
    8b08:	lsl	r0, r0, #1
    8b0c:	movw	r1, #12
    8b10:	mul	r0, r0, r1
    8b14:	bl	2744 <malloc@plt>
    8b18:	str	r0, [sp, #32]
    8b1c:	ldr	r0, [sp, #32]
    8b20:	movw	r1, #0
    8b24:	cmp	r0, r1
    8b28:	bne	8b34 <get_hop_pattern@@Base+0x12d0>
    8b2c:	mvn	r0, #0
    8b30:	bl	2798 <exit@plt>
    8b34:	ldr	r0, [sp, #32]
    8b38:	ldr	r1, [fp, #-8]
    8b3c:	ldr	r1, [r1, #12]
    8b40:	ldr	r1, [r1, #4]
    8b44:	add	r1, r1, r1, lsl #1
    8b48:	lsl	r2, r1, #3
    8b4c:	mov	r1, #0
    8b50:	bl	284c <memset@plt>
    8b54:	ldr	r1, [fp, #-8]
    8b58:	ldr	r1, [r1, #12]
    8b5c:	ldr	r2, [r1, #4]
    8b60:	ldr	r3, [r1, #8]
    8b64:	ldr	r1, [r1, #12]
    8b68:	add	r3, r3, #1
    8b6c:	lsr	r3, r1, r3
    8b70:	lsl	r2, r2, #1
    8b74:	sub	r2, r2, #1
    8b78:	and	r1, r1, r2
    8b7c:	cmp	r1, #0
    8b80:	movw	r1, #0
    8b84:	movne	r1, #1
    8b88:	tst	r1, #1
    8b8c:	movw	r1, #1
    8b90:	moveq	r1, #0
    8b94:	add	r1, r3, r1
    8b98:	ldr	r2, [fp, #-8]
    8b9c:	ldr	r2, [r2, #12]
    8ba0:	str	r1, [r2, #24]
    8ba4:	ldr	r1, [fp, #-8]
    8ba8:	ldr	r1, [r1, #12]
    8bac:	movw	r2, #0
    8bb0:	str	r2, [r1, #28]
    8bb4:	str	r2, [sp, #44]	; 0x2c
    8bb8:	ldr	r0, [sp, #44]	; 0x2c
    8bbc:	ldr	r1, [fp, #-8]
    8bc0:	ldr	r1, [r1, #12]
    8bc4:	ldr	r1, [r1, #4]
    8bc8:	cmp	r0, r1
    8bcc:	bcs	8d0c <get_hop_pattern@@Base+0x14a8>
    8bd0:	ldr	r0, [fp, #-8]
    8bd4:	ldr	r0, [r0, #12]
    8bd8:	ldr	r0, [r0]
    8bdc:	ldr	r1, [sp, #44]	; 0x2c
    8be0:	movw	r2, #12
    8be4:	mul	r1, r1, r2
    8be8:	add	r0, r0, r1
    8bec:	ldr	r0, [r0]
    8bf0:	str	r0, [sp, #40]	; 0x28
    8bf4:	ldr	r0, [sp, #40]	; 0x28
    8bf8:	movw	r1, #0
    8bfc:	cmp	r0, r1
    8c00:	beq	8cf8 <get_hop_pattern@@Base+0x1494>
    8c04:	ldr	r0, [sp, #40]	; 0x28
    8c08:	ldr	r0, [r0, #16]
    8c0c:	str	r0, [sp, #36]	; 0x24
    8c10:	ldr	r0, [sp, #40]	; 0x28
    8c14:	ldr	r0, [r0, #28]
    8c18:	ldr	r1, [fp, #-8]
    8c1c:	ldr	r1, [r1, #12]
    8c20:	ldr	r1, [r1, #4]
    8c24:	lsl	r1, r1, #1
    8c28:	sub	r1, r1, #1
    8c2c:	and	r0, r0, r1
    8c30:	str	r0, [sp, #48]	; 0x30
    8c34:	ldr	r0, [sp, #32]
    8c38:	ldr	r1, [sp, #48]	; 0x30
    8c3c:	movw	r2, #12
    8c40:	mul	r1, r1, r2
    8c44:	add	r0, r0, r1
    8c48:	str	r0, [sp, #28]
    8c4c:	ldr	r0, [sp, #28]
    8c50:	ldr	r1, [r0, #4]
    8c54:	add	r1, r1, #1
    8c58:	str	r1, [r0, #4]
    8c5c:	ldr	r0, [fp, #-8]
    8c60:	ldr	r0, [r0, #12]
    8c64:	ldr	r0, [r0, #24]
    8c68:	cmp	r1, r0
    8c6c:	bls	8ca4 <get_hop_pattern@@Base+0x1440>
    8c70:	ldr	r0, [fp, #-8]
    8c74:	ldr	r0, [r0, #12]
    8c78:	ldr	r1, [r0, #28]
    8c7c:	add	r1, r1, #1
    8c80:	str	r1, [r0, #28]
    8c84:	ldr	r0, [sp, #28]
    8c88:	ldr	r0, [r0, #4]
    8c8c:	ldr	r1, [fp, #-8]
    8c90:	ldr	r1, [r1, #12]
    8c94:	ldr	r1, [r1, #24]
    8c98:	udiv	r0, r0, r1
    8c9c:	ldr	r1, [sp, #28]
    8ca0:	str	r0, [r1, #8]
    8ca4:	ldr	r0, [sp, #40]	; 0x28
    8ca8:	movw	r1, #0
    8cac:	str	r1, [r0, #12]
    8cb0:	ldr	r0, [sp, #28]
    8cb4:	ldr	r0, [r0]
    8cb8:	ldr	r2, [sp, #40]	; 0x28
    8cbc:	str	r0, [r2, #16]
    8cc0:	ldr	r0, [sp, #28]
    8cc4:	ldr	r0, [r0]
    8cc8:	cmp	r0, r1
    8ccc:	beq	8ce0 <get_hop_pattern@@Base+0x147c>
    8cd0:	ldr	r0, [sp, #40]	; 0x28
    8cd4:	ldr	r1, [sp, #28]
    8cd8:	ldr	r1, [r1]
    8cdc:	str	r0, [r1, #12]
    8ce0:	ldr	r0, [sp, #40]	; 0x28
    8ce4:	ldr	r1, [sp, #28]
    8ce8:	str	r0, [r1]
    8cec:	ldr	r0, [sp, #36]	; 0x24
    8cf0:	str	r0, [sp, #40]	; 0x28
    8cf4:	b	8bf4 <get_hop_pattern@@Base+0x1390>
    8cf8:	b	8cfc <get_hop_pattern@@Base+0x1498>
    8cfc:	ldr	r0, [sp, #44]	; 0x2c
    8d00:	add	r0, r0, #1
    8d04:	str	r0, [sp, #44]	; 0x2c
    8d08:	b	8bb8 <get_hop_pattern@@Base+0x1354>
    8d0c:	ldr	r0, [fp, #-8]
    8d10:	ldr	r0, [r0, #12]
    8d14:	ldr	r0, [r0]
    8d18:	bl	25d0 <free@plt>
    8d1c:	ldr	r0, [fp, #-8]
    8d20:	ldr	r0, [r0, #12]
    8d24:	ldr	r1, [r0, #4]
    8d28:	lsl	r1, r1, #1
    8d2c:	str	r1, [r0, #4]
    8d30:	ldr	r0, [fp, #-8]
    8d34:	ldr	r0, [r0, #12]
    8d38:	ldr	r1, [r0, #8]
    8d3c:	add	r1, r1, #1
    8d40:	str	r1, [r0, #8]
    8d44:	ldr	r0, [sp, #32]
    8d48:	ldr	r1, [fp, #-8]
    8d4c:	ldr	r1, [r1, #12]
    8d50:	str	r0, [r1]
    8d54:	ldr	r0, [fp, #-8]
    8d58:	ldr	r0, [r0, #12]
    8d5c:	ldr	r0, [r0, #28]
    8d60:	ldr	r1, [fp, #-8]
    8d64:	ldr	r1, [r1, #12]
    8d68:	ldr	r1, [r1, #12]
    8d6c:	lsr	r1, r1, #1
    8d70:	cmp	r0, r1
    8d74:	bls	8d90 <get_hop_pattern@@Base+0x152c>
    8d78:	ldr	r0, [fp, #-8]
    8d7c:	ldr	r0, [r0, #12]
    8d80:	ldr	r0, [r0, #32]
    8d84:	add	r0, r0, #1
    8d88:	str	r0, [sp, #4]
    8d8c:	b	8d9c <get_hop_pattern@@Base+0x1538>
    8d90:	movw	r0, #0
    8d94:	str	r0, [sp, #4]
    8d98:	b	8d9c <get_hop_pattern@@Base+0x1538>
    8d9c:	ldr	r0, [sp, #4]
    8da0:	ldr	r1, [fp, #-8]
    8da4:	ldr	r1, [r1, #12]
    8da8:	str	r0, [r1, #32]
    8dac:	ldr	r0, [fp, #-8]
    8db0:	ldr	r0, [r0, #12]
    8db4:	ldr	r0, [r0, #32]
    8db8:	cmp	r0, #1
    8dbc:	bls	8dd0 <get_hop_pattern@@Base+0x156c>
    8dc0:	ldr	r0, [fp, #-8]
    8dc4:	ldr	r0, [r0, #12]
    8dc8:	movw	r1, #1
    8dcc:	str	r1, [r0, #36]	; 0x24
    8dd0:	b	8dd4 <get_hop_pattern@@Base+0x1570>
    8dd4:	b	8dd8 <get_hop_pattern@@Base+0x1574>
    8dd8:	b	8ddc <get_hop_pattern@@Base+0x1578>
    8ddc:	b	8de0 <get_hop_pattern@@Base+0x157c>
    8de0:	b	8e00 <get_hop_pattern@@Base+0x159c>
    8de4:	ldr	r0, [pc, #52]	; 8e20 <get_hop_pattern@@Base+0x15bc>
    8de8:	add	r0, pc, r0
    8dec:	bl	2588 <printf@plt>
    8df0:	ldr	r1, [fp, #-8]
    8df4:	ldr	r1, [r1, #8]
    8df8:	ldr	r2, [fp, #-4]
    8dfc:	str	r1, [r2, #372]	; 0x174
    8e00:	mov	sp, fp
    8e04:	pop	{fp, pc}
    8e08:			; <UNDEFINED> instruction: 0x9e3779b9
    8e0c:	cdp2	14, 14, cr11, cr13, cr15, {7}
    8e10:	andeq	ip, r2, r4, ror r3
    8e14:	andeq	ip, r2, ip, asr #6
    8e18:	andeq	ip, r2, r4, lsl r3
    8e1c:	andeq	ip, r2, ip, asr r2
    8e20:	andeq	r4, r1, fp, asr r6
    8e24:	andeq	ip, r2, ip, asr #3
    8e28:	muleq	r2, r4, r1
    8e2c:	andeq	ip, r2, r0, ror r1
    8e30:	andeq	ip, r2, r0, asr #1
    8e34:	andeq	ip, r2, r4, asr #2
    8e38:	andsge	r1, r1, r1, ror #31
    8e3c:	andeq	ip, r2, r8, lsl #1
    8e40:	andeq	ip, r2, ip, lsr r0
    8e44:	andeq	fp, r2, r0, ror #31
    8e48:	andeq	fp, r2, r0, ror #17
    8e4c:			; <UNDEFINED> instruction: 0x0002b8b4
    8e50:	andeq	fp, r2, r0, lsr r8
    8e54:	strdeq	fp, [r2], -ip

00008e58 <btbb_piconet_get_afh_map@@Base>:
    8e58:	sub	sp, sp, #4
    8e5c:	str	r0, [sp]
    8e60:	ldr	r0, [sp]
    8e64:	add	r0, r0, #12
    8e68:	add	sp, sp, #4
    8e6c:	bx	lr

00008e70 <btbb_piconet_set_channel_seen@@Base>:
    8e70:	sub	sp, sp, #12
    8e74:	str	r0, [sp, #4]
    8e78:	strb	r1, [sp, #3]
    8e7c:	ldr	r0, [sp, #4]
    8e80:	ldrb	r1, [sp, #3]
    8e84:	add	r0, r0, r1, lsr #3
    8e88:	ldrb	r0, [r0, #12]
    8e8c:	mov	r2, r1
    8e90:	and	r1, r1, #7
    8e94:	movw	r3, #1
    8e98:	lsl	r1, r3, r1
    8e9c:	and	r0, r0, r1
    8ea0:	cmp	r0, #0
    8ea4:	bne	8efc <btbb_piconet_set_channel_seen@@Base+0x8c>
    8ea8:	ldrb	r0, [sp, #3]
    8eac:	mov	r1, r0
    8eb0:	and	r0, r0, #7
    8eb4:	movw	r2, #1
    8eb8:	lsl	r0, r2, r0
    8ebc:	ldr	r2, [sp, #4]
    8ec0:	add	r2, r2, #12
    8ec4:	ldrb	r3, [sp, #3]
    8ec8:	movw	ip, #8
    8ecc:	sdiv	r3, r3, ip
    8ed0:	add	r2, r2, r3
    8ed4:	ldrb	r3, [r2]
    8ed8:	orr	r0, r3, r0
    8edc:	strb	r0, [r2]
    8ee0:	ldr	r0, [sp, #4]
    8ee4:	ldrb	r2, [r0, #22]
    8ee8:	movw	r3, #1
    8eec:	add	r2, r2, r3
    8ef0:	strb	r2, [r0, #22]
    8ef4:	strb	r3, [sp, #11]
    8ef8:	b	8f04 <btbb_piconet_set_channel_seen@@Base+0x94>
    8efc:	movw	r0, #0
    8f00:	strb	r0, [sp, #11]
    8f04:	ldrb	r0, [sp, #11]
    8f08:	add	sp, sp, #12
    8f0c:	bx	lr

00008f10 <btbb_piconet_clear_channel_seen@@Base>:
    8f10:	sub	sp, sp, #12
    8f14:	str	r0, [sp, #4]
    8f18:	strb	r1, [sp, #3]
    8f1c:	ldr	r0, [sp, #4]
    8f20:	ldrb	r1, [sp, #3]
    8f24:	add	r0, r0, r1, lsr #3
    8f28:	ldrb	r0, [r0, #12]
    8f2c:	mov	r2, r1
    8f30:	and	r1, r1, #7
    8f34:	movw	r3, #1
    8f38:	lsl	r1, r3, r1
    8f3c:	and	r0, r0, r1
    8f40:	cmp	r0, #0
    8f44:	beq	8fa8 <btbb_piconet_clear_channel_seen@@Base+0x98>
    8f48:	ldrb	r0, [sp, #3]
    8f4c:	mov	r1, r0
    8f50:	and	r0, r0, #7
    8f54:	movw	r2, #1
    8f58:	lsl	r0, r2, r0
    8f5c:	mvn	r2, #0
    8f60:	eor	r0, r0, r2
    8f64:	ldr	r2, [sp, #4]
    8f68:	add	r2, r2, #12
    8f6c:	ldrb	r3, [sp, #3]
    8f70:	movw	ip, #8
    8f74:	sdiv	r3, r3, ip
    8f78:	add	r2, r2, r3
    8f7c:	ldrb	r3, [r2]
    8f80:	and	r0, r3, r0
    8f84:	strb	r0, [r2]
    8f88:	ldr	r0, [sp, #4]
    8f8c:	ldrb	r2, [r0, #22]
    8f90:	movw	r3, #255	; 0xff
    8f94:	add	r2, r2, r3
    8f98:	strb	r2, [r0, #22]
    8f9c:	movw	r0, #1
    8fa0:	strb	r0, [sp, #11]
    8fa4:	b	8fb0 <btbb_piconet_clear_channel_seen@@Base+0xa0>
    8fa8:	movw	r0, #0
    8fac:	strb	r0, [sp, #11]
    8fb0:	ldrb	r0, [sp, #11]
    8fb4:	add	sp, sp, #12
    8fb8:	bx	lr

00008fbc <btbb_piconet_get_channel_seen@@Base>:
    8fbc:	sub	sp, sp, #12
    8fc0:	str	r0, [sp, #4]
    8fc4:	strb	r1, [sp, #3]
    8fc8:	ldrb	r0, [sp, #3]
    8fcc:	cmp	r0, #79	; 0x4f
    8fd0:	bge	9010 <btbb_piconet_get_channel_seen@@Base+0x54>
    8fd4:	ldr	r0, [sp, #4]
    8fd8:	ldrb	r1, [sp, #3]
    8fdc:	add	r0, r0, r1, lsr #3
    8fe0:	ldrb	r0, [r0, #12]
    8fe4:	mov	r2, r1
    8fe8:	and	r1, r1, #7
    8fec:	movw	r3, #1
    8ff0:	lsl	r1, r3, r1
    8ff4:	and	r0, r0, r1
    8ff8:	cmp	r0, #0
    8ffc:	movw	r0, #0
    9000:	movne	r0, #1
    9004:	and	r0, r0, #1
    9008:	strb	r0, [sp, #11]
    900c:	b	9018 <btbb_piconet_get_channel_seen@@Base+0x5c>
    9010:	movw	r0, #1
    9014:	strb	r0, [sp, #11]
    9018:	ldrb	r0, [sp, #11]
    901c:	add	sp, sp, #12
    9020:	bx	lr

00009024 <precalc@@Base>:
    9024:	push	{fp, lr}
    9028:	mov	fp, sp
    902c:	sub	sp, sp, #16
    9030:	str	r0, [fp, #-4]
    9034:	movw	r0, #0
    9038:	str	r0, [sp, #8]
    903c:	str	r0, [sp, #4]
    9040:	str	r0, [sp, #8]
    9044:	ldr	r0, [sp, #8]
    9048:	cmp	r0, #79	; 0x4f
    904c:	bge	911c <precalc@@Base+0xf8>
    9050:	ldr	r0, [fp, #-4]
    9054:	movw	r1, #11
    9058:	bl	2678 <btbb_piconet_get_flag@plt>
    905c:	cmp	r0, #0
    9060:	beq	90d0 <precalc@@Base+0xac>
    9064:	ldr	r0, [sp, #8]
    9068:	lsl	r1, r0, #1
    906c:	movw	r2, #14933	; 0x3a55
    9070:	movt	r2, #26546	; 0x67b2
    9074:	smmul	r1, r1, r2
    9078:	asr	r2, r1, #5
    907c:	add	r1, r2, r1, lsr #31
    9080:	mov	r2, #79	; 0x4f
    9084:	mul	r1, r1, r2
    9088:	rsb	r0, r1, r0, lsl #1
    908c:	str	r0, [sp]
    9090:	ldr	r0, [fp, #-4]
    9094:	ldr	r1, [sp]
    9098:	and	r1, r1, #255	; 0xff
    909c:	bl	2654 <btbb_piconet_get_channel_seen@plt>
    90a0:	sxtb	r0, r0
    90a4:	cmp	r0, #0
    90a8:	beq	90cc <precalc@@Base+0xa8>
    90ac:	ldr	r0, [sp]
    90b0:	ldr	r1, [fp, #-4]
    90b4:	add	r1, r1, #56	; 0x38
    90b8:	ldr	r2, [sp, #4]
    90bc:	add	r3, r2, #1
    90c0:	str	r3, [sp, #4]
    90c4:	add	r1, r1, r2, lsl #2
    90c8:	str	r0, [r1]
    90cc:	b	9108 <precalc@@Base+0xe4>
    90d0:	ldr	r0, [sp, #8]
    90d4:	lsl	r1, r0, #1
    90d8:	movw	r2, #14933	; 0x3a55
    90dc:	movt	r2, #26546	; 0x67b2
    90e0:	smmul	r1, r1, r2
    90e4:	asr	r2, r1, #5
    90e8:	add	r1, r2, r1, lsr #31
    90ec:	mov	r2, #79	; 0x4f
    90f0:	mul	r1, r1, r2
    90f4:	rsb	r1, r1, r0, lsl #1
    90f8:	ldr	r2, [fp, #-4]
    90fc:	add	r2, r2, #56	; 0x38
    9100:	add	r0, r2, r0, lsl #2
    9104:	str	r1, [r0]
    9108:	b	910c <precalc@@Base+0xe8>
    910c:	ldr	r0, [sp, #8]
    9110:	add	r0, r0, #1
    9114:	str	r0, [sp, #8]
    9118:	b	9044 <precalc@@Base+0x20>
    911c:	mov	sp, fp
    9120:	pop	{fp, pc}

00009124 <address_precalc@@Base>:
    9124:	sub	sp, sp, #8
    9128:	str	r0, [sp, #4]
    912c:	str	r1, [sp]
    9130:	ldr	r0, [sp, #4]
    9134:	asr	r0, r0, #23
    9138:	and	r0, r0, #31
    913c:	ldr	r1, [sp]
    9140:	str	r0, [r1, #44]	; 0x2c
    9144:	ldr	r0, [sp, #4]
    9148:	asr	r0, r0, #19
    914c:	and	r0, r0, #15
    9150:	ldr	r1, [sp]
    9154:	str	r0, [r1, #36]	; 0x24
    9158:	ldr	r0, [sp, #4]
    915c:	asr	r0, r0, #4
    9160:	and	r0, r0, #16
    9164:	ldr	r1, [sp, #4]
    9168:	asr	r1, r1, #3
    916c:	and	r1, r1, #8
    9170:	add	r0, r0, r1
    9174:	ldr	r1, [sp, #4]
    9178:	asr	r1, r1, #2
    917c:	and	r1, r1, #4
    9180:	add	r0, r0, r1
    9184:	ldr	r1, [sp, #4]
    9188:	asr	r1, r1, #1
    918c:	and	r1, r1, #2
    9190:	add	r0, r0, r1
    9194:	ldr	r1, [sp, #4]
    9198:	and	r1, r1, #1
    919c:	add	r0, r0, r1
    91a0:	ldr	r1, [sp]
    91a4:	str	r0, [r1, #48]	; 0x30
    91a8:	ldr	r0, [sp, #4]
    91ac:	asr	r0, r0, #10
    91b0:	movw	r1, #511	; 0x1ff
    91b4:	and	r0, r0, r1
    91b8:	ldr	r1, [sp]
    91bc:	str	r0, [r1, #52]	; 0x34
    91c0:	ldr	r0, [sp, #4]
    91c4:	asr	r0, r0, #7
    91c8:	and	r0, r0, #64	; 0x40
    91cc:	ldr	r1, [sp, #4]
    91d0:	asr	r1, r1, #6
    91d4:	and	r1, r1, #32
    91d8:	add	r0, r0, r1
    91dc:	ldr	r1, [sp, #4]
    91e0:	asr	r1, r1, #5
    91e4:	and	r1, r1, #16
    91e8:	add	r0, r0, r1
    91ec:	ldr	r1, [sp, #4]
    91f0:	asr	r1, r1, #4
    91f4:	and	r1, r1, #8
    91f8:	add	r0, r0, r1
    91fc:	ldr	r1, [sp, #4]
    9200:	asr	r1, r1, #3
    9204:	and	r1, r1, #4
    9208:	add	r0, r0, r1
    920c:	ldr	r1, [sp, #4]
    9210:	asr	r1, r1, #2
    9214:	and	r1, r1, #2
    9218:	add	r0, r0, r1
    921c:	ldr	r1, [sp, #4]
    9220:	asr	r1, r1, #1
    9224:	and	r1, r1, #1
    9228:	add	r0, r0, r1
    922c:	ldr	r1, [sp]
    9230:	str	r0, [r1, #40]	; 0x28
    9234:	add	sp, sp, #8
    9238:	bx	lr

0000923c <perm5@@Base>:
    923c:	push	{fp, lr}
    9240:	mov	fp, sp
    9244:	sub	sp, sp, #224	; 0xe0
    9248:	ldr	r3, [pc, #480]	; 9430 <perm5@@Base+0x1f4>
    924c:	add	r3, pc, r3
    9250:	ldr	ip, [pc, #476]	; 9434 <perm5@@Base+0x1f8>
    9254:	add	ip, pc, ip
    9258:	str	r0, [fp, #-4]
    925c:	str	r1, [fp, #-8]
    9260:	str	r2, [fp, #-12]
    9264:	add	r0, sp, #68	; 0x44
    9268:	mov	r1, ip
    926c:	movw	r2, #56	; 0x38
    9270:	str	r2, [sp, #8]
    9274:	str	r3, [sp, #4]
    9278:	bl	25f4 <memcpy@plt>
    927c:	add	r0, sp, #12
    9280:	ldr	r1, [sp, #4]
    9284:	ldr	r2, [sp, #8]
    9288:	bl	25f4 <memcpy@plt>
    928c:	movw	r0, #0
    9290:	str	r0, [fp, #-16]
    9294:	ldr	r0, [fp, #-16]
    9298:	cmp	r0, #9
    929c:	bge	92cc <perm5@@Base+0x90>
    92a0:	ldr	r0, [fp, #-12]
    92a4:	ldr	r1, [fp, #-16]
    92a8:	mov	r2, #1
    92ac:	and	r0, r2, r0, lsr r1
    92b0:	sub	r2, fp, #100	; 0x64
    92b4:	add	r1, r2, r1, lsl #2
    92b8:	str	r0, [r1]
    92bc:	ldr	r0, [fp, #-16]
    92c0:	add	r0, r0, #1
    92c4:	str	r0, [fp, #-16]
    92c8:	b	9294 <perm5@@Base+0x58>
    92cc:	movw	r0, #0
    92d0:	str	r0, [fp, #-16]
    92d4:	ldr	r0, [fp, #-16]
    92d8:	cmp	r0, #5
    92dc:	bge	9310 <perm5@@Base+0xd4>
    92e0:	ldr	r0, [fp, #-8]
    92e4:	ldr	r1, [fp, #-16]
    92e8:	mov	r2, #1
    92ec:	and	r0, r2, r0, lsr r1
    92f0:	add	r1, r1, #9
    92f4:	sub	r2, fp, #100	; 0x64
    92f8:	add	r1, r2, r1, lsl #2
    92fc:	str	r0, [r1]
    9300:	ldr	r0, [fp, #-16]
    9304:	add	r0, r0, #1
    9308:	str	r0, [fp, #-16]
    930c:	b	92d4 <perm5@@Base+0x98>
    9310:	movw	r0, #0
    9314:	str	r0, [fp, #-16]
    9318:	ldr	r0, [fp, #-16]
    931c:	cmp	r0, #5
    9320:	bge	9350 <perm5@@Base+0x114>
    9324:	ldr	r0, [fp, #-4]
    9328:	ldr	r1, [fp, #-16]
    932c:	mov	r2, #1
    9330:	and	r0, r2, r0, lsr r1
    9334:	sub	r2, fp, #44	; 0x2c
    9338:	add	r1, r2, r1, lsl #2
    933c:	str	r0, [r1]
    9340:	ldr	r0, [fp, #-16]
    9344:	add	r0, r0, #1
    9348:	str	r0, [fp, #-16]
    934c:	b	9318 <perm5@@Base+0xdc>
    9350:	movw	r0, #13
    9354:	str	r0, [fp, #-16]
    9358:	ldr	r0, [fp, #-16]
    935c:	cmp	r0, #0
    9360:	blt	93d8 <perm5@@Base+0x19c>
    9364:	ldr	r0, [fp, #-16]
    9368:	sub	r1, fp, #100	; 0x64
    936c:	add	r0, r1, r0, lsl #2
    9370:	ldr	r0, [r0]
    9374:	cmp	r0, #0
    9378:	beq	93c0 <perm5@@Base+0x184>
    937c:	ldr	r0, [fp, #-16]
    9380:	add	r1, sp, #68	; 0x44
    9384:	ldr	r0, [r1, r0, lsl #2]
    9388:	sub	r2, fp, #44	; 0x2c
    938c:	ldr	r0, [r2, r0, lsl #2]
    9390:	str	r0, [fp, #-20]	; 0xffffffec
    9394:	ldr	r0, [fp, #-16]
    9398:	add	r3, sp, #12
    939c:	ldr	ip, [r3, r0, lsl #2]
    93a0:	ldr	ip, [r2, ip, lsl #2]
    93a4:	ldr	r0, [r1, r0, lsl #2]
    93a8:	str	ip, [r2, r0, lsl #2]
    93ac:	ldr	r0, [fp, #-20]	; 0xffffffec
    93b0:	ldr	r1, [fp, #-16]
    93b4:	ldr	r1, [r3, r1, lsl #2]
    93b8:	add	r1, r2, r1, lsl #2
    93bc:	str	r0, [r1]
    93c0:	b	93c4 <perm5@@Base+0x188>
    93c4:	ldr	r0, [fp, #-16]
    93c8:	mvn	r1, #0
    93cc:	add	r0, r0, r1
    93d0:	str	r0, [fp, #-16]
    93d4:	b	9358 <perm5@@Base+0x11c>
    93d8:	movw	r0, #0
    93dc:	str	r0, [fp, #-24]	; 0xffffffe8
    93e0:	str	r0, [fp, #-16]
    93e4:	ldr	r0, [fp, #-16]
    93e8:	cmp	r0, #5
    93ec:	bge	9424 <perm5@@Base+0x1e8>
    93f0:	ldr	r0, [fp, #-16]
    93f4:	sub	r1, fp, #44	; 0x2c
    93f8:	add	r0, r1, r0, lsl #2
    93fc:	ldr	r0, [r0]
    9400:	ldr	r1, [fp, #-16]
    9404:	lsl	r0, r0, r1
    9408:	ldr	r1, [fp, #-24]	; 0xffffffe8
    940c:	add	r0, r1, r0
    9410:	str	r0, [fp, #-24]	; 0xffffffe8
    9414:	ldr	r0, [fp, #-16]
    9418:	add	r0, r0, #1
    941c:	str	r0, [fp, #-16]
    9420:	b	93e4 <perm5@@Base+0x1a8>
    9424:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9428:	mov	sp, fp
    942c:	pop	{fp, pc}
    9430:	andeq	r4, r1, r8, ror r1
    9434:	andeq	r4, r1, r8, lsr r1

00009438 <perm_table_init@@Base>:
    9438:	push	{fp, lr}
    943c:	mov	fp, sp
    9440:	sub	sp, sp, #16
    9444:	movw	r0, #0
    9448:	str	r0, [fp, #-4]
    944c:	ldr	r0, [fp, #-4]
    9450:	cmp	r0, #32
    9454:	bge	94ec <perm_table_init@@Base+0xb4>
    9458:	movw	r0, #0
    945c:	str	r0, [sp, #8]
    9460:	ldr	r0, [sp, #8]
    9464:	cmp	r0, #32
    9468:	bge	94d8 <perm_table_init@@Base+0xa0>
    946c:	movw	r0, #0
    9470:	str	r0, [sp, #4]
    9474:	ldr	r0, [sp, #4]
    9478:	cmp	r0, #512	; 0x200
    947c:	bge	94c4 <perm_table_init@@Base+0x8c>
    9480:	ldr	r0, [fp, #-4]
    9484:	ldr	r1, [sp, #8]
    9488:	ldr	r2, [sp, #4]
    948c:	bl	28ac <perm5@plt>
    9490:	ldr	r1, [fp, #-4]
    9494:	ldr	r2, [pc, #88]	; 94f4 <perm_table_init@@Base+0xbc>
    9498:	ldr	r2, [pc, r2]
    949c:	add	r1, r2, r1, lsl #14
    94a0:	ldr	r2, [sp, #8]
    94a4:	add	r1, r1, r2, lsl #9
    94a8:	ldr	r2, [sp, #4]
    94ac:	add	r1, r1, r2
    94b0:	strb	r0, [r1]
    94b4:	ldr	r0, [sp, #4]
    94b8:	add	r0, r0, #1
    94bc:	str	r0, [sp, #4]
    94c0:	b	9474 <perm_table_init@@Base+0x3c>
    94c4:	b	94c8 <perm_table_init@@Base+0x90>
    94c8:	ldr	r0, [sp, #8]
    94cc:	add	r0, r0, #1
    94d0:	str	r0, [sp, #8]
    94d4:	b	9460 <perm_table_init@@Base+0x28>
    94d8:	b	94dc <perm_table_init@@Base+0xa4>
    94dc:	ldr	r0, [fp, #-4]
    94e0:	add	r0, r0, #1
    94e4:	str	r0, [fp, #-4]
    94e8:	b	944c <perm_table_init@@Base+0x14>
    94ec:	mov	sp, fp
    94f0:	pop	{fp, pc}
    94f4:	andeq	sl, r2, r4, ror #25

000094f8 <fast_perm@@Base>:
    94f8:	push	{fp, lr}
    94fc:	mov	fp, sp
    9500:	sub	sp, sp, #16
    9504:	ldr	r3, [pc, #88]	; 9564 <fast_perm@@Base+0x6c>
    9508:	ldr	r3, [pc, r3]
    950c:	str	r0, [fp, #-4]
    9510:	str	r1, [sp, #8]
    9514:	str	r2, [sp, #4]
    9518:	ldr	r0, [r3]
    951c:	cmp	r0, #0
    9520:	bne	9538 <fast_perm@@Base+0x40>
    9524:	bl	26cc <perm_table_init@plt>
    9528:	ldr	r0, [pc, #56]	; 9568 <fast_perm@@Base+0x70>
    952c:	ldr	r0, [pc, r0]
    9530:	movw	r1, #1
    9534:	str	r1, [r0]
    9538:	ldr	r0, [fp, #-4]
    953c:	ldr	r1, [pc, #40]	; 956c <fast_perm@@Base+0x74>
    9540:	ldr	r1, [pc, r1]
    9544:	add	r0, r1, r0, lsl #14
    9548:	ldr	r1, [sp, #8]
    954c:	add	r0, r0, r1, lsl #9
    9550:	ldr	r1, [sp, #4]
    9554:	add	r0, r0, r1
    9558:	ldrb	r0, [r0]
    955c:	mov	sp, fp
    9560:	pop	{fp, pc}
    9564:	andeq	sl, r2, r8, ror ip
    9568:	andeq	sl, r2, r4, asr ip
    956c:	andeq	sl, r2, ip, lsr ip

00009570 <gen_hop_pattern@@Base>:
    9570:	push	{fp, lr}
    9574:	mov	fp, sp
    9578:	sub	sp, sp, #8
    957c:	ldr	r1, [pc, #124]	; 9600 <gen_hop_pattern@@Base+0x90>
    9580:	add	r1, pc, r1
    9584:	str	r0, [sp, #4]
    9588:	mov	r0, r1
    958c:	bl	2588 <printf@plt>
    9590:	ldr	r1, [pc, #100]	; 95fc <gen_hop_pattern@@Base+0x8c>
    9594:	str	r0, [sp]
    9598:	mov	r0, r1
    959c:	bl	2744 <malloc@plt>
    95a0:	ldr	r1, [sp, #4]
    95a4:	str	r0, [r1, #372]	; 0x174
    95a8:	ldr	r0, [sp, #4]
    95ac:	bl	28f4 <precalc@plt>
    95b0:	ldr	r0, [pc, #64]	; 95f8 <gen_hop_pattern@@Base+0x88>
    95b4:	ldr	r1, [sp, #4]
    95b8:	ldrb	r1, [r1, #28]
    95bc:	lsl	r1, r1, #24
    95c0:	ldr	r2, [sp, #4]
    95c4:	ldr	r2, [r2, #24]
    95c8:	orr	r1, r1, r2
    95cc:	and	r0, r1, r0
    95d0:	ldr	r1, [sp, #4]
    95d4:	bl	2840 <address_precalc@plt>
    95d8:	ldr	r0, [sp, #4]
    95dc:	bl	9604 <gen_hop_pattern@@Base+0x94>
    95e0:	ldr	r0, [pc, #12]	; 95f4 <gen_hop_pattern@@Base+0x84>
    95e4:	add	r0, pc, r0
    95e8:	bl	2588 <printf@plt>
    95ec:	mov	sp, fp
    95f0:	pop	{fp, pc}
    95f4:	andeq	r3, r1, r1, asr #28
    95f8:	svceq	0x00ffffff
    95fc:	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9600:	andeq	r3, r1, ip, ror lr
    9604:	push	{fp, lr}
    9608:	mov	fp, sp
    960c:	sub	sp, sp, #64	; 0x40
    9610:	str	r0, [fp, #-4]
    9614:	movw	r0, #0
    9618:	str	r0, [sp]
    961c:	str	r0, [fp, #-24]	; 0xffffffe8
    9620:	str	r0, [fp, #-28]	; 0xffffffe4
    9624:	str	r0, [sp, #32]
    9628:	str	r0, [sp, #28]
    962c:	ldr	r0, [sp, #28]
    9630:	cmp	r0, #4
    9634:	bge	993c <gen_hop_pattern@@Base+0x3cc>
    9638:	movw	r0, #0
    963c:	str	r0, [sp, #24]
    9640:	ldr	r0, [sp, #24]
    9644:	cmp	r0, #32
    9648:	bge	9928 <gen_hop_pattern@@Base+0x3b8>
    964c:	ldr	r0, [fp, #-4]
    9650:	ldr	r0, [r0, #44]	; 0x2c
    9654:	ldr	r1, [sp, #24]
    9658:	eor	r0, r0, r1
    965c:	str	r0, [fp, #-8]
    9660:	movw	r0, #0
    9664:	str	r0, [sp, #20]
    9668:	ldr	r0, [sp, #20]
    966c:	cmp	r0, #32
    9670:	bge	9914 <gen_hop_pattern@@Base+0x3a4>
    9674:	ldr	r0, [fp, #-4]
    9678:	ldr	r0, [r0, #48]	; 0x30
    967c:	ldr	r1, [sp, #20]
    9680:	eor	r0, r0, r1
    9684:	str	r0, [fp, #-12]
    9688:	ldr	r0, [fp, #-12]
    968c:	eor	r0, r0, #31
    9690:	str	r0, [sp, #12]
    9694:	movw	r0, #0
    9698:	str	r0, [sp, #16]
    969c:	ldr	r0, [sp, #16]
    96a0:	cmp	r0, #512	; 0x200
    96a4:	bge	9900 <gen_hop_pattern@@Base+0x390>
    96a8:	ldr	r0, [fp, #-4]
    96ac:	ldr	r0, [r0, #52]	; 0x34
    96b0:	ldr	r1, [sp, #16]
    96b4:	eor	r0, r0, r1
    96b8:	str	r0, [fp, #-16]
    96bc:	movw	r0, #0
    96c0:	str	r0, [fp, #-20]	; 0xffffffec
    96c4:	ldr	r0, [fp, #-20]	; 0xffffffec
    96c8:	cmp	r0, #32
    96cc:	bge	98a8 <gen_hop_pattern@@Base+0x338>
    96d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    96d4:	ldr	r1, [fp, #-8]
    96d8:	add	r0, r0, r1
    96dc:	asr	r1, r0, #31
    96e0:	add	r1, r0, r1, lsr #27
    96e4:	bic	r1, r1, #31
    96e8:	sub	r0, r0, r1
    96ec:	ldr	r1, [fp, #-4]
    96f0:	ldr	r1, [r1, #36]	; 0x24
    96f4:	eor	r0, r0, r1
    96f8:	str	r0, [sp, #8]
    96fc:	ldr	r0, [sp, #8]
    9700:	ldr	r1, [fp, #-12]
    9704:	ldr	r2, [fp, #-16]
    9708:	bl	2930 <fast_perm@plt>
    970c:	str	r0, [sp, #4]
    9710:	ldr	r0, [fp, #-4]
    9714:	movw	r1, #11
    9718:	bl	2678 <btbb_piconet_get_flag@plt>
    971c:	cmp	r0, #0
    9720:	beq	976c <gen_hop_pattern@@Base+0x1fc>
    9724:	ldr	r0, [fp, #-4]
    9728:	add	r1, r0, #56	; 0x38
    972c:	ldr	r2, [sp, #4]
    9730:	ldr	r3, [r0, #40]	; 0x28
    9734:	add	r2, r2, r3
    9738:	ldr	r3, [sp, #32]
    973c:	add	r2, r2, r3
    9740:	ldrb	r0, [r0, #22]
    9744:	udiv	r3, r2, r0
    9748:	mls	r0, r3, r0, r2
    974c:	add	r0, r1, r0, lsl #2
    9750:	ldr	r0, [r0]
    9754:	ldr	r1, [fp, #-4]
    9758:	ldr	r1, [r1, #372]	; 0x174
    975c:	ldr	r2, [sp]
    9760:	add	r1, r1, r2
    9764:	strb	r0, [r1]
    9768:	b	97bc <gen_hop_pattern@@Base+0x24c>
    976c:	ldr	r0, [fp, #-4]
    9770:	add	r1, r0, #56	; 0x38
    9774:	ldr	r2, [sp, #4]
    9778:	ldr	r0, [r0, #40]	; 0x28
    977c:	add	r0, r2, r0
    9780:	ldr	r2, [fp, #-28]	; 0xffffffe4
    9784:	add	r0, r0, r2
    9788:	movw	r2, #29865	; 0x74a9
    978c:	movt	r2, #53092	; 0xcf64
    9790:	umull	r2, r3, r0, r2
    9794:	lsr	r3, r3, #6
    9798:	mov	ip, #79	; 0x4f
    979c:	mls	r0, r3, ip, r0
    97a0:	add	r0, r1, r0, lsl #2
    97a4:	ldr	r0, [r0]
    97a8:	ldr	r1, [fp, #-4]
    97ac:	ldr	r1, [r1, #372]	; 0x174
    97b0:	ldr	r3, [sp]
    97b4:	add	r1, r1, r3
    97b8:	strb	r0, [r1]
    97bc:	ldr	r0, [sp, #8]
    97c0:	ldr	r1, [sp, #12]
    97c4:	ldr	r2, [fp, #-16]
    97c8:	bl	2930 <fast_perm@plt>
    97cc:	str	r0, [sp, #4]
    97d0:	ldr	r0, [fp, #-4]
    97d4:	movw	r1, #11
    97d8:	bl	2678 <btbb_piconet_get_flag@plt>
    97dc:	cmp	r0, #0
    97e0:	beq	9834 <gen_hop_pattern@@Base+0x2c4>
    97e4:	ldr	r0, [fp, #-4]
    97e8:	add	r1, r0, #56	; 0x38
    97ec:	ldr	r2, [sp, #4]
    97f0:	ldr	r3, [r0, #40]	; 0x28
    97f4:	add	r2, r2, r3
    97f8:	ldr	r3, [sp, #32]
    97fc:	add	r2, r2, r3
    9800:	add	r2, r2, #32
    9804:	ldrb	r0, [r0, #22]
    9808:	udiv	r3, r2, r0
    980c:	mls	r0, r3, r0, r2
    9810:	add	r0, r1, r0, lsl #2
    9814:	ldr	r0, [r0]
    9818:	ldr	r1, [fp, #-4]
    981c:	ldr	r1, [r1, #372]	; 0x174
    9820:	ldr	r2, [sp]
    9824:	add	r2, r2, #1
    9828:	add	r1, r1, r2
    982c:	strb	r0, [r1]
    9830:	b	988c <gen_hop_pattern@@Base+0x31c>
    9834:	ldr	r0, [fp, #-4]
    9838:	add	r1, r0, #56	; 0x38
    983c:	ldr	r2, [sp, #4]
    9840:	ldr	r0, [r0, #40]	; 0x28
    9844:	add	r0, r2, r0
    9848:	ldr	r2, [fp, #-28]	; 0xffffffe4
    984c:	add	r0, r0, r2
    9850:	add	r0, r0, #32
    9854:	movw	r2, #29865	; 0x74a9
    9858:	movt	r2, #53092	; 0xcf64
    985c:	umull	r2, r3, r0, r2
    9860:	lsr	r3, r3, #6
    9864:	mov	ip, #79	; 0x4f
    9868:	mls	r0, r3, ip, r0
    986c:	add	r0, r1, r0, lsl #2
    9870:	ldr	r0, [r0]
    9874:	ldr	r1, [fp, #-4]
    9878:	ldr	r1, [r1, #372]	; 0x174
    987c:	ldr	r3, [sp]
    9880:	add	r3, r3, #1
    9884:	add	r1, r1, r3
    9888:	strb	r0, [r1]
    988c:	ldr	r0, [sp]
    9890:	add	r0, r0, #2
    9894:	str	r0, [sp]
    9898:	ldr	r0, [fp, #-20]	; 0xffffffec
    989c:	add	r0, r0, #1
    98a0:	str	r0, [fp, #-20]	; 0xffffffec
    98a4:	b	96c4 <gen_hop_pattern@@Base+0x154>
    98a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    98ac:	add	r0, r0, #16
    98b0:	str	r0, [fp, #-24]	; 0xffffffe8
    98b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    98b8:	movw	r1, #29865	; 0x74a9
    98bc:	movt	r1, #53092	; 0xcf64
    98c0:	umull	r1, r2, r0, r1
    98c4:	lsr	r2, r2, #6
    98c8:	mov	r3, #79	; 0x4f
    98cc:	mls	r0, r2, r3, r0
    98d0:	str	r0, [fp, #-28]	; 0xffffffe4
    98d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    98d8:	ldr	r2, [fp, #-4]
    98dc:	ldrb	r2, [r2, #22]
    98e0:	mov	r3, r2
    98e4:	udiv	ip, r0, r2
    98e8:	mls	r0, ip, r2, r0
    98ec:	str	r0, [sp, #32]
    98f0:	ldr	r0, [sp, #16]
    98f4:	add	r0, r0, #1
    98f8:	str	r0, [sp, #16]
    98fc:	b	969c <gen_hop_pattern@@Base+0x12c>
    9900:	b	9904 <gen_hop_pattern@@Base+0x394>
    9904:	ldr	r0, [sp, #20]
    9908:	add	r0, r0, #1
    990c:	str	r0, [sp, #20]
    9910:	b	9668 <gen_hop_pattern@@Base+0xf8>
    9914:	b	9918 <gen_hop_pattern@@Base+0x3a8>
    9918:	ldr	r0, [sp, #24]
    991c:	add	r0, r0, #1
    9920:	str	r0, [sp, #24]
    9924:	b	9640 <gen_hop_pattern@@Base+0xd0>
    9928:	b	992c <gen_hop_pattern@@Base+0x3bc>
    992c:	ldr	r0, [sp, #28]
    9930:	add	r0, r0, #1
    9934:	str	r0, [sp, #28]
    9938:	b	962c <gen_hop_pattern@@Base+0xbc>
    993c:	mov	sp, fp
    9940:	pop	{fp, pc}

00009944 <single_hop@@Base>:
    9944:	push	{fp, lr}
    9948:	mov	fp, sp
    994c:	sub	sp, sp, #56	; 0x38
    9950:	str	r0, [fp, #-4]
    9954:	str	r1, [fp, #-8]
    9958:	ldr	r0, [fp, #-4]
    995c:	ubfx	r0, r0, #2, #5
    9960:	str	r0, [fp, #-24]	; 0xffffffe8
    9964:	ldr	r0, [fp, #-4]
    9968:	ubfx	r0, r0, #1, #1
    996c:	str	r0, [sp, #28]
    9970:	ldr	r0, [sp, #28]
    9974:	lsl	r0, r0, #5
    9978:	str	r0, [sp, #24]
    997c:	ldr	r0, [fp, #-8]
    9980:	ldr	r0, [r0, #44]	; 0x2c
    9984:	ldr	r1, [fp, #-4]
    9988:	eor	r0, r0, r1, lsr #21
    998c:	and	r0, r0, #31
    9990:	str	r0, [fp, #-12]
    9994:	ldr	r0, [fp, #-8]
    9998:	ldr	r0, [r0, #48]	; 0x30
    999c:	ldrh	r1, [fp, #-2]
    99a0:	eor	r0, r0, r1
    99a4:	and	r0, r0, #31
    99a8:	str	r0, [fp, #-16]
    99ac:	ldr	r0, [fp, #-8]
    99b0:	ldr	r0, [r0, #52]	; 0x34
    99b4:	ldr	r1, [fp, #-4]
    99b8:	eor	r0, r0, r1, lsr #7
    99bc:	bfc	r0, #9, #23
    99c0:	str	r0, [fp, #-20]	; 0xffffffec
    99c4:	ldr	r0, [fp, #-4]
    99c8:	movw	r1, #65520	; 0xfff0
    99cc:	movt	r1, #511	; 0x1ff
    99d0:	and	r0, r1, r0, lsr #3
    99d4:	str	r0, [sp, #12]
    99d8:	ldr	r0, [sp, #12]
    99dc:	movw	r1, #29865	; 0x74a9
    99e0:	movt	r1, #53092	; 0xcf64
    99e4:	umull	r1, r2, r0, r1
    99e8:	lsr	r2, r2, #6
    99ec:	mov	r3, #79	; 0x4f
    99f0:	mls	r0, r2, r3, r0
    99f4:	str	r0, [sp, #8]
    99f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    99fc:	ldr	r2, [fp, #-12]
    9a00:	add	r0, r0, r2
    9a04:	asr	r2, r0, #31
    9a08:	add	r2, r0, r2, lsr #27
    9a0c:	bic	r2, r2, #31
    9a10:	sub	r0, r0, r2
    9a14:	ldr	r2, [fp, #-8]
    9a18:	ldr	r2, [r2, #36]	; 0x24
    9a1c:	eor	r0, r0, r2
    9a20:	ldr	r2, [sp, #28]
    9a24:	movw	r3, #31
    9a28:	mul	r2, r2, r3
    9a2c:	ldr	r3, [fp, #-16]
    9a30:	eor	r2, r2, r3
    9a34:	ldr	r3, [fp, #-20]	; 0xffffffec
    9a38:	str	r1, [sp]
    9a3c:	mov	r1, r2
    9a40:	mov	r2, r3
    9a44:	bl	2930 <fast_perm@plt>
    9a48:	str	r0, [sp, #20]
    9a4c:	ldr	r0, [fp, #-8]
    9a50:	movw	r1, #11
    9a54:	bl	2678 <btbb_piconet_get_flag@plt>
    9a58:	cmp	r0, #0
    9a5c:	beq	9ab8 <single_hop@@Base+0x174>
    9a60:	ldr	r0, [sp, #12]
    9a64:	ldr	r1, [fp, #-8]
    9a68:	ldrb	r1, [r1, #22]
    9a6c:	udiv	r2, r0, r1
    9a70:	mls	r0, r2, r1, r0
    9a74:	str	r0, [sp, #4]
    9a78:	ldr	r0, [fp, #-8]
    9a7c:	add	r1, r0, #56	; 0x38
    9a80:	ldr	r2, [sp, #20]
    9a84:	ldr	r3, [r0, #40]	; 0x28
    9a88:	add	r2, r2, r3
    9a8c:	ldr	r3, [sp, #4]
    9a90:	add	r2, r2, r3
    9a94:	ldr	r3, [sp, #24]
    9a98:	add	r2, r2, r3
    9a9c:	ldrb	r0, [r0, #22]
    9aa0:	udiv	r3, r2, r0
    9aa4:	mls	r0, r3, r0, r2
    9aa8:	add	r0, r1, r0, lsl #2
    9aac:	ldr	r0, [r0]
    9ab0:	str	r0, [sp, #16]
    9ab4:	b	9b00 <single_hop@@Base+0x1bc>
    9ab8:	ldr	r0, [fp, #-8]
    9abc:	add	r1, r0, #56	; 0x38
    9ac0:	ldr	r2, [sp, #20]
    9ac4:	ldr	r0, [r0, #40]	; 0x28
    9ac8:	add	r0, r2, r0
    9acc:	ldr	r2, [sp, #8]
    9ad0:	add	r0, r0, r2
    9ad4:	ldr	r2, [sp, #24]
    9ad8:	add	r0, r0, r2
    9adc:	movw	r2, #29865	; 0x74a9
    9ae0:	movt	r2, #53092	; 0xcf64
    9ae4:	umull	r2, r3, r0, r2
    9ae8:	lsr	r3, r3, #6
    9aec:	mov	ip, #79	; 0x4f
    9af0:	mls	r0, r3, ip, r0
    9af4:	add	r0, r1, r0, lsl #2
    9af8:	ldr	r0, [r0]
    9afc:	str	r0, [sp, #16]
    9b00:	ldr	r0, [sp, #16]
    9b04:	and	r0, r0, #255	; 0xff
    9b08:	mov	sp, fp
    9b0c:	pop	{fp, pc}

00009b10 <hop@@Base>:
    9b10:	sub	sp, sp, #8
    9b14:	str	r0, [sp, #4]
    9b18:	str	r1, [sp]
    9b1c:	ldr	r0, [sp]
    9b20:	ldr	r0, [r0, #372]	; 0x174
    9b24:	ldr	r1, [sp, #4]
    9b28:	add	r0, r0, r1
    9b2c:	ldrb	r0, [r0]
    9b30:	add	sp, sp, #8
    9b34:	bx	lr

00009b38 <btbb_init_hop_reversal@@Base>:
    9b38:	push	{fp, lr}
    9b3c:	mov	fp, sp
    9b40:	sub	sp, sp, #24
    9b44:	str	r0, [fp, #-4]
    9b48:	str	r1, [fp, #-8]
    9b4c:	ldr	r0, [fp, #-8]
    9b50:	bl	2738 <get_hop_pattern@plt>
    9b54:	ldr	r0, [fp, #-4]
    9b58:	cmp	r0, #0
    9b5c:	beq	9b6c <btbb_init_hop_reversal@@Base+0x34>
    9b60:	ldr	r0, [pc, #220]	; 9c44 <btbb_init_hop_reversal@@Base+0x10c>
    9b64:	str	r0, [sp, #12]
    9b68:	b	9b74 <btbb_init_hop_reversal@@Base+0x3c>
    9b6c:	movw	r0, #53092	; 0xcf64
    9b70:	str	r0, [sp, #12]
    9b74:	ldr	r0, [sp, #12]
    9b78:	lsl	r0, r0, #2
    9b7c:	bl	2744 <malloc@plt>
    9b80:	ldr	r1, [fp, #-8]
    9b84:	str	r0, [r1, #32]
    9b88:	ldr	r0, [fp, #-8]
    9b8c:	movw	r1, #5648	; 0x1610
    9b90:	add	r0, r0, r1
    9b94:	ldr	r0, [r0]
    9b98:	ldr	r1, [fp, #-8]
    9b9c:	movw	r2, #5652	; 0x1614
    9ba0:	add	r1, r1, r2
    9ba4:	ldr	r1, [r1]
    9ba8:	add	r0, r0, r1
    9bac:	and	r0, r0, #63	; 0x3f
    9bb0:	str	r0, [sp, #8]
    9bb4:	ldr	r0, [fp, #-8]
    9bb8:	movw	r1, #4648	; 0x1228
    9bbc:	add	r0, r0, r1
    9bc0:	ldrb	r0, [r0]
    9bc4:	ldr	r1, [sp, #8]
    9bc8:	ldr	r2, [fp, #-8]
    9bcc:	and	r0, r0, #255	; 0xff
    9bd0:	bl	9c4c <btbb_init_hop_reversal@@Base+0x114>
    9bd4:	ldr	r1, [fp, #-8]
    9bd8:	str	r0, [r1, #376]	; 0x178
    9bdc:	ldr	r0, [fp, #-8]
    9be0:	movw	r1, #0
    9be4:	str	r1, [r0, #388]	; 0x184
    9be8:	ldr	r0, [fp, #-8]
    9bec:	movw	r1, #9
    9bf0:	movw	r2, #1
    9bf4:	bl	269c <btbb_piconet_set_flag@plt>
    9bf8:	ldr	r0, [fp, #-8]
    9bfc:	movw	r1, #5
    9c00:	movw	r2, #0
    9c04:	bl	269c <btbb_piconet_set_flag@plt>
    9c08:	ldr	r0, [fp, #-8]
    9c0c:	ldr	r2, [fp, #-4]
    9c10:	movw	r1, #13
    9c14:	bl	269c <btbb_piconet_set_flag@plt>
    9c18:	ldr	r0, [pc, #40]	; 9c48 <btbb_init_hop_reversal@@Base+0x110>
    9c1c:	add	r0, pc, r0
    9c20:	ldr	r1, [fp, #-8]
    9c24:	ldr	r1, [r1, #376]	; 0x178
    9c28:	bl	2588 <printf@plt>
    9c2c:	ldr	r1, [fp, #-8]
    9c30:	ldr	r1, [r1, #376]	; 0x178
    9c34:	str	r0, [sp, #4]
    9c38:	mov	r0, r1
    9c3c:	mov	sp, fp
    9c40:	pop	{fp, pc}
    9c44:	andeq	r8, r2, ip, asr pc
    9c48:	andeq	r3, r1, sl, asr #16
    9c4c:	push	{fp, lr}
    9c50:	mov	fp, sp
    9c54:	sub	sp, sp, #24
    9c58:	strb	r0, [fp, #-1]
    9c5c:	str	r1, [fp, #-8]
    9c60:	str	r2, [sp, #12]
    9c64:	movw	r0, #0
    9c68:	str	r0, [sp, #4]
    9c6c:	ldr	r0, [fp, #-8]
    9c70:	str	r0, [sp, #8]
    9c74:	ldr	r0, [sp, #8]
    9c78:	cmp	r0, #134217728	; 0x8000000
    9c7c:	bge	9d0c <btbb_init_hop_reversal@@Base+0x1d4>
    9c80:	ldr	r0, [sp, #12]
    9c84:	ldr	r0, [r0, #8]
    9c88:	cmp	r0, #0
    9c8c:	beq	9cb0 <btbb_init_hop_reversal@@Base+0x178>
    9c90:	ldr	r0, [sp, #12]
    9c94:	ldr	r0, [r0, #372]	; 0x174
    9c98:	ldr	r1, [sp, #8]
    9c9c:	add	r0, r0, r1
    9ca0:	ldrb	r0, [r0]
    9ca4:	bl	c094 <btbb_process_packet@@Base+0x204>
    9ca8:	strb	r0, [sp, #3]
    9cac:	b	9cc8 <btbb_init_hop_reversal@@Base+0x190>
    9cb0:	ldr	r0, [sp, #12]
    9cb4:	ldr	r0, [r0, #372]	; 0x174
    9cb8:	ldr	r1, [sp, #8]
    9cbc:	add	r0, r0, r1
    9cc0:	ldrb	r0, [r0]
    9cc4:	strb	r0, [sp, #3]
    9cc8:	ldrb	r0, [sp, #3]
    9ccc:	ldrb	r1, [fp, #-1]
    9cd0:	cmp	r0, r1
    9cd4:	bne	9cf8 <btbb_init_hop_reversal@@Base+0x1c0>
    9cd8:	ldr	r0, [sp, #8]
    9cdc:	ldr	r1, [sp, #12]
    9ce0:	ldr	r1, [r1, #32]
    9ce4:	ldr	r2, [sp, #4]
    9ce8:	add	r3, r2, #1
    9cec:	str	r3, [sp, #4]
    9cf0:	add	r1, r1, r2, lsl #2
    9cf4:	str	r0, [r1]
    9cf8:	b	9cfc <btbb_init_hop_reversal@@Base+0x1c4>
    9cfc:	ldr	r0, [sp, #8]
    9d00:	add	r0, r0, #64	; 0x40
    9d04:	str	r0, [sp, #8]
    9d08:	b	9c74 <btbb_init_hop_reversal@@Base+0x13c>
    9d0c:	ldr	r0, [sp, #4]
    9d10:	mov	sp, fp
    9d14:	pop	{fp, pc}

00009d18 <try_hop@@Base>:
    9d18:	push	{fp, lr}
    9d1c:	mov	fp, sp
    9d20:	sub	sp, sp, #40	; 0x28
    9d24:	str	r0, [fp, #-4]
    9d28:	str	r1, [fp, #-8]
    9d2c:	ldr	r0, [fp, #-8]
    9d30:	ldrb	r0, [r0, #28]
    9d34:	strb	r0, [fp, #-9]
    9d38:	ldr	r0, [fp, #-4]
    9d3c:	bl	2714 <btbb_decode@plt>
    9d40:	ldr	r1, [fp, #-8]
    9d44:	str	r0, [fp, #-16]
    9d48:	mov	r0, r1
    9d4c:	movw	r1, #9
    9d50:	bl	2678 <btbb_piconet_get_flag@plt>
    9d54:	cmp	r0, #0
    9d58:	beq	9e24 <try_hop@@Base+0x10c>
    9d5c:	ldr	r0, [fp, #-4]
    9d60:	ldr	r0, [r0, #2816]	; 0xb00
    9d64:	ldr	r1, [fp, #-8]
    9d68:	movw	r2, #5652	; 0x1614
    9d6c:	ldr	r2, [r1, r2]
    9d70:	sub	r0, r0, r2
    9d74:	add	r2, r1, #648	; 0x288
    9d78:	ldr	r1, [r1, #380]	; 0x17c
    9d7c:	add	r1, r2, r1, lsl #2
    9d80:	str	r0, [r1]
    9d84:	ldr	r0, [fp, #-4]
    9d88:	ldrb	r0, [r0, #8]
    9d8c:	ldr	r1, [fp, #-8]
    9d90:	movw	r2, #4648	; 0x1228
    9d94:	add	r1, r1, r2
    9d98:	ldr	r2, [fp, #-8]
    9d9c:	ldr	r2, [r2, #380]	; 0x17c
    9da0:	add	r1, r1, r2
    9da4:	strb	r0, [r1]
    9da8:	ldr	r0, [fp, #-8]
    9dac:	ldr	r1, [r0, #380]	; 0x17c
    9db0:	add	r1, r1, #1
    9db4:	str	r1, [r0, #380]	; 0x17c
    9db8:	ldr	r0, [fp, #-8]
    9dbc:	ldr	r1, [r0, #384]	; 0x180
    9dc0:	add	r1, r1, #1
    9dc4:	str	r1, [r0, #384]	; 0x180
    9dc8:	ldr	r0, [fp, #-8]
    9dcc:	bl	2720 <btbb_winnow@plt>
    9dd0:	ldr	r1, [fp, #-8]
    9dd4:	str	r0, [sp, #20]
    9dd8:	mov	r0, r1
    9ddc:	movw	r1, #5
    9de0:	bl	2678 <btbb_piconet_get_flag@plt>
    9de4:	cmp	r0, #0
    9de8:	beq	9e20 <try_hop@@Base+0x108>
    9dec:	ldr	r0, [pc, #332]	; 9f40 <try_hop@@Base+0x228>
    9df0:	add	r0, pc, r0
    9df4:	bl	2588 <printf@plt>
    9df8:	ldr	r1, [pc, #316]	; 9f3c <try_hop@@Base+0x224>
    9dfc:	add	r1, pc, r1
    9e00:	ldr	r2, [fp, #-8]
    9e04:	movw	r3, #5648	; 0x1610
    9e08:	add	r2, r2, r3
    9e0c:	ldr	r2, [r2]
    9e10:	str	r0, [sp, #16]
    9e14:	mov	r0, r1
    9e18:	mov	r1, r2
    9e1c:	bl	2588 <printf@plt>
    9e20:	b	9ef8 <try_hop@@Base+0x1e0>
    9e24:	ldr	r0, [fp, #-8]
    9e28:	movw	r1, #4
    9e2c:	bl	2678 <btbb_piconet_get_flag@plt>
    9e30:	cmp	r0, #0
    9e34:	beq	9e98 <try_hop@@Base+0x180>
    9e38:	ldr	r0, [fp, #-4]
    9e3c:	ldr	r1, [fp, #-8]
    9e40:	bl	2600 <btbb_uap_from_header@plt>
    9e44:	ldr	r1, [fp, #-8]
    9e48:	str	r0, [sp, #12]
    9e4c:	mov	r0, r1
    9e50:	movw	r1, #5
    9e54:	bl	2678 <btbb_piconet_get_flag@plt>
    9e58:	cmp	r0, #0
    9e5c:	beq	9e94 <try_hop@@Base+0x17c>
    9e60:	ldr	r0, [pc, #208]	; 9f38 <try_hop@@Base+0x220>
    9e64:	add	r0, pc, r0
    9e68:	bl	2588 <printf@plt>
    9e6c:	ldr	r1, [pc, #192]	; 9f34 <try_hop@@Base+0x21c>
    9e70:	add	r1, pc, r1
    9e74:	ldr	r2, [fp, #-8]
    9e78:	movw	r3, #5648	; 0x1610
    9e7c:	add	r2, r2, r3
    9e80:	ldr	r2, [r2]
    9e84:	str	r0, [sp, #8]
    9e88:	mov	r0, r1
    9e8c:	mov	r1, r2
    9e90:	bl	2588 <printf@plt>
    9e94:	b	9ef4 <try_hop@@Base+0x1dc>
    9e98:	ldr	r0, [fp, #-4]
    9e9c:	ldr	r1, [fp, #-8]
    9ea0:	bl	2600 <btbb_uap_from_header@plt>
    9ea4:	cmp	r0, #0
    9ea8:	beq	9ef0 <try_hop@@Base+0x1d8>
    9eac:	ldrb	r0, [fp, #-9]
    9eb0:	ldr	r1, [fp, #-8]
    9eb4:	ldrb	r1, [r1, #28]
    9eb8:	cmp	r0, r1
    9ebc:	bne	9ee0 <try_hop@@Base+0x1c8>
    9ec0:	ldr	r1, [fp, #-8]
    9ec4:	movw	r0, #0
    9ec8:	bl	2948 <btbb_init_hop_reversal@plt>
    9ecc:	ldr	r1, [fp, #-8]
    9ed0:	str	r0, [sp, #4]
    9ed4:	mov	r0, r1
    9ed8:	bl	2720 <btbb_winnow@plt>
    9edc:	b	9eec <try_hop@@Base+0x1d4>
    9ee0:	ldr	r0, [pc, #72]	; 9f30 <try_hop@@Base+0x218>
    9ee4:	add	r0, pc, r0
    9ee8:	bl	2588 <printf@plt>
    9eec:	b	9ef0 <try_hop@@Base+0x1d8>
    9ef0:	b	9ef4 <try_hop@@Base+0x1dc>
    9ef4:	b	9ef8 <try_hop@@Base+0x1e0>
    9ef8:	ldr	r0, [fp, #-8]
    9efc:	movw	r1, #2
    9f00:	bl	2678 <btbb_piconet_get_flag@plt>
    9f04:	cmp	r0, #0
    9f08:	bne	9f28 <try_hop@@Base+0x210>
    9f0c:	ldr	r0, [fp, #-8]
    9f10:	movw	r1, #2
    9f14:	movw	r2, #1
    9f18:	bl	269c <btbb_piconet_set_flag@plt>
    9f1c:	ldrb	r0, [fp, #-9]
    9f20:	ldr	r1, [fp, #-8]
    9f24:	strb	r0, [r1, #28]
    9f28:	mov	sp, fp
    9f2c:	pop	{fp, pc}
    9f30:	andeq	r3, r1, r2, asr #11
    9f34:	andeq	r3, r1, r2, lsr #12
    9f38:	andeq	r3, r1, r1, lsr #12
    9f3c:	muleq	r1, r6, r6
    9f40:	muleq	r1, r5, r6

00009f44 <btbb_winnow@@Base>:
    9f44:	push	{fp, lr}
    9f48:	mov	fp, sp
    9f4c:	sub	sp, sp, #24
    9f50:	str	r0, [fp, #-4]
    9f54:	ldr	r0, [fp, #-4]
    9f58:	ldr	r0, [r0, #376]	; 0x178
    9f5c:	str	r0, [fp, #-8]
    9f60:	ldr	r0, [fp, #-4]
    9f64:	ldr	r0, [r0, #388]	; 0x184
    9f68:	ldr	r1, [fp, #-4]
    9f6c:	ldr	r1, [r1, #380]	; 0x17c
    9f70:	cmp	r0, r1
    9f74:	bge	a098 <btbb_winnow@@Base+0x154>
    9f78:	ldr	r0, [fp, #-4]
    9f7c:	add	r1, r0, #648	; 0x288
    9f80:	ldr	r0, [r0, #388]	; 0x184
    9f84:	add	r0, r1, r0, lsl #2
    9f88:	ldr	r0, [r0]
    9f8c:	str	r0, [sp, #12]
    9f90:	ldr	r0, [fp, #-4]
    9f94:	movw	r1, #4648	; 0x1228
    9f98:	add	r0, r0, r1
    9f9c:	ldr	r1, [fp, #-4]
    9fa0:	ldr	r1, [r1, #388]	; 0x184
    9fa4:	add	r0, r0, r1
    9fa8:	ldrb	r0, [r0]
    9fac:	strb	r0, [sp, #7]
    9fb0:	ldr	r0, [sp, #12]
    9fb4:	ldrb	r1, [sp, #7]
    9fb8:	ldr	r2, [fp, #-4]
    9fbc:	and	r1, r1, #255	; 0xff
    9fc0:	bl	a550 <btbb_uap_from_header@@Base+0x4a8>
    9fc4:	str	r0, [fp, #-8]
    9fc8:	ldr	r0, [fp, #-8]
    9fcc:	cmp	r0, #1
    9fd0:	bgt	9fd8 <btbb_winnow@@Base+0x94>
    9fd4:	b	a098 <btbb_winnow@@Base+0x154>
    9fd8:	ldr	r0, [fp, #-4]
    9fdc:	ldr	r0, [r0, #380]	; 0x17c
    9fe0:	cmp	r0, #0
    9fe4:	ble	a080 <btbb_winnow@@Base+0x13c>
    9fe8:	ldr	r0, [fp, #-4]
    9fec:	add	r1, r0, #648	; 0x288
    9ff0:	ldr	r0, [r0, #388]	; 0x184
    9ff4:	sub	r0, r0, #1
    9ff8:	add	r0, r1, r0, lsl #2
    9ffc:	ldr	r0, [r0]
    a000:	str	r0, [sp, #8]
    a004:	ldr	r0, [fp, #-4]
    a008:	movw	r1, #4648	; 0x1228
    a00c:	add	r0, r0, r1
    a010:	ldr	r1, [fp, #-4]
    a014:	ldr	r1, [r1, #388]	; 0x184
    a018:	sub	r1, r1, #1
    a01c:	add	r0, r0, r1
    a020:	ldrb	r0, [r0]
    a024:	strb	r0, [sp, #6]
    a028:	ldr	r0, [fp, #-4]
    a02c:	movw	r1, #12
    a030:	bl	2678 <btbb_piconet_get_flag@plt>
    a034:	cmp	r0, #0
    a038:	bne	a07c <btbb_winnow@@Base+0x138>
    a03c:	ldr	r0, [sp, #12]
    a040:	ldr	r1, [sp, #8]
    a044:	add	r1, r1, #1
    a048:	cmp	r0, r1
    a04c:	bne	a07c <btbb_winnow@@Base+0x138>
    a050:	ldrb	r0, [sp, #7]
    a054:	ldrb	r1, [sp, #6]
    a058:	cmp	r0, r1
    a05c:	bne	a07c <btbb_winnow@@Base+0x138>
    a060:	ldr	r0, [fp, #-4]
    a064:	movw	r1, #12
    a068:	movw	r2, #1
    a06c:	bl	269c <btbb_piconet_set_flag@plt>
    a070:	ldr	r0, [pc, #44]	; a0a4 <btbb_winnow@@Base+0x160>
    a074:	add	r0, pc, r0
    a078:	bl	2588 <printf@plt>
    a07c:	b	a080 <btbb_winnow@@Base+0x13c>
    a080:	b	a084 <btbb_winnow@@Base+0x140>
    a084:	ldr	r0, [fp, #-4]
    a088:	ldr	r1, [r0, #388]	; 0x184
    a08c:	add	r1, r1, #1
    a090:	str	r1, [r0, #388]	; 0x184
    a094:	b	9f60 <btbb_winnow@@Base+0x1c>
    a098:	ldr	r0, [fp, #-8]
    a09c:	mov	sp, fp
    a0a0:	pop	{fp, pc}
    a0a4:	andeq	r3, r1, r9, asr #8

0000a0a8 <btbb_uap_from_header@@Base>:
    a0a8:	push	{fp, lr}
    a0ac:	mov	fp, sp
    a0b0:	sub	sp, sp, #56	; 0x38
    a0b4:	str	r0, [fp, #-8]
    a0b8:	str	r1, [fp, #-12]
    a0bc:	movw	r0, #0
    a0c0:	str	r0, [sp, #28]
    a0c4:	str	r0, [sp, #24]
    a0c8:	str	r0, [sp, #20]
    a0cc:	ldr	r0, [fp, #-8]
    a0d0:	ldr	r0, [r0, #2816]	; 0xb00
    a0d4:	str	r0, [sp, #16]
    a0d8:	ldr	r0, [fp, #-12]
    a0dc:	movw	r1, #10
    a0e0:	bl	2678 <btbb_piconet_get_flag@plt>
    a0e4:	cmp	r0, #0
    a0e8:	bne	a100 <btbb_uap_from_header@@Base+0x58>
    a0ec:	ldr	r0, [sp, #16]
    a0f0:	ldr	r1, [fp, #-12]
    a0f4:	movw	r2, #5652	; 0x1614
    a0f8:	add	r1, r1, r2
    a0fc:	str	r0, [r1]
    a100:	ldr	r0, [fp, #-12]
    a104:	ldr	r1, [fp, #-8]
    a108:	ldrb	r1, [r1, #8]
    a10c:	bl	26c0 <btbb_piconet_set_channel_seen@plt>
    a110:	ldr	r1, [fp, #-12]
    a114:	ldr	r1, [r1, #380]	; 0x17c
    a118:	cmp	r1, #1000	; 0x3e8
    a11c:	bge	a16c <btbb_uap_from_header@@Base+0xc4>
    a120:	ldr	r0, [sp, #16]
    a124:	ldr	r1, [fp, #-12]
    a128:	movw	r2, #5652	; 0x1614
    a12c:	ldr	r2, [r1, r2]
    a130:	sub	r0, r0, r2
    a134:	add	r2, r1, #648	; 0x288
    a138:	ldr	r1, [r1, #380]	; 0x17c
    a13c:	add	r1, r2, r1, lsl #2
    a140:	str	r0, [r1]
    a144:	ldr	r0, [fp, #-8]
    a148:	ldrb	r0, [r0, #8]
    a14c:	ldr	r1, [fp, #-12]
    a150:	movw	r2, #4648	; 0x1228
    a154:	add	r1, r1, r2
    a158:	ldr	r2, [fp, #-12]
    a15c:	ldr	r2, [r2, #380]	; 0x17c
    a160:	add	r1, r1, r2
    a164:	strb	r0, [r1]
    a168:	b	a194 <btbb_uap_from_header@@Base+0xec>
    a16c:	ldr	r0, [pc, #968]	; a53c <btbb_uap_from_header@@Base+0x494>
    a170:	add	r0, pc, r0
    a174:	bl	2588 <printf@plt>
    a178:	ldr	r1, [fp, #-12]
    a17c:	str	r0, [sp, #8]
    a180:	mov	r0, r1
    a184:	bl	a700 <btbb_uap_from_header@@Base+0x658>
    a188:	movw	r0, #0
    a18c:	str	r0, [fp, #-4]
    a190:	b	a530 <btbb_uap_from_header@@Base+0x488>
    a194:	ldr	r0, [fp, #-12]
    a198:	ldr	r1, [r0, #380]	; 0x17c
    a19c:	add	r1, r1, #1
    a1a0:	str	r1, [r0, #380]	; 0x17c
    a1a4:	ldr	r0, [fp, #-12]
    a1a8:	ldr	r1, [r0, #384]	; 0x180
    a1ac:	add	r1, r1, #1
    a1b0:	str	r1, [r0, #384]	; 0x180
    a1b4:	movw	r0, #0
    a1b8:	str	r0, [fp, #-20]	; 0xffffffec
    a1bc:	ldr	r0, [fp, #-20]	; 0xffffffec
    a1c0:	cmp	r0, #64	; 0x40
    a1c4:	bge	a410 <btbb_uap_from_header@@Base+0x368>
    a1c8:	ldr	r0, [fp, #-12]
    a1cc:	add	r0, r0, #392	; 0x188
    a1d0:	ldr	r1, [fp, #-20]	; 0xffffffec
    a1d4:	add	r0, r0, r1, lsl #2
    a1d8:	ldr	r0, [r0]
    a1dc:	cmn	r0, #1
    a1e0:	bgt	a1f8 <btbb_uap_from_header@@Base+0x150>
    a1e4:	ldr	r0, [fp, #-12]
    a1e8:	movw	r1, #10
    a1ec:	bl	2678 <btbb_piconet_get_flag@plt>
    a1f0:	cmp	r0, #0
    a1f4:	bne	a3fc <btbb_uap_from_header@@Base+0x354>
    a1f8:	ldr	r0, [fp, #-20]	; 0xffffffec
    a1fc:	ldr	r1, [sp, #16]
    a200:	add	r0, r0, r1
    a204:	ldr	r1, [fp, #-12]
    a208:	movw	r2, #5652	; 0x1614
    a20c:	add	r1, r1, r2
    a210:	ldr	r1, [r1]
    a214:	sub	r0, r0, r1
    a218:	and	r0, r0, #63	; 0x3f
    a21c:	str	r0, [sp, #12]
    a220:	ldr	r0, [sp, #24]
    a224:	add	r0, r0, #1
    a228:	str	r0, [sp, #24]
    a22c:	ldr	r0, [sp, #12]
    a230:	ldr	r1, [fp, #-8]
    a234:	bl	293c <try_clock@plt>
    a238:	strb	r0, [fp, #-13]
    a23c:	mvn	r0, #0
    a240:	str	r0, [fp, #-24]	; 0xffffffe8
    a244:	ldr	r0, [fp, #-12]
    a248:	movw	r1, #10
    a24c:	bl	2678 <btbb_piconet_get_flag@plt>
    a250:	cmp	r0, #0
    a254:	beq	a278 <btbb_uap_from_header@@Base+0x1d0>
    a258:	ldrb	r0, [fp, #-13]
    a25c:	ldr	r1, [fp, #-12]
    a260:	add	r1, r1, #392	; 0x188
    a264:	ldr	r2, [fp, #-20]	; 0xffffffec
    a268:	add	r1, r1, r2, lsl #2
    a26c:	ldr	r1, [r1]
    a270:	cmp	r0, r1
    a274:	bne	a288 <btbb_uap_from_header@@Base+0x1e0>
    a278:	ldr	r0, [sp, #12]
    a27c:	ldr	r1, [fp, #-8]
    a280:	bl	2708 <crc_check@plt>
    a284:	str	r0, [fp, #-24]	; 0xffffffe8
    a288:	ldr	r0, [fp, #-12]
    a28c:	movw	r1, #2
    a290:	bl	2678 <btbb_piconet_get_flag@plt>
    a294:	cmp	r0, #0
    a298:	beq	a2b8 <btbb_uap_from_header@@Base+0x210>
    a29c:	ldrb	r0, [fp, #-13]
    a2a0:	ldr	r1, [fp, #-12]
    a2a4:	ldrb	r1, [r1, #28]
    a2a8:	cmp	r0, r1
    a2ac:	beq	a2b8 <btbb_uap_from_header@@Base+0x210>
    a2b0:	mvn	r0, #0
    a2b4:	str	r0, [fp, #-24]	; 0xffffffe8
    a2b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a2bc:	add	r1, r0, #1
    a2c0:	cmp	r1, #2
    a2c4:	str	r0, [sp, #4]
    a2c8:	bcc	a2e4 <btbb_uap_from_header@@Base+0x23c>
    a2cc:	b	a2d0 <btbb_uap_from_header@@Base+0x228>
    a2d0:	ldr	r0, [sp, #4]
    a2d4:	sub	r1, r0, #1
    a2d8:	cmp	r1, #2
    a2dc:	bcc	a300 <btbb_uap_from_header@@Base+0x258>
    a2e0:	b	a330 <btbb_uap_from_header@@Base+0x288>
    a2e4:	ldr	r0, [fp, #-12]
    a2e8:	add	r0, r0, #392	; 0x188
    a2ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    a2f0:	add	r0, r0, r1, lsl #2
    a2f4:	mvn	r1, #0
    a2f8:	str	r1, [r0]
    a2fc:	b	a3f8 <btbb_uap_from_header@@Base+0x350>
    a300:	ldrb	r0, [fp, #-13]
    a304:	ldr	r1, [fp, #-12]
    a308:	add	r1, r1, #392	; 0x188
    a30c:	ldr	r2, [fp, #-20]	; 0xffffffec
    a310:	add	r1, r1, r2, lsl #2
    a314:	str	r0, [r1]
    a318:	ldr	r0, [fp, #-20]	; 0xffffffec
    a31c:	str	r0, [sp, #28]
    a320:	ldr	r0, [sp, #20]
    a324:	add	r0, r0, #1
    a328:	str	r0, [sp, #20]
    a32c:	b	a3f8 <btbb_uap_from_header@@Base+0x350>
    a330:	ldr	r0, [fp, #-20]	; 0xffffffec
    a334:	ldr	r1, [fp, #-12]
    a338:	movw	r2, #5652	; 0x1614
    a33c:	add	r1, r1, r2
    a340:	ldr	r1, [r1]
    a344:	and	r1, r1, #63	; 0x3f
    a348:	sub	r0, r0, r1
    a34c:	and	r0, r0, #63	; 0x3f
    a350:	ldr	r1, [fp, #-12]
    a354:	movw	r2, #5648	; 0x1610
    a358:	add	r1, r1, r2
    a35c:	str	r0, [r1]
    a360:	ldr	r0, [fp, #-12]
    a364:	movw	r1, #2
    a368:	bl	2678 <btbb_piconet_get_flag@plt>
    a36c:	cmp	r0, #0
    a370:	bne	a390 <btbb_uap_from_header@@Base+0x2e8>
    a374:	ldr	r0, [pc, #460]	; a548 <btbb_uap_from_header@@Base+0x4a0>
    a378:	add	r0, pc, r0
    a37c:	ldrb	r1, [fp, #-13]
    a380:	ldr	r2, [fp, #-12]
    a384:	ldr	r2, [r2, #384]	; 0x180
    a388:	bl	2588 <printf@plt>
    a38c:	b	a3b4 <btbb_uap_from_header@@Base+0x30c>
    a390:	ldr	r0, [pc, #436]	; a54c <btbb_uap_from_header@@Base+0x4a4>
    a394:	add	r0, pc, r0
    a398:	ldr	r1, [fp, #-12]
    a39c:	movw	r2, #5648	; 0x1610
    a3a0:	add	r1, r1, r2
    a3a4:	ldr	r1, [r1]
    a3a8:	ldr	r2, [fp, #-12]
    a3ac:	ldr	r2, [r2, #384]	; 0x180
    a3b0:	bl	2588 <printf@plt>
    a3b4:	ldrb	r0, [fp, #-13]
    a3b8:	ldr	r1, [fp, #-12]
    a3bc:	strb	r0, [r1, #28]
    a3c0:	ldr	r0, [fp, #-12]
    a3c4:	movw	r1, #4
    a3c8:	movw	r2, #1
    a3cc:	bl	269c <btbb_piconet_set_flag@plt>
    a3d0:	ldr	r0, [fp, #-12]
    a3d4:	movw	r1, #2
    a3d8:	movw	r2, #1
    a3dc:	bl	269c <btbb_piconet_set_flag@plt>
    a3e0:	ldr	r0, [fp, #-12]
    a3e4:	movw	r1, #0
    a3e8:	str	r1, [r0, #384]	; 0x180
    a3ec:	movw	r0, #1
    a3f0:	str	r0, [fp, #-4]
    a3f4:	b	a530 <btbb_uap_from_header@@Base+0x488>
    a3f8:	b	a3fc <btbb_uap_from_header@@Base+0x354>
    a3fc:	b	a400 <btbb_uap_from_header@@Base+0x358>
    a400:	ldr	r0, [fp, #-20]	; 0xffffffec
    a404:	add	r0, r0, #1
    a408:	str	r0, [fp, #-20]	; 0xffffffec
    a40c:	b	a1bc <btbb_uap_from_header@@Base+0x114>
    a410:	ldr	r0, [fp, #-12]
    a414:	movw	r1, #10
    a418:	movw	r2, #1
    a41c:	bl	269c <btbb_piconet_set_flag@plt>
    a420:	ldr	r0, [sp, #20]
    a424:	cmp	r0, #1
    a428:	bne	a514 <btbb_uap_from_header@@Base+0x46c>
    a42c:	ldr	r0, [sp, #28]
    a430:	ldr	r1, [fp, #-12]
    a434:	movw	r2, #5652	; 0x1614
    a438:	add	r1, r1, r2
    a43c:	ldr	r1, [r1]
    a440:	and	r1, r1, #63	; 0x3f
    a444:	sub	r0, r0, r1
    a448:	and	r0, r0, #63	; 0x3f
    a44c:	ldr	r1, [fp, #-12]
    a450:	movw	r2, #5648	; 0x1610
    a454:	add	r1, r1, r2
    a458:	str	r0, [r1]
    a45c:	ldr	r0, [fp, #-12]
    a460:	movw	r1, #2
    a464:	bl	2678 <btbb_piconet_get_flag@plt>
    a468:	cmp	r0, #0
    a46c:	bne	a49c <btbb_uap_from_header@@Base+0x3f4>
    a470:	ldr	r0, [pc, #200]	; a540 <btbb_uap_from_header@@Base+0x498>
    a474:	add	r0, pc, r0
    a478:	ldr	r1, [fp, #-12]
    a47c:	add	r1, r1, #392	; 0x188
    a480:	ldr	r2, [sp, #28]
    a484:	add	r1, r1, r2, lsl #2
    a488:	ldr	r1, [r1]
    a48c:	ldr	r2, [fp, #-12]
    a490:	ldr	r2, [r2, #384]	; 0x180
    a494:	bl	2588 <printf@plt>
    a498:	b	a4c0 <btbb_uap_from_header@@Base+0x418>
    a49c:	ldr	r0, [pc, #160]	; a544 <btbb_uap_from_header@@Base+0x49c>
    a4a0:	add	r0, pc, r0
    a4a4:	ldr	r1, [fp, #-12]
    a4a8:	movw	r2, #5648	; 0x1610
    a4ac:	add	r1, r1, r2
    a4b0:	ldr	r1, [r1]
    a4b4:	ldr	r2, [fp, #-12]
    a4b8:	ldr	r2, [r2, #384]	; 0x180
    a4bc:	bl	2588 <printf@plt>
    a4c0:	ldr	r0, [fp, #-12]
    a4c4:	add	r0, r0, #392	; 0x188
    a4c8:	ldr	r1, [sp, #28]
    a4cc:	add	r0, r0, r1, lsl #2
    a4d0:	ldr	r0, [r0]
    a4d4:	ldr	r1, [fp, #-12]
    a4d8:	strb	r0, [r1, #28]
    a4dc:	ldr	r0, [fp, #-12]
    a4e0:	movw	r1, #4
    a4e4:	movw	r2, #1
    a4e8:	bl	269c <btbb_piconet_set_flag@plt>
    a4ec:	ldr	r0, [fp, #-12]
    a4f0:	movw	r1, #2
    a4f4:	movw	r2, #1
    a4f8:	bl	269c <btbb_piconet_set_flag@plt>
    a4fc:	ldr	r0, [fp, #-12]
    a500:	movw	r1, #0
    a504:	str	r1, [r0, #384]	; 0x180
    a508:	movw	r0, #1
    a50c:	str	r0, [fp, #-4]
    a510:	b	a530 <btbb_uap_from_header@@Base+0x488>
    a514:	ldr	r0, [sp, #20]
    a518:	cmp	r0, #0
    a51c:	bne	a528 <btbb_uap_from_header@@Base+0x480>
    a520:	ldr	r0, [fp, #-12]
    a524:	bl	a700 <btbb_uap_from_header@@Base+0x658>
    a528:	movw	r0, #0
    a52c:	str	r0, [fp, #-4]
    a530:	ldr	r0, [fp, #-4]
    a534:	mov	sp, fp
    a538:	pop	{fp, pc}
    a53c:	andeq	r3, r1, r0, ror r3
    a540:	andeq	r3, r1, r0, lsr #1
    a544:	andeq	r3, r1, fp, lsr #1
    a548:	andeq	r3, r1, pc, lsl #3
    a54c:	andeq	r3, r1, sl, lsr #3
    a550:	push	{fp, lr}
    a554:	mov	fp, sp
    a558:	sub	sp, sp, #32
    a55c:	str	r0, [fp, #-4]
    a560:	strb	r1, [fp, #-5]
    a564:	str	r2, [fp, #-12]
    a568:	movw	r0, #0
    a56c:	str	r0, [sp, #12]
    a570:	str	r0, [sp, #16]
    a574:	ldr	r0, [sp, #16]
    a578:	ldr	r1, [fp, #-12]
    a57c:	ldr	r1, [r1, #376]	; 0x178
    a580:	cmp	r0, r1
    a584:	bge	a650 <btbb_uap_from_header@@Base+0x5a8>
    a588:	ldr	r0, [fp, #-12]
    a58c:	ldr	r0, [r0, #8]
    a590:	cmp	r0, #0
    a594:	beq	a5d4 <btbb_uap_from_header@@Base+0x52c>
    a598:	ldr	r0, [pc, #348]	; a6fc <btbb_uap_from_header@@Base+0x654>
    a59c:	ldr	r1, [fp, #-12]
    a5a0:	ldr	r2, [r1, #32]
    a5a4:	ldr	r1, [r1, #372]	; 0x174
    a5a8:	ldr	r3, [sp, #16]
    a5ac:	add	r2, r2, r3, lsl #2
    a5b0:	ldr	r2, [r2]
    a5b4:	ldr	r3, [fp, #-4]
    a5b8:	add	r2, r2, r3
    a5bc:	and	r0, r2, r0
    a5c0:	add	r0, r1, r0
    a5c4:	ldrb	r0, [r0]
    a5c8:	bl	c094 <btbb_process_packet@@Base+0x204>
    a5cc:	strb	r0, [sp, #11]
    a5d0:	b	a608 <btbb_uap_from_header@@Base+0x560>
    a5d4:	ldr	r0, [pc, #288]	; a6fc <btbb_uap_from_header@@Base+0x654>
    a5d8:	ldr	r1, [fp, #-12]
    a5dc:	ldr	r2, [r1, #32]
    a5e0:	ldr	r1, [r1, #372]	; 0x174
    a5e4:	ldr	r3, [sp, #16]
    a5e8:	add	r2, r2, r3, lsl #2
    a5ec:	ldr	r2, [r2]
    a5f0:	ldr	r3, [fp, #-4]
    a5f4:	add	r2, r2, r3
    a5f8:	and	r0, r2, r0
    a5fc:	add	r0, r1, r0
    a600:	ldrb	r0, [r0]
    a604:	strb	r0, [sp, #11]
    a608:	ldrb	r0, [sp, #11]
    a60c:	ldrb	r1, [fp, #-5]
    a610:	cmp	r0, r1
    a614:	bne	a63c <btbb_uap_from_header@@Base+0x594>
    a618:	ldr	r0, [fp, #-12]
    a61c:	ldr	r0, [r0, #32]
    a620:	ldr	r1, [sp, #16]
    a624:	ldr	r1, [r0, r1, lsl #2]
    a628:	ldr	r2, [sp, #12]
    a62c:	add	r3, r2, #1
    a630:	str	r3, [sp, #12]
    a634:	add	r0, r0, r2, lsl #2
    a638:	str	r1, [r0]
    a63c:	b	a640 <btbb_uap_from_header@@Base+0x598>
    a640:	ldr	r0, [sp, #16]
    a644:	add	r0, r0, #1
    a648:	str	r0, [sp, #16]
    a64c:	b	a574 <btbb_uap_from_header@@Base+0x4cc>
    a650:	ldr	r0, [sp, #12]
    a654:	ldr	r1, [fp, #-12]
    a658:	str	r0, [r1, #376]	; 0x178
    a65c:	ldr	r0, [sp, #12]
    a660:	cmp	r0, #1
    a664:	bne	a6d4 <btbb_uap_from_header@@Base+0x62c>
    a668:	ldr	r0, [pc, #136]	; a6f8 <btbb_uap_from_header@@Base+0x650>
    a66c:	add	r0, pc, r0
    a670:	ldr	r1, [fp, #-12]
    a674:	ldr	r1, [r1, #32]
    a678:	ldr	r1, [r1]
    a67c:	lsl	r1, r1, #1
    a680:	ldr	r2, [fp, #-12]
    a684:	movw	r3, #5652	; 0x1614
    a688:	add	r2, r2, r3
    a68c:	ldr	r2, [r2]
    a690:	lsl	r2, r2, #1
    a694:	sub	r1, r1, r2
    a698:	ldr	r2, [fp, #-12]
    a69c:	movw	r3, #5648	; 0x1610
    a6a0:	add	r2, r2, r3
    a6a4:	str	r1, [r2]
    a6a8:	ldr	r1, [fp, #-12]
    a6ac:	ldr	r1, [r1, #32]
    a6b0:	ldr	r1, [r1]
    a6b4:	bl	2588 <printf@plt>
    a6b8:	ldr	r1, [fp, #-12]
    a6bc:	str	r0, [sp, #4]
    a6c0:	mov	r0, r1
    a6c4:	movw	r1, #5
    a6c8:	movw	r2, #1
    a6cc:	bl	269c <btbb_piconet_set_flag@plt>
    a6d0:	b	a6ec <btbb_uap_from_header@@Base+0x644>
    a6d4:	ldr	r0, [sp, #12]
    a6d8:	cmp	r0, #0
    a6dc:	bne	a6e8 <btbb_uap_from_header@@Base+0x640>
    a6e0:	ldr	r0, [fp, #-12]
    a6e4:	bl	a700 <btbb_uap_from_header@@Base+0x658>
    a6e8:	b	a6ec <btbb_uap_from_header@@Base+0x644>
    a6ec:	ldr	r0, [sp, #12]
    a6f0:	mov	sp, fp
    a6f4:	pop	{fp, pc}
    a6f8:	andeq	r2, r1, r8, asr pc
    a6fc:			; <UNDEFINED> instruction: 0x07ffffff
    a700:	push	{fp, lr}
    a704:	mov	fp, sp
    a708:	sub	sp, sp, #16
    a70c:	str	r0, [fp, #-4]
    a710:	ldr	r0, [fp, #-4]
    a714:	movw	r1, #9
    a718:	bl	2678 <btbb_piconet_get_flag@plt>
    a71c:	cmp	r0, #0
    a720:	beq	a73c <btbb_uap_from_header@@Base+0x694>
    a724:	ldr	r0, [fp, #-4]
    a728:	ldr	r0, [r0, #32]
    a72c:	bl	25d0 <free@plt>
    a730:	ldr	r0, [fp, #-4]
    a734:	movw	r1, #0
    a738:	str	r1, [r0, #372]	; 0x174
    a73c:	ldr	r0, [fp, #-4]
    a740:	movw	r1, #10
    a744:	movw	r2, #0
    a748:	bl	269c <btbb_piconet_set_flag@plt>
    a74c:	ldr	r0, [fp, #-4]
    a750:	movw	r1, #9
    a754:	movw	r2, #0
    a758:	bl	269c <btbb_piconet_set_flag@plt>
    a75c:	ldr	r0, [fp, #-4]
    a760:	movw	r1, #2
    a764:	movw	r2, #0
    a768:	bl	269c <btbb_piconet_set_flag@plt>
    a76c:	ldr	r0, [fp, #-4]
    a770:	movw	r1, #4
    a774:	movw	r2, #0
    a778:	bl	269c <btbb_piconet_set_flag@plt>
    a77c:	ldr	r0, [fp, #-4]
    a780:	movw	r1, #5
    a784:	movw	r2, #0
    a788:	bl	269c <btbb_piconet_set_flag@plt>
    a78c:	ldr	r0, [fp, #-4]
    a790:	movw	r1, #0
    a794:	str	r1, [r0, #380]	; 0x17c
    a798:	ldr	r0, [fp, #-4]
    a79c:	ldr	r1, [fp, #-4]
    a7a0:	str	r0, [sp, #8]
    a7a4:	mov	r0, r1
    a7a8:	movw	r1, #12
    a7ac:	bl	2678 <btbb_piconet_get_flag@plt>
    a7b0:	ldr	r1, [sp, #8]
    a7b4:	str	r0, [sp, #4]
    a7b8:	mov	r0, r1
    a7bc:	movw	r1, #11
    a7c0:	ldr	r2, [sp, #4]
    a7c4:	bl	269c <btbb_piconet_set_flag@plt>
    a7c8:	mov	sp, fp
    a7cc:	pop	{fp, pc}

0000a7d0 <btbb_print_afh_map@@Base>:
    a7d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    a7d4:	add	fp, sp, #24
    a7d8:	sub	sp, sp, #40	; 0x28
    a7dc:	ldr	r1, [pc, #148]	; a878 <btbb_print_afh_map@@Base+0xa8>
    a7e0:	add	r1, pc, r1
    a7e4:	str	r0, [fp, #-28]	; 0xffffffe4
    a7e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    a7ec:	add	r0, r0, #12
    a7f0:	str	r0, [sp, #32]
    a7f4:	ldr	r0, [sp, #32]
    a7f8:	ldrb	r0, [r0]
    a7fc:	ldr	r2, [sp, #32]
    a800:	ldrb	r2, [r2, #1]
    a804:	ldr	r3, [sp, #32]
    a808:	ldrb	r3, [r3, #2]
    a80c:	ldr	ip, [sp, #32]
    a810:	ldrb	ip, [ip, #3]
    a814:	ldr	lr, [sp, #32]
    a818:	ldrb	lr, [lr, #4]
    a81c:	ldr	r4, [sp, #32]
    a820:	ldrb	r4, [r4, #5]
    a824:	ldr	r5, [sp, #32]
    a828:	ldrb	r5, [r5, #6]
    a82c:	ldr	r6, [sp, #32]
    a830:	ldrb	r6, [r6, #7]
    a834:	ldr	r7, [sp, #32]
    a838:	ldrb	r7, [r7, #8]
    a83c:	ldr	r8, [sp, #32]
    a840:	ldrb	r8, [r8, #9]
    a844:	str	r0, [sp, #28]
    a848:	mov	r0, r1
    a84c:	ldr	r1, [sp, #28]
    a850:	str	ip, [sp]
    a854:	str	lr, [sp, #4]
    a858:	str	r4, [sp, #8]
    a85c:	str	r5, [sp, #12]
    a860:	str	r6, [sp, #16]
    a864:	str	r7, [sp, #20]
    a868:	str	r8, [sp, #24]
    a86c:	bl	2588 <printf@plt>
    a870:	sub	sp, fp, #24
    a874:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    a878:	muleq	r1, r6, sp

0000a87c <get_piconet@@Base>:
    a87c:	push	{fp, lr}
    a880:	mov	fp, sp
    a884:	sub	sp, sp, #104	; 0x68
    a888:	str	r0, [fp, #-4]
    a88c:	ldr	r0, [pc, #3476]	; b628 <get_piconet@@Base+0xdac>
    a890:	add	r0, pc, r0
    a894:	movw	r1, #0
    a898:	str	r1, [fp, #-8]
    a89c:	ldr	r0, [r0]
    a8a0:	cmp	r0, r1
    a8a4:	beq	b028 <get_piconet@@Base+0x7ac>
    a8a8:	b	a8ac <get_piconet@@Base+0x30>
    a8ac:	ldr	r0, [pc, #3448]	; b62c <get_piconet@@Base+0xdb0>
    a8b0:	ldr	r1, [pc, #3448]	; b630 <get_piconet@@Base+0xdb4>
    a8b4:	sub	r2, fp, #4
    a8b8:	str	r2, [fp, #-36]	; 0xffffffdc
    a8bc:	str	r1, [fp, #-20]	; 0xffffffec
    a8c0:	str	r0, [fp, #-28]	; 0xffffffe4
    a8c4:	str	r0, [fp, #-24]	; 0xffffffe8
    a8c8:	movw	r0, #4
    a8cc:	str	r0, [fp, #-32]	; 0xffffffe0
    a8d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    a8d4:	cmp	r0, #12
    a8d8:	bcc	ab98 <get_piconet@@Base+0x31c>
    a8dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    a8e0:	ldrb	r0, [r0]
    a8e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a8e8:	ldrb	r1, [r1, #1]
    a8ec:	lsl	r1, r1, #8
    a8f0:	add	r0, r0, r1
    a8f4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a8f8:	ldrb	r1, [r1, #2]
    a8fc:	lsl	r1, r1, #16
    a900:	add	r0, r0, r1
    a904:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a908:	ldrb	r1, [r1, #3]
    a90c:	lsl	r1, r1, #24
    a910:	add	r0, r0, r1
    a914:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a918:	add	r0, r1, r0
    a91c:	str	r0, [fp, #-24]	; 0xffffffe8
    a920:	ldr	r0, [fp, #-36]	; 0xffffffdc
    a924:	ldrb	r0, [r0, #4]
    a928:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a92c:	ldrb	r1, [r1, #5]
    a930:	lsl	r1, r1, #8
    a934:	add	r0, r0, r1
    a938:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a93c:	ldrb	r1, [r1, #6]
    a940:	lsl	r1, r1, #16
    a944:	add	r0, r0, r1
    a948:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a94c:	ldrb	r1, [r1, #7]
    a950:	lsl	r1, r1, #24
    a954:	add	r0, r0, r1
    a958:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a95c:	add	r0, r1, r0
    a960:	str	r0, [fp, #-28]	; 0xffffffe4
    a964:	ldr	r0, [fp, #-36]	; 0xffffffdc
    a968:	ldrb	r0, [r0, #8]
    a96c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a970:	ldrb	r1, [r1, #9]
    a974:	lsl	r1, r1, #8
    a978:	add	r0, r0, r1
    a97c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a980:	ldrb	r1, [r1, #10]
    a984:	lsl	r1, r1, #16
    a988:	add	r0, r0, r1
    a98c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    a990:	ldrb	r1, [r1, #11]
    a994:	lsl	r1, r1, #24
    a998:	add	r0, r0, r1
    a99c:	ldr	r1, [fp, #-20]	; 0xffffffec
    a9a0:	add	r0, r1, r0
    a9a4:	str	r0, [fp, #-20]	; 0xffffffec
    a9a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    a9ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a9b0:	sub	r0, r1, r0
    a9b4:	str	r0, [fp, #-24]	; 0xffffffe8
    a9b8:	ldr	r0, [fp, #-20]	; 0xffffffec
    a9bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a9c0:	sub	r0, r1, r0
    a9c4:	str	r0, [fp, #-24]	; 0xffffffe8
    a9c8:	ldr	r0, [fp, #-20]	; 0xffffffec
    a9cc:	lsr	r0, r0, #13
    a9d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a9d4:	eor	r0, r1, r0
    a9d8:	str	r0, [fp, #-24]	; 0xffffffe8
    a9dc:	ldr	r0, [fp, #-20]	; 0xffffffec
    a9e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a9e4:	sub	r0, r1, r0
    a9e8:	str	r0, [fp, #-28]	; 0xffffffe4
    a9ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a9f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a9f4:	sub	r0, r1, r0
    a9f8:	str	r0, [fp, #-28]	; 0xffffffe4
    a9fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    aa00:	lsl	r0, r0, #8
    aa04:	ldr	r1, [fp, #-28]	; 0xffffffe4
    aa08:	eor	r0, r1, r0
    aa0c:	str	r0, [fp, #-28]	; 0xffffffe4
    aa10:	ldr	r0, [fp, #-24]	; 0xffffffe8
    aa14:	ldr	r1, [fp, #-20]	; 0xffffffec
    aa18:	sub	r0, r1, r0
    aa1c:	str	r0, [fp, #-20]	; 0xffffffec
    aa20:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aa24:	ldr	r1, [fp, #-20]	; 0xffffffec
    aa28:	sub	r0, r1, r0
    aa2c:	str	r0, [fp, #-20]	; 0xffffffec
    aa30:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aa34:	lsr	r0, r0, #13
    aa38:	ldr	r1, [fp, #-20]	; 0xffffffec
    aa3c:	eor	r0, r1, r0
    aa40:	str	r0, [fp, #-20]	; 0xffffffec
    aa44:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aa48:	ldr	r1, [fp, #-24]	; 0xffffffe8
    aa4c:	sub	r0, r1, r0
    aa50:	str	r0, [fp, #-24]	; 0xffffffe8
    aa54:	ldr	r0, [fp, #-20]	; 0xffffffec
    aa58:	ldr	r1, [fp, #-24]	; 0xffffffe8
    aa5c:	sub	r0, r1, r0
    aa60:	str	r0, [fp, #-24]	; 0xffffffe8
    aa64:	ldr	r0, [fp, #-20]	; 0xffffffec
    aa68:	lsr	r0, r0, #12
    aa6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    aa70:	eor	r0, r1, r0
    aa74:	str	r0, [fp, #-24]	; 0xffffffe8
    aa78:	ldr	r0, [fp, #-20]	; 0xffffffec
    aa7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    aa80:	sub	r0, r1, r0
    aa84:	str	r0, [fp, #-28]	; 0xffffffe4
    aa88:	ldr	r0, [fp, #-24]	; 0xffffffe8
    aa8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    aa90:	sub	r0, r1, r0
    aa94:	str	r0, [fp, #-28]	; 0xffffffe4
    aa98:	ldr	r0, [fp, #-24]	; 0xffffffe8
    aa9c:	lsl	r0, r0, #16
    aaa0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    aaa4:	eor	r0, r1, r0
    aaa8:	str	r0, [fp, #-28]	; 0xffffffe4
    aaac:	ldr	r0, [fp, #-24]	; 0xffffffe8
    aab0:	ldr	r1, [fp, #-20]	; 0xffffffec
    aab4:	sub	r0, r1, r0
    aab8:	str	r0, [fp, #-20]	; 0xffffffec
    aabc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aac0:	ldr	r1, [fp, #-20]	; 0xffffffec
    aac4:	sub	r0, r1, r0
    aac8:	str	r0, [fp, #-20]	; 0xffffffec
    aacc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aad0:	lsr	r0, r0, #5
    aad4:	ldr	r1, [fp, #-20]	; 0xffffffec
    aad8:	eor	r0, r1, r0
    aadc:	str	r0, [fp, #-20]	; 0xffffffec
    aae0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aae4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    aae8:	sub	r0, r1, r0
    aaec:	str	r0, [fp, #-24]	; 0xffffffe8
    aaf0:	ldr	r0, [fp, #-20]	; 0xffffffec
    aaf4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    aaf8:	sub	r0, r1, r0
    aafc:	str	r0, [fp, #-24]	; 0xffffffe8
    ab00:	ldr	r0, [fp, #-20]	; 0xffffffec
    ab04:	lsr	r0, r0, #3
    ab08:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ab0c:	eor	r0, r1, r0
    ab10:	str	r0, [fp, #-24]	; 0xffffffe8
    ab14:	ldr	r0, [fp, #-20]	; 0xffffffec
    ab18:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ab1c:	sub	r0, r1, r0
    ab20:	str	r0, [fp, #-28]	; 0xffffffe4
    ab24:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ab28:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ab2c:	sub	r0, r1, r0
    ab30:	str	r0, [fp, #-28]	; 0xffffffe4
    ab34:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ab38:	lsl	r0, r0, #10
    ab3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ab40:	eor	r0, r1, r0
    ab44:	str	r0, [fp, #-28]	; 0xffffffe4
    ab48:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ab4c:	ldr	r1, [fp, #-20]	; 0xffffffec
    ab50:	sub	r0, r1, r0
    ab54:	str	r0, [fp, #-20]	; 0xffffffec
    ab58:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ab5c:	ldr	r1, [fp, #-20]	; 0xffffffec
    ab60:	sub	r0, r1, r0
    ab64:	str	r0, [fp, #-20]	; 0xffffffec
    ab68:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ab6c:	lsr	r0, r0, #15
    ab70:	ldr	r1, [fp, #-20]	; 0xffffffec
    ab74:	eor	r0, r1, r0
    ab78:	str	r0, [fp, #-20]	; 0xffffffec
    ab7c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ab80:	add	r0, r0, #12
    ab84:	str	r0, [fp, #-36]	; 0xffffffdc
    ab88:	ldr	r0, [fp, #-32]	; 0xffffffe0
    ab8c:	sub	r0, r0, #12
    ab90:	str	r0, [fp, #-32]	; 0xffffffe0
    ab94:	b	a8d0 <get_piconet@@Base+0x54>
    ab98:	ldr	r0, [fp, #-20]	; 0xffffffec
    ab9c:	add	r0, r0, #4
    aba0:	str	r0, [fp, #-20]	; 0xffffffec
    aba4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    aba8:	sub	r0, r0, #1
    abac:	cmp	r0, #10
    abb0:	str	r0, [sp, #20]
    abb4:	bhi	acf4 <get_piconet@@Base+0x478>
    abb8:	add	r0, pc, #8
    abbc:	ldr	r1, [sp, #20]
    abc0:	ldr	r2, [r0, r1, lsl #2]
    abc4:	add	pc, r0, r2
    abc8:	andeq	r0, r0, r8, lsl r1
    abcc:	andeq	r0, r0, r0, lsl #2
    abd0:	andeq	r0, r0, r8, ror #1
    abd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    abd8:	strheq	r0, [r0], -ip
    abdc:	andeq	r0, r0, r4, lsr #1
    abe0:	andeq	r0, r0, ip, lsl #1
    abe4:	andeq	r0, r0, r4, ror r0
    abe8:	andeq	r0, r0, ip, asr r0
    abec:	andeq	r0, r0, r4, asr #32
    abf0:	andeq	r0, r0, ip, lsr #32
    abf4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    abf8:	ldrb	r0, [r0, #10]
    abfc:	lsl	r0, r0, #24
    ac00:	ldr	r1, [fp, #-20]	; 0xffffffec
    ac04:	add	r0, r1, r0
    ac08:	str	r0, [fp, #-20]	; 0xffffffec
    ac0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac10:	ldrb	r0, [r0, #9]
    ac14:	lsl	r0, r0, #16
    ac18:	ldr	r1, [fp, #-20]	; 0xffffffec
    ac1c:	add	r0, r1, r0
    ac20:	str	r0, [fp, #-20]	; 0xffffffec
    ac24:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac28:	ldrb	r0, [r0, #8]
    ac2c:	lsl	r0, r0, #8
    ac30:	ldr	r1, [fp, #-20]	; 0xffffffec
    ac34:	add	r0, r1, r0
    ac38:	str	r0, [fp, #-20]	; 0xffffffec
    ac3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac40:	ldrb	r0, [r0, #7]
    ac44:	lsl	r0, r0, #24
    ac48:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ac4c:	add	r0, r1, r0
    ac50:	str	r0, [fp, #-28]	; 0xffffffe4
    ac54:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac58:	ldrb	r0, [r0, #6]
    ac5c:	lsl	r0, r0, #16
    ac60:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ac64:	add	r0, r1, r0
    ac68:	str	r0, [fp, #-28]	; 0xffffffe4
    ac6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac70:	ldrb	r0, [r0, #5]
    ac74:	lsl	r0, r0, #8
    ac78:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ac7c:	add	r0, r1, r0
    ac80:	str	r0, [fp, #-28]	; 0xffffffe4
    ac84:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac88:	ldrb	r0, [r0, #4]
    ac8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ac90:	add	r0, r1, r0
    ac94:	str	r0, [fp, #-28]	; 0xffffffe4
    ac98:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ac9c:	ldrb	r0, [r0, #3]
    aca0:	lsl	r0, r0, #24
    aca4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    aca8:	add	r0, r1, r0
    acac:	str	r0, [fp, #-24]	; 0xffffffe8
    acb0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    acb4:	ldrb	r0, [r0, #2]
    acb8:	lsl	r0, r0, #16
    acbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    acc0:	add	r0, r1, r0
    acc4:	str	r0, [fp, #-24]	; 0xffffffe8
    acc8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    accc:	ldrb	r0, [r0, #1]
    acd0:	lsl	r0, r0, #8
    acd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    acd8:	add	r0, r1, r0
    acdc:	str	r0, [fp, #-24]	; 0xffffffe8
    ace0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ace4:	ldrb	r0, [r0]
    ace8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    acec:	add	r0, r1, r0
    acf0:	str	r0, [fp, #-24]	; 0xffffffe8
    acf4:	b	acf8 <get_piconet@@Base+0x47c>
    acf8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    acfc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ad00:	sub	r0, r1, r0
    ad04:	str	r0, [fp, #-24]	; 0xffffffe8
    ad08:	ldr	r0, [fp, #-20]	; 0xffffffec
    ad0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ad10:	sub	r0, r1, r0
    ad14:	str	r0, [fp, #-24]	; 0xffffffe8
    ad18:	ldr	r0, [fp, #-20]	; 0xffffffec
    ad1c:	lsr	r0, r0, #13
    ad20:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ad24:	eor	r0, r1, r0
    ad28:	str	r0, [fp, #-24]	; 0xffffffe8
    ad2c:	ldr	r0, [fp, #-20]	; 0xffffffec
    ad30:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ad34:	sub	r0, r1, r0
    ad38:	str	r0, [fp, #-28]	; 0xffffffe4
    ad3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ad40:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ad44:	sub	r0, r1, r0
    ad48:	str	r0, [fp, #-28]	; 0xffffffe4
    ad4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ad50:	lsl	r0, r0, #8
    ad54:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ad58:	eor	r0, r1, r0
    ad5c:	str	r0, [fp, #-28]	; 0xffffffe4
    ad60:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ad64:	ldr	r1, [fp, #-20]	; 0xffffffec
    ad68:	sub	r0, r1, r0
    ad6c:	str	r0, [fp, #-20]	; 0xffffffec
    ad70:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ad74:	ldr	r1, [fp, #-20]	; 0xffffffec
    ad78:	sub	r0, r1, r0
    ad7c:	str	r0, [fp, #-20]	; 0xffffffec
    ad80:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ad84:	lsr	r0, r0, #13
    ad88:	ldr	r1, [fp, #-20]	; 0xffffffec
    ad8c:	eor	r0, r1, r0
    ad90:	str	r0, [fp, #-20]	; 0xffffffec
    ad94:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ad98:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ad9c:	sub	r0, r1, r0
    ada0:	str	r0, [fp, #-24]	; 0xffffffe8
    ada4:	ldr	r0, [fp, #-20]	; 0xffffffec
    ada8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    adac:	sub	r0, r1, r0
    adb0:	str	r0, [fp, #-24]	; 0xffffffe8
    adb4:	ldr	r0, [fp, #-20]	; 0xffffffec
    adb8:	lsr	r0, r0, #12
    adbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    adc0:	eor	r0, r1, r0
    adc4:	str	r0, [fp, #-24]	; 0xffffffe8
    adc8:	ldr	r0, [fp, #-20]	; 0xffffffec
    adcc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    add0:	sub	r0, r1, r0
    add4:	str	r0, [fp, #-28]	; 0xffffffe4
    add8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    addc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ade0:	sub	r0, r1, r0
    ade4:	str	r0, [fp, #-28]	; 0xffffffe4
    ade8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    adec:	lsl	r0, r0, #16
    adf0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    adf4:	eor	r0, r1, r0
    adf8:	str	r0, [fp, #-28]	; 0xffffffe4
    adfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ae00:	ldr	r1, [fp, #-20]	; 0xffffffec
    ae04:	sub	r0, r1, r0
    ae08:	str	r0, [fp, #-20]	; 0xffffffec
    ae0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ae10:	ldr	r1, [fp, #-20]	; 0xffffffec
    ae14:	sub	r0, r1, r0
    ae18:	str	r0, [fp, #-20]	; 0xffffffec
    ae1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ae20:	lsr	r0, r0, #5
    ae24:	ldr	r1, [fp, #-20]	; 0xffffffec
    ae28:	eor	r0, r1, r0
    ae2c:	str	r0, [fp, #-20]	; 0xffffffec
    ae30:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ae34:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ae38:	sub	r0, r1, r0
    ae3c:	str	r0, [fp, #-24]	; 0xffffffe8
    ae40:	ldr	r0, [fp, #-20]	; 0xffffffec
    ae44:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ae48:	sub	r0, r1, r0
    ae4c:	str	r0, [fp, #-24]	; 0xffffffe8
    ae50:	ldr	r0, [fp, #-20]	; 0xffffffec
    ae54:	lsr	r0, r0, #3
    ae58:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ae5c:	eor	r0, r1, r0
    ae60:	str	r0, [fp, #-24]	; 0xffffffe8
    ae64:	ldr	r0, [fp, #-20]	; 0xffffffec
    ae68:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ae6c:	sub	r0, r1, r0
    ae70:	str	r0, [fp, #-28]	; 0xffffffe4
    ae74:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ae78:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ae7c:	sub	r0, r1, r0
    ae80:	str	r0, [fp, #-28]	; 0xffffffe4
    ae84:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ae88:	lsl	r0, r0, #10
    ae8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ae90:	eor	r0, r1, r0
    ae94:	str	r0, [fp, #-28]	; 0xffffffe4
    ae98:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ae9c:	ldr	r1, [fp, #-20]	; 0xffffffec
    aea0:	sub	r0, r1, r0
    aea4:	str	r0, [fp, #-20]	; 0xffffffec
    aea8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aeac:	ldr	r1, [fp, #-20]	; 0xffffffec
    aeb0:	sub	r0, r1, r0
    aeb4:	str	r0, [fp, #-20]	; 0xffffffec
    aeb8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aebc:	lsr	r0, r0, #15
    aec0:	ldr	r1, [fp, #-20]	; 0xffffffec
    aec4:	eor	r0, r1, r0
    aec8:	str	r0, [fp, #-20]	; 0xffffffec
    aecc:	ldr	r0, [pc, #3852]	; bde0 <get_piconet@@Base+0x1564>
    aed0:	add	r0, pc, r0
    aed4:	ldr	r1, [fp, #-20]	; 0xffffffec
    aed8:	ldr	r0, [r0]
    aedc:	ldr	r0, [r0, #8]
    aee0:	ldr	r0, [r0, #4]
    aee4:	sub	r0, r0, #1
    aee8:	and	r0, r1, r0
    aeec:	str	r0, [fp, #-16]
    aef0:	b	aef4 <get_piconet@@Base+0x678>
    aef4:	ldr	r0, [pc, #3816]	; bde4 <get_piconet@@Base+0x1568>
    aef8:	add	r0, pc, r0
    aefc:	ldr	r0, [r0]
    af00:	ldr	r0, [r0, #8]
    af04:	ldr	r0, [r0]
    af08:	ldr	r1, [fp, #-16]
    af0c:	movw	r2, #12
    af10:	mul	r1, r1, r2
    af14:	add	r0, r0, r1
    af18:	ldr	r0, [r0]
    af1c:	movw	r1, #0
    af20:	cmp	r0, r1
    af24:	beq	af74 <get_piconet@@Base+0x6f8>
    af28:	b	af2c <get_piconet@@Base+0x6b0>
    af2c:	ldr	r0, [pc, #3764]	; bde8 <get_piconet@@Base+0x156c>
    af30:	add	r0, pc, r0
    af34:	ldr	r1, [r0]
    af38:	ldr	r1, [r1, #8]
    af3c:	ldr	r1, [r1]
    af40:	ldr	r2, [fp, #-16]
    af44:	movw	r3, #12
    af48:	mul	r2, r2, r3
    af4c:	add	r1, r1, r2
    af50:	ldr	r1, [r1]
    af54:	ldr	r0, [r0]
    af58:	ldr	r0, [r0, #8]
    af5c:	ldr	r0, [r0, #20]
    af60:	movw	r2, #0
    af64:	sub	r0, r2, r0
    af68:	add	r0, r1, r0
    af6c:	str	r0, [fp, #-8]
    af70:	b	af7c <get_piconet@@Base+0x700>
    af74:	movw	r0, #0
    af78:	str	r0, [fp, #-8]
    af7c:	b	af80 <get_piconet@@Base+0x704>
    af80:	ldr	r0, [fp, #-8]
    af84:	movw	r1, #0
    af88:	cmp	r0, r1
    af8c:	beq	b020 <get_piconet@@Base+0x7a4>
    af90:	ldr	r0, [fp, #-8]
    af94:	ldr	r0, [r0, #32]
    af98:	cmp	r0, #4
    af9c:	bne	afcc <get_piconet@@Base+0x750>
    afa0:	ldr	r0, [fp, #-8]
    afa4:	ldr	r0, [r0, #28]
    afa8:	sub	r1, fp, #4
    afac:	ldr	r1, [r1]
    afb0:	ldr	r0, [r0]
    afb4:	subs	r0, r0, r1
    afb8:	movwne	r0, #1
    afbc:	cmp	r0, #0
    afc0:	bne	afc8 <get_piconet@@Base+0x74c>
    afc4:	b	b020 <get_piconet@@Base+0x7a4>
    afc8:	b	afcc <get_piconet@@Base+0x750>
    afcc:	ldr	r0, [fp, #-8]
    afd0:	ldr	r0, [r0, #24]
    afd4:	movw	r1, #0
    afd8:	cmp	r0, r1
    afdc:	beq	b014 <get_piconet@@Base+0x798>
    afe0:	b	afe4 <get_piconet@@Base+0x768>
    afe4:	ldr	r0, [pc, #3584]	; bdec <get_piconet@@Base+0x1570>
    afe8:	add	r0, pc, r0
    afec:	ldr	r1, [fp, #-8]
    aff0:	ldr	r1, [r1, #24]
    aff4:	ldr	r0, [r0]
    aff8:	ldr	r0, [r0, #8]
    affc:	ldr	r0, [r0, #20]
    b000:	movw	r2, #0
    b004:	sub	r0, r2, r0
    b008:	add	r0, r1, r0
    b00c:	str	r0, [fp, #-8]
    b010:	b	b01c <get_piconet@@Base+0x7a0>
    b014:	movw	r0, #0
    b018:	str	r0, [fp, #-8]
    b01c:	b	af80 <get_piconet@@Base+0x704>
    b020:	b	b024 <get_piconet@@Base+0x7a8>
    b024:	b	b028 <get_piconet@@Base+0x7ac>
    b028:	b	b02c <get_piconet@@Base+0x7b0>
    b02c:	ldr	r0, [fp, #-8]
    b030:	movw	r1, #0
    b034:	cmp	r0, r1
    b038:	bne	bdc0 <get_piconet@@Base+0x1544>
    b03c:	bl	254c <btbb_piconet_new@plt>
    b040:	str	r0, [fp, #-12]
    b044:	ldr	r0, [fp, #-12]
    b048:	ldr	r1, [fp, #-4]
    b04c:	bl	2954 <btbb_init_piconet@plt>
    b050:	movw	r0, #40	; 0x28
    b054:	bl	2744 <malloc@plt>
    b058:	str	r0, [fp, #-8]
    b05c:	ldr	r0, [fp, #-4]
    b060:	ldr	r1, [fp, #-8]
    b064:	str	r0, [r1]
    b068:	ldr	r0, [fp, #-12]
    b06c:	ldr	r1, [fp, #-8]
    b070:	str	r0, [r1, #4]
    b074:	ldr	r0, [pc, #3444]	; bdf0 <get_piconet@@Base+0x1574>
    b078:	add	r0, pc, r0
    b07c:	ldr	r1, [fp, #-8]
    b080:	movw	r2, #0
    b084:	str	r2, [r1, #16]
    b088:	ldr	r1, [fp, #-8]
    b08c:	ldr	r3, [fp, #-8]
    b090:	str	r1, [r3, #28]
    b094:	ldr	r1, [fp, #-8]
    b098:	movw	r3, #4
    b09c:	str	r3, [r1, #32]
    b0a0:	ldr	r0, [r0]
    b0a4:	cmp	r0, r2
    b0a8:	bne	b204 <get_piconet@@Base+0x988>
    b0ac:	ldr	r0, [pc, #3392]	; bdf4 <get_piconet@@Base+0x1578>
    b0b0:	add	r0, pc, r0
    b0b4:	ldr	r1, [fp, #-8]
    b0b8:	str	r1, [r0]
    b0bc:	ldr	r0, [r0]
    b0c0:	movw	r1, #0
    b0c4:	str	r1, [r0, #12]
    b0c8:	movw	r0, #44	; 0x2c
    b0cc:	bl	2744 <malloc@plt>
    b0d0:	ldr	r1, [pc, #3360]	; bdf8 <get_piconet@@Base+0x157c>
    b0d4:	add	r1, pc, r1
    b0d8:	ldr	r2, [r1]
    b0dc:	str	r0, [r2, #8]
    b0e0:	ldr	r0, [r1]
    b0e4:	ldr	r0, [r0, #8]
    b0e8:	movw	r1, #0
    b0ec:	cmp	r0, r1
    b0f0:	bne	b0fc <get_piconet@@Base+0x880>
    b0f4:	mvn	r0, #0
    b0f8:	bl	2798 <exit@plt>
    b0fc:	ldr	r0, [pc, #3324]	; be00 <get_piconet@@Base+0x1584>
    b100:	add	r0, pc, r0
    b104:	ldr	r1, [r0]
    b108:	ldr	r1, [r1, #8]
    b10c:	str	r0, [sp, #16]
    b110:	mov	r0, r1
    b114:	movw	r1, #0
    b118:	and	r1, r1, #255	; 0xff
    b11c:	movw	r2, #44	; 0x2c
    b120:	bl	284c <memset@plt>
    b124:	ldr	r0, [sp, #16]
    b128:	ldr	r1, [r0]
    b12c:	add	r1, r1, #8
    b130:	ldr	r2, [r0]
    b134:	ldr	r2, [r2, #8]
    b138:	str	r1, [r2, #16]
    b13c:	ldr	r1, [r0]
    b140:	ldr	r1, [r1, #8]
    b144:	movw	r2, #32
    b148:	str	r2, [r1, #4]
    b14c:	ldr	r1, [r0]
    b150:	ldr	r1, [r1, #8]
    b154:	movw	r2, #5
    b158:	str	r2, [r1, #8]
    b15c:	ldr	r1, [r0]
    b160:	add	r1, r1, #8
    b164:	ldr	r2, [r0]
    b168:	sub	r1, r1, r2
    b16c:	ldr	r2, [r0]
    b170:	ldr	r2, [r2, #8]
    b174:	str	r1, [r2, #20]
    b178:	movw	r0, #384	; 0x180
    b17c:	bl	2744 <malloc@plt>
    b180:	ldr	r1, [pc, #3188]	; bdfc <get_piconet@@Base+0x1580>
    b184:	add	r1, pc, r1
    b188:	ldr	r2, [r1]
    b18c:	ldr	r2, [r2, #8]
    b190:	str	r0, [r2]
    b194:	ldr	r0, [r1]
    b198:	ldr	r0, [r0, #8]
    b19c:	ldr	r0, [r0]
    b1a0:	movw	r1, #0
    b1a4:	cmp	r0, r1
    b1a8:	bne	b1b4 <get_piconet@@Base+0x938>
    b1ac:	mvn	r0, #0
    b1b0:	bl	2798 <exit@plt>
    b1b4:	ldr	r0, [pc, #3144]	; be04 <get_piconet@@Base+0x1588>
    b1b8:	ldr	r1, [pc, #3144]	; be08 <get_piconet@@Base+0x158c>
    b1bc:	add	r1, pc, r1
    b1c0:	ldr	r2, [r1]
    b1c4:	ldr	r2, [r2, #8]
    b1c8:	ldr	r2, [r2]
    b1cc:	str	r0, [sp, #12]
    b1d0:	mov	r0, r2
    b1d4:	movw	r2, #0
    b1d8:	and	r2, r2, #255	; 0xff
    b1dc:	str	r1, [sp, #8]
    b1e0:	mov	r1, r2
    b1e4:	movw	r2, #384	; 0x180
    b1e8:	bl	284c <memset@plt>
    b1ec:	ldr	r0, [sp, #8]
    b1f0:	ldr	r1, [r0]
    b1f4:	ldr	r1, [r1, #8]
    b1f8:	ldr	r2, [sp, #12]
    b1fc:	str	r2, [r1, #40]	; 0x28
    b200:	b	b260 <get_piconet@@Base+0x9e4>
    b204:	ldr	r0, [pc, #3072]	; be0c <get_piconet@@Base+0x1590>
    b208:	add	r0, pc, r0
    b20c:	ldr	r1, [fp, #-8]
    b210:	ldr	r2, [r0]
    b214:	ldr	r2, [r2, #8]
    b218:	ldr	r2, [r2, #16]
    b21c:	str	r1, [r2, #8]
    b220:	ldr	r1, [r0]
    b224:	ldr	r1, [r1, #8]
    b228:	ldr	r1, [r1, #16]
    b22c:	ldr	r2, [r0]
    b230:	ldr	r2, [r2, #8]
    b234:	ldr	r2, [r2, #20]
    b238:	movw	r3, #0
    b23c:	sub	r2, r3, r2
    b240:	add	r1, r1, r2
    b244:	ldr	r2, [fp, #-8]
    b248:	str	r1, [r2, #12]
    b24c:	ldr	r1, [fp, #-8]
    b250:	add	r1, r1, #8
    b254:	ldr	r0, [r0]
    b258:	ldr	r0, [r0, #8]
    b25c:	str	r1, [r0, #16]
    b260:	ldr	r0, [pc, #2984]	; be10 <get_piconet@@Base+0x1594>
    b264:	add	r0, pc, r0
    b268:	ldr	r1, [r0]
    b26c:	ldr	r1, [r1, #8]
    b270:	ldr	r2, [r1, #12]
    b274:	add	r2, r2, #1
    b278:	str	r2, [r1, #12]
    b27c:	ldr	r0, [r0]
    b280:	ldr	r0, [r0, #8]
    b284:	ldr	r1, [fp, #-8]
    b288:	str	r0, [r1, #8]
    b28c:	ldr	r0, [pc, #2884]	; bdd8 <get_piconet@@Base+0x155c>
    b290:	ldr	r1, [pc, #2884]	; bddc <get_piconet@@Base+0x1560>
    b294:	ldr	r2, [fp, #-8]
    b298:	str	r2, [sp, #48]	; 0x30
    b29c:	ldr	r2, [fp, #-8]
    b2a0:	str	r1, [r2, #36]	; 0x24
    b2a4:	str	r0, [fp, #-48]	; 0xffffffd0
    b2a8:	str	r0, [fp, #-44]	; 0xffffffd4
    b2ac:	movw	r0, #4
    b2b0:	str	r0, [sp, #52]	; 0x34
    b2b4:	ldr	r0, [sp, #52]	; 0x34
    b2b8:	cmp	r0, #12
    b2bc:	bcc	b5c8 <get_piconet@@Base+0xd4c>
    b2c0:	ldr	r0, [sp, #48]	; 0x30
    b2c4:	ldrb	r0, [r0]
    b2c8:	ldr	r1, [sp, #48]	; 0x30
    b2cc:	ldrb	r1, [r1, #1]
    b2d0:	lsl	r1, r1, #8
    b2d4:	add	r0, r0, r1
    b2d8:	ldr	r1, [sp, #48]	; 0x30
    b2dc:	ldrb	r1, [r1, #2]
    b2e0:	lsl	r1, r1, #16
    b2e4:	add	r0, r0, r1
    b2e8:	ldr	r1, [sp, #48]	; 0x30
    b2ec:	ldrb	r1, [r1, #3]
    b2f0:	lsl	r1, r1, #24
    b2f4:	add	r0, r0, r1
    b2f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b2fc:	add	r0, r1, r0
    b300:	str	r0, [fp, #-44]	; 0xffffffd4
    b304:	ldr	r0, [sp, #48]	; 0x30
    b308:	ldrb	r0, [r0, #4]
    b30c:	ldr	r1, [sp, #48]	; 0x30
    b310:	ldrb	r1, [r1, #5]
    b314:	lsl	r1, r1, #8
    b318:	add	r0, r0, r1
    b31c:	ldr	r1, [sp, #48]	; 0x30
    b320:	ldrb	r1, [r1, #6]
    b324:	lsl	r1, r1, #16
    b328:	add	r0, r0, r1
    b32c:	ldr	r1, [sp, #48]	; 0x30
    b330:	ldrb	r1, [r1, #7]
    b334:	lsl	r1, r1, #24
    b338:	add	r0, r0, r1
    b33c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b340:	add	r0, r1, r0
    b344:	str	r0, [fp, #-48]	; 0xffffffd0
    b348:	ldr	r0, [sp, #48]	; 0x30
    b34c:	ldrb	r0, [r0, #8]
    b350:	ldr	r1, [sp, #48]	; 0x30
    b354:	ldrb	r1, [r1, #9]
    b358:	lsl	r1, r1, #8
    b35c:	add	r0, r0, r1
    b360:	ldr	r1, [sp, #48]	; 0x30
    b364:	ldrb	r1, [r1, #10]
    b368:	lsl	r1, r1, #16
    b36c:	add	r0, r0, r1
    b370:	ldr	r1, [sp, #48]	; 0x30
    b374:	ldrb	r1, [r1, #11]
    b378:	lsl	r1, r1, #24
    b37c:	add	r0, r0, r1
    b380:	ldr	r1, [fp, #-8]
    b384:	ldr	r2, [r1, #36]	; 0x24
    b388:	add	r0, r2, r0
    b38c:	str	r0, [r1, #36]	; 0x24
    b390:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b394:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b398:	sub	r0, r1, r0
    b39c:	str	r0, [fp, #-44]	; 0xffffffd4
    b3a0:	ldr	r0, [fp, #-8]
    b3a4:	ldr	r0, [r0, #36]	; 0x24
    b3a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b3ac:	sub	r0, r1, r0
    b3b0:	str	r0, [fp, #-44]	; 0xffffffd4
    b3b4:	ldr	r0, [fp, #-8]
    b3b8:	ldr	r0, [r0, #36]	; 0x24
    b3bc:	lsr	r0, r0, #13
    b3c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b3c4:	eor	r0, r1, r0
    b3c8:	str	r0, [fp, #-44]	; 0xffffffd4
    b3cc:	ldr	r0, [fp, #-8]
    b3d0:	ldr	r0, [r0, #36]	; 0x24
    b3d4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b3d8:	sub	r0, r1, r0
    b3dc:	str	r0, [fp, #-48]	; 0xffffffd0
    b3e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b3e4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b3e8:	sub	r0, r1, r0
    b3ec:	str	r0, [fp, #-48]	; 0xffffffd0
    b3f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b3f4:	lsl	r0, r0, #8
    b3f8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b3fc:	eor	r0, r1, r0
    b400:	str	r0, [fp, #-48]	; 0xffffffd0
    b404:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b408:	ldr	r1, [fp, #-8]
    b40c:	ldr	r2, [r1, #36]	; 0x24
    b410:	sub	r0, r2, r0
    b414:	str	r0, [r1, #36]	; 0x24
    b418:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b41c:	ldr	r1, [fp, #-8]
    b420:	ldr	r2, [r1, #36]	; 0x24
    b424:	sub	r0, r2, r0
    b428:	str	r0, [r1, #36]	; 0x24
    b42c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b430:	lsr	r0, r0, #13
    b434:	ldr	r1, [fp, #-8]
    b438:	ldr	r2, [r1, #36]	; 0x24
    b43c:	eor	r0, r2, r0
    b440:	str	r0, [r1, #36]	; 0x24
    b444:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b448:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b44c:	sub	r0, r1, r0
    b450:	str	r0, [fp, #-44]	; 0xffffffd4
    b454:	ldr	r0, [fp, #-8]
    b458:	ldr	r0, [r0, #36]	; 0x24
    b45c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b460:	sub	r0, r1, r0
    b464:	str	r0, [fp, #-44]	; 0xffffffd4
    b468:	ldr	r0, [fp, #-8]
    b46c:	ldr	r0, [r0, #36]	; 0x24
    b470:	lsr	r0, r0, #12
    b474:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b478:	eor	r0, r1, r0
    b47c:	str	r0, [fp, #-44]	; 0xffffffd4
    b480:	ldr	r0, [fp, #-8]
    b484:	ldr	r0, [r0, #36]	; 0x24
    b488:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b48c:	sub	r0, r1, r0
    b490:	str	r0, [fp, #-48]	; 0xffffffd0
    b494:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b498:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b49c:	sub	r0, r1, r0
    b4a0:	str	r0, [fp, #-48]	; 0xffffffd0
    b4a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b4a8:	lsl	r0, r0, #16
    b4ac:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b4b0:	eor	r0, r1, r0
    b4b4:	str	r0, [fp, #-48]	; 0xffffffd0
    b4b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b4bc:	ldr	r1, [fp, #-8]
    b4c0:	ldr	r2, [r1, #36]	; 0x24
    b4c4:	sub	r0, r2, r0
    b4c8:	str	r0, [r1, #36]	; 0x24
    b4cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b4d0:	ldr	r1, [fp, #-8]
    b4d4:	ldr	r2, [r1, #36]	; 0x24
    b4d8:	sub	r0, r2, r0
    b4dc:	str	r0, [r1, #36]	; 0x24
    b4e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b4e4:	lsr	r0, r0, #5
    b4e8:	ldr	r1, [fp, #-8]
    b4ec:	ldr	r2, [r1, #36]	; 0x24
    b4f0:	eor	r0, r2, r0
    b4f4:	str	r0, [r1, #36]	; 0x24
    b4f8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b4fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b500:	sub	r0, r1, r0
    b504:	str	r0, [fp, #-44]	; 0xffffffd4
    b508:	ldr	r0, [fp, #-8]
    b50c:	ldr	r0, [r0, #36]	; 0x24
    b510:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b514:	sub	r0, r1, r0
    b518:	str	r0, [fp, #-44]	; 0xffffffd4
    b51c:	ldr	r0, [fp, #-8]
    b520:	ldr	r0, [r0, #36]	; 0x24
    b524:	lsr	r0, r0, #3
    b528:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b52c:	eor	r0, r1, r0
    b530:	str	r0, [fp, #-44]	; 0xffffffd4
    b534:	ldr	r0, [fp, #-8]
    b538:	ldr	r0, [r0, #36]	; 0x24
    b53c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b540:	sub	r0, r1, r0
    b544:	str	r0, [fp, #-48]	; 0xffffffd0
    b548:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b54c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b550:	sub	r0, r1, r0
    b554:	str	r0, [fp, #-48]	; 0xffffffd0
    b558:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b55c:	lsl	r0, r0, #10
    b560:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b564:	eor	r0, r1, r0
    b568:	str	r0, [fp, #-48]	; 0xffffffd0
    b56c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b570:	ldr	r1, [fp, #-8]
    b574:	ldr	r2, [r1, #36]	; 0x24
    b578:	sub	r0, r2, r0
    b57c:	str	r0, [r1, #36]	; 0x24
    b580:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b584:	ldr	r1, [fp, #-8]
    b588:	ldr	r2, [r1, #36]	; 0x24
    b58c:	sub	r0, r2, r0
    b590:	str	r0, [r1, #36]	; 0x24
    b594:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b598:	lsr	r0, r0, #15
    b59c:	ldr	r1, [fp, #-8]
    b5a0:	ldr	r2, [r1, #36]	; 0x24
    b5a4:	eor	r0, r2, r0
    b5a8:	str	r0, [r1, #36]	; 0x24
    b5ac:	ldr	r0, [sp, #48]	; 0x30
    b5b0:	add	r0, r0, #12
    b5b4:	str	r0, [sp, #48]	; 0x30
    b5b8:	ldr	r0, [sp, #52]	; 0x34
    b5bc:	sub	r0, r0, #12
    b5c0:	str	r0, [sp, #52]	; 0x34
    b5c4:	b	b2b4 <get_piconet@@Base+0xa38>
    b5c8:	ldr	r0, [fp, #-8]
    b5cc:	ldr	r1, [r0, #36]	; 0x24
    b5d0:	add	r1, r1, #4
    b5d4:	str	r1, [r0, #36]	; 0x24
    b5d8:	ldr	r0, [sp, #52]	; 0x34
    b5dc:	sub	r0, r0, #1
    b5e0:	cmp	r0, #10
    b5e4:	str	r0, [sp, #4]
    b5e8:	bhi	b740 <get_piconet@@Base+0xec4>
    b5ec:	add	r0, pc, #8
    b5f0:	ldr	r1, [sp, #4]
    b5f4:	ldr	r2, [r0, r1, lsl #2]
    b5f8:	add	pc, r0, r2
    b5fc:	andeq	r0, r0, r0, lsr r1
    b600:	andeq	r0, r0, r8, lsl r1
    b604:	andeq	r0, r0, r0, lsl #2
    b608:	andeq	r0, r0, r8, ror #1
    b60c:	ldrdeq	r0, [r0], -r4
    b610:	strheq	r0, [r0], -ip
    b614:	andeq	r0, r0, r4, lsr #1
    b618:	andeq	r0, r0, ip, lsl #1
    b61c:	andeq	r0, r0, r0, ror r0
    b620:	andeq	r0, r0, r4, asr r0
    b624:	andeq	r0, r0, r8, lsr r0
    b628:	ldrdeq	r9, [r2], -ip
    b62c:			; <UNDEFINED> instruction: 0x9e3779b9
    b630:	cdp2	14, 14, cr11, cr13, cr15, {7}
    b634:	ldr	r0, [sp, #48]	; 0x30
    b638:	ldrb	r0, [r0, #10]
    b63c:	lsl	r0, r0, #24
    b640:	ldr	r1, [fp, #-8]
    b644:	ldr	r2, [r1, #36]	; 0x24
    b648:	add	r0, r2, r0
    b64c:	str	r0, [r1, #36]	; 0x24
    b650:	ldr	r0, [sp, #48]	; 0x30
    b654:	ldrb	r0, [r0, #9]
    b658:	lsl	r0, r0, #16
    b65c:	ldr	r1, [fp, #-8]
    b660:	ldr	r2, [r1, #36]	; 0x24
    b664:	add	r0, r2, r0
    b668:	str	r0, [r1, #36]	; 0x24
    b66c:	ldr	r0, [sp, #48]	; 0x30
    b670:	ldrb	r0, [r0, #8]
    b674:	lsl	r0, r0, #8
    b678:	ldr	r1, [fp, #-8]
    b67c:	ldr	r2, [r1, #36]	; 0x24
    b680:	add	r0, r2, r0
    b684:	str	r0, [r1, #36]	; 0x24
    b688:	ldr	r0, [sp, #48]	; 0x30
    b68c:	ldrb	r0, [r0, #7]
    b690:	lsl	r0, r0, #24
    b694:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b698:	add	r0, r1, r0
    b69c:	str	r0, [fp, #-48]	; 0xffffffd0
    b6a0:	ldr	r0, [sp, #48]	; 0x30
    b6a4:	ldrb	r0, [r0, #6]
    b6a8:	lsl	r0, r0, #16
    b6ac:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b6b0:	add	r0, r1, r0
    b6b4:	str	r0, [fp, #-48]	; 0xffffffd0
    b6b8:	ldr	r0, [sp, #48]	; 0x30
    b6bc:	ldrb	r0, [r0, #5]
    b6c0:	lsl	r0, r0, #8
    b6c4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b6c8:	add	r0, r1, r0
    b6cc:	str	r0, [fp, #-48]	; 0xffffffd0
    b6d0:	ldr	r0, [sp, #48]	; 0x30
    b6d4:	ldrb	r0, [r0, #4]
    b6d8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b6dc:	add	r0, r1, r0
    b6e0:	str	r0, [fp, #-48]	; 0xffffffd0
    b6e4:	ldr	r0, [sp, #48]	; 0x30
    b6e8:	ldrb	r0, [r0, #3]
    b6ec:	lsl	r0, r0, #24
    b6f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b6f4:	add	r0, r1, r0
    b6f8:	str	r0, [fp, #-44]	; 0xffffffd4
    b6fc:	ldr	r0, [sp, #48]	; 0x30
    b700:	ldrb	r0, [r0, #2]
    b704:	lsl	r0, r0, #16
    b708:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b70c:	add	r0, r1, r0
    b710:	str	r0, [fp, #-44]	; 0xffffffd4
    b714:	ldr	r0, [sp, #48]	; 0x30
    b718:	ldrb	r0, [r0, #1]
    b71c:	lsl	r0, r0, #8
    b720:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b724:	add	r0, r1, r0
    b728:	str	r0, [fp, #-44]	; 0xffffffd4
    b72c:	ldr	r0, [sp, #48]	; 0x30
    b730:	ldrb	r0, [r0]
    b734:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b738:	add	r0, r1, r0
    b73c:	str	r0, [fp, #-44]	; 0xffffffd4
    b740:	b	b744 <get_piconet@@Base+0xec8>
    b744:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b748:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b74c:	sub	r0, r1, r0
    b750:	str	r0, [fp, #-44]	; 0xffffffd4
    b754:	ldr	r0, [fp, #-8]
    b758:	ldr	r0, [r0, #36]	; 0x24
    b75c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b760:	sub	r0, r1, r0
    b764:	str	r0, [fp, #-44]	; 0xffffffd4
    b768:	ldr	r0, [fp, #-8]
    b76c:	ldr	r0, [r0, #36]	; 0x24
    b770:	lsr	r0, r0, #13
    b774:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b778:	eor	r0, r1, r0
    b77c:	str	r0, [fp, #-44]	; 0xffffffd4
    b780:	ldr	r0, [fp, #-8]
    b784:	ldr	r0, [r0, #36]	; 0x24
    b788:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b78c:	sub	r0, r1, r0
    b790:	str	r0, [fp, #-48]	; 0xffffffd0
    b794:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b798:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b79c:	sub	r0, r1, r0
    b7a0:	str	r0, [fp, #-48]	; 0xffffffd0
    b7a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b7a8:	lsl	r0, r0, #8
    b7ac:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b7b0:	eor	r0, r1, r0
    b7b4:	str	r0, [fp, #-48]	; 0xffffffd0
    b7b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b7bc:	ldr	r1, [fp, #-8]
    b7c0:	ldr	r2, [r1, #36]	; 0x24
    b7c4:	sub	r0, r2, r0
    b7c8:	str	r0, [r1, #36]	; 0x24
    b7cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b7d0:	ldr	r1, [fp, #-8]
    b7d4:	ldr	r2, [r1, #36]	; 0x24
    b7d8:	sub	r0, r2, r0
    b7dc:	str	r0, [r1, #36]	; 0x24
    b7e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b7e4:	lsr	r0, r0, #13
    b7e8:	ldr	r1, [fp, #-8]
    b7ec:	ldr	r2, [r1, #36]	; 0x24
    b7f0:	eor	r0, r2, r0
    b7f4:	str	r0, [r1, #36]	; 0x24
    b7f8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b7fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b800:	sub	r0, r1, r0
    b804:	str	r0, [fp, #-44]	; 0xffffffd4
    b808:	ldr	r0, [fp, #-8]
    b80c:	ldr	r0, [r0, #36]	; 0x24
    b810:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b814:	sub	r0, r1, r0
    b818:	str	r0, [fp, #-44]	; 0xffffffd4
    b81c:	ldr	r0, [fp, #-8]
    b820:	ldr	r0, [r0, #36]	; 0x24
    b824:	lsr	r0, r0, #12
    b828:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b82c:	eor	r0, r1, r0
    b830:	str	r0, [fp, #-44]	; 0xffffffd4
    b834:	ldr	r0, [fp, #-8]
    b838:	ldr	r0, [r0, #36]	; 0x24
    b83c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b840:	sub	r0, r1, r0
    b844:	str	r0, [fp, #-48]	; 0xffffffd0
    b848:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b84c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b850:	sub	r0, r1, r0
    b854:	str	r0, [fp, #-48]	; 0xffffffd0
    b858:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b85c:	lsl	r0, r0, #16
    b860:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b864:	eor	r0, r1, r0
    b868:	str	r0, [fp, #-48]	; 0xffffffd0
    b86c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b870:	ldr	r1, [fp, #-8]
    b874:	ldr	r2, [r1, #36]	; 0x24
    b878:	sub	r0, r2, r0
    b87c:	str	r0, [r1, #36]	; 0x24
    b880:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b884:	ldr	r1, [fp, #-8]
    b888:	ldr	r2, [r1, #36]	; 0x24
    b88c:	sub	r0, r2, r0
    b890:	str	r0, [r1, #36]	; 0x24
    b894:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b898:	lsr	r0, r0, #5
    b89c:	ldr	r1, [fp, #-8]
    b8a0:	ldr	r2, [r1, #36]	; 0x24
    b8a4:	eor	r0, r2, r0
    b8a8:	str	r0, [r1, #36]	; 0x24
    b8ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b8b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b8b4:	sub	r0, r1, r0
    b8b8:	str	r0, [fp, #-44]	; 0xffffffd4
    b8bc:	ldr	r0, [fp, #-8]
    b8c0:	ldr	r0, [r0, #36]	; 0x24
    b8c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b8c8:	sub	r0, r1, r0
    b8cc:	str	r0, [fp, #-44]	; 0xffffffd4
    b8d0:	ldr	r0, [fp, #-8]
    b8d4:	ldr	r0, [r0, #36]	; 0x24
    b8d8:	lsr	r0, r0, #3
    b8dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
    b8e0:	eor	r0, r1, r0
    b8e4:	str	r0, [fp, #-44]	; 0xffffffd4
    b8e8:	ldr	r0, [fp, #-8]
    b8ec:	ldr	r0, [r0, #36]	; 0x24
    b8f0:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b8f4:	sub	r0, r1, r0
    b8f8:	str	r0, [fp, #-48]	; 0xffffffd0
    b8fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b900:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b904:	sub	r0, r1, r0
    b908:	str	r0, [fp, #-48]	; 0xffffffd0
    b90c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b910:	lsl	r0, r0, #10
    b914:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b918:	eor	r0, r1, r0
    b91c:	str	r0, [fp, #-48]	; 0xffffffd0
    b920:	ldr	r0, [fp, #-44]	; 0xffffffd4
    b924:	ldr	r1, [fp, #-8]
    b928:	ldr	r2, [r1, #36]	; 0x24
    b92c:	sub	r0, r2, r0
    b930:	str	r0, [r1, #36]	; 0x24
    b934:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b938:	ldr	r1, [fp, #-8]
    b93c:	ldr	r2, [r1, #36]	; 0x24
    b940:	sub	r0, r2, r0
    b944:	str	r0, [r1, #36]	; 0x24
    b948:	ldr	r0, [fp, #-48]	; 0xffffffd0
    b94c:	lsr	r0, r0, #15
    b950:	ldr	r1, [fp, #-8]
    b954:	ldr	r2, [r1, #36]	; 0x24
    b958:	eor	r0, r2, r0
    b95c:	str	r0, [r1, #36]	; 0x24
    b960:	ldr	r0, [pc, #1196]	; be14 <get_piconet@@Base+0x1598>
    b964:	add	r0, pc, r0
    b968:	ldr	r1, [fp, #-8]
    b96c:	ldr	r1, [r1, #36]	; 0x24
    b970:	ldr	r0, [r0]
    b974:	ldr	r0, [r0, #8]
    b978:	ldr	r0, [r0, #4]
    b97c:	sub	r0, r0, #1
    b980:	and	r0, r1, r0
    b984:	str	r0, [fp, #-40]	; 0xffffffd8
    b988:	b	b98c <get_piconet@@Base+0x1110>
    b98c:	ldr	r0, [pc, #1156]	; be18 <get_piconet@@Base+0x159c>
    b990:	add	r0, pc, r0
    b994:	ldr	r1, [r0]
    b998:	ldr	r1, [r1, #8]
    b99c:	ldr	r1, [r1]
    b9a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    b9a4:	movw	r3, #12
    b9a8:	mul	r2, r2, r3
    b9ac:	add	r1, r1, r2
    b9b0:	ldr	r2, [r1, #4]
    b9b4:	add	r2, r2, #1
    b9b8:	str	r2, [r1, #4]
    b9bc:	ldr	r1, [r0]
    b9c0:	ldr	r1, [r1, #8]
    b9c4:	ldr	r1, [r1]
    b9c8:	ldr	r2, [fp, #-40]	; 0xffffffd8
    b9cc:	mul	r2, r2, r3
    b9d0:	add	r1, r1, r2
    b9d4:	ldr	r1, [r1]
    b9d8:	ldr	r2, [fp, #-8]
    b9dc:	str	r1, [r2, #24]
    b9e0:	ldr	r1, [fp, #-8]
    b9e4:	movw	r2, #0
    b9e8:	str	r2, [r1, #20]
    b9ec:	ldr	r0, [r0]
    b9f0:	ldr	r0, [r0, #8]
    b9f4:	ldr	r0, [r0]
    b9f8:	ldr	r1, [fp, #-40]	; 0xffffffd8
    b9fc:	mul	r1, r1, r3
    ba00:	add	r0, r0, r1
    ba04:	ldr	r0, [r0]
    ba08:	cmp	r0, r2
    ba0c:	beq	ba44 <get_piconet@@Base+0x11c8>
    ba10:	ldr	r0, [pc, #1028]	; be1c <get_piconet@@Base+0x15a0>
    ba14:	add	r0, pc, r0
    ba18:	ldr	r1, [fp, #-8]
    ba1c:	add	r1, r1, #8
    ba20:	ldr	r0, [r0]
    ba24:	ldr	r0, [r0, #8]
    ba28:	ldr	r0, [r0]
    ba2c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    ba30:	movw	r3, #12
    ba34:	mul	r2, r2, r3
    ba38:	add	r0, r0, r2
    ba3c:	ldr	r0, [r0]
    ba40:	str	r1, [r0, #12]
    ba44:	ldr	r0, [pc, #980]	; be20 <get_piconet@@Base+0x15a4>
    ba48:	add	r0, pc, r0
    ba4c:	ldr	r1, [fp, #-8]
    ba50:	add	r1, r1, #8
    ba54:	ldr	r2, [r0]
    ba58:	ldr	r2, [r2, #8]
    ba5c:	ldr	r2, [r2]
    ba60:	ldr	r3, [fp, #-40]	; 0xffffffd8
    ba64:	movw	ip, #12
    ba68:	mul	r3, r3, ip
    ba6c:	add	r2, r2, r3
    ba70:	str	r1, [r2]
    ba74:	ldr	r1, [r0]
    ba78:	ldr	r1, [r1, #8]
    ba7c:	ldr	r1, [r1]
    ba80:	ldr	r2, [fp, #-40]	; 0xffffffd8
    ba84:	mul	r2, r2, ip
    ba88:	add	r1, r1, r2
    ba8c:	ldr	r1, [r1, #4]
    ba90:	ldr	r0, [r0]
    ba94:	ldr	r0, [r0, #8]
    ba98:	ldr	r0, [r0]
    ba9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    baa0:	mul	r2, r2, ip
    baa4:	add	r0, r0, r2
    baa8:	ldr	r0, [r0, #8]
    baac:	add	r0, r0, #1
    bab0:	movw	r2, #10
    bab4:	mul	r0, r0, r2
    bab8:	cmp	r1, r0
    babc:	bcc	bdb4 <get_piconet@@Base+0x1538>
    bac0:	ldr	r0, [fp, #-8]
    bac4:	ldr	r0, [r0, #8]
    bac8:	ldr	r0, [r0, #36]	; 0x24
    bacc:	cmp	r0, #1
    bad0:	beq	bdb4 <get_piconet@@Base+0x1538>
    bad4:	b	bad8 <get_piconet@@Base+0x125c>
    bad8:	ldr	r0, [fp, #-8]
    badc:	ldr	r0, [r0, #8]
    bae0:	ldr	r0, [r0, #4]
    bae4:	lsl	r0, r0, #1
    bae8:	movw	r1, #12
    baec:	mul	r0, r0, r1
    baf0:	bl	2744 <malloc@plt>
    baf4:	str	r0, [sp, #28]
    baf8:	ldr	r0, [sp, #28]
    bafc:	movw	r1, #0
    bb00:	cmp	r0, r1
    bb04:	bne	bb10 <get_piconet@@Base+0x1294>
    bb08:	mvn	r0, #0
    bb0c:	bl	2798 <exit@plt>
    bb10:	ldr	r0, [sp, #28]
    bb14:	ldr	r1, [fp, #-8]
    bb18:	ldr	r1, [r1, #8]
    bb1c:	ldr	r1, [r1, #4]
    bb20:	add	r1, r1, r1, lsl #1
    bb24:	lsl	r2, r1, #3
    bb28:	mov	r1, #0
    bb2c:	bl	284c <memset@plt>
    bb30:	ldr	r1, [fp, #-8]
    bb34:	ldr	r1, [r1, #8]
    bb38:	ldr	r2, [r1, #4]
    bb3c:	ldr	r3, [r1, #8]
    bb40:	ldr	r1, [r1, #12]
    bb44:	add	r3, r3, #1
    bb48:	lsr	r3, r1, r3
    bb4c:	lsl	r2, r2, #1
    bb50:	sub	r2, r2, #1
    bb54:	and	r1, r1, r2
    bb58:	cmp	r1, #0
    bb5c:	movw	r1, #0
    bb60:	movne	r1, #1
    bb64:	tst	r1, #1
    bb68:	movw	r1, #1
    bb6c:	moveq	r1, #0
    bb70:	add	r1, r3, r1
    bb74:	ldr	r2, [fp, #-8]
    bb78:	ldr	r2, [r2, #8]
    bb7c:	str	r1, [r2, #24]
    bb80:	ldr	r1, [fp, #-8]
    bb84:	ldr	r1, [r1, #8]
    bb88:	movw	r2, #0
    bb8c:	str	r2, [r1, #28]
    bb90:	str	r2, [sp, #40]	; 0x28
    bb94:	ldr	r0, [sp, #40]	; 0x28
    bb98:	ldr	r1, [fp, #-8]
    bb9c:	ldr	r1, [r1, #8]
    bba0:	ldr	r1, [r1, #4]
    bba4:	cmp	r0, r1
    bba8:	bcs	bce8 <get_piconet@@Base+0x146c>
    bbac:	ldr	r0, [fp, #-8]
    bbb0:	ldr	r0, [r0, #8]
    bbb4:	ldr	r0, [r0]
    bbb8:	ldr	r1, [sp, #40]	; 0x28
    bbbc:	movw	r2, #12
    bbc0:	mul	r1, r1, r2
    bbc4:	add	r0, r0, r1
    bbc8:	ldr	r0, [r0]
    bbcc:	str	r0, [sp, #36]	; 0x24
    bbd0:	ldr	r0, [sp, #36]	; 0x24
    bbd4:	movw	r1, #0
    bbd8:	cmp	r0, r1
    bbdc:	beq	bcd4 <get_piconet@@Base+0x1458>
    bbe0:	ldr	r0, [sp, #36]	; 0x24
    bbe4:	ldr	r0, [r0, #16]
    bbe8:	str	r0, [sp, #32]
    bbec:	ldr	r0, [sp, #36]	; 0x24
    bbf0:	ldr	r0, [r0, #28]
    bbf4:	ldr	r1, [fp, #-8]
    bbf8:	ldr	r1, [r1, #8]
    bbfc:	ldr	r1, [r1, #4]
    bc00:	lsl	r1, r1, #1
    bc04:	sub	r1, r1, #1
    bc08:	and	r0, r0, r1
    bc0c:	str	r0, [sp, #44]	; 0x2c
    bc10:	ldr	r0, [sp, #28]
    bc14:	ldr	r1, [sp, #44]	; 0x2c
    bc18:	movw	r2, #12
    bc1c:	mul	r1, r1, r2
    bc20:	add	r0, r0, r1
    bc24:	str	r0, [sp, #24]
    bc28:	ldr	r0, [sp, #24]
    bc2c:	ldr	r1, [r0, #4]
    bc30:	add	r1, r1, #1
    bc34:	str	r1, [r0, #4]
    bc38:	ldr	r0, [fp, #-8]
    bc3c:	ldr	r0, [r0, #8]
    bc40:	ldr	r0, [r0, #24]
    bc44:	cmp	r1, r0
    bc48:	bls	bc80 <get_piconet@@Base+0x1404>
    bc4c:	ldr	r0, [fp, #-8]
    bc50:	ldr	r0, [r0, #8]
    bc54:	ldr	r1, [r0, #28]
    bc58:	add	r1, r1, #1
    bc5c:	str	r1, [r0, #28]
    bc60:	ldr	r0, [sp, #24]
    bc64:	ldr	r0, [r0, #4]
    bc68:	ldr	r1, [fp, #-8]
    bc6c:	ldr	r1, [r1, #8]
    bc70:	ldr	r1, [r1, #24]
    bc74:	udiv	r0, r0, r1
    bc78:	ldr	r1, [sp, #24]
    bc7c:	str	r0, [r1, #8]
    bc80:	ldr	r0, [sp, #36]	; 0x24
    bc84:	movw	r1, #0
    bc88:	str	r1, [r0, #12]
    bc8c:	ldr	r0, [sp, #24]
    bc90:	ldr	r0, [r0]
    bc94:	ldr	r2, [sp, #36]	; 0x24
    bc98:	str	r0, [r2, #16]
    bc9c:	ldr	r0, [sp, #24]
    bca0:	ldr	r0, [r0]
    bca4:	cmp	r0, r1
    bca8:	beq	bcbc <get_piconet@@Base+0x1440>
    bcac:	ldr	r0, [sp, #36]	; 0x24
    bcb0:	ldr	r1, [sp, #24]
    bcb4:	ldr	r1, [r1]
    bcb8:	str	r0, [r1, #12]
    bcbc:	ldr	r0, [sp, #36]	; 0x24
    bcc0:	ldr	r1, [sp, #24]
    bcc4:	str	r0, [r1]
    bcc8:	ldr	r0, [sp, #32]
    bccc:	str	r0, [sp, #36]	; 0x24
    bcd0:	b	bbd0 <get_piconet@@Base+0x1354>
    bcd4:	b	bcd8 <get_piconet@@Base+0x145c>
    bcd8:	ldr	r0, [sp, #40]	; 0x28
    bcdc:	add	r0, r0, #1
    bce0:	str	r0, [sp, #40]	; 0x28
    bce4:	b	bb94 <get_piconet@@Base+0x1318>
    bce8:	ldr	r0, [fp, #-8]
    bcec:	ldr	r0, [r0, #8]
    bcf0:	ldr	r0, [r0]
    bcf4:	bl	25d0 <free@plt>
    bcf8:	ldr	r0, [fp, #-8]
    bcfc:	ldr	r0, [r0, #8]
    bd00:	ldr	r1, [r0, #4]
    bd04:	lsl	r1, r1, #1
    bd08:	str	r1, [r0, #4]
    bd0c:	ldr	r0, [fp, #-8]
    bd10:	ldr	r0, [r0, #8]
    bd14:	ldr	r1, [r0, #8]
    bd18:	add	r1, r1, #1
    bd1c:	str	r1, [r0, #8]
    bd20:	ldr	r0, [sp, #28]
    bd24:	ldr	r1, [fp, #-8]
    bd28:	ldr	r1, [r1, #8]
    bd2c:	str	r0, [r1]
    bd30:	ldr	r0, [fp, #-8]
    bd34:	ldr	r0, [r0, #8]
    bd38:	ldr	r0, [r0, #28]
    bd3c:	ldr	r1, [fp, #-8]
    bd40:	ldr	r1, [r1, #8]
    bd44:	ldr	r1, [r1, #12]
    bd48:	lsr	r1, r1, #1
    bd4c:	cmp	r0, r1
    bd50:	bls	bd6c <get_piconet@@Base+0x14f0>
    bd54:	ldr	r0, [fp, #-8]
    bd58:	ldr	r0, [r0, #8]
    bd5c:	ldr	r0, [r0, #32]
    bd60:	add	r0, r0, #1
    bd64:	str	r0, [sp]
    bd68:	b	bd78 <get_piconet@@Base+0x14fc>
    bd6c:	movw	r0, #0
    bd70:	str	r0, [sp]
    bd74:	b	bd78 <get_piconet@@Base+0x14fc>
    bd78:	ldr	r0, [sp]
    bd7c:	ldr	r1, [fp, #-8]
    bd80:	ldr	r1, [r1, #8]
    bd84:	str	r0, [r1, #32]
    bd88:	ldr	r0, [fp, #-8]
    bd8c:	ldr	r0, [r0, #8]
    bd90:	ldr	r0, [r0, #32]
    bd94:	cmp	r0, #1
    bd98:	bls	bdac <get_piconet@@Base+0x1530>
    bd9c:	ldr	r0, [fp, #-8]
    bda0:	ldr	r0, [r0, #8]
    bda4:	movw	r1, #1
    bda8:	str	r1, [r0, #36]	; 0x24
    bdac:	b	bdb0 <get_piconet@@Base+0x1534>
    bdb0:	b	bdb4 <get_piconet@@Base+0x1538>
    bdb4:	b	bdb8 <get_piconet@@Base+0x153c>
    bdb8:	b	bdbc <get_piconet@@Base+0x1540>
    bdbc:	b	bdcc <get_piconet@@Base+0x1550>
    bdc0:	ldr	r0, [fp, #-8]
    bdc4:	ldr	r0, [r0, #4]
    bdc8:	str	r0, [fp, #-12]
    bdcc:	ldr	r0, [fp, #-12]
    bdd0:	mov	sp, fp
    bdd4:	pop	{fp, pc}
    bdd8:			; <UNDEFINED> instruction: 0x9e3779b9
    bddc:	cdp2	14, 14, cr11, cr13, cr15, {7}
    bde0:	muleq	r2, ip, r3
    bde4:	andeq	r9, r2, r4, ror r3
    bde8:	andeq	r9, r2, ip, lsr r3
    bdec:	andeq	r9, r2, r4, lsl #5
    bdf0:	strdeq	r9, [r2], -r4
    bdf4:			; <UNDEFINED> instruction: 0x000291bc
    bdf8:	muleq	r2, r8, r1
    bdfc:	andeq	r9, r2, r8, ror #1
    be00:	andeq	r9, r2, ip, ror #2
    be04:	andsge	r1, r1, r1, ror #31
    be08:	strheq	r9, [r2], -r0
    be0c:	andeq	r9, r2, r4, rrx
    be10:	andeq	r9, r2, r8
    be14:	andeq	r8, r2, r8, lsl #18
    be18:	ldrdeq	r8, [r2], -ip
    be1c:	andeq	r8, r2, r8, asr r8
    be20:	andeq	r8, r2, r4, lsr #16

0000be24 <btbb_next_survey_result@@Base>:
    be24:	push	{fp, lr}
    be28:	mov	fp, sp
    be2c:	sub	sp, sp, #8
    be30:	ldr	r0, [pc, #80]	; be88 <btbb_next_survey_result@@Base+0x64>
    be34:	add	r0, pc, r0
    be38:	movw	r1, #0
    be3c:	str	r1, [sp, #4]
    be40:	ldr	r0, [r0]
    be44:	cmp	r0, r1
    be48:	beq	be7c <btbb_next_survey_result@@Base+0x58>
    be4c:	ldr	r0, [pc, #56]	; be8c <btbb_next_survey_result@@Base+0x68>
    be50:	add	r0, pc, r0
    be54:	ldr	r1, [r0]
    be58:	ldr	r1, [r1, #4]
    be5c:	str	r1, [sp, #4]
    be60:	ldr	r1, [r0]
    be64:	str	r1, [sp]
    be68:	ldr	r1, [r0]
    be6c:	ldr	r1, [r1, #16]
    be70:	str	r1, [r0]
    be74:	ldr	r0, [sp]
    be78:	bl	25d0 <free@plt>
    be7c:	ldr	r0, [sp, #4]
    be80:	mov	sp, fp
    be84:	pop	{fp, pc}
    be88:	andeq	r8, r2, r8, lsr r4
    be8c:	andeq	r8, r2, ip, lsl r4

0000be90 <btbb_process_packet@@Base>:
    be90:	push	{fp, lr}
    be94:	mov	fp, sp
    be98:	sub	sp, sp, #24
    be9c:	ldr	r2, [pc, #488]	; c08c <btbb_process_packet@@Base+0x1fc>
    bea0:	add	r2, pc, r2
    bea4:	str	r0, [fp, #-8]
    bea8:	str	r1, [sp, #12]
    beac:	ldr	r0, [r2]
    beb0:	cmp	r0, #0
    beb4:	beq	bf1c <btbb_process_packet@@Base+0x8c>
    beb8:	ldr	r0, [fp, #-8]
    bebc:	bl	2870 <btbb_packet_get_lap@plt>
    bec0:	bl	28a0 <get_piconet@plt>
    bec4:	str	r0, [sp, #12]
    bec8:	ldr	r0, [sp, #12]
    becc:	ldr	r1, [fp, #-8]
    bed0:	ldrb	r1, [r1, #8]
    bed4:	bl	26c0 <btbb_piconet_set_channel_seen@plt>
    bed8:	ldr	r1, [fp, #-8]
    bedc:	str	r0, [sp, #8]
    bee0:	mov	r0, r1
    bee4:	bl	266c <btbb_header_present@plt>
    bee8:	cmp	r0, #0
    beec:	beq	bf10 <btbb_process_packet@@Base+0x80>
    bef0:	ldr	r0, [sp, #12]
    bef4:	movw	r1, #2
    bef8:	bl	2678 <btbb_piconet_get_flag@plt>
    befc:	cmp	r0, #0
    bf00:	bne	bf10 <btbb_process_packet@@Base+0x80>
    bf04:	ldr	r0, [fp, #-8]
    bf08:	ldr	r1, [sp, #12]
    bf0c:	bl	2600 <btbb_uap_from_header@plt>
    bf10:	movw	r0, #0
    bf14:	str	r0, [fp, #-4]
    bf18:	b	c080 <btbb_process_packet@@Base+0x1f0>
    bf1c:	ldr	r0, [sp, #12]
    bf20:	movw	r1, #0
    bf24:	cmp	r0, r1
    bf28:	beq	bf3c <btbb_process_packet@@Base+0xac>
    bf2c:	ldr	r0, [sp, #12]
    bf30:	ldr	r1, [fp, #-8]
    bf34:	ldrb	r1, [r1, #8]
    bf38:	bl	26c0 <btbb_piconet_set_channel_seen@plt>
    bf3c:	ldr	r0, [sp, #12]
    bf40:	movw	r1, #0
    bf44:	cmp	r0, r1
    bf48:	beq	c078 <btbb_process_packet@@Base+0x1e8>
    bf4c:	ldr	r0, [sp, #12]
    bf50:	movw	r1, #3
    bf54:	bl	2678 <btbb_piconet_get_flag@plt>
    bf58:	cmp	r0, #0
    bf5c:	beq	c078 <btbb_process_packet@@Base+0x1e8>
    bf60:	ldr	r0, [fp, #-8]
    bf64:	bl	266c <btbb_header_present@plt>
    bf68:	cmp	r0, #0
    bf6c:	beq	c078 <btbb_process_packet@@Base+0x1e8>
    bf70:	ldr	r0, [sp, #12]
    bf74:	movw	r1, #14
    bf78:	bl	2678 <btbb_piconet_get_flag@plt>
    bf7c:	cmp	r0, #0
    bf80:	beq	bffc <btbb_process_packet@@Base+0x16c>
    bf84:	ldr	r0, [fp, #-8]
    bf88:	ldr	r1, [sp, #12]
    bf8c:	str	r0, [sp, #4]
    bf90:	mov	r0, r1
    bf94:	bl	2630 <btbb_piconet_get_uap@plt>
    bf98:	ldr	r1, [sp, #4]
    bf9c:	str	r0, [sp]
    bfa0:	mov	r0, r1
    bfa4:	ldr	r2, [sp]
    bfa8:	and	r1, r2, #255	; 0xff
    bfac:	bl	26d8 <btbb_packet_set_uap@plt>
    bfb0:	ldr	r0, [fp, #-8]
    bfb4:	movw	r1, #4
    bfb8:	movw	r2, #1
    bfbc:	bl	25b8 <btbb_packet_set_flag@plt>
    bfc0:	ldr	r0, [fp, #-8]
    bfc4:	movw	r1, #5
    bfc8:	movw	r2, #1
    bfcc:	bl	25b8 <btbb_packet_set_flag@plt>
    bfd0:	ldr	r0, [fp, #-8]
    bfd4:	bl	2714 <btbb_decode@plt>
    bfd8:	cmp	r0, #0
    bfdc:	beq	bfec <btbb_process_packet@@Base+0x15c>
    bfe0:	ldr	r0, [fp, #-8]
    bfe4:	bl	2924 <btbb_print_packet@plt>
    bfe8:	b	bff8 <btbb_process_packet@@Base+0x168>
    bfec:	ldr	r0, [pc, #156]	; c090 <btbb_process_packet@@Base+0x200>
    bff0:	add	r0, pc, r0
    bff4:	bl	2588 <printf@plt>
    bff8:	b	c074 <btbb_process_packet@@Base+0x1e4>
    bffc:	ldr	r0, [sp, #12]
    c000:	bl	2630 <btbb_piconet_get_uap@plt>
    c004:	sxtb	r0, r0
    c008:	cmp	r0, #0
    c00c:	beq	c064 <btbb_process_packet@@Base+0x1d4>
    c010:	ldr	r0, [fp, #-8]
    c014:	ldr	r1, [sp, #12]
    c018:	bl	2750 <try_hop@plt>
    c01c:	ldr	r0, [sp, #12]
    c020:	movw	r1, #4
    c024:	bl	2678 <btbb_piconet_get_flag@plt>
    c028:	cmp	r0, #0
    c02c:	beq	c060 <btbb_process_packet@@Base+0x1d0>
    c030:	ldr	r0, [sp, #12]
    c034:	movw	r1, #5
    c038:	bl	2678 <btbb_piconet_get_flag@plt>
    c03c:	cmp	r0, #0
    c040:	beq	c060 <btbb_process_packet@@Base+0x1d0>
    c044:	ldr	r0, [sp, #12]
    c048:	movw	r1, #14
    c04c:	movw	r2, #1
    c050:	bl	269c <btbb_piconet_set_flag@plt>
    c054:	mvn	r0, #0
    c058:	str	r0, [fp, #-4]
    c05c:	b	c080 <btbb_process_packet@@Base+0x1f0>
    c060:	b	c070 <btbb_process_packet@@Base+0x1e0>
    c064:	ldr	r0, [fp, #-8]
    c068:	ldr	r1, [sp, #12]
    c06c:	bl	2600 <btbb_uap_from_header@plt>
    c070:	b	c074 <btbb_process_packet@@Base+0x1e4>
    c074:	b	c078 <btbb_process_packet@@Base+0x1e8>
    c078:	movw	r0, #0
    c07c:	str	r0, [fp, #-4]
    c080:	ldr	r0, [fp, #-4]
    c084:	mov	sp, fp
    c088:	pop	{fp, pc}
    c08c:	andeq	r8, r2, r4, asr #7
    c090:			; <UNDEFINED> instruction: 0x000115bb
    c094:	sub	sp, sp, #4
    c098:	strb	r0, [sp, #3]
    c09c:	ldrb	r0, [sp, #3]
    c0a0:	add	r0, r0, #24
    c0a4:	movw	r1, #34079	; 0x851f
    c0a8:	movt	r1, #20971	; 0x51eb
    c0ac:	umull	r1, r2, r0, r1
    c0b0:	lsr	r2, r2, #3
    c0b4:	mov	r3, #25
    c0b8:	mls	r0, r2, r3, r0
    c0bc:	add	r0, r0, #26
    c0c0:	and	r0, r0, #255	; 0xff
    c0c4:	add	sp, sp, #4
    c0c8:	bx	lr

0000c0cc <lell_packet_new@@Base>:
    c0cc:	push	{fp, lr}
    c0d0:	mov	fp, sp
    c0d4:	sub	sp, sp, #8
    c0d8:	movw	r0, #1
    c0dc:	movw	r1, #104	; 0x68
    c0e0:	bl	2534 <calloc@plt>
    c0e4:	str	r0, [sp, #4]
    c0e8:	ldr	r0, [sp, #4]
    c0ec:	movw	r1, #1
    c0f0:	str	r1, [r0, #96]	; 0x60
    c0f4:	ldr	r0, [sp, #4]
    c0f8:	mov	sp, fp
    c0fc:	pop	{fp, pc}

0000c100 <lell_packet_ref@@Base>:
    c100:	sub	sp, sp, #4
    c104:	str	r0, [sp]
    c108:	ldr	r0, [sp]
    c10c:	ldr	r1, [r0, #96]	; 0x60
    c110:	add	r1, r1, #1
    c114:	str	r1, [r0, #96]	; 0x60
    c118:	add	sp, sp, #4
    c11c:	bx	lr

0000c120 <lell_packet_unref@@Base>:
    c120:	push	{fp, lr}
    c124:	mov	fp, sp
    c128:	sub	sp, sp, #8
    c12c:	str	r0, [sp, #4]
    c130:	ldr	r0, [sp, #4]
    c134:	ldr	r1, [r0, #96]	; 0x60
    c138:	mvn	r2, #0
    c13c:	add	r1, r1, r2
    c140:	str	r1, [r0, #96]	; 0x60
    c144:	ldr	r0, [sp, #4]
    c148:	ldr	r0, [r0, #96]	; 0x60
    c14c:	cmp	r0, #0
    c150:	bne	c15c <lell_packet_unref@@Base+0x3c>
    c154:	ldr	r0, [sp, #4]
    c158:	bl	25d0 <free@plt>
    c15c:	mov	sp, fp
    c160:	pop	{fp, pc}

0000c164 <lell_allocate_and_decode@@Base>:
    c164:	push	{fp, lr}
    c168:	mov	fp, sp
    c16c:	sub	sp, sp, #24
    c170:	str	r0, [fp, #-4]
    c174:	strh	r1, [fp, #-6]
    c178:	str	r2, [sp, #12]
    c17c:	str	r3, [sp, #8]
    c180:	bl	287c <lell_packet_new@plt>
    c184:	ldr	r1, [sp, #8]
    c188:	str	r0, [r1]
    c18c:	ldr	r0, [sp, #8]
    c190:	ldr	r0, [r0]
    c194:	ldr	r1, [fp, #-4]
    c198:	movw	r2, #64	; 0x40
    c19c:	bl	25f4 <memcpy@plt>
    c1a0:	ldrh	r0, [fp, #-6]
    c1a4:	bl	c3d8 <lell_allocate_and_decode@@Base+0x274>
    c1a8:	ldr	r1, [sp, #8]
    c1ac:	ldr	r1, [r1]
    c1b0:	strb	r0, [r1, #68]	; 0x44
    c1b4:	ldrh	r0, [fp, #-6]
    c1b8:	movw	r1, #2402	; 0x962
    c1bc:	sub	r0, r0, r1
    c1c0:	movw	r1, #2
    c1c4:	sdiv	r0, r0, r1
    c1c8:	ldr	r1, [sp, #8]
    c1cc:	ldr	r1, [r1]
    c1d0:	strb	r0, [r1, #69]	; 0x45
    c1d4:	ldr	r0, [sp, #12]
    c1d8:	ldr	r1, [sp, #8]
    c1dc:	ldr	r1, [r1]
    c1e0:	str	r0, [r1, #76]	; 0x4c
    c1e4:	ldr	r0, [sp, #8]
    c1e8:	ldr	r0, [r0]
    c1ec:	movw	r1, #0
    c1f0:	str	r1, [r0, #64]	; 0x40
    c1f4:	ldr	r0, [sp, #8]
    c1f8:	ldr	r0, [r0]
    c1fc:	ldrb	r0, [r0]
    c200:	ldr	r1, [sp, #8]
    c204:	ldr	r1, [r1]
    c208:	ldr	r2, [r1, #64]	; 0x40
    c20c:	orr	r0, r2, r0
    c210:	str	r0, [r1, #64]	; 0x40
    c214:	ldr	r0, [sp, #8]
    c218:	ldr	r0, [r0]
    c21c:	ldrb	r0, [r0, #1]
    c220:	lsl	r0, r0, #8
    c224:	ldr	r1, [sp, #8]
    c228:	ldr	r1, [r1]
    c22c:	ldr	r2, [r1, #64]	; 0x40
    c230:	orr	r0, r2, r0
    c234:	str	r0, [r1, #64]	; 0x40
    c238:	ldr	r0, [sp, #8]
    c23c:	ldr	r0, [r0]
    c240:	ldrb	r0, [r0, #2]
    c244:	lsl	r0, r0, #16
    c248:	ldr	r1, [sp, #8]
    c24c:	ldr	r1, [r1]
    c250:	ldr	r2, [r1, #64]	; 0x40
    c254:	orr	r0, r2, r0
    c258:	str	r0, [r1, #64]	; 0x40
    c25c:	ldr	r0, [sp, #8]
    c260:	ldr	r0, [r0]
    c264:	ldrb	r0, [r0, #3]
    c268:	lsl	r0, r0, #24
    c26c:	ldr	r1, [sp, #8]
    c270:	ldr	r1, [r1]
    c274:	ldr	r2, [r1, #64]	; 0x40
    c278:	orr	r0, r2, r0
    c27c:	str	r0, [r1, #64]	; 0x40
    c280:	ldr	r0, [sp, #8]
    c284:	ldr	r0, [r0]
    c288:	bl	25a0 <lell_packet_is_data@plt>
    c28c:	cmp	r0, #0
    c290:	beq	c2ec <lell_allocate_and_decode@@Base+0x188>
    c294:	ldr	r0, [sp, #8]
    c298:	ldr	r0, [r0]
    c29c:	ldrb	r1, [r0, #5]
    c2a0:	and	r1, r1, #31
    c2a4:	str	r1, [r0, #72]	; 0x48
    c2a8:	ldr	r0, [sp, #8]
    c2ac:	ldr	r0, [r0]
    c2b0:	ldr	r0, [r0, #64]	; 0x40
    c2b4:	bl	c4b8 <lell_packet_is_data@@Base+0x28>
    c2b8:	ldr	r1, [sp, #8]
    c2bc:	ldr	r1, [r1]
    c2c0:	str	r0, [r1, #92]	; 0x5c
    c2c4:	ldr	r0, [sp, #8]
    c2c8:	ldr	r0, [r0]
    c2cc:	ldr	r1, [r0, #92]	; 0x5c
    c2d0:	clz	r1, r1
    c2d4:	lsr	r1, r1, #5
    c2d8:	ldrb	r2, [r0, #100]	; 0x64
    c2dc:	bic	r2, r2, #1
    c2e0:	orr	r1, r2, r1
    c2e4:	strb	r1, [r0, #100]	; 0x64
    c2e8:	b	c3d0 <lell_allocate_and_decode@@Base+0x26c>
    c2ec:	ldr	r0, [sp, #8]
    c2f0:	ldr	r0, [r0]
    c2f4:	ldrb	r1, [r0, #5]
    c2f8:	and	r1, r1, #63	; 0x3f
    c2fc:	str	r1, [r0, #72]	; 0x48
    c300:	ldr	r0, [sp, #8]
    c304:	ldr	r0, [r0]
    c308:	ldrb	r1, [r0, #4]
    c30c:	and	r1, r1, #15
    c310:	strb	r1, [r0, #80]	; 0x50
    c314:	ldr	r0, [sp, #8]
    c318:	ldr	r0, [r0]
    c31c:	ldrb	r1, [r0, #4]
    c320:	ubfx	r1, r1, #6, #1
    c324:	str	r1, [r0, #84]	; 0x54
    c328:	ldr	r0, [sp, #8]
    c32c:	ldr	r0, [r0]
    c330:	ldrb	r1, [r0, #4]
    c334:	lsr	r1, r1, #7
    c338:	str	r1, [r0, #88]	; 0x58
    c33c:	ldr	r0, [sp, #8]
    c340:	ldr	r0, [r0]
    c344:	ldr	r1, [r0, #64]	; 0x40
    c348:	movw	r2, #16682	; 0x412a
    c34c:	movt	r2, #29046	; 0x7176
    c350:	add	r1, r1, r2
    c354:	clz	r1, r1
    c358:	lsr	r1, r1, #5
    c35c:	ldrb	r2, [r0, #100]	; 0x64
    c360:	and	r2, r2, #254	; 0xfe
    c364:	orr	r1, r2, r1
    c368:	strb	r1, [r0, #100]	; 0x64
    c36c:	ldr	r0, [sp, #8]
    c370:	ldr	r0, [r0]
    c374:	ldrb	r0, [r0, #100]	; 0x64
    c378:	and	r0, r0, #1
    c37c:	and	r0, r0, #255	; 0xff
    c380:	cmp	r0, #0
    c384:	beq	c394 <lell_allocate_and_decode@@Base+0x230>
    c388:	movw	r0, #0
    c38c:	str	r0, [sp, #4]
    c390:	b	c3c0 <lell_allocate_and_decode@@Base+0x25c>
    c394:	ldr	r0, [sp, #8]
    c398:	ldr	r0, [r0]
    c39c:	ldr	r0, [r0, #64]	; 0x40
    c3a0:	bl	cafc <lell_packet_is_data@@Base+0x66c>
    c3a4:	cmp	r0, #0
    c3a8:	movw	r0, #0
    c3ac:	movne	r0, #1
    c3b0:	tst	r0, #1
    c3b4:	movw	r0, #1
    c3b8:	moveq	r0, #32
    c3bc:	str	r0, [sp, #4]
    c3c0:	ldr	r0, [sp, #4]
    c3c4:	ldr	r1, [sp, #8]
    c3c8:	ldr	r1, [r1]
    c3cc:	str	r0, [r1, #92]	; 0x5c
    c3d0:	mov	sp, fp
    c3d4:	pop	{fp, pc}
    c3d8:	sub	sp, sp, #4
    c3dc:	strh	r0, [sp, #2]
    c3e0:	ldrh	r0, [sp, #2]
    c3e4:	movw	r1, #2402	; 0x962
    c3e8:	cmp	r0, r1
    c3ec:	bne	c3fc <lell_allocate_and_decode@@Base+0x298>
    c3f0:	movw	r0, #37	; 0x25
    c3f4:	strb	r0, [sp, #1]
    c3f8:	b	c484 <lell_allocate_and_decode@@Base+0x320>
    c3fc:	ldrh	r0, [sp, #2]
    c400:	movw	r1, #2426	; 0x97a
    c404:	cmp	r0, r1
    c408:	bge	c428 <lell_allocate_and_decode@@Base+0x2c4>
    c40c:	ldrh	r0, [sp, #2]
    c410:	movw	r1, #2404	; 0x964
    c414:	sub	r0, r0, r1
    c418:	movw	r1, #2
    c41c:	sdiv	r0, r0, r1
    c420:	strb	r0, [sp, #1]
    c424:	b	c480 <lell_allocate_and_decode@@Base+0x31c>
    c428:	ldrh	r0, [sp, #2]
    c42c:	movw	r1, #2426	; 0x97a
    c430:	cmp	r0, r1
    c434:	bne	c444 <lell_allocate_and_decode@@Base+0x2e0>
    c438:	movw	r0, #38	; 0x26
    c43c:	strb	r0, [sp, #1]
    c440:	b	c47c <lell_allocate_and_decode@@Base+0x318>
    c444:	ldrh	r0, [sp, #2]
    c448:	cmp	r0, #2480	; 0x9b0
    c44c:	bge	c470 <lell_allocate_and_decode@@Base+0x30c>
    c450:	ldrh	r0, [sp, #2]
    c454:	movw	r1, #2428	; 0x97c
    c458:	sub	r0, r0, r1
    c45c:	movw	r1, #2
    c460:	sdiv	r0, r0, r1
    c464:	add	r0, r0, #11
    c468:	strb	r0, [sp, #1]
    c46c:	b	c478 <lell_allocate_and_decode@@Base+0x314>
    c470:	movw	r0, #39	; 0x27
    c474:	strb	r0, [sp, #1]
    c478:	b	c47c <lell_allocate_and_decode@@Base+0x318>
    c47c:	b	c480 <lell_allocate_and_decode@@Base+0x31c>
    c480:	b	c484 <lell_allocate_and_decode@@Base+0x320>
    c484:	ldrb	r0, [sp, #1]
    c488:	add	sp, sp, #4
    c48c:	bx	lr

0000c490 <lell_packet_is_data@@Base>:
    c490:	sub	sp, sp, #4
    c494:	str	r0, [sp]
    c498:	ldr	r0, [sp]
    c49c:	ldrb	r0, [r0, #68]	; 0x44
    c4a0:	cmp	r0, #37	; 0x25
    c4a4:	movw	r0, #0
    c4a8:	movlt	r0, #1
    c4ac:	and	r0, r0, #1
    c4b0:	add	sp, sp, #4
    c4b4:	bx	lr
    c4b8:	push	{r4, r5, fp, lr}
    c4bc:	add	fp, sp, #8
    c4c0:	sub	sp, sp, #640	; 0x280
    c4c4:	ldr	r1, [pc, #1568]	; caec <lell_packet_is_data@@Base+0x65c>
    c4c8:	add	r1, pc, r1
    c4cc:	ldr	r2, [pc, #1564]	; caf0 <lell_packet_is_data@@Base+0x660>
    c4d0:	add	r2, pc, r2
    c4d4:	str	r0, [fp, #-12]
    c4d8:	movw	r0, #0
    c4dc:	str	r0, [fp, #-16]
    c4e0:	str	r0, [fp, #-20]	; 0xffffffec
    c4e4:	ldr	r0, [fp, #-12]
    c4e8:	and	r0, r0, #1
    c4ec:	str	r0, [fp, #-28]	; 0xffffffe4
    c4f0:	ldr	r0, [fp, #-12]
    c4f4:	and	r0, r0, #255	; 0xff
    c4f8:	strb	r0, [fp, #-32]	; 0xffffffe0
    c4fc:	sub	r0, fp, #288	; 0x120
    c500:	str	r1, [sp, #32]
    c504:	mov	r1, r2
    c508:	movw	r2, #256	; 0x100
    c50c:	str	r2, [sp, #28]
    c510:	bl	25f4 <memcpy@plt>
    c514:	add	r0, sp, #104	; 0x68
    c518:	ldr	r1, [sp, #32]
    c51c:	ldr	r2, [sp, #28]
    c520:	bl	25f4 <memcpy@plt>
    c524:	ldr	r0, [fp, #-28]	; 0xffffffe4
    c528:	cmp	r0, #0
    c52c:	beq	c548 <lell_packet_is_data@@Base+0xb8>
    c530:	ldrb	r0, [fp, #-32]	; 0xffffffe0
    c534:	add	r1, sp, #104	; 0x68
    c538:	add	r0, r1, r0
    c53c:	ldrb	r0, [r0]
    c540:	str	r0, [sp, #24]
    c544:	b	c55c <lell_packet_is_data@@Base+0xcc>
    c548:	ldrb	r0, [fp, #-32]	; 0xffffffe0
    c54c:	sub	r1, fp, #288	; 0x120
    c550:	add	r0, r1, r0
    c554:	ldrb	r0, [r0]
    c558:	str	r0, [sp, #24]
    c55c:	ldr	r0, [sp, #24]
    c560:	ldr	r1, [fp, #-20]	; 0xffffffec
    c564:	add	r0, r1, r0
    c568:	str	r0, [fp, #-20]	; 0xffffffec
    c56c:	ldrb	r0, [fp, #-32]	; 0xffffffe0
    c570:	and	r0, r0, #128	; 0x80
    c574:	str	r0, [fp, #-28]	; 0xffffffe4
    c578:	ldr	r0, [fp, #-12]
    c57c:	lsr	r0, r0, #8
    c580:	strb	r0, [fp, #-31]	; 0xffffffe1
    c584:	ldr	r0, [fp, #-28]	; 0xffffffe4
    c588:	cmp	r0, #0
    c58c:	beq	c5a8 <lell_packet_is_data@@Base+0x118>
    c590:	ldrb	r0, [fp, #-31]	; 0xffffffe1
    c594:	add	r1, sp, #104	; 0x68
    c598:	add	r0, r1, r0
    c59c:	ldrb	r0, [r0]
    c5a0:	str	r0, [sp, #20]
    c5a4:	b	c5bc <lell_packet_is_data@@Base+0x12c>
    c5a8:	ldrb	r0, [fp, #-31]	; 0xffffffe1
    c5ac:	sub	r1, fp, #288	; 0x120
    c5b0:	add	r0, r1, r0
    c5b4:	ldrb	r0, [r0]
    c5b8:	str	r0, [sp, #20]
    c5bc:	ldr	r0, [sp, #20]
    c5c0:	ldr	r1, [fp, #-20]	; 0xffffffec
    c5c4:	add	r0, r1, r0
    c5c8:	str	r0, [fp, #-20]	; 0xffffffec
    c5cc:	ldrb	r0, [fp, #-31]	; 0xffffffe1
    c5d0:	and	r0, r0, #128	; 0x80
    c5d4:	str	r0, [fp, #-28]	; 0xffffffe4
    c5d8:	ldr	r0, [fp, #-12]
    c5dc:	lsr	r0, r0, #16
    c5e0:	strb	r0, [fp, #-30]	; 0xffffffe2
    c5e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    c5e8:	cmp	r0, #0
    c5ec:	beq	c608 <lell_packet_is_data@@Base+0x178>
    c5f0:	ldrb	r0, [fp, #-30]	; 0xffffffe2
    c5f4:	add	r1, sp, #104	; 0x68
    c5f8:	add	r0, r1, r0
    c5fc:	ldrb	r0, [r0]
    c600:	str	r0, [sp, #16]
    c604:	b	c61c <lell_packet_is_data@@Base+0x18c>
    c608:	ldrb	r0, [fp, #-30]	; 0xffffffe2
    c60c:	sub	r1, fp, #288	; 0x120
    c610:	add	r0, r1, r0
    c614:	ldrb	r0, [r0]
    c618:	str	r0, [sp, #16]
    c61c:	ldr	r0, [sp, #16]
    c620:	ldr	r1, [fp, #-20]	; 0xffffffec
    c624:	add	r0, r1, r0
    c628:	str	r0, [fp, #-20]	; 0xffffffec
    c62c:	ldrb	r0, [fp, #-30]	; 0xffffffe2
    c630:	and	r0, r0, #128	; 0x80
    c634:	str	r0, [fp, #-28]	; 0xffffffe4
    c638:	ldr	r0, [fp, #-12]
    c63c:	lsr	r0, r0, #24
    c640:	strb	r0, [fp, #-29]	; 0xffffffe3
    c644:	ldr	r0, [fp, #-28]	; 0xffffffe4
    c648:	cmp	r0, #0
    c64c:	beq	c668 <lell_packet_is_data@@Base+0x1d8>
    c650:	ldrb	r0, [fp, #-29]	; 0xffffffe3
    c654:	add	r1, sp, #104	; 0x68
    c658:	add	r0, r1, r0
    c65c:	ldrb	r0, [r0]
    c660:	str	r0, [sp, #12]
    c664:	b	c67c <lell_packet_is_data@@Base+0x1ec>
    c668:	ldrb	r0, [fp, #-29]	; 0xffffffe3
    c66c:	sub	r1, fp, #288	; 0x120
    c670:	add	r0, r1, r0
    c674:	ldrb	r0, [r0]
    c678:	str	r0, [sp, #12]
    c67c:	ldr	r0, [sp, #12]
    c680:	ldr	r1, [fp, #-20]	; 0xffffffec
    c684:	add	r0, r1, r0
    c688:	str	r0, [fp, #-20]	; 0xffffffec
    c68c:	ldr	r0, [fp, #-20]	; 0xffffffec
    c690:	cmp	r0, #24
    c694:	ble	c6ac <lell_packet_is_data@@Base+0x21c>
    c698:	ldr	r0, [fp, #-20]	; 0xffffffec
    c69c:	sub	r0, r0, #24
    c6a0:	ldr	r1, [fp, #-16]
    c6a4:	add	r0, r1, r0
    c6a8:	str	r0, [fp, #-16]
    c6ac:	ldr	r0, [pc, #1088]	; caf4 <lell_packet_is_data@@Base+0x664>
    c6b0:	add	r1, pc, r0
    c6b4:	add	r0, sp, #40	; 0x28
    c6b8:	mov	r2, r0
    c6bc:	str	r0, [sp, #8]
    c6c0:	mov	r0, r2
    c6c4:	movw	r2, #64	; 0x40
    c6c8:	bl	25f4 <memcpy@plt>
    c6cc:	ldrb	r0, [fp, #-29]	; 0xffffffe3
    c6d0:	asr	r0, r0, #2
    c6d4:	ldr	r1, [sp, #8]
    c6d8:	add	r0, r1, r0
    c6dc:	ldrb	r0, [r0]
    c6e0:	movw	r2, #1
    c6e4:	sub	r0, r2, r0
    c6e8:	ldr	r2, [fp, #-16]
    c6ec:	add	r0, r2, r0
    c6f0:	str	r0, [fp, #-16]
    c6f4:	ldrb	r0, [fp, #-32]	; 0xffffffe0
    c6f8:	ldrb	r2, [fp, #-31]	; 0xffffffe1
    c6fc:	cmp	r0, r2
    c700:	movw	r0, #0
    c704:	str	r0, [sp, #4]
    c708:	bne	c73c <lell_packet_is_data@@Base+0x2ac>
    c70c:	ldrb	r0, [fp, #-32]	; 0xffffffe0
    c710:	ldrb	r1, [fp, #-30]	; 0xffffffe2
    c714:	cmp	r0, r1
    c718:	movw	r0, #0
    c71c:	str	r0, [sp, #4]
    c720:	bne	c73c <lell_packet_is_data@@Base+0x2ac>
    c724:	ldrb	r0, [fp, #-32]	; 0xffffffe0
    c728:	ldrb	r1, [fp, #-29]	; 0xffffffe3
    c72c:	cmp	r0, r1
    c730:	movw	r0, #0
    c734:	moveq	r0, #1
    c738:	str	r0, [sp, #4]
    c73c:	ldr	r0, [sp, #4]
    c740:	ldr	r1, [pc, #944]	; caf8 <lell_packet_is_data@@Base+0x668>
    c744:	tst	r0, #1
    c748:	movw	r0, #1
    c74c:	mov	r2, r0
    c750:	moveq	r2, #0
    c754:	ldr	r3, [fp, #-16]
    c758:	add	r2, r3, r2
    c75c:	str	r2, [fp, #-16]
    c760:	ldr	r2, [fp, #-12]
    c764:	cmp	r2, r1
    c768:	movw	r1, #0
    c76c:	moveq	r1, #1
    c770:	tst	r1, #1
    c774:	moveq	r0, #0
    c778:	ldr	r1, [fp, #-16]
    c77c:	add	r0, r1, r0
    c780:	str	r0, [fp, #-16]
    c784:	ldr	r0, [fp, #-12]
    c788:	bl	cafc <lell_packet_is_data@@Base+0x66c>
    c78c:	ldr	r1, [fp, #-16]
    c790:	add	r0, r1, r0
    c794:	str	r0, [fp, #-16]
    c798:	movw	r0, #0
    c79c:	str	r0, [fp, #-24]	; 0xffffffe8
    c7a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    c7a4:	cmp	r0, #20
    c7a8:	bhi	cae0 <lell_packet_is_data@@Base+0x650>
    c7ac:	ldr	r0, [fp, #-12]
    c7b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    c7b4:	movw	r2, #4095	; 0xfff
    c7b8:	and	r0, r2, r0, lsr r1
    c7bc:	strh	r0, [sp, #38]	; 0x26
    c7c0:	ldrh	r0, [sp, #38]	; 0x26
    c7c4:	cmp	r0, #32
    c7c8:	str	r0, [sp]
    c7cc:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c7d0:	b	c7d4 <lell_packet_is_data@@Base+0x344>
    c7d4:	ldr	r0, [sp]
    c7d8:	sub	r1, r0, #127	; 0x7f
    c7dc:	cmp	r1, #2
    c7e0:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c7e4:	b	c7e8 <lell_packet_is_data@@Base+0x358>
    c7e8:	ldr	r0, [sp]
    c7ec:	sub	r1, r0, #254	; 0xfe
    c7f0:	cmp	r1, #4
    c7f4:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c7f8:	b	c7fc <lell_packet_is_data@@Base+0x36c>
    c7fc:	ldr	r0, [sp]
    c800:	cmp	r0, #384	; 0x180
    c804:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c808:	b	c80c <lell_packet_is_data@@Base+0x37c>
    c80c:	ldr	r0, [sp]
    c810:	sub	r1, r0, #508	; 0x1fc
    c814:	cmp	r1, #4
    c818:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c81c:	b	c820 <lell_packet_is_data@@Base+0x390>
    c820:	movw	r0, #513	; 0x201
    c824:	ldr	r1, [sp]
    c828:	sub	r0, r1, r0
    c82c:	cmp	r0, #3
    c830:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c834:	b	c838 <lell_packet_is_data@@Base+0x3a8>
    c838:	ldr	r0, [sp]
    c83c:	cmp	r0, #640	; 0x280
    c840:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c844:	b	c848 <lell_packet_is_data@@Base+0x3b8>
    c848:	movw	r0, #766	; 0x2fe
    c84c:	ldr	r1, [sp]
    c850:	sub	r0, r1, r0
    c854:	cmp	r0, #4
    c858:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c85c:	b	c860 <lell_packet_is_data@@Base+0x3d0>
    c860:	ldr	r0, [sp]
    c864:	cmp	r0, #896	; 0x380
    c868:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c86c:	b	c870 <lell_packet_is_data@@Base+0x3e0>
    c870:	ldr	r0, [sp]
    c874:	sub	r1, r0, #1016	; 0x3f8
    c878:	cmp	r1, #9
    c87c:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c880:	b	c884 <lell_packet_is_data@@Base+0x3f4>
    c884:	movw	r0, #1026	; 0x402
    c888:	ldr	r1, [sp]
    c88c:	sub	r0, r1, r0
    c890:	cmp	r0, #6
    c894:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c898:	b	c89c <lell_packet_is_data@@Base+0x40c>
    c89c:	ldr	r0, [sp]
    c8a0:	cmp	r0, #1152	; 0x480
    c8a4:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c8a8:	b	c8ac <lell_packet_is_data@@Base+0x41c>
    c8ac:	movw	r0, #1278	; 0x4fe
    c8b0:	ldr	r1, [sp]
    c8b4:	sub	r0, r1, r0
    c8b8:	cmp	r0, #4
    c8bc:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c8c0:	b	c8c4 <lell_packet_is_data@@Base+0x434>
    c8c4:	ldr	r0, [sp]
    c8c8:	cmp	r0, #1408	; 0x580
    c8cc:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c8d0:	b	c8d4 <lell_packet_is_data@@Base+0x444>
    c8d4:	movw	r0, #1532	; 0x5fc
    c8d8:	ldr	r1, [sp]
    c8dc:	sub	r0, r1, r0
    c8e0:	cmp	r0, #4
    c8e4:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c8e8:	b	c8ec <lell_packet_is_data@@Base+0x45c>
    c8ec:	movw	r0, #1537	; 0x601
    c8f0:	ldr	r1, [sp]
    c8f4:	sub	r0, r1, r0
    c8f8:	cmp	r0, #3
    c8fc:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c900:	b	c904 <lell_packet_is_data@@Base+0x474>
    c904:	ldr	r0, [sp]
    c908:	cmp	r0, #1664	; 0x680
    c90c:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c910:	b	c914 <lell_packet_is_data@@Base+0x484>
    c914:	movw	r0, #1790	; 0x6fe
    c918:	ldr	r1, [sp]
    c91c:	sub	r0, r1, r0
    c920:	cmp	r0, #4
    c924:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c928:	b	c92c <lell_packet_is_data@@Base+0x49c>
    c92c:	ldr	r0, [sp]
    c930:	cmp	r0, #1920	; 0x780
    c934:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c938:	b	c93c <lell_packet_is_data@@Base+0x4ac>
    c93c:	movw	r0, #2036	; 0x7f4
    c940:	ldr	r1, [sp]
    c944:	sub	r0, r1, r0
    c948:	cmp	r0, #28
    c94c:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c950:	b	c954 <lell_packet_is_data@@Base+0x4c4>
    c954:	ldr	r0, [sp]
    c958:	cmp	r0, #2176	; 0x880
    c95c:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c960:	b	c964 <lell_packet_is_data@@Base+0x4d4>
    c964:	movw	r0, #2302	; 0x8fe
    c968:	ldr	r1, [sp]
    c96c:	sub	r0, r1, r0
    c970:	cmp	r0, #4
    c974:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c978:	b	c97c <lell_packet_is_data@@Base+0x4ec>
    c97c:	ldr	r0, [sp]
    c980:	cmp	r0, #2432	; 0x980
    c984:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c988:	b	c98c <lell_packet_is_data@@Base+0x4fc>
    c98c:	movw	r0, #2556	; 0x9fc
    c990:	ldr	r1, [sp]
    c994:	sub	r0, r1, r0
    c998:	cmp	r0, #4
    c99c:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c9a0:	b	c9a4 <lell_packet_is_data@@Base+0x514>
    c9a4:	movw	r0, #2561	; 0xa01
    c9a8:	ldr	r1, [sp]
    c9ac:	sub	r0, r1, r0
    c9b0:	cmp	r0, #3
    c9b4:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c9b8:	b	c9bc <lell_packet_is_data@@Base+0x52c>
    c9bc:	ldr	r0, [sp]
    c9c0:	cmp	r0, #2688	; 0xa80
    c9c4:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c9c8:	b	c9cc <lell_packet_is_data@@Base+0x53c>
    c9cc:	movw	r0, #2814	; 0xafe
    c9d0:	ldr	r1, [sp]
    c9d4:	sub	r0, r1, r0
    c9d8:	cmp	r0, #4
    c9dc:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    c9e0:	b	c9e4 <lell_packet_is_data@@Base+0x554>
    c9e4:	ldr	r0, [sp]
    c9e8:	cmp	r0, #2944	; 0xb80
    c9ec:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    c9f0:	b	c9f4 <lell_packet_is_data@@Base+0x564>
    c9f4:	movw	r0, #3064	; 0xbf8
    c9f8:	ldr	r1, [sp]
    c9fc:	sub	r0, r1, r0
    ca00:	cmp	r0, #16
    ca04:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    ca08:	b	ca0c <lell_packet_is_data@@Base+0x57c>
    ca0c:	ldr	r0, [sp]
    ca10:	cmp	r0, #3200	; 0xc80
    ca14:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    ca18:	b	ca1c <lell_packet_is_data@@Base+0x58c>
    ca1c:	movw	r0, #3326	; 0xcfe
    ca20:	ldr	r1, [sp]
    ca24:	sub	r0, r1, r0
    ca28:	cmp	r0, #4
    ca2c:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    ca30:	b	ca34 <lell_packet_is_data@@Base+0x5a4>
    ca34:	ldr	r0, [sp]
    ca38:	cmp	r0, #3456	; 0xd80
    ca3c:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    ca40:	b	ca44 <lell_packet_is_data@@Base+0x5b4>
    ca44:	movw	r0, #3580	; 0xdfc
    ca48:	ldr	r1, [sp]
    ca4c:	sub	r0, r1, r0
    ca50:	cmp	r0, #8
    ca54:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    ca58:	b	ca5c <lell_packet_is_data@@Base+0x5cc>
    ca5c:	ldr	r0, [sp]
    ca60:	cmp	r0, #3712	; 0xe80
    ca64:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    ca68:	b	ca6c <lell_packet_is_data@@Base+0x5dc>
    ca6c:	movw	r0, #3838	; 0xefe
    ca70:	ldr	r1, [sp]
    ca74:	sub	r0, r1, r0
    ca78:	cmp	r0, #4
    ca7c:	bcc	cab8 <lell_packet_is_data@@Base+0x628>
    ca80:	b	ca84 <lell_packet_is_data@@Base+0x5f4>
    ca84:	ldr	r0, [sp]
    ca88:	cmp	r0, #3968	; 0xf80
    ca8c:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    ca90:	b	ca94 <lell_packet_is_data@@Base+0x604>
    ca94:	ldr	r0, [sp]
    ca98:	cmp	r0, #4064	; 0xfe0
    ca9c:	beq	cab8 <lell_packet_is_data@@Base+0x628>
    caa0:	b	caa4 <lell_packet_is_data@@Base+0x614>
    caa4:	ldr	r0, [sp]
    caa8:	sub	r1, r0, #4080	; 0xff0
    caac:	cmp	r1, #15
    cab0:	bhi	cac8 <lell_packet_is_data@@Base+0x638>
    cab4:	b	cab8 <lell_packet_is_data@@Base+0x628>
    cab8:	ldr	r0, [fp, #-16]
    cabc:	add	r0, r0, #1
    cac0:	str	r0, [fp, #-16]
    cac4:	b	cacc <lell_packet_is_data@@Base+0x63c>
    cac8:	b	cacc <lell_packet_is_data@@Base+0x63c>
    cacc:	b	cad0 <lell_packet_is_data@@Base+0x640>
    cad0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    cad4:	add	r0, r0, #4
    cad8:	str	r0, [fp, #-24]	; 0xffffffe8
    cadc:	b	c7a0 <lell_packet_is_data@@Base+0x310>
    cae0:	ldr	r0, [fp, #-16]
    cae4:	sub	sp, fp, #8
    cae8:	pop	{r4, r5, fp, pc}
    caec:	andeq	r1, r1, sl, asr r4
    caf0:	andeq	r1, r1, sp, asr #19
    caf4:	andeq	r1, r1, sp, ror #17
    caf8:	mcrhi	14, 4, fp, cr9, cr6, {6}
    cafc:	push	{fp, lr}
    cb00:	mov	fp, sp
    cb04:	sub	sp, sp, #8
    cb08:	ldr	r1, [pc, #52]	; cb44 <lell_packet_is_data@@Base+0x6b4>
    cb0c:	str	r0, [sp, #4]
    cb10:	movw	r0, #0
    cb14:	str	r0, [sp]
    cb18:	ldr	r0, [sp, #4]
    cb1c:	eor	r0, r0, r1
    cb20:	bl	e0c4 <lell_print@@Base+0x1490>
    cb24:	and	r0, r0, #255	; 0xff
    cb28:	cmp	r0, #1
    cb2c:	bne	cb38 <lell_packet_is_data@@Base+0x6a8>
    cb30:	movw	r0, #1
    cb34:	str	r0, [sp]
    cb38:	ldr	r0, [sp]
    cb3c:	mov	sp, fp
    cb40:	pop	{fp, pc}
    cb44:	mcrhi	14, 4, fp, cr9, cr6, {6}

0000cb48 <lell_get_access_address@@Base>:
    cb48:	sub	sp, sp, #4
    cb4c:	str	r0, [sp]
    cb50:	ldr	r0, [sp]
    cb54:	ldr	r0, [r0, #64]	; 0x40
    cb58:	add	sp, sp, #4
    cb5c:	bx	lr

0000cb60 <lell_get_access_address_offenses@@Base>:
    cb60:	sub	sp, sp, #4
    cb64:	str	r0, [sp]
    cb68:	ldr	r0, [sp]
    cb6c:	ldr	r0, [r0, #92]	; 0x5c
    cb70:	add	sp, sp, #4
    cb74:	bx	lr

0000cb78 <lell_get_channel_index@@Base>:
    cb78:	sub	sp, sp, #4
    cb7c:	str	r0, [sp]
    cb80:	ldr	r0, [sp]
    cb84:	ldrb	r0, [r0, #68]	; 0x44
    cb88:	add	sp, sp, #4
    cb8c:	bx	lr

0000cb90 <lell_get_channel_k@@Base>:
    cb90:	sub	sp, sp, #4
    cb94:	str	r0, [sp]
    cb98:	ldr	r0, [sp]
    cb9c:	ldrb	r0, [r0, #69]	; 0x45
    cba0:	add	sp, sp, #4
    cba4:	bx	lr

0000cba8 <lell_get_adv_type_str@@Base>:
    cba8:	push	{fp, lr}
    cbac:	mov	fp, sp
    cbb0:	sub	sp, sp, #8
    cbb4:	str	r0, [sp]
    cbb8:	ldr	r0, [sp]
    cbbc:	bl	25a0 <lell_packet_is_data@plt>
    cbc0:	cmp	r0, #0
    cbc4:	beq	cbd4 <lell_get_adv_type_str@@Base+0x2c>
    cbc8:	movw	r0, #0
    cbcc:	str	r0, [sp, #4]
    cbd0:	b	cc1c <lell_get_adv_type_str@@Base+0x74>
    cbd4:	ldr	r0, [sp]
    cbd8:	ldrb	r0, [r0, #80]	; 0x50
    cbdc:	cmp	r0, #7
    cbe0:	bcs	cc10 <lell_get_adv_type_str@@Base+0x68>
    cbe4:	ldr	r0, [pc, #64]	; cc2c <lell_get_adv_type_str@@Base+0x84>
    cbe8:	add	r0, pc, r0
    cbec:	ldr	r1, [sp]
    cbf0:	ldrb	r1, [r1, #80]	; 0x50
    cbf4:	mov	r2, r1
    cbf8:	ldr	r3, [pc, #48]	; cc30 <lell_get_adv_type_str@@Base+0x88>
    cbfc:	add	r3, pc, r3
    cc00:	add	r1, r3, r1, lsl #2
    cc04:	ldr	r1, [r1]
    cc08:	str	r1, [sp, #4]
    cc0c:	b	cc1c <lell_get_adv_type_str@@Base+0x74>
    cc10:	ldr	r0, [pc, #16]	; cc28 <lell_get_adv_type_str@@Base+0x80>
    cc14:	add	r0, pc, r0
    cc18:	str	r0, [sp, #4]
    cc1c:	ldr	r0, [sp, #4]
    cc20:	mov	sp, fp
    cc24:	pop	{fp, pc}
    cc28:	andeq	r0, r1, ip, asr #19
    cc2c:	andeq	r7, r2, ip, lsr #11
    cc30:	muleq	r2, r8, r5

0000cc34 <lell_print@@Base>:
    cc34:	push	{fp, lr}
    cc38:	mov	fp, sp
    cc3c:	sub	sp, sp, #112	; 0x70
    cc40:	str	r0, [fp, #-4]
    cc44:	ldr	r0, [fp, #-4]
    cc48:	bl	25a0 <lell_packet_is_data@plt>
    cc4c:	cmp	r0, #0
    cc50:	beq	cdb4 <lell_print@@Base+0x180>
    cc54:	ldr	r0, [fp, #-4]
    cc58:	ldrb	r0, [r0, #4]
    cc5c:	and	r0, r0, #3
    cc60:	str	r0, [fp, #-16]
    cc64:	ldr	r0, [fp, #-4]
    cc68:	ldrb	r1, [r0, #100]	; 0x64
    cc6c:	ldr	r2, [pc, #1792]	; d374 <lell_print@@Base+0x740>
    cc70:	add	r2, pc, r2
    cc74:	ldr	r3, [pc, #1788]	; d378 <lell_print@@Base+0x744>
    cc78:	add	r3, pc, r3
    cc7c:	tst	r1, #1
    cc80:	movne	r3, r2
    cc84:	ldr	r1, [r0, #64]	; 0x40
    cc88:	ldr	r0, [r0, #72]	; 0x48
    cc8c:	ldr	r2, [pc, #1768]	; d37c <lell_print@@Base+0x748>
    cc90:	add	r2, pc, r2
    cc94:	str	r0, [fp, #-20]	; 0xffffffec
    cc98:	mov	r0, r2
    cc9c:	mov	r2, r3
    cca0:	ldr	r3, [fp, #-20]	; 0xffffffec
    cca4:	bl	2588 <printf@plt>
    cca8:	ldr	r1, [fp, #-4]
    ccac:	ldrb	r1, [r1, #68]	; 0x44
    ccb0:	ldr	r2, [pc, #1736]	; d380 <lell_print@@Base+0x74c>
    ccb4:	add	r2, pc, r2
    ccb8:	str	r0, [fp, #-24]	; 0xffffffe8
    ccbc:	mov	r0, r2
    ccc0:	bl	2588 <printf@plt>
    ccc4:	ldr	r1, [fp, #-16]
    ccc8:	ldr	r2, [pc, #1716]	; d384 <lell_print@@Base+0x750>
    cccc:	add	r2, pc, r2
    ccd0:	ldr	r2, [r2, r1, lsl #2]
    ccd4:	ldr	r3, [pc, #1708]	; d388 <lell_print@@Base+0x754>
    ccd8:	add	r3, pc, r3
    ccdc:	str	r0, [fp, #-28]	; 0xffffffe4
    cce0:	mov	r0, r3
    cce4:	bl	2588 <printf@plt>
    cce8:	ldr	r1, [fp, #-4]
    ccec:	ldrb	r1, [r1, #4]
    ccf0:	ubfx	r2, r1, #2, #1
    ccf4:	ubfx	r3, r1, #3, #1
    ccf8:	ubfx	r1, r1, #4, #1
    ccfc:	ldr	ip, [pc, #1672]	; d38c <lell_print@@Base+0x758>
    cd00:	add	ip, pc, ip
    cd04:	str	r0, [fp, #-32]	; 0xffffffe0
    cd08:	mov	r0, ip
    cd0c:	str	r1, [fp, #-36]	; 0xffffffdc
    cd10:	mov	r1, r2
    cd14:	mov	r2, r3
    cd18:	ldr	r3, [fp, #-36]	; 0xffffffdc
    cd1c:	bl	2588 <printf@plt>
    cd20:	ldr	r1, [fp, #-16]
    cd24:	cmp	r1, #3
    cd28:	bne	cdac <lell_print@@Base+0x178>
    cd2c:	b	cd30 <lell_print@@Base+0xfc>
    cd30:	ldr	r0, [fp, #-4]
    cd34:	ldrb	r0, [r0, #6]
    cd38:	str	r0, [fp, #-12]
    cd3c:	ldr	r1, [fp, #-12]
    cd40:	ldr	r0, [fp, #-12]
    cd44:	cmp	r0, #20
    cd48:	str	r1, [fp, #-40]	; 0xffffffd8
    cd4c:	bge	cd5c <lell_print@@Base+0x128>
    cd50:	ldr	r0, [fp, #-12]
    cd54:	str	r0, [fp, #-44]	; 0xffffffd4
    cd58:	b	cd68 <lell_print@@Base+0x134>
    cd5c:	movw	r0, #20
    cd60:	str	r0, [fp, #-44]	; 0xffffffd4
    cd64:	b	cd68 <lell_print@@Base+0x134>
    cd68:	ldr	r0, [fp, #-44]	; 0xffffffd4
    cd6c:	ldr	r1, [pc, #1500]	; d350 <lell_print@@Base+0x71c>
    cd70:	add	r1, pc, r1
    cd74:	ldr	r2, [pc, #1496]	; d354 <lell_print@@Base+0x720>
    cd78:	add	r2, pc, r2
    cd7c:	ldr	r3, [pc, #1548]	; d390 <lell_print@@Base+0x75c>
    cd80:	add	r3, pc, r3
    cd84:	add	r0, r3, r0, lsl #2
    cd88:	ldr	r0, [r0]
    cd8c:	str	r0, [fp, #-48]	; 0xffffffd0
    cd90:	mov	r0, r1
    cd94:	ldr	r1, [fp, #-40]	; 0xffffffd8
    cd98:	ldr	r3, [fp, #-48]	; 0xffffffd0
    cd9c:	str	r2, [fp, #-52]	; 0xffffffcc
    cda0:	mov	r2, r3
    cda4:	bl	2588 <printf@plt>
    cda8:	b	cdb0 <lell_print@@Base+0x17c>
    cdac:	b	cdb0 <lell_print@@Base+0x17c>
    cdb0:	b	d1fc <lell_print@@Base+0x5c8>
    cdb4:	ldr	r0, [fp, #-4]
    cdb8:	ldrb	r1, [r0, #100]	; 0x64
    cdbc:	ldr	r2, [pc, #1488]	; d394 <lell_print@@Base+0x760>
    cdc0:	add	r2, pc, r2
    cdc4:	ldr	r3, [pc, #1484]	; d398 <lell_print@@Base+0x764>
    cdc8:	add	r3, pc, r3
    cdcc:	tst	r1, #1
    cdd0:	movne	r3, r2
    cdd4:	ldr	r1, [r0, #64]	; 0x40
    cdd8:	ldr	r0, [r0, #72]	; 0x48
    cddc:	ldr	r2, [pc, #1464]	; d39c <lell_print@@Base+0x768>
    cde0:	add	r2, pc, r2
    cde4:	str	r0, [sp, #56]	; 0x38
    cde8:	mov	r0, r2
    cdec:	mov	r2, r3
    cdf0:	ldr	r3, [sp, #56]	; 0x38
    cdf4:	bl	2588 <printf@plt>
    cdf8:	ldr	r1, [fp, #-4]
    cdfc:	ldrb	r1, [r1, #68]	; 0x44
    ce00:	ldr	r2, [pc, #1432]	; d3a0 <lell_print@@Base+0x76c>
    ce04:	add	r2, pc, r2
    ce08:	str	r0, [sp, #52]	; 0x34
    ce0c:	mov	r0, r2
    ce10:	bl	2588 <printf@plt>
    ce14:	ldr	r1, [fp, #-4]
    ce18:	str	r0, [sp, #48]	; 0x30
    ce1c:	mov	r0, r1
    ce20:	bl	272c <lell_get_adv_type_str@plt>
    ce24:	ldr	r1, [pc, #1400]	; d3a4 <lell_print@@Base+0x770>
    ce28:	add	r1, pc, r1
    ce2c:	str	r0, [sp, #44]	; 0x2c
    ce30:	mov	r0, r1
    ce34:	ldr	r1, [sp, #44]	; 0x2c
    ce38:	bl	2588 <printf@plt>
    ce3c:	ldr	r1, [fp, #-4]
    ce40:	ldrb	r1, [r1, #80]	; 0x50
    ce44:	mov	r2, r1
    ce48:	cmp	r1, #6
    ce4c:	str	r2, [sp, #40]	; 0x28
    ce50:	bhi	d1f8 <lell_print@@Base+0x5c4>
    ce54:	add	r0, pc, #8
    ce58:	ldr	r1, [sp, #40]	; 0x28
    ce5c:	ldr	r2, [r0, r1, lsl #2]
    ce60:	add	pc, r0, r2
    ce64:	andeq	r0, r0, ip, lsl r0
    ce68:	ldrdeq	r0, [r0], -ip
    ce6c:	andeq	r0, r0, ip, lsl r0
    ce70:	andeq	r0, r0, r8, lsl r1
    ce74:	andeq	r0, r0, r4, asr r1
    ce78:	andeq	r0, r0, r0, lsl #4
    ce7c:	andeq	r0, r0, ip, lsl r0
    ce80:	ldr	r0, [pc, #1208]	; d340 <lell_print@@Base+0x70c>
    ce84:	add	r0, pc, r0
    ce88:	ldr	r1, [fp, #-4]
    ce8c:	ldr	r2, [fp, #-4]
    ce90:	ldr	r3, [r2, #84]	; 0x54
    ce94:	movw	r2, #6
    ce98:	bl	d3b4 <lell_print@@Base+0x780>
    ce9c:	ldr	r0, [fp, #-4]
    cea0:	ldr	r0, [r0, #72]	; 0x48
    cea4:	sub	r0, r0, #6
    cea8:	cmp	r0, #0
    ceac:	ble	cf3c <lell_print@@Base+0x308>
    ceb0:	ldr	r0, [pc, #1164]	; d344 <lell_print@@Base+0x710>
    ceb4:	add	r0, pc, r0
    ceb8:	bl	2588 <printf@plt>
    cebc:	movw	r1, #0
    cec0:	str	r1, [fp, #-8]
    cec4:	ldr	r0, [fp, #-8]
    cec8:	ldr	r1, [fp, #-4]
    cecc:	ldr	r1, [r1, #72]	; 0x48
    ced0:	sub	r1, r1, #6
    ced4:	cmp	r0, r1
    ced8:	bge	cf0c <lell_print@@Base+0x2d8>
    cedc:	ldr	r0, [pc, #1128]	; d34c <lell_print@@Base+0x718>
    cee0:	add	r0, pc, r0
    cee4:	ldr	r1, [fp, #-4]
    cee8:	ldr	r2, [fp, #-8]
    ceec:	add	r2, r2, #12
    cef0:	add	r1, r1, r2
    cef4:	ldrb	r1, [r1]
    cef8:	bl	2588 <printf@plt>
    cefc:	ldr	r0, [fp, #-8]
    cf00:	add	r0, r0, #1
    cf04:	str	r0, [fp, #-8]
    cf08:	b	cec4 <lell_print@@Base+0x290>
    cf0c:	ldr	r0, [pc, #1076]	; d348 <lell_print@@Base+0x714>
    cf10:	add	r0, pc, r0
    cf14:	bl	2588 <printf@plt>
    cf18:	ldr	r1, [fp, #-4]
    cf1c:	add	r1, r1, #12
    cf20:	ldr	r2, [fp, #-4]
    cf24:	ldr	r2, [r2, #72]	; 0x48
    cf28:	sub	r2, r2, #6
    cf2c:	str	r0, [sp, #36]	; 0x24
    cf30:	mov	r0, r1
    cf34:	mov	r1, r2
    cf38:	bl	d498 <lell_print@@Base+0x864>
    cf3c:	b	d1f8 <lell_print@@Base+0x5c4>
    cf40:	ldr	r0, [pc, #1012]	; d33c <lell_print@@Base+0x708>
    cf44:	add	r0, pc, r0
    cf48:	ldr	r1, [fp, #-4]
    cf4c:	ldr	r2, [fp, #-4]
    cf50:	ldr	r3, [r2, #84]	; 0x54
    cf54:	movw	r2, #6
    cf58:	bl	d3b4 <lell_print@@Base+0x780>
    cf5c:	ldr	r0, [pc, #980]	; d338 <lell_print@@Base+0x704>
    cf60:	add	r0, pc, r0
    cf64:	ldr	r1, [fp, #-4]
    cf68:	ldr	r2, [fp, #-4]
    cf6c:	ldr	r3, [r2, #88]	; 0x58
    cf70:	movw	r2, #12
    cf74:	bl	d3b4 <lell_print@@Base+0x780>
    cf78:	b	d1f8 <lell_print@@Base+0x5c4>
    cf7c:	ldr	r0, [pc, #944]	; d334 <lell_print@@Base+0x700>
    cf80:	add	r0, pc, r0
    cf84:	ldr	r1, [fp, #-4]
    cf88:	ldr	r2, [fp, #-4]
    cf8c:	ldr	r3, [r2, #84]	; 0x54
    cf90:	movw	r2, #6
    cf94:	bl	d3b4 <lell_print@@Base+0x780>
    cf98:	ldr	r0, [pc, #912]	; d330 <lell_print@@Base+0x6fc>
    cf9c:	add	r0, pc, r0
    cfa0:	ldr	r1, [fp, #-4]
    cfa4:	ldr	r2, [fp, #-4]
    cfa8:	ldr	r3, [r2, #88]	; 0x58
    cfac:	movw	r2, #12
    cfb0:	bl	d3b4 <lell_print@@Base+0x780>
    cfb4:	b	d1f8 <lell_print@@Base+0x5c4>
    cfb8:	ldr	r0, [pc, #868]	; d324 <lell_print@@Base+0x6f0>
    cfbc:	add	r0, pc, r0
    cfc0:	ldr	r1, [fp, #-4]
    cfc4:	ldr	r2, [fp, #-4]
    cfc8:	ldr	r3, [r2, #84]	; 0x54
    cfcc:	movw	r2, #6
    cfd0:	bl	d3b4 <lell_print@@Base+0x780>
    cfd4:	ldr	r0, [pc, #836]	; d320 <lell_print@@Base+0x6ec>
    cfd8:	add	r0, pc, r0
    cfdc:	bl	2588 <printf@plt>
    cfe0:	movw	r1, #0
    cfe4:	str	r1, [fp, #-8]
    cfe8:	ldr	r0, [fp, #-8]
    cfec:	ldr	r1, [fp, #-4]
    cff0:	ldr	r1, [r1, #72]	; 0x48
    cff4:	sub	r1, r1, #6
    cff8:	cmp	r0, r1
    cffc:	bge	d030 <lell_print@@Base+0x3fc>
    d000:	ldr	r0, [pc, #804]	; d32c <lell_print@@Base+0x6f8>
    d004:	add	r0, pc, r0
    d008:	ldr	r1, [fp, #-4]
    d00c:	ldr	r2, [fp, #-8]
    d010:	add	r2, r2, #12
    d014:	add	r1, r1, r2
    d018:	ldrb	r1, [r1]
    d01c:	bl	2588 <printf@plt>
    d020:	ldr	r0, [fp, #-8]
    d024:	add	r0, r0, #1
    d028:	str	r0, [fp, #-8]
    d02c:	b	cfe8 <lell_print@@Base+0x3b4>
    d030:	ldr	r0, [pc, #752]	; d328 <lell_print@@Base+0x6f4>
    d034:	add	r0, pc, r0
    d038:	bl	2588 <printf@plt>
    d03c:	ldr	r1, [fp, #-4]
    d040:	add	r1, r1, #12
    d044:	ldr	r2, [fp, #-4]
    d048:	ldr	r2, [r2, #72]	; 0x48
    d04c:	sub	r2, r2, #6
    d050:	str	r0, [sp, #32]
    d054:	mov	r0, r1
    d058:	mov	r1, r2
    d05c:	bl	d498 <lell_print@@Base+0x864>
    d060:	b	d1f8 <lell_print@@Base+0x5c4>
    d064:	ldr	r0, [pc, #676]	; d310 <lell_print@@Base+0x6dc>
    d068:	add	r0, pc, r0
    d06c:	ldr	r1, [fp, #-4]
    d070:	ldr	r2, [fp, #-4]
    d074:	ldr	r3, [r2, #84]	; 0x54
    d078:	movw	r2, #6
    d07c:	bl	d3b4 <lell_print@@Base+0x780>
    d080:	ldr	r0, [pc, #644]	; d30c <lell_print@@Base+0x6d8>
    d084:	add	r0, pc, r0
    d088:	ldr	r1, [fp, #-4]
    d08c:	ldr	r2, [fp, #-4]
    d090:	ldr	r3, [r2, #88]	; 0x58
    d094:	movw	r2, #12
    d098:	bl	d3b4 <lell_print@@Base+0x780>
    d09c:	ldr	r0, [pc, #612]	; d308 <lell_print@@Base+0x6d4>
    d0a0:	add	r0, pc, r0
    d0a4:	ldr	r1, [fp, #-4]
    d0a8:	movw	r2, #18
    d0ac:	bl	debc <lell_print@@Base+0x1288>
    d0b0:	ldr	r0, [pc, #588]	; d304 <lell_print@@Base+0x6d0>
    d0b4:	add	r0, pc, r0
    d0b8:	ldr	r1, [fp, #-4]
    d0bc:	movw	r2, #22
    d0c0:	bl	df64 <lell_print@@Base+0x1330>
    d0c4:	ldr	r0, [pc, #564]	; d300 <lell_print@@Base+0x6cc>
    d0c8:	add	r0, pc, r0
    d0cc:	ldr	r1, [fp, #-4]
    d0d0:	movw	r2, #25
    d0d4:	bl	dfec <lell_print@@Base+0x13b8>
    d0d8:	ldr	r0, [pc, #540]	; d2fc <lell_print@@Base+0x6c8>
    d0dc:	add	r0, pc, r0
    d0e0:	ldr	r1, [fp, #-4]
    d0e4:	movw	r2, #26
    d0e8:	bl	e04c <lell_print@@Base+0x1418>
    d0ec:	ldr	r0, [pc, #516]	; d2f8 <lell_print@@Base+0x6c4>
    d0f0:	add	r0, pc, r0
    d0f4:	ldr	r1, [fp, #-4]
    d0f8:	movw	r2, #28
    d0fc:	bl	e04c <lell_print@@Base+0x1418>
    d100:	ldr	r0, [pc, #492]	; d2f4 <lell_print@@Base+0x6c0>
    d104:	add	r0, pc, r0
    d108:	ldr	r1, [fp, #-4]
    d10c:	movw	r2, #30
    d110:	bl	e04c <lell_print@@Base+0x1418>
    d114:	ldr	r0, [pc, #468]	; d2f0 <lell_print@@Base+0x6bc>
    d118:	add	r0, pc, r0
    d11c:	ldr	r1, [fp, #-4]
    d120:	movw	r2, #32
    d124:	bl	e04c <lell_print@@Base+0x1418>
    d128:	ldr	r0, [pc, #444]	; d2ec <lell_print@@Base+0x6b8>
    d12c:	add	r0, pc, r0
    d130:	bl	2588 <printf@plt>
    d134:	movw	r1, #0
    d138:	str	r1, [fp, #-8]
    d13c:	ldr	r0, [fp, #-8]
    d140:	cmp	r0, #5
    d144:	bge	d178 <lell_print@@Base+0x544>
    d148:	ldr	r0, [pc, #460]	; d31c <lell_print@@Base+0x6e8>
    d14c:	add	r0, pc, r0
    d150:	ldr	r1, [fp, #-4]
    d154:	ldr	r2, [fp, #-8]
    d158:	add	r2, r2, #34	; 0x22
    d15c:	add	r1, r1, r2
    d160:	ldrb	r1, [r1]
    d164:	bl	2588 <printf@plt>
    d168:	ldr	r0, [fp, #-8]
    d16c:	add	r0, r0, #1
    d170:	str	r0, [fp, #-8]
    d174:	b	d13c <lell_print@@Base+0x508>
    d178:	ldr	r0, [pc, #404]	; d314 <lell_print@@Base+0x6e0>
    d17c:	add	r0, pc, r0
    d180:	ldr	r1, [pc, #400]	; d318 <lell_print@@Base+0x6e4>
    d184:	add	r1, pc, r1
    d188:	ldr	r2, [pc, #536]	; d3a8 <lell_print@@Base+0x774>
    d18c:	add	r2, pc, r2
    d190:	str	r0, [sp, #28]
    d194:	mov	r0, r2
    d198:	str	r1, [sp, #24]
    d19c:	bl	2588 <printf@plt>
    d1a0:	ldr	r1, [fp, #-4]
    d1a4:	ldrb	r1, [r1, #39]	; 0x27
    d1a8:	and	r1, r1, #31
    d1ac:	ldr	r2, [pc, #504]	; d3ac <lell_print@@Base+0x778>
    d1b0:	add	r2, pc, r2
    d1b4:	str	r0, [sp, #20]
    d1b8:	mov	r0, r2
    d1bc:	bl	2588 <printf@plt>
    d1c0:	ldr	r1, [fp, #-4]
    d1c4:	ldrb	r1, [r1, #39]	; 0x27
    d1c8:	lsr	r1, r1, #5
    d1cc:	mov	r2, r1
    d1d0:	ldr	r3, [pc, #472]	; d3b0 <lell_print@@Base+0x77c>
    d1d4:	add	r3, pc, r3
    d1d8:	add	r3, r3, r1, lsl #2
    d1dc:	ldr	r3, [r3]
    d1e0:	ldr	ip, [sp, #28]
    d1e4:	str	r0, [sp, #16]
    d1e8:	mov	r0, ip
    d1ec:	str	r2, [sp, #12]
    d1f0:	mov	r2, r3
    d1f4:	bl	2588 <printf@plt>
    d1f8:	b	d1fc <lell_print@@Base+0x5c8>
    d1fc:	ldr	r0, [pc, #344]	; d35c <lell_print@@Base+0x728>
    d200:	add	r0, pc, r0
    d204:	bl	2588 <printf@plt>
    d208:	ldr	r1, [pc, #328]	; d358 <lell_print@@Base+0x724>
    d20c:	add	r1, pc, r1
    d210:	str	r0, [sp, #8]
    d214:	mov	r0, r1
    d218:	bl	2588 <printf@plt>
    d21c:	movw	r1, #6
    d220:	str	r1, [fp, #-8]
    d224:	ldr	r0, [fp, #-8]
    d228:	ldr	r1, [fp, #-4]
    d22c:	ldr	r1, [r1, #72]	; 0x48
    d230:	add	r1, r1, #6
    d234:	cmp	r0, r1
    d238:	bge	d268 <lell_print@@Base+0x634>
    d23c:	ldr	r0, [pc, #300]	; d370 <lell_print@@Base+0x73c>
    d240:	add	r0, pc, r0
    d244:	ldr	r1, [fp, #-4]
    d248:	ldr	r2, [fp, #-8]
    d24c:	add	r1, r1, r2
    d250:	ldrb	r1, [r1]
    d254:	bl	2588 <printf@plt>
    d258:	ldr	r0, [fp, #-8]
    d25c:	add	r0, r0, #1
    d260:	str	r0, [fp, #-8]
    d264:	b	d224 <lell_print@@Base+0x5f0>
    d268:	ldr	r0, [pc, #244]	; d364 <lell_print@@Base+0x730>
    d26c:	add	r0, pc, r0
    d270:	bl	2588 <printf@plt>
    d274:	ldr	r1, [pc, #228]	; d360 <lell_print@@Base+0x72c>
    d278:	add	r1, pc, r1
    d27c:	str	r0, [sp, #4]
    d280:	mov	r0, r1
    d284:	bl	2588 <printf@plt>
    d288:	movw	r1, #0
    d28c:	str	r1, [fp, #-8]
    d290:	ldr	r0, [fp, #-8]
    d294:	cmp	r0, #3
    d298:	bge	d2d8 <lell_print@@Base+0x6a4>
    d29c:	ldr	r0, [pc, #200]	; d36c <lell_print@@Base+0x738>
    d2a0:	add	r0, pc, r0
    d2a4:	ldr	r1, [fp, #-4]
    d2a8:	ldr	r2, [fp, #-4]
    d2ac:	ldr	r2, [r2, #72]	; 0x48
    d2b0:	add	r2, r2, #6
    d2b4:	ldr	r3, [fp, #-8]
    d2b8:	add	r2, r2, r3
    d2bc:	add	r1, r1, r2
    d2c0:	ldrb	r1, [r1]
    d2c4:	bl	2588 <printf@plt>
    d2c8:	ldr	r0, [fp, #-8]
    d2cc:	add	r0, r0, #1
    d2d0:	str	r0, [fp, #-8]
    d2d4:	b	d290 <lell_print@@Base+0x65c>
    d2d8:	ldr	r0, [pc, #136]	; d368 <lell_print@@Base+0x734>
    d2dc:	add	r0, pc, r0
    d2e0:	bl	2588 <printf@plt>
    d2e4:	mov	sp, fp
    d2e8:	pop	{fp, pc}
    d2ec:			; <UNDEFINED> instruction: 0x000107b9
    d2f0:	andeq	r0, r1, r3, asr #15
    d2f4:	andeq	r0, r1, sp, asr #15
    d2f8:	ldrdeq	r0, [r1], -r6
    d2fc:	ldrdeq	r0, [r1], -lr
    d300:	andeq	r0, r1, r8, ror #15
    d304:	strdeq	r0, [r1], -r2
    d308:	strdeq	r0, [r1], -lr
    d30c:	andeq	r0, r1, r4, ror #15
    d310:	andeq	r0, r1, r5, lsl r8
    d314:	andeq	r0, r1, pc, ror r7
    d318:	muleq	r2, r0, r0
    d31c:	andeq	r0, r1, sp, asr fp
    d320:			; <UNDEFINED> instruction: 0x000108b5
    d324:	andeq	r0, r1, ip, lsr #17
    d328:	andeq	r0, r1, lr, lsr #22
    d32c:	andeq	r0, r1, r5, lsr #25
    d330:	andeq	r0, r1, ip, asr #17
    d334:	andeq	r0, r1, r5, lsl #18
    d338:	andeq	r0, r1, sp, lsl r9
    d33c:	andeq	r0, r1, r4, lsr #18
    d340:	andeq	r0, r1, r4, ror #19
    d344:			; <UNDEFINED> instruction: 0x000109bc
    d348:	andeq	r0, r1, r2, asr ip
    d34c:	andeq	r0, r1, r9, asr #27
    d350:	andeq	r0, r1, sp, lsr #21
    d354:	andeq	r7, r2, r8, asr #8
    d358:	andeq	r0, r1, r0, lsl #14
    d35c:	andeq	r0, r1, r2, ror #18
    d360:	muleq	r1, pc, r6	; <UNPREDICTABLE>
    d364:	strdeq	r0, [r1], -r6
    d368:	andeq	r0, r1, r6, lsl #17
    d36c:	andeq	r0, r1, r9, lsl #20
    d370:	andeq	r0, r1, r9, ror #20
    d374:	strdeq	r0, [r1], -r7
    d378:	andeq	r0, r1, sp, ror #19
    d37c:			; <UNDEFINED> instruction: 0x000109b4
    d380:			; <UNDEFINED> instruction: 0x000109b9
    d384:	andeq	r7, r2, r4, ror #9
    d388:	andeq	r0, r1, ip, lsr #19
    d38c:	muleq	r1, r7, r9
    d390:	andeq	r7, r2, r0, asr #8
    d394:	andeq	r0, r1, r7, lsr #17
    d398:	muleq	r1, sp, r8
    d39c:	andeq	r0, r1, r2, asr sl
    d3a0:	andeq	r0, r1, r9, ror #16
    d3a4:	andeq	r0, r1, r1, lsr sl
    d3a8:	ldrdeq	r0, [r1], -r6
    d3ac:	andeq	r0, r1, lr, lsr r7
    d3b0:	andeq	r7, r2, r0, asr #32
    d3b4:	push	{fp, lr}
    d3b8:	mov	fp, sp
    d3bc:	sub	sp, sp, #24
    d3c0:	ldr	ip, [pc, #188]	; d484 <lell_print@@Base+0x850>
    d3c4:	add	ip, pc, ip
    d3c8:	str	r0, [fp, #-4]
    d3cc:	str	r1, [fp, #-8]
    d3d0:	str	r2, [sp, #12]
    d3d4:	str	r3, [sp, #8]
    d3d8:	ldr	r1, [fp, #-4]
    d3dc:	ldr	r0, [fp, #-8]
    d3e0:	ldr	r2, [sp, #12]
    d3e4:	add	r2, r2, #5
    d3e8:	add	r0, r0, r2
    d3ec:	ldrb	r2, [r0]
    d3f0:	mov	r0, ip
    d3f4:	bl	2588 <printf@plt>
    d3f8:	movw	r1, #4
    d3fc:	str	r1, [sp, #4]
    d400:	ldr	r0, [sp, #4]
    d404:	cmp	r0, #0
    d408:	blt	d444 <lell_print@@Base+0x810>
    d40c:	ldr	r0, [pc, #128]	; d494 <lell_print@@Base+0x860>
    d410:	add	r0, pc, r0
    d414:	ldr	r1, [fp, #-8]
    d418:	ldr	r2, [sp, #12]
    d41c:	ldr	r3, [sp, #4]
    d420:	add	r2, r2, r3
    d424:	add	r1, r1, r2
    d428:	ldrb	r1, [r1]
    d42c:	bl	2588 <printf@plt>
    d430:	ldr	r0, [sp, #4]
    d434:	mvn	r1, #0
    d438:	add	r0, r0, r1
    d43c:	str	r0, [sp, #4]
    d440:	b	d400 <lell_print@@Base+0x7cc>
    d444:	ldr	r0, [pc, #60]	; d488 <lell_print@@Base+0x854>
    d448:	add	r0, pc, r0
    d44c:	ldr	r1, [pc, #56]	; d48c <lell_print@@Base+0x858>
    d450:	add	r1, pc, r1
    d454:	ldr	r2, [pc, #52]	; d490 <lell_print@@Base+0x85c>
    d458:	add	r2, pc, r2
    d45c:	ldr	r3, [sp, #8]
    d460:	cmp	r3, #0
    d464:	movw	r3, #0
    d468:	movne	r3, #1
    d46c:	tst	r3, #1
    d470:	movne	r2, r1
    d474:	mov	r1, r2
    d478:	bl	2588 <printf@plt>
    d47c:	mov	sp, fp
    d480:	pop	{fp, pc}
    d484:			; <UNDEFINED> instruction: 0x000106b0
    d488:	andeq	r0, r1, sp, lsr r6
    d48c:	andeq	r0, r1, ip, lsr r6
    d490:	andeq	r0, r1, fp, lsr r6
    d494:	andeq	r0, r1, pc, ror #12
    d498:	push	{fp, lr}
    d49c:	mov	fp, sp
    d4a0:	sub	sp, sp, #128	; 0x80
    d4a4:	str	r0, [fp, #-4]
    d4a8:	str	r1, [fp, #-8]
    d4ac:	movw	r0, #0
    d4b0:	str	r0, [fp, #-12]
    d4b4:	ldr	r0, [fp, #-12]
    d4b8:	ldr	r1, [fp, #-8]
    d4bc:	cmp	r0, r1
    d4c0:	bge	dde4 <lell_print@@Base+0x11b0>
    d4c4:	ldr	r0, [fp, #-4]
    d4c8:	ldr	r1, [fp, #-12]
    d4cc:	add	r0, r0, r1
    d4d0:	ldrb	r0, [r0]
    d4d4:	str	r0, [fp, #-16]
    d4d8:	ldr	r0, [fp, #-12]
    d4dc:	add	r0, r0, #1
    d4e0:	str	r0, [fp, #-12]
    d4e4:	ldr	r0, [fp, #-12]
    d4e8:	ldr	r1, [fp, #-16]
    d4ec:	add	r0, r0, r1
    d4f0:	ldr	r1, [fp, #-8]
    d4f4:	cmp	r0, r1
    d4f8:	ble	d518 <lell_print@@Base+0x8e4>
    d4fc:	ldr	r0, [pc, #2472]	; deac <lell_print@@Base+0x1278>
    d500:	add	r0, pc, r0
    d504:	ldr	r1, [fp, #-12]
    d508:	ldr	r2, [fp, #-16]
    d50c:	ldr	r3, [fp, #-8]
    d510:	bl	2588 <printf@plt>
    d514:	b	dde4 <lell_print@@Base+0x11b0>
    d518:	ldr	r0, [fp, #-16]
    d51c:	cmp	r0, #0
    d520:	bne	d534 <lell_print@@Base+0x900>
    d524:	ldr	r0, [pc, #2428]	; dea8 <lell_print@@Base+0x1274>
    d528:	add	r0, pc, r0
    d52c:	bl	2588 <printf@plt>
    d530:	b	dde4 <lell_print@@Base+0x11b0>
    d534:	ldr	r0, [fp, #-4]
    d538:	ldr	r1, [fp, #-12]
    d53c:	ldrb	r0, [r0, r1]
    d540:	strb	r0, [fp, #-21]	; 0xffffffeb
    d544:	ldrb	r1, [fp, #-21]	; 0xffffffeb
    d548:	ldr	r0, [pc, #2400]	; deb0 <lell_print@@Base+0x127c>
    d54c:	add	r0, pc, r0
    d550:	bl	2588 <printf@plt>
    d554:	ldrb	r1, [fp, #-21]	; 0xffffffeb
    d558:	mov	r2, r1
    d55c:	cmp	r1, #1
    d560:	str	r2, [fp, #-56]	; 0xffffffc8
    d564:	beq	d5fc <lell_print@@Base+0x9c8>
    d568:	b	d56c <lell_print@@Base+0x938>
    d56c:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d570:	cmp	r0, #2
    d574:	beq	d74c <lell_print@@Base+0xb18>
    d578:	b	d57c <lell_print@@Base+0x948>
    d57c:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d580:	cmp	r0, #3
    d584:	beq	d75c <lell_print@@Base+0xb28>
    d588:	b	d58c <lell_print@@Base+0x958>
    d58c:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d590:	cmp	r0, #6
    d594:	beq	d7e8 <lell_print@@Base+0xbb4>
    d598:	b	d59c <lell_print@@Base+0x968>
    d59c:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d5a0:	cmp	r0, #7
    d5a4:	beq	d7f8 <lell_print@@Base+0xbc4>
    d5a8:	b	d5ac <lell_print@@Base+0x978>
    d5ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d5b0:	cmp	r0, #9
    d5b4:	beq	d8e4 <lell_print@@Base+0xcb0>
    d5b8:	b	d5bc <lell_print@@Base+0x988>
    d5bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d5c0:	cmp	r0, #10
    d5c4:	beq	d9b8 <lell_print@@Base+0xd84>
    d5c8:	b	d5cc <lell_print@@Base+0x998>
    d5cc:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d5d0:	cmp	r0, #18
    d5d4:	beq	da2c <lell_print@@Base+0xdf8>
    d5d8:	b	d5dc <lell_print@@Base+0x9a8>
    d5dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d5e0:	cmp	r0, #22
    d5e4:	beq	db30 <lell_print@@Base+0xefc>
    d5e8:	b	d5ec <lell_print@@Base+0x9b8>
    d5ec:	ldr	r0, [fp, #-56]	; 0xffffffc8
    d5f0:	cmp	r0, #255	; 0xff
    d5f4:	beq	dc38 <lell_print@@Base+0x1004>
    d5f8:	b	dd58 <lell_print@@Base+0x1124>
    d5fc:	ldr	r0, [pc, #2172]	; de80 <lell_print@@Base+0x124c>
    d600:	add	r0, pc, r0
    d604:	bl	2588 <printf@plt>
    d608:	ldr	r1, [pc, #2156]	; de7c <lell_print@@Base+0x1248>
    d60c:	add	r1, pc, r1
    d610:	str	r0, [fp, #-60]	; 0xffffffc4
    d614:	mov	r0, r1
    d618:	bl	2588 <printf@plt>
    d61c:	movw	r1, #0
    d620:	str	r1, [fp, #-20]	; 0xffffffec
    d624:	ldr	r0, [fp, #-20]	; 0xffffffec
    d628:	cmp	r0, #8
    d62c:	bge	d690 <lell_print@@Base+0xa5c>
    d630:	ldr	r0, [pc, #2140]	; de94 <lell_print@@Base+0x1260>
    d634:	add	r0, pc, r0
    d638:	ldr	r1, [fp, #-4]
    d63c:	ldr	r2, [fp, #-12]
    d640:	add	r2, r2, #1
    d644:	add	r1, r1, r2
    d648:	ldrb	r1, [r1]
    d64c:	ldr	r2, [fp, #-20]	; 0xffffffec
    d650:	movw	r3, #7
    d654:	sub	r2, r3, r2
    d658:	movw	r3, #1
    d65c:	lsl	r2, r3, r2
    d660:	and	r1, r1, r2
    d664:	cmp	r1, #0
    d668:	movw	r1, #0
    d66c:	movne	r1, #1
    d670:	tst	r1, #1
    d674:	moveq	r3, #0
    d678:	mov	r1, r3
    d67c:	bl	2588 <printf@plt>
    d680:	ldr	r0, [fp, #-20]	; 0xffffffec
    d684:	add	r0, r0, #1
    d688:	str	r0, [fp, #-20]	; 0xffffffec
    d68c:	b	d624 <lell_print@@Base+0x9f0>
    d690:	ldr	r0, [pc, #2028]	; de84 <lell_print@@Base+0x1250>
    d694:	add	r0, pc, r0
    d698:	bl	2588 <printf@plt>
    d69c:	movw	r1, #0
    d6a0:	str	r1, [fp, #-20]	; 0xffffffec
    d6a4:	ldr	r0, [fp, #-20]	; 0xffffffec
    d6a8:	cmp	r0, #8
    d6ac:	bge	d73c <lell_print@@Base+0xb08>
    d6b0:	ldr	r0, [fp, #-4]
    d6b4:	ldr	r1, [fp, #-12]
    d6b8:	add	r1, r1, #1
    d6bc:	add	r0, r0, r1
    d6c0:	ldrb	r0, [r0]
    d6c4:	ldr	r1, [fp, #-20]	; 0xffffffec
    d6c8:	movw	r2, #1
    d6cc:	lsl	r1, r2, r1
    d6d0:	and	r0, r0, r1
    d6d4:	cmp	r0, #0
    d6d8:	beq	d728 <lell_print@@Base+0xaf4>
    d6dc:	ldr	r0, [pc, #1960]	; de8c <lell_print@@Base+0x1258>
    d6e0:	add	r0, pc, r0
    d6e4:	ldr	r1, [pc, #1956]	; de90 <lell_print@@Base+0x125c>
    d6e8:	add	r1, pc, r1
    d6ec:	ldr	r2, [pc, #1984]	; deb4 <lell_print@@Base+0x1280>
    d6f0:	add	r2, pc, r2
    d6f4:	str	r0, [sp, #64]	; 0x40
    d6f8:	mov	r0, r2
    d6fc:	str	r1, [sp, #60]	; 0x3c
    d700:	bl	2588 <printf@plt>
    d704:	ldr	r1, [fp, #-20]	; 0xffffffec
    d708:	ldr	r2, [pc, #1960]	; deb8 <lell_print@@Base+0x1284>
    d70c:	add	r2, pc, r2
    d710:	add	r1, r2, r1, lsl #2
    d714:	ldr	r1, [r1]
    d718:	ldr	r2, [sp, #64]	; 0x40
    d71c:	str	r0, [sp, #56]	; 0x38
    d720:	mov	r0, r2
    d724:	bl	2588 <printf@plt>
    d728:	b	d72c <lell_print@@Base+0xaf8>
    d72c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d730:	add	r0, r0, #1
    d734:	str	r0, [fp, #-20]	; 0xffffffec
    d738:	b	d6a4 <lell_print@@Base+0xa70>
    d73c:	ldr	r0, [pc, #1860]	; de88 <lell_print@@Base+0x1254>
    d740:	add	r0, pc, r0
    d744:	bl	2588 <printf@plt>
    d748:	b	ddd0 <lell_print@@Base+0x119c>
    d74c:	ldr	r0, [pc, #1824]	; de74 <lell_print@@Base+0x1240>
    d750:	add	r0, pc, r0
    d754:	bl	2588 <printf@plt>
    d758:	b	d768 <lell_print@@Base+0xb34>
    d75c:	ldr	r0, [pc, #1804]	; de70 <lell_print@@Base+0x123c>
    d760:	add	r0, pc, r0
    d764:	bl	2588 <printf@plt>
    d768:	ldr	r0, [fp, #-16]
    d76c:	sub	r0, r0, #1
    d770:	add	r1, r0, r0, lsr #31
    d774:	bic	r1, r1, #1
    d778:	sub	r0, r0, r1
    d77c:	cmp	r0, #0
    d780:	bne	d7e4 <lell_print@@Base+0xbb0>
    d784:	movw	r0, #0
    d788:	str	r0, [fp, #-20]	; 0xffffffec
    d78c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d790:	ldr	r1, [fp, #-16]
    d794:	sub	r1, r1, #1
    d798:	cmp	r0, r1
    d79c:	bge	d7e0 <lell_print@@Base+0xbac>
    d7a0:	ldr	r0, [pc, #1744]	; de78 <lell_print@@Base+0x1244>
    d7a4:	add	r0, pc, r0
    d7a8:	ldr	r1, [fp, #-4]
    d7ac:	ldr	r2, [fp, #-12]
    d7b0:	add	r2, r2, #1
    d7b4:	ldr	r3, [fp, #-20]	; 0xffffffec
    d7b8:	add	r2, r2, r3
    d7bc:	add	r1, r1, r2
    d7c0:	str	r1, [fp, #-32]	; 0xffffffe0
    d7c4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    d7c8:	ldrh	r1, [r1]
    d7cc:	bl	2588 <printf@plt>
    d7d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    d7d4:	add	r0, r0, #2
    d7d8:	str	r0, [fp, #-20]	; 0xffffffec
    d7dc:	b	d78c <lell_print@@Base+0xb58>
    d7e0:	b	d7e4 <lell_print@@Base+0xbb0>
    d7e4:	b	ddd0 <lell_print@@Base+0x119c>
    d7e8:	ldr	r0, [pc, #1648]	; de60 <lell_print@@Base+0x122c>
    d7ec:	add	r0, pc, r0
    d7f0:	bl	2588 <printf@plt>
    d7f4:	b	d804 <lell_print@@Base+0xbd0>
    d7f8:	ldr	r0, [pc, #1628]	; de5c <lell_print@@Base+0x1228>
    d7fc:	add	r0, pc, r0
    d800:	bl	2588 <printf@plt>
    d804:	ldr	r0, [fp, #-16]
    d808:	sub	r0, r0, #1
    d80c:	asr	r1, r0, #31
    d810:	add	r1, r0, r1, lsr #28
    d814:	bic	r1, r1, #15
    d818:	sub	r0, r0, r1
    d81c:	cmp	r0, #0
    d820:	bne	d8cc <lell_print@@Base+0xc98>
    d824:	movw	r0, #0
    d828:	str	r0, [fp, #-20]	; 0xffffffec
    d82c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d830:	ldr	r1, [fp, #-16]
    d834:	sub	r1, r1, #1
    d838:	cmp	r0, r1
    d83c:	bge	d8c8 <lell_print@@Base+0xc94>
    d840:	ldr	r0, [fp, #-4]
    d844:	ldr	r1, [fp, #-12]
    d848:	ldr	r2, [fp, #-20]	; 0xffffffec
    d84c:	add	r1, r1, r2
    d850:	add	r0, r1, r0
    d854:	ldrb	r0, [r0, #1]
    d858:	asr	r1, r2, #31
    d85c:	add	r1, r2, r1, lsr #28
    d860:	bic	r1, r1, #15
    d864:	sub	r1, r2, r1
    d868:	movw	r2, #15
    d86c:	sub	r1, r2, r1
    d870:	sub	r2, fp, #48	; 0x30
    d874:	add	r1, r2, r1
    d878:	strb	r0, [r1]
    d87c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d880:	and	r0, r0, #15
    d884:	cmp	r0, #15
    d888:	bne	d8b4 <lell_print@@Base+0xc80>
    d88c:	ldr	r0, [pc, #1496]	; de6c <lell_print@@Base+0x1238>
    d890:	add	r0, pc, r0
    d894:	bl	2588 <printf@plt>
    d898:	sub	r1, fp, #48	; 0x30
    d89c:	str	r0, [sp, #52]	; 0x34
    d8a0:	mov	r0, r1
    d8a4:	bl	e118 <lell_print@@Base+0x14e4>
    d8a8:	ldr	r0, [pc, #1464]	; de68 <lell_print@@Base+0x1234>
    d8ac:	add	r0, pc, r0
    d8b0:	bl	2588 <printf@plt>
    d8b4:	b	d8b8 <lell_print@@Base+0xc84>
    d8b8:	ldr	r0, [fp, #-20]	; 0xffffffec
    d8bc:	add	r0, r0, #1
    d8c0:	str	r0, [fp, #-20]	; 0xffffffec
    d8c4:	b	d82c <lell_print@@Base+0xbf8>
    d8c8:	b	d8e0 <lell_print@@Base+0xcac>
    d8cc:	ldr	r0, [pc, #1424]	; de64 <lell_print@@Base+0x1230>
    d8d0:	add	r0, pc, r0
    d8d4:	ldr	r1, [fp, #-16]
    d8d8:	sub	r1, r1, #1
    d8dc:	bl	2588 <printf@plt>
    d8e0:	b	ddd0 <lell_print@@Base+0x119c>
    d8e4:	ldr	r0, [pc, #1380]	; de50 <lell_print@@Base+0x121c>
    d8e8:	add	r0, pc, r0
    d8ec:	bl	2588 <printf@plt>
    d8f0:	ldr	r1, [pc, #1364]	; de4c <lell_print@@Base+0x1218>
    d8f4:	add	r1, pc, r1
    d8f8:	str	r0, [sp, #48]	; 0x30
    d8fc:	mov	r0, r1
    d900:	bl	2588 <printf@plt>
    d904:	movw	r1, #1
    d908:	str	r1, [fp, #-20]	; 0xffffffec
    d90c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d910:	ldr	r1, [fp, #-16]
    d914:	cmp	r0, r1
    d918:	bge	d9a8 <lell_print@@Base+0xd74>
    d91c:	bl	278c <__ctype_b_loc@plt>
    d920:	ldr	r0, [r0]
    d924:	ldr	r1, [fp, #-4]
    d928:	ldr	r2, [fp, #-12]
    d92c:	ldr	r3, [fp, #-20]	; 0xffffffec
    d930:	add	r2, r2, r3
    d934:	ldrb	r1, [r1, r2]
    d938:	mov	r2, r1
    d93c:	add	r0, r0, r1, lsl #1
    d940:	ldrh	r0, [r0]
    d944:	and	r0, r0, #16384	; 0x4000
    d948:	cmp	r0, #0
    d94c:	beq	d970 <lell_print@@Base+0xd3c>
    d950:	ldr	r0, [fp, #-4]
    d954:	ldr	r1, [fp, #-12]
    d958:	ldr	r2, [fp, #-20]	; 0xffffffec
    d95c:	add	r1, r1, r2
    d960:	add	r0, r0, r1
    d964:	ldrb	r0, [r0]
    d968:	str	r0, [sp, #44]	; 0x2c
    d96c:	b	d97c <lell_print@@Base+0xd48>
    d970:	movw	r0, #46	; 0x2e
    d974:	str	r0, [sp, #44]	; 0x2c
    d978:	b	d97c <lell_print@@Base+0xd48>
    d97c:	ldr	r0, [sp, #44]	; 0x2c
    d980:	ldr	r1, [pc, #1232]	; de58 <lell_print@@Base+0x1224>
    d984:	add	r1, pc, r1
    d988:	str	r0, [sp, #40]	; 0x28
    d98c:	mov	r0, r1
    d990:	ldr	r1, [sp, #40]	; 0x28
    d994:	bl	2588 <printf@plt>
    d998:	ldr	r0, [fp, #-20]	; 0xffffffec
    d99c:	add	r0, r0, #1
    d9a0:	str	r0, [fp, #-20]	; 0xffffffec
    d9a4:	b	d90c <lell_print@@Base+0xcd8>
    d9a8:	ldr	r0, [pc, #1188]	; de54 <lell_print@@Base+0x1220>
    d9ac:	add	r0, pc, r0
    d9b0:	bl	2588 <printf@plt>
    d9b4:	b	ddd0 <lell_print@@Base+0x119c>
    d9b8:	ldr	r0, [pc, #1152]	; de40 <lell_print@@Base+0x120c>
    d9bc:	add	r0, pc, r0
    d9c0:	bl	2588 <printf@plt>
    d9c4:	ldr	r1, [pc, #1136]	; de3c <lell_print@@Base+0x1208>
    d9c8:	add	r1, pc, r1
    d9cc:	str	r0, [sp, #36]	; 0x24
    d9d0:	mov	r0, r1
    d9d4:	bl	2588 <printf@plt>
    d9d8:	ldr	r1, [fp, #-16]
    d9dc:	sub	r1, r1, #1
    d9e0:	cmp	r1, #1
    d9e4:	bne	da14 <lell_print@@Base+0xde0>
    d9e8:	ldr	r0, [pc, #1112]	; de48 <lell_print@@Base+0x1214>
    d9ec:	add	r0, pc, r0
    d9f0:	ldr	r1, [fp, #-4]
    d9f4:	ldr	r2, [fp, #-12]
    d9f8:	add	r2, r2, #1
    d9fc:	add	r1, r1, r2
    da00:	str	r1, [fp, #-28]	; 0xffffffe4
    da04:	ldr	r1, [fp, #-28]	; 0xffffffe4
    da08:	ldrb	r1, [r1]
    da0c:	bl	2588 <printf@plt>
    da10:	b	da28 <lell_print@@Base+0xdf4>
    da14:	ldr	r0, [pc, #1064]	; de44 <lell_print@@Base+0x1210>
    da18:	add	r0, pc, r0
    da1c:	ldr	r1, [fp, #-16]
    da20:	sub	r1, r1, #1
    da24:	bl	2588 <printf@plt>
    da28:	b	ddd0 <lell_print@@Base+0x119c>
    da2c:	ldr	r0, [pc, #1016]	; de2c <lell_print@@Base+0x11f8>
    da30:	add	r0, pc, r0
    da34:	bl	2588 <printf@plt>
    da38:	ldr	r1, [pc, #1000]	; de28 <lell_print@@Base+0x11f4>
    da3c:	add	r1, pc, r1
    da40:	str	r0, [sp, #32]
    da44:	mov	r0, r1
    da48:	bl	2588 <printf@plt>
    da4c:	ldr	r1, [fp, #-16]
    da50:	sub	r1, r1, #1
    da54:	cmp	r1, #4
    da58:	bne	db18 <lell_print@@Base+0xee4>
    da5c:	ldr	r0, [pc, #980]	; de38 <lell_print@@Base+0x1204>
    da60:	add	r0, pc, r0
    da64:	ldr	r1, [fp, #-4]
    da68:	ldr	r2, [fp, #-12]
    da6c:	add	r2, r2, #2
    da70:	add	r1, r1, r2
    da74:	ldrb	r1, [r1]
    da78:	lsl	r1, r1, #8
    da7c:	ldr	r2, [fp, #-4]
    da80:	ldr	r3, [fp, #-12]
    da84:	add	r3, r3, #1
    da88:	add	r2, r2, r3
    da8c:	ldrb	r2, [r2]
    da90:	orr	r1, r1, r2
    da94:	strh	r1, [fp, #-24]	; 0xffffffe8
    da98:	ldrh	r1, [fp, #-24]	; 0xffffffe8
    da9c:	vmov	s0, r1
    daa0:	vcvt.f64.s32	d16, s0
    daa4:	vmov.f64	d17, #116	; 0x3fa00000  1.250
    daa8:	vmul.f64	d16, d16, d17
    daac:	vmov	r2, r3, d16
    dab0:	bl	2588 <printf@plt>
    dab4:	ldr	r1, [pc, #888]	; de34 <lell_print@@Base+0x1200>
    dab8:	add	r1, pc, r1
    dabc:	ldr	r2, [fp, #-4]
    dac0:	ldr	r3, [fp, #-12]
    dac4:	add	r3, r3, #4
    dac8:	add	r2, r2, r3
    dacc:	ldrb	r2, [r2]
    dad0:	lsl	r2, r2, #8
    dad4:	ldr	r3, [fp, #-4]
    dad8:	ldr	ip, [fp, #-12]
    dadc:	add	ip, ip, #3
    dae0:	add	r3, r3, ip
    dae4:	ldrb	r3, [r3]
    dae8:	orr	r2, r2, r3
    daec:	strh	r2, [fp, #-24]	; 0xffffffe8
    daf0:	ldrh	r2, [fp, #-24]	; 0xffffffe8
    daf4:	vmov	s0, r2
    daf8:	vcvt.f64.s32	d16, s0
    dafc:	vmov.f64	d17, #116	; 0x3fa00000  1.250
    db00:	vmul.f64	d16, d16, d17
    db04:	str	r0, [sp, #28]
    db08:	mov	r0, r1
    db0c:	vmov	r2, r3, d16
    db10:	bl	2588 <printf@plt>
    db14:	b	db2c <lell_print@@Base+0xef8>
    db18:	ldr	r0, [pc, #784]	; de30 <lell_print@@Base+0x11fc>
    db1c:	add	r0, pc, r0
    db20:	ldr	r1, [fp, #-16]
    db24:	sub	r1, r1, #1
    db28:	bl	2588 <printf@plt>
    db2c:	b	ddd0 <lell_print@@Base+0x119c>
    db30:	ldr	r0, [pc, #728]	; de10 <lell_print@@Base+0x11dc>
    db34:	add	r0, pc, r0
    db38:	bl	2588 <printf@plt>
    db3c:	ldr	r1, [pc, #712]	; de0c <lell_print@@Base+0x11d8>
    db40:	add	r1, pc, r1
    db44:	str	r0, [sp, #24]
    db48:	mov	r0, r1
    db4c:	bl	2588 <printf@plt>
    db50:	ldr	r1, [fp, #-16]
    db54:	sub	r1, r1, #1
    db58:	cmp	r1, #2
    db5c:	blt	dc20 <lell_print@@Base+0xfec>
    db60:	ldr	r0, [pc, #688]	; de18 <lell_print@@Base+0x11e4>
    db64:	add	r0, pc, r0
    db68:	ldr	r1, [fp, #-4]
    db6c:	ldr	r2, [fp, #-12]
    db70:	add	r2, r2, #2
    db74:	add	r1, r1, r2
    db78:	ldrb	r1, [r1]
    db7c:	lsl	r1, r1, #8
    db80:	ldr	r2, [fp, #-4]
    db84:	ldr	r3, [fp, #-12]
    db88:	add	r3, r3, #1
    db8c:	add	r2, r2, r3
    db90:	ldrb	r2, [r2]
    db94:	orr	r1, r1, r2
    db98:	strh	r1, [fp, #-24]	; 0xffffffe8
    db9c:	ldrh	r1, [fp, #-24]	; 0xffffffe8
    dba0:	bl	2588 <printf@plt>
    dba4:	ldr	r1, [fp, #-16]
    dba8:	sub	r1, r1, #1
    dbac:	cmp	r1, #2
    dbb0:	ble	dc10 <lell_print@@Base+0xfdc>
    dbb4:	ldr	r0, [pc, #608]	; de1c <lell_print@@Base+0x11e8>
    dbb8:	add	r0, pc, r0
    dbbc:	bl	2588 <printf@plt>
    dbc0:	movw	r1, #3
    dbc4:	str	r1, [fp, #-20]	; 0xffffffec
    dbc8:	ldr	r0, [fp, #-20]	; 0xffffffec
    dbcc:	ldr	r1, [fp, #-16]
    dbd0:	cmp	r0, r1
    dbd4:	bge	dc0c <lell_print@@Base+0xfd8>
    dbd8:	ldr	r0, [pc, #580]	; de24 <lell_print@@Base+0x11f0>
    dbdc:	add	r0, pc, r0
    dbe0:	ldr	r1, [fp, #-4]
    dbe4:	ldr	r2, [fp, #-12]
    dbe8:	ldr	r3, [fp, #-20]	; 0xffffffec
    dbec:	add	r2, r2, r3
    dbf0:	add	r1, r1, r2
    dbf4:	ldrb	r1, [r1]
    dbf8:	bl	2588 <printf@plt>
    dbfc:	ldr	r0, [fp, #-20]	; 0xffffffec
    dc00:	add	r0, r0, #1
    dc04:	str	r0, [fp, #-20]	; 0xffffffec
    dc08:	b	dbc8 <lell_print@@Base+0xf94>
    dc0c:	b	dc10 <lell_print@@Base+0xfdc>
    dc10:	ldr	r0, [pc, #520]	; de20 <lell_print@@Base+0x11ec>
    dc14:	add	r0, pc, r0
    dc18:	bl	2588 <printf@plt>
    dc1c:	b	dc34 <lell_print@@Base+0x1000>
    dc20:	ldr	r0, [pc, #492]	; de14 <lell_print@@Base+0x11e0>
    dc24:	add	r0, pc, r0
    dc28:	ldr	r1, [fp, #-16]
    dc2c:	sub	r1, r1, #1
    dc30:	bl	2588 <printf@plt>
    dc34:	b	ddd0 <lell_print@@Base+0x119c>
    dc38:	ldr	r0, [pc, #432]	; ddf0 <lell_print@@Base+0x11bc>
    dc3c:	add	r0, pc, r0
    dc40:	bl	2588 <printf@plt>
    dc44:	ldr	r1, [pc, #416]	; ddec <lell_print@@Base+0x11b8>
    dc48:	add	r1, pc, r1
    dc4c:	str	r0, [sp, #20]
    dc50:	mov	r0, r1
    dc54:	bl	2588 <printf@plt>
    dc58:	ldr	r1, [fp, #-16]
    dc5c:	sub	r1, r1, #1
    dc60:	cmp	r1, #2
    dc64:	blt	dd40 <lell_print@@Base+0x110c>
    dc68:	ldr	r0, [fp, #-4]
    dc6c:	ldr	r1, [fp, #-12]
    dc70:	add	r1, r1, #2
    dc74:	add	r0, r0, r1
    dc78:	ldrb	r0, [r0]
    dc7c:	lsl	r0, r0, #8
    dc80:	ldr	r1, [fp, #-4]
    dc84:	ldr	r2, [fp, #-12]
    dc88:	add	r2, r2, #1
    dc8c:	add	r1, r1, r2
    dc90:	ldrb	r1, [r1]
    dc94:	orr	r0, r0, r1
    dc98:	strh	r0, [fp, #-50]	; 0xffffffce
    dc9c:	ldrh	r0, [fp, #-50]	; 0xffffffce
    dca0:	bl	2888 <bt_compidtostr@plt>
    dca4:	ldr	r1, [pc, #340]	; de00 <lell_print@@Base+0x11cc>
    dca8:	add	r1, pc, r1
    dcac:	str	r0, [sp, #16]
    dcb0:	mov	r0, r1
    dcb4:	ldr	r1, [sp, #16]
    dcb8:	bl	2588 <printf@plt>
    dcbc:	ldr	r1, [pc, #312]	; ddfc <lell_print@@Base+0x11c8>
    dcc0:	add	r1, pc, r1
    dcc4:	str	r0, [sp, #12]
    dcc8:	mov	r0, r1
    dccc:	bl	2588 <printf@plt>
    dcd0:	ldr	r1, [pc, #288]	; ddf8 <lell_print@@Base+0x11c4>
    dcd4:	add	r1, pc, r1
    dcd8:	str	r0, [sp, #8]
    dcdc:	mov	r0, r1
    dce0:	bl	2588 <printf@plt>
    dce4:	movw	r1, #3
    dce8:	str	r1, [fp, #-20]	; 0xffffffec
    dcec:	ldr	r0, [fp, #-20]	; 0xffffffec
    dcf0:	ldr	r1, [fp, #-16]
    dcf4:	cmp	r0, r1
    dcf8:	bge	dd30 <lell_print@@Base+0x10fc>
    dcfc:	ldr	r0, [pc, #260]	; de08 <lell_print@@Base+0x11d4>
    dd00:	add	r0, pc, r0
    dd04:	ldr	r1, [fp, #-4]
    dd08:	ldr	r2, [fp, #-12]
    dd0c:	ldr	r3, [fp, #-20]	; 0xffffffec
    dd10:	add	r2, r2, r3
    dd14:	add	r1, r1, r2
    dd18:	ldrb	r1, [r1]
    dd1c:	bl	2588 <printf@plt>
    dd20:	ldr	r0, [fp, #-20]	; 0xffffffec
    dd24:	add	r0, r0, #1
    dd28:	str	r0, [fp, #-20]	; 0xffffffec
    dd2c:	b	dcec <lell_print@@Base+0x10b8>
    dd30:	ldr	r0, [pc, #204]	; de04 <lell_print@@Base+0x11d0>
    dd34:	add	r0, pc, r0
    dd38:	bl	2588 <printf@plt>
    dd3c:	b	dd54 <lell_print@@Base+0x1120>
    dd40:	ldr	r0, [pc, #172]	; ddf4 <lell_print@@Base+0x11c0>
    dd44:	add	r0, pc, r0
    dd48:	ldr	r1, [fp, #-16]
    dd4c:	sub	r1, r1, #1
    dd50:	bl	2588 <printf@plt>
    dd54:	b	ddd0 <lell_print@@Base+0x119c>
    dd58:	ldr	r0, [pc, #316]	; de9c <lell_print@@Base+0x1268>
    dd5c:	add	r0, pc, r0
    dd60:	bl	2588 <printf@plt>
    dd64:	ldr	r1, [pc, #300]	; de98 <lell_print@@Base+0x1264>
    dd68:	add	r1, pc, r1
    dd6c:	str	r0, [sp, #4]
    dd70:	mov	r0, r1
    dd74:	bl	2588 <printf@plt>
    dd78:	movw	r1, #1
    dd7c:	str	r1, [fp, #-20]	; 0xffffffec
    dd80:	ldr	r0, [fp, #-20]	; 0xffffffec
    dd84:	ldr	r1, [fp, #-16]
    dd88:	cmp	r0, r1
    dd8c:	bge	ddc4 <lell_print@@Base+0x1190>
    dd90:	ldr	r0, [pc, #268]	; dea4 <lell_print@@Base+0x1270>
    dd94:	add	r0, pc, r0
    dd98:	ldr	r1, [fp, #-4]
    dd9c:	ldr	r2, [fp, #-12]
    dda0:	ldr	r3, [fp, #-20]	; 0xffffffec
    dda4:	add	r2, r2, r3
    dda8:	add	r1, r1, r2
    ddac:	ldrb	r1, [r1]
    ddb0:	bl	2588 <printf@plt>
    ddb4:	ldr	r0, [fp, #-20]	; 0xffffffec
    ddb8:	add	r0, r0, #1
    ddbc:	str	r0, [fp, #-20]	; 0xffffffec
    ddc0:	b	dd80 <lell_print@@Base+0x114c>
    ddc4:	ldr	r0, [pc, #212]	; dea0 <lell_print@@Base+0x126c>
    ddc8:	add	r0, pc, r0
    ddcc:	bl	2588 <printf@plt>
    ddd0:	ldr	r0, [fp, #-16]
    ddd4:	ldr	r1, [fp, #-12]
    ddd8:	add	r0, r1, r0
    dddc:	str	r0, [fp, #-12]
    dde0:	b	d4b4 <lell_print@@Base+0x880>
    dde4:	mov	sp, fp
    dde8:	pop	{fp, pc}
    ddec:	andeq	pc, r0, sp, asr #29
    ddf0:	andeq	r0, r1, r4, lsr #1
    ddf4:	andeq	pc, r0, r9, ror pc	; <UNPREDICTABLE>
    ddf8:	andeq	pc, r0, r4, asr #23
    ddfc:	andeq	pc, r0, r5, asr lr	; <UNPREDICTABLE>
    de00:	andeq	r0, r1, r7, asr r0
    de04:	andeq	pc, r0, lr, lsr #28
    de08:	andeq	pc, r0, r9, lsr #31
    de0c:	ldrdeq	pc, [r0], -r5
    de10:	andeq	r0, r1, pc, asr r1
    de14:	muleq	r1, r9, r0
    de18:	andeq	r0, r1, r0, asr #2
    de1c:	strdeq	r0, [r1], -r7
    de20:	andeq	pc, r0, lr, asr #30
    de24:	andeq	r0, r1, sp, asr #1
    de28:	ldrdeq	r0, [r1], -r9
    de2c:	andeq	r0, r1, fp, lsl #4
    de30:	andeq	r0, r1, r7, asr r1
    de34:			; <UNDEFINED> instruction: 0x000101b0
    de38:	strdeq	r0, [r1], -pc	; <UNPREDICTABLE>
    de3c:	andeq	r0, r1, sp, asr #2
    de40:	andeq	r0, r1, r4, asr #4
    de44:	andeq	r0, r1, r3, lsl #4
    de48:	andeq	r0, r1, r7, lsr #4
    de4c:	andeq	r0, r1, r1, lsr #4
    de50:	strdeq	r0, [r1], -sp
    de54:			; <UNDEFINED> instruction: 0x000101b6
    de58:	andeq	r0, r1, r9, ror r2
    de5c:	andeq	r0, r1, r3, lsr #7
    de60:	andeq	r0, r1, r9, lsl #7
    de64:	andeq	r0, r1, r9, ror #5
    de68:			; <UNDEFINED> instruction: 0x000102b6
    de6c:	andeq	r0, r1, r5, lsl #5
    de70:	andeq	r0, r1, sl, ror #7
    de74:	ldrdeq	r0, [r1], -r1
    de78:	andeq	r0, r1, r0, asr #7
    de7c:	andeq	r0, r1, r9, lsl #10
    de80:	andeq	r0, r1, r4, lsl #10
    de84:	andeq	r0, r1, lr, asr #9
    de88:	andeq	r0, r1, r2, lsr #8
    de8c:	andeq	r0, r1, r4, lsl #3
    de90:	andeq	r6, r2, ip, asr #22
    de94:	ldrdeq	r0, [r1], -sl
    de98:	andeq	pc, r0, sp, lsr #27
    de9c:	andeq	pc, r0, r6, lsl #28
    dea0:	muleq	r0, sl, sp
    dea4:	andeq	pc, r0, r5, lsl pc	; <UNPREDICTABLE>
    dea8:	andeq	r0, r1, ip, lsr #11
    deac:	muleq	r1, sl, r5
    deb0:	andeq	r0, r1, r6, lsr #11
    deb4:	andeq	r0, r1, r1, lsr #8
    deb8:	andeq	r6, r2, r8, lsr #22
    debc:	push	{fp, lr}
    dec0:	mov	fp, sp
    dec4:	sub	sp, sp, #16
    dec8:	ldr	r3, [pc, #144]	; df60 <lell_print@@Base+0x132c>
    decc:	add	r3, pc, r3
    ded0:	str	r0, [fp, #-4]
    ded4:	str	r1, [sp, #8]
    ded8:	str	r2, [sp, #4]
    dedc:	ldr	r0, [sp, #8]
    dee0:	ldr	r1, [sp, #4]
    dee4:	add	r1, r1, #3
    dee8:	add	r0, r0, r1
    deec:	ldrb	r0, [r0]
    def0:	lsl	r0, r0, #24
    def4:	ldr	r1, [sp, #8]
    def8:	ldr	r2, [sp, #4]
    defc:	add	r2, r2, #2
    df00:	add	r1, r1, r2
    df04:	ldrb	r1, [r1]
    df08:	lsl	r1, r1, #16
    df0c:	orr	r0, r0, r1
    df10:	ldr	r1, [sp, #8]
    df14:	ldr	r2, [sp, #4]
    df18:	add	r2, r2, #1
    df1c:	add	r1, r1, r2
    df20:	ldrb	r1, [r1]
    df24:	lsl	r1, r1, #8
    df28:	orr	r0, r0, r1
    df2c:	ldr	r1, [sp, #8]
    df30:	ldr	r2, [sp, #4]
    df34:	add	r2, r2, #0
    df38:	add	r1, r1, r2
    df3c:	ldrb	r1, [r1]
    df40:	orr	r0, r0, r1
    df44:	str	r0, [sp]
    df48:	ldr	r1, [fp, #-4]
    df4c:	ldr	r2, [sp]
    df50:	mov	r0, r3
    df54:	bl	2588 <printf@plt>
    df58:	mov	sp, fp
    df5c:	pop	{fp, pc}
    df60:	andeq	pc, r0, r9, lsl #30
    df64:	push	{fp, lr}
    df68:	mov	fp, sp
    df6c:	sub	sp, sp, #16
    df70:	ldr	r3, [pc, #112]	; dfe8 <lell_print@@Base+0x13b4>
    df74:	add	r3, pc, r3
    df78:	str	r0, [fp, #-4]
    df7c:	str	r1, [sp, #8]
    df80:	str	r2, [sp, #4]
    df84:	ldr	r0, [sp, #8]
    df88:	ldr	r1, [sp, #4]
    df8c:	add	r1, r1, #2
    df90:	add	r0, r0, r1
    df94:	ldrb	r0, [r0]
    df98:	lsl	r0, r0, #16
    df9c:	ldr	r1, [sp, #8]
    dfa0:	ldr	r2, [sp, #4]
    dfa4:	add	r2, r2, #1
    dfa8:	add	r1, r1, r2
    dfac:	ldrb	r1, [r1]
    dfb0:	lsl	r1, r1, #8
    dfb4:	orr	r0, r0, r1
    dfb8:	ldr	r1, [sp, #8]
    dfbc:	ldr	r2, [sp, #4]
    dfc0:	add	r1, r1, r2
    dfc4:	ldrb	r1, [r1]
    dfc8:	orr	r0, r0, r1
    dfcc:	str	r0, [sp]
    dfd0:	ldr	r1, [fp, #-4]
    dfd4:	ldr	r2, [sp]
    dfd8:	mov	r0, r3
    dfdc:	bl	2588 <printf@plt>
    dfe0:	mov	sp, fp
    dfe4:	pop	{fp, pc}
    dfe8:	andeq	pc, r0, sp, ror #28
    dfec:	push	{fp, lr}
    dff0:	mov	fp, sp
    dff4:	sub	sp, sp, #16
    dff8:	ldr	r3, [pc, #72]	; e048 <lell_print@@Base+0x1414>
    dffc:	add	r3, pc, r3
    e000:	str	r0, [fp, #-4]
    e004:	str	r1, [sp, #8]
    e008:	str	r2, [sp, #4]
    e00c:	ldr	r1, [fp, #-4]
    e010:	ldr	r0, [sp, #8]
    e014:	ldr	r2, [sp, #4]
    e018:	add	r0, r0, r2
    e01c:	ldrb	r2, [r0]
    e020:	ldr	r0, [sp, #8]
    e024:	ldr	ip, [sp, #4]
    e028:	add	r0, r0, ip
    e02c:	ldrb	r0, [r0]
    e030:	str	r0, [sp]
    e034:	mov	r0, r3
    e038:	ldr	r3, [sp]
    e03c:	bl	2588 <printf@plt>
    e040:	mov	sp, fp
    e044:	pop	{fp, pc}
    e048:	strdeq	pc, [r0], -r1
    e04c:	push	{fp, lr}
    e050:	mov	fp, sp
    e054:	sub	sp, sp, #24
    e058:	ldr	r3, [pc, #96]	; e0c0 <lell_print@@Base+0x148c>
    e05c:	add	r3, pc, r3
    e060:	str	r0, [fp, #-4]
    e064:	str	r1, [fp, #-8]
    e068:	str	r2, [sp, #12]
    e06c:	ldr	r0, [fp, #-8]
    e070:	ldr	r1, [sp, #12]
    e074:	add	r1, r1, #1
    e078:	add	r0, r0, r1
    e07c:	ldrb	r0, [r0]
    e080:	lsl	r0, r0, #8
    e084:	ldr	r1, [fp, #-8]
    e088:	ldr	r2, [sp, #12]
    e08c:	add	r1, r1, r2
    e090:	ldrb	r1, [r1]
    e094:	orr	r0, r0, r1
    e098:	strh	r0, [sp, #10]
    e09c:	ldr	r1, [fp, #-4]
    e0a0:	ldrh	r2, [sp, #10]
    e0a4:	ldrh	r0, [sp, #10]
    e0a8:	str	r0, [sp, #4]
    e0ac:	mov	r0, r3
    e0b0:	ldr	r3, [sp, #4]
    e0b4:	bl	2588 <printf@plt>
    e0b8:	mov	sp, fp
    e0bc:	pop	{fp, pc}
    e0c0:	andeq	pc, r0, r2, lsr #27
    e0c4:	sub	sp, sp, #8
    e0c8:	str	r0, [sp, #4]
    e0cc:	movw	r0, #0
    e0d0:	strb	r0, [sp, #3]
    e0d4:	strb	r0, [sp, #3]
    e0d8:	ldr	r0, [sp, #4]
    e0dc:	cmp	r0, #0
    e0e0:	beq	e10c <lell_print@@Base+0x14d8>
    e0e4:	ldr	r0, [sp, #4]
    e0e8:	sub	r0, r0, #1
    e0ec:	ldr	r1, [sp, #4]
    e0f0:	and	r0, r1, r0
    e0f4:	str	r0, [sp, #4]
    e0f8:	ldrb	r0, [sp, #3]
    e0fc:	movw	r1, #1
    e100:	add	r0, r0, r1
    e104:	strb	r0, [sp, #3]
    e108:	b	e0d8 <lell_print@@Base+0x14a4>
    e10c:	ldrb	r0, [sp, #3]
    e110:	add	sp, sp, #8
    e114:	bx	lr
    e118:	push	{fp, lr}
    e11c:	mov	fp, sp
    e120:	sub	sp, sp, #8
    e124:	str	r0, [sp, #4]
    e128:	movw	r0, #0
    e12c:	str	r0, [sp]
    e130:	ldr	r0, [sp]
    e134:	cmp	r0, #4
    e138:	bge	e168 <lell_print@@Base+0x1534>
    e13c:	ldr	r0, [pc, #380]	; e2c0 <lell_print@@Base+0x168c>
    e140:	add	r0, pc, r0
    e144:	ldr	r1, [sp, #4]
    e148:	ldr	r2, [sp]
    e14c:	add	r1, r1, r2
    e150:	ldrb	r1, [r1]
    e154:	bl	2588 <printf@plt>
    e158:	ldr	r0, [sp]
    e15c:	add	r0, r0, #1
    e160:	str	r0, [sp]
    e164:	b	e130 <lell_print@@Base+0x14fc>
    e168:	ldr	r0, [pc, #304]	; e2a0 <lell_print@@Base+0x166c>
    e16c:	add	r0, pc, r0
    e170:	bl	2588 <printf@plt>
    e174:	movw	r1, #4
    e178:	str	r1, [sp]
    e17c:	ldr	r0, [sp]
    e180:	cmp	r0, #6
    e184:	bge	e1b4 <lell_print@@Base+0x1580>
    e188:	ldr	r0, [pc, #300]	; e2bc <lell_print@@Base+0x1688>
    e18c:	add	r0, pc, r0
    e190:	ldr	r1, [sp, #4]
    e194:	ldr	r2, [sp]
    e198:	add	r1, r1, r2
    e19c:	ldrb	r1, [r1]
    e1a0:	bl	2588 <printf@plt>
    e1a4:	ldr	r0, [sp]
    e1a8:	add	r0, r0, #1
    e1ac:	str	r0, [sp]
    e1b0:	b	e17c <lell_print@@Base+0x1548>
    e1b4:	ldr	r0, [pc, #232]	; e2a4 <lell_print@@Base+0x1670>
    e1b8:	add	r0, pc, r0
    e1bc:	bl	2588 <printf@plt>
    e1c0:	movw	r1, #6
    e1c4:	str	r1, [sp]
    e1c8:	ldr	r0, [sp]
    e1cc:	cmp	r0, #8
    e1d0:	bge	e200 <lell_print@@Base+0x15cc>
    e1d4:	ldr	r0, [pc, #220]	; e2b8 <lell_print@@Base+0x1684>
    e1d8:	add	r0, pc, r0
    e1dc:	ldr	r1, [sp, #4]
    e1e0:	ldr	r2, [sp]
    e1e4:	add	r1, r1, r2
    e1e8:	ldrb	r1, [r1]
    e1ec:	bl	2588 <printf@plt>
    e1f0:	ldr	r0, [sp]
    e1f4:	add	r0, r0, #1
    e1f8:	str	r0, [sp]
    e1fc:	b	e1c8 <lell_print@@Base+0x1594>
    e200:	ldr	r0, [pc, #160]	; e2a8 <lell_print@@Base+0x1674>
    e204:	add	r0, pc, r0
    e208:	bl	2588 <printf@plt>
    e20c:	movw	r1, #8
    e210:	str	r1, [sp]
    e214:	ldr	r0, [sp]
    e218:	cmp	r0, #10
    e21c:	bge	e24c <lell_print@@Base+0x1618>
    e220:	ldr	r0, [pc, #140]	; e2b4 <lell_print@@Base+0x1680>
    e224:	add	r0, pc, r0
    e228:	ldr	r1, [sp, #4]
    e22c:	ldr	r2, [sp]
    e230:	add	r1, r1, r2
    e234:	ldrb	r1, [r1]
    e238:	bl	2588 <printf@plt>
    e23c:	ldr	r0, [sp]
    e240:	add	r0, r0, #1
    e244:	str	r0, [sp]
    e248:	b	e214 <lell_print@@Base+0x15e0>
    e24c:	ldr	r0, [pc, #88]	; e2ac <lell_print@@Base+0x1678>
    e250:	add	r0, pc, r0
    e254:	bl	2588 <printf@plt>
    e258:	movw	r1, #10
    e25c:	str	r1, [sp]
    e260:	ldr	r0, [sp]
    e264:	cmp	r0, #16
    e268:	bge	e298 <lell_print@@Base+0x1664>
    e26c:	ldr	r0, [pc, #60]	; e2b0 <lell_print@@Base+0x167c>
    e270:	add	r0, pc, r0
    e274:	ldr	r1, [sp, #4]
    e278:	ldr	r2, [sp]
    e27c:	add	r1, r1, r2
    e280:	ldrb	r1, [r1]
    e284:	bl	2588 <printf@plt>
    e288:	ldr	r0, [sp]
    e28c:	add	r0, r0, #1
    e290:	str	r0, [sp]
    e294:	b	e260 <lell_print@@Base+0x162c>
    e298:	mov	sp, fp
    e29c:	pop	{fp, pc}
    e2a0:	andeq	pc, r0, r7, ror #24
    e2a4:	andeq	pc, r0, fp, lsl ip	; <UNPREDICTABLE>
    e2a8:	andeq	pc, r0, pc, asr #23
    e2ac:	andeq	pc, r0, r3, lsl #23
    e2b0:	andeq	pc, r0, sl, lsr sl	; <UNPREDICTABLE>
    e2b4:	andeq	pc, r0, r6, lsl #21
    e2b8:	ldrdeq	pc, [r0], -r2
    e2bc:	andeq	pc, r0, lr, lsl fp	; <UNPREDICTABLE>
    e2c0:	andeq	pc, r0, sl, ror #22

0000e2c4 <bt_compidtostr@@Base>:
    e2c4:	sub	sp, sp, #12
    e2c8:	strh	r0, [sp, #6]
    e2cc:	ldrh	r0, [sp, #6]
    e2d0:	cmp	r0, #0
    e2d4:	str	r0, [sp]
    e2d8:	beq	12cf8 <bt_compidtostr@@Base+0x4a34>
    e2dc:	b	e2e0 <bt_compidtostr@@Base+0x1c>
    e2e0:	ldr	r0, [sp]
    e2e4:	cmp	r0, #1
    e2e8:	beq	12d08 <bt_compidtostr@@Base+0x4a44>
    e2ec:	b	e2f0 <bt_compidtostr@@Base+0x2c>
    e2f0:	ldr	r0, [sp]
    e2f4:	cmp	r0, #2
    e2f8:	beq	12d18 <bt_compidtostr@@Base+0x4a54>
    e2fc:	b	e300 <bt_compidtostr@@Base+0x3c>
    e300:	ldr	r0, [sp]
    e304:	cmp	r0, #3
    e308:	beq	12d28 <bt_compidtostr@@Base+0x4a64>
    e30c:	b	e310 <bt_compidtostr@@Base+0x4c>
    e310:	ldr	r0, [sp]
    e314:	cmp	r0, #4
    e318:	beq	12d38 <bt_compidtostr@@Base+0x4a74>
    e31c:	b	e320 <bt_compidtostr@@Base+0x5c>
    e320:	ldr	r0, [sp]
    e324:	cmp	r0, #5
    e328:	beq	12d48 <bt_compidtostr@@Base+0x4a84>
    e32c:	b	e330 <bt_compidtostr@@Base+0x6c>
    e330:	ldr	r0, [sp]
    e334:	cmp	r0, #6
    e338:	beq	12d58 <bt_compidtostr@@Base+0x4a94>
    e33c:	b	e340 <bt_compidtostr@@Base+0x7c>
    e340:	ldr	r0, [sp]
    e344:	cmp	r0, #7
    e348:	beq	12d68 <bt_compidtostr@@Base+0x4aa4>
    e34c:	b	e350 <bt_compidtostr@@Base+0x8c>
    e350:	ldr	r0, [sp]
    e354:	cmp	r0, #8
    e358:	beq	12d78 <bt_compidtostr@@Base+0x4ab4>
    e35c:	b	e360 <bt_compidtostr@@Base+0x9c>
    e360:	ldr	r0, [sp]
    e364:	cmp	r0, #9
    e368:	beq	12d88 <bt_compidtostr@@Base+0x4ac4>
    e36c:	b	e370 <bt_compidtostr@@Base+0xac>
    e370:	ldr	r0, [sp]
    e374:	cmp	r0, #10
    e378:	beq	12d98 <bt_compidtostr@@Base+0x4ad4>
    e37c:	b	e380 <bt_compidtostr@@Base+0xbc>
    e380:	ldr	r0, [sp]
    e384:	cmp	r0, #11
    e388:	beq	12da8 <bt_compidtostr@@Base+0x4ae4>
    e38c:	b	e390 <bt_compidtostr@@Base+0xcc>
    e390:	ldr	r0, [sp]
    e394:	cmp	r0, #12
    e398:	beq	12db8 <bt_compidtostr@@Base+0x4af4>
    e39c:	b	e3a0 <bt_compidtostr@@Base+0xdc>
    e3a0:	ldr	r0, [sp]
    e3a4:	cmp	r0, #13
    e3a8:	beq	12dc8 <bt_compidtostr@@Base+0x4b04>
    e3ac:	b	e3b0 <bt_compidtostr@@Base+0xec>
    e3b0:	ldr	r0, [sp]
    e3b4:	cmp	r0, #14
    e3b8:	beq	12dd8 <bt_compidtostr@@Base+0x4b14>
    e3bc:	b	e3c0 <bt_compidtostr@@Base+0xfc>
    e3c0:	ldr	r0, [sp]
    e3c4:	cmp	r0, #15
    e3c8:	beq	12de8 <bt_compidtostr@@Base+0x4b24>
    e3cc:	b	e3d0 <bt_compidtostr@@Base+0x10c>
    e3d0:	ldr	r0, [sp]
    e3d4:	cmp	r0, #16
    e3d8:	beq	12df8 <bt_compidtostr@@Base+0x4b34>
    e3dc:	b	e3e0 <bt_compidtostr@@Base+0x11c>
    e3e0:	ldr	r0, [sp]
    e3e4:	cmp	r0, #17
    e3e8:	beq	12e08 <bt_compidtostr@@Base+0x4b44>
    e3ec:	b	e3f0 <bt_compidtostr@@Base+0x12c>
    e3f0:	ldr	r0, [sp]
    e3f4:	cmp	r0, #18
    e3f8:	beq	12e18 <bt_compidtostr@@Base+0x4b54>
    e3fc:	b	e400 <bt_compidtostr@@Base+0x13c>
    e400:	ldr	r0, [sp]
    e404:	cmp	r0, #19
    e408:	beq	12e28 <bt_compidtostr@@Base+0x4b64>
    e40c:	b	e410 <bt_compidtostr@@Base+0x14c>
    e410:	ldr	r0, [sp]
    e414:	cmp	r0, #20
    e418:	beq	12e38 <bt_compidtostr@@Base+0x4b74>
    e41c:	b	e420 <bt_compidtostr@@Base+0x15c>
    e420:	ldr	r0, [sp]
    e424:	cmp	r0, #21
    e428:	beq	12e48 <bt_compidtostr@@Base+0x4b84>
    e42c:	b	e430 <bt_compidtostr@@Base+0x16c>
    e430:	ldr	r0, [sp]
    e434:	cmp	r0, #22
    e438:	beq	12e58 <bt_compidtostr@@Base+0x4b94>
    e43c:	b	e440 <bt_compidtostr@@Base+0x17c>
    e440:	ldr	r0, [sp]
    e444:	cmp	r0, #23
    e448:	beq	12e68 <bt_compidtostr@@Base+0x4ba4>
    e44c:	b	e450 <bt_compidtostr@@Base+0x18c>
    e450:	ldr	r0, [sp]
    e454:	cmp	r0, #24
    e458:	beq	12e78 <bt_compidtostr@@Base+0x4bb4>
    e45c:	b	e460 <bt_compidtostr@@Base+0x19c>
    e460:	ldr	r0, [sp]
    e464:	cmp	r0, #25
    e468:	beq	12e88 <bt_compidtostr@@Base+0x4bc4>
    e46c:	b	e470 <bt_compidtostr@@Base+0x1ac>
    e470:	ldr	r0, [sp]
    e474:	cmp	r0, #26
    e478:	beq	12e98 <bt_compidtostr@@Base+0x4bd4>
    e47c:	b	e480 <bt_compidtostr@@Base+0x1bc>
    e480:	ldr	r0, [sp]
    e484:	cmp	r0, #27
    e488:	beq	12ea8 <bt_compidtostr@@Base+0x4be4>
    e48c:	b	e490 <bt_compidtostr@@Base+0x1cc>
    e490:	ldr	r0, [sp]
    e494:	cmp	r0, #28
    e498:	beq	12eb8 <bt_compidtostr@@Base+0x4bf4>
    e49c:	b	e4a0 <bt_compidtostr@@Base+0x1dc>
    e4a0:	ldr	r0, [sp]
    e4a4:	cmp	r0, #29
    e4a8:	beq	12ec8 <bt_compidtostr@@Base+0x4c04>
    e4ac:	b	e4b0 <bt_compidtostr@@Base+0x1ec>
    e4b0:	ldr	r0, [sp]
    e4b4:	cmp	r0, #30
    e4b8:	beq	12ed8 <bt_compidtostr@@Base+0x4c14>
    e4bc:	b	e4c0 <bt_compidtostr@@Base+0x1fc>
    e4c0:	ldr	r0, [sp]
    e4c4:	cmp	r0, #31
    e4c8:	beq	12ee8 <bt_compidtostr@@Base+0x4c24>
    e4cc:	b	e4d0 <bt_compidtostr@@Base+0x20c>
    e4d0:	ldr	r0, [sp]
    e4d4:	cmp	r0, #32
    e4d8:	beq	12ef8 <bt_compidtostr@@Base+0x4c34>
    e4dc:	b	e4e0 <bt_compidtostr@@Base+0x21c>
    e4e0:	ldr	r0, [sp]
    e4e4:	cmp	r0, #33	; 0x21
    e4e8:	beq	12f08 <bt_compidtostr@@Base+0x4c44>
    e4ec:	b	e4f0 <bt_compidtostr@@Base+0x22c>
    e4f0:	ldr	r0, [sp]
    e4f4:	cmp	r0, #34	; 0x22
    e4f8:	beq	12f18 <bt_compidtostr@@Base+0x4c54>
    e4fc:	b	e500 <bt_compidtostr@@Base+0x23c>
    e500:	ldr	r0, [sp]
    e504:	cmp	r0, #35	; 0x23
    e508:	beq	12f28 <bt_compidtostr@@Base+0x4c64>
    e50c:	b	e510 <bt_compidtostr@@Base+0x24c>
    e510:	ldr	r0, [sp]
    e514:	cmp	r0, #36	; 0x24
    e518:	beq	12f38 <bt_compidtostr@@Base+0x4c74>
    e51c:	b	e520 <bt_compidtostr@@Base+0x25c>
    e520:	ldr	r0, [sp]
    e524:	cmp	r0, #37	; 0x25
    e528:	beq	12f48 <bt_compidtostr@@Base+0x4c84>
    e52c:	b	e530 <bt_compidtostr@@Base+0x26c>
    e530:	ldr	r0, [sp]
    e534:	cmp	r0, #38	; 0x26
    e538:	beq	12f58 <bt_compidtostr@@Base+0x4c94>
    e53c:	b	e540 <bt_compidtostr@@Base+0x27c>
    e540:	ldr	r0, [sp]
    e544:	cmp	r0, #39	; 0x27
    e548:	beq	12f68 <bt_compidtostr@@Base+0x4ca4>
    e54c:	b	e550 <bt_compidtostr@@Base+0x28c>
    e550:	ldr	r0, [sp]
    e554:	cmp	r0, #40	; 0x28
    e558:	beq	12f78 <bt_compidtostr@@Base+0x4cb4>
    e55c:	b	e560 <bt_compidtostr@@Base+0x29c>
    e560:	ldr	r0, [sp]
    e564:	cmp	r0, #41	; 0x29
    e568:	beq	12f88 <bt_compidtostr@@Base+0x4cc4>
    e56c:	b	e570 <bt_compidtostr@@Base+0x2ac>
    e570:	ldr	r0, [sp]
    e574:	cmp	r0, #42	; 0x2a
    e578:	beq	12f98 <bt_compidtostr@@Base+0x4cd4>
    e57c:	b	e580 <bt_compidtostr@@Base+0x2bc>
    e580:	ldr	r0, [sp]
    e584:	cmp	r0, #43	; 0x2b
    e588:	beq	12fa8 <bt_compidtostr@@Base+0x4ce4>
    e58c:	b	e590 <bt_compidtostr@@Base+0x2cc>
    e590:	ldr	r0, [sp]
    e594:	cmp	r0, #44	; 0x2c
    e598:	beq	12fb8 <bt_compidtostr@@Base+0x4cf4>
    e59c:	b	e5a0 <bt_compidtostr@@Base+0x2dc>
    e5a0:	ldr	r0, [sp]
    e5a4:	cmp	r0, #45	; 0x2d
    e5a8:	beq	12fc8 <bt_compidtostr@@Base+0x4d04>
    e5ac:	b	e5b0 <bt_compidtostr@@Base+0x2ec>
    e5b0:	ldr	r0, [sp]
    e5b4:	cmp	r0, #46	; 0x2e
    e5b8:	beq	12fd8 <bt_compidtostr@@Base+0x4d14>
    e5bc:	b	e5c0 <bt_compidtostr@@Base+0x2fc>
    e5c0:	ldr	r0, [sp]
    e5c4:	cmp	r0, #47	; 0x2f
    e5c8:	beq	12fe8 <bt_compidtostr@@Base+0x4d24>
    e5cc:	b	e5d0 <bt_compidtostr@@Base+0x30c>
    e5d0:	ldr	r0, [sp]
    e5d4:	cmp	r0, #48	; 0x30
    e5d8:	beq	12ff8 <bt_compidtostr@@Base+0x4d34>
    e5dc:	b	e5e0 <bt_compidtostr@@Base+0x31c>
    e5e0:	ldr	r0, [sp]
    e5e4:	cmp	r0, #49	; 0x31
    e5e8:	beq	13008 <bt_compidtostr@@Base+0x4d44>
    e5ec:	b	e5f0 <bt_compidtostr@@Base+0x32c>
    e5f0:	ldr	r0, [sp]
    e5f4:	cmp	r0, #50	; 0x32
    e5f8:	beq	13018 <bt_compidtostr@@Base+0x4d54>
    e5fc:	b	e600 <bt_compidtostr@@Base+0x33c>
    e600:	ldr	r0, [sp]
    e604:	cmp	r0, #51	; 0x33
    e608:	beq	13028 <bt_compidtostr@@Base+0x4d64>
    e60c:	b	e610 <bt_compidtostr@@Base+0x34c>
    e610:	ldr	r0, [sp]
    e614:	cmp	r0, #52	; 0x34
    e618:	beq	13038 <bt_compidtostr@@Base+0x4d74>
    e61c:	b	e620 <bt_compidtostr@@Base+0x35c>
    e620:	ldr	r0, [sp]
    e624:	cmp	r0, #53	; 0x35
    e628:	beq	13048 <bt_compidtostr@@Base+0x4d84>
    e62c:	b	e630 <bt_compidtostr@@Base+0x36c>
    e630:	ldr	r0, [sp]
    e634:	cmp	r0, #54	; 0x36
    e638:	beq	13058 <bt_compidtostr@@Base+0x4d94>
    e63c:	b	e640 <bt_compidtostr@@Base+0x37c>
    e640:	ldr	r0, [sp]
    e644:	cmp	r0, #55	; 0x37
    e648:	beq	13068 <bt_compidtostr@@Base+0x4da4>
    e64c:	b	e650 <bt_compidtostr@@Base+0x38c>
    e650:	ldr	r0, [sp]
    e654:	cmp	r0, #56	; 0x38
    e658:	beq	13078 <bt_compidtostr@@Base+0x4db4>
    e65c:	b	e660 <bt_compidtostr@@Base+0x39c>
    e660:	ldr	r0, [sp]
    e664:	cmp	r0, #57	; 0x39
    e668:	beq	13088 <bt_compidtostr@@Base+0x4dc4>
    e66c:	b	e670 <bt_compidtostr@@Base+0x3ac>
    e670:	ldr	r0, [sp]
    e674:	cmp	r0, #58	; 0x3a
    e678:	beq	13098 <bt_compidtostr@@Base+0x4dd4>
    e67c:	b	e680 <bt_compidtostr@@Base+0x3bc>
    e680:	ldr	r0, [sp]
    e684:	cmp	r0, #59	; 0x3b
    e688:	beq	130a8 <bt_compidtostr@@Base+0x4de4>
    e68c:	b	e690 <bt_compidtostr@@Base+0x3cc>
    e690:	ldr	r0, [sp]
    e694:	cmp	r0, #60	; 0x3c
    e698:	beq	130b8 <bt_compidtostr@@Base+0x4df4>
    e69c:	b	e6a0 <bt_compidtostr@@Base+0x3dc>
    e6a0:	ldr	r0, [sp]
    e6a4:	cmp	r0, #61	; 0x3d
    e6a8:	beq	130c8 <bt_compidtostr@@Base+0x4e04>
    e6ac:	b	e6b0 <bt_compidtostr@@Base+0x3ec>
    e6b0:	ldr	r0, [sp]
    e6b4:	cmp	r0, #62	; 0x3e
    e6b8:	beq	130d8 <bt_compidtostr@@Base+0x4e14>
    e6bc:	b	e6c0 <bt_compidtostr@@Base+0x3fc>
    e6c0:	ldr	r0, [sp]
    e6c4:	cmp	r0, #63	; 0x3f
    e6c8:	beq	130e8 <bt_compidtostr@@Base+0x4e24>
    e6cc:	b	e6d0 <bt_compidtostr@@Base+0x40c>
    e6d0:	ldr	r0, [sp]
    e6d4:	cmp	r0, #64	; 0x40
    e6d8:	beq	130f8 <bt_compidtostr@@Base+0x4e34>
    e6dc:	b	e6e0 <bt_compidtostr@@Base+0x41c>
    e6e0:	ldr	r0, [sp]
    e6e4:	cmp	r0, #65	; 0x41
    e6e8:	beq	13108 <bt_compidtostr@@Base+0x4e44>
    e6ec:	b	e6f0 <bt_compidtostr@@Base+0x42c>
    e6f0:	ldr	r0, [sp]
    e6f4:	cmp	r0, #66	; 0x42
    e6f8:	beq	13118 <bt_compidtostr@@Base+0x4e54>
    e6fc:	b	e700 <bt_compidtostr@@Base+0x43c>
    e700:	ldr	r0, [sp]
    e704:	cmp	r0, #67	; 0x43
    e708:	beq	13128 <bt_compidtostr@@Base+0x4e64>
    e70c:	b	e710 <bt_compidtostr@@Base+0x44c>
    e710:	ldr	r0, [sp]
    e714:	cmp	r0, #68	; 0x44
    e718:	beq	13138 <bt_compidtostr@@Base+0x4e74>
    e71c:	b	e720 <bt_compidtostr@@Base+0x45c>
    e720:	ldr	r0, [sp]
    e724:	cmp	r0, #69	; 0x45
    e728:	beq	13148 <bt_compidtostr@@Base+0x4e84>
    e72c:	b	e730 <bt_compidtostr@@Base+0x46c>
    e730:	ldr	r0, [sp]
    e734:	cmp	r0, #70	; 0x46
    e738:	beq	13158 <bt_compidtostr@@Base+0x4e94>
    e73c:	b	e740 <bt_compidtostr@@Base+0x47c>
    e740:	ldr	r0, [sp]
    e744:	cmp	r0, #71	; 0x47
    e748:	beq	13168 <bt_compidtostr@@Base+0x4ea4>
    e74c:	b	e750 <bt_compidtostr@@Base+0x48c>
    e750:	ldr	r0, [sp]
    e754:	cmp	r0, #72	; 0x48
    e758:	beq	13178 <bt_compidtostr@@Base+0x4eb4>
    e75c:	b	e760 <bt_compidtostr@@Base+0x49c>
    e760:	ldr	r0, [sp]
    e764:	cmp	r0, #73	; 0x49
    e768:	beq	13188 <bt_compidtostr@@Base+0x4ec4>
    e76c:	b	e770 <bt_compidtostr@@Base+0x4ac>
    e770:	ldr	r0, [sp]
    e774:	cmp	r0, #74	; 0x4a
    e778:	beq	13198 <bt_compidtostr@@Base+0x4ed4>
    e77c:	b	e780 <bt_compidtostr@@Base+0x4bc>
    e780:	ldr	r0, [sp]
    e784:	cmp	r0, #75	; 0x4b
    e788:	beq	131a8 <bt_compidtostr@@Base+0x4ee4>
    e78c:	b	e790 <bt_compidtostr@@Base+0x4cc>
    e790:	ldr	r0, [sp]
    e794:	cmp	r0, #76	; 0x4c
    e798:	beq	131b8 <bt_compidtostr@@Base+0x4ef4>
    e79c:	b	e7a0 <bt_compidtostr@@Base+0x4dc>
    e7a0:	ldr	r0, [sp]
    e7a4:	cmp	r0, #77	; 0x4d
    e7a8:	beq	131c8 <bt_compidtostr@@Base+0x4f04>
    e7ac:	b	e7b0 <bt_compidtostr@@Base+0x4ec>
    e7b0:	ldr	r0, [sp]
    e7b4:	cmp	r0, #78	; 0x4e
    e7b8:	beq	131d8 <bt_compidtostr@@Base+0x4f14>
    e7bc:	b	e7c0 <bt_compidtostr@@Base+0x4fc>
    e7c0:	ldr	r0, [sp]
    e7c4:	cmp	r0, #79	; 0x4f
    e7c8:	beq	131e8 <bt_compidtostr@@Base+0x4f24>
    e7cc:	b	e7d0 <bt_compidtostr@@Base+0x50c>
    e7d0:	ldr	r0, [sp]
    e7d4:	cmp	r0, #80	; 0x50
    e7d8:	beq	131f8 <bt_compidtostr@@Base+0x4f34>
    e7dc:	b	e7e0 <bt_compidtostr@@Base+0x51c>
    e7e0:	ldr	r0, [sp]
    e7e4:	cmp	r0, #81	; 0x51
    e7e8:	beq	13208 <bt_compidtostr@@Base+0x4f44>
    e7ec:	b	e7f0 <bt_compidtostr@@Base+0x52c>
    e7f0:	ldr	r0, [sp]
    e7f4:	cmp	r0, #82	; 0x52
    e7f8:	beq	13218 <bt_compidtostr@@Base+0x4f54>
    e7fc:	b	e800 <bt_compidtostr@@Base+0x53c>
    e800:	ldr	r0, [sp]
    e804:	cmp	r0, #83	; 0x53
    e808:	beq	13228 <bt_compidtostr@@Base+0x4f64>
    e80c:	b	e810 <bt_compidtostr@@Base+0x54c>
    e810:	ldr	r0, [sp]
    e814:	cmp	r0, #84	; 0x54
    e818:	beq	13238 <bt_compidtostr@@Base+0x4f74>
    e81c:	b	e820 <bt_compidtostr@@Base+0x55c>
    e820:	ldr	r0, [sp]
    e824:	cmp	r0, #85	; 0x55
    e828:	beq	13248 <bt_compidtostr@@Base+0x4f84>
    e82c:	b	e830 <bt_compidtostr@@Base+0x56c>
    e830:	ldr	r0, [sp]
    e834:	cmp	r0, #86	; 0x56
    e838:	beq	13258 <bt_compidtostr@@Base+0x4f94>
    e83c:	b	e840 <bt_compidtostr@@Base+0x57c>
    e840:	ldr	r0, [sp]
    e844:	cmp	r0, #87	; 0x57
    e848:	beq	13268 <bt_compidtostr@@Base+0x4fa4>
    e84c:	b	e850 <bt_compidtostr@@Base+0x58c>
    e850:	ldr	r0, [sp]
    e854:	cmp	r0, #88	; 0x58
    e858:	beq	13278 <bt_compidtostr@@Base+0x4fb4>
    e85c:	b	e860 <bt_compidtostr@@Base+0x59c>
    e860:	ldr	r0, [sp]
    e864:	cmp	r0, #89	; 0x59
    e868:	beq	13288 <bt_compidtostr@@Base+0x4fc4>
    e86c:	b	e870 <bt_compidtostr@@Base+0x5ac>
    e870:	ldr	r0, [sp]
    e874:	cmp	r0, #90	; 0x5a
    e878:	beq	13298 <bt_compidtostr@@Base+0x4fd4>
    e87c:	b	e880 <bt_compidtostr@@Base+0x5bc>
    e880:	ldr	r0, [sp]
    e884:	cmp	r0, #91	; 0x5b
    e888:	beq	132a8 <bt_compidtostr@@Base+0x4fe4>
    e88c:	b	e890 <bt_compidtostr@@Base+0x5cc>
    e890:	ldr	r0, [sp]
    e894:	cmp	r0, #92	; 0x5c
    e898:	beq	132b8 <bt_compidtostr@@Base+0x4ff4>
    e89c:	b	e8a0 <bt_compidtostr@@Base+0x5dc>
    e8a0:	ldr	r0, [sp]
    e8a4:	cmp	r0, #93	; 0x5d
    e8a8:	beq	132c8 <bt_compidtostr@@Base+0x5004>
    e8ac:	b	e8b0 <bt_compidtostr@@Base+0x5ec>
    e8b0:	ldr	r0, [sp]
    e8b4:	cmp	r0, #94	; 0x5e
    e8b8:	beq	132d8 <bt_compidtostr@@Base+0x5014>
    e8bc:	b	e8c0 <bt_compidtostr@@Base+0x5fc>
    e8c0:	ldr	r0, [sp]
    e8c4:	cmp	r0, #95	; 0x5f
    e8c8:	beq	132e8 <bt_compidtostr@@Base+0x5024>
    e8cc:	b	e8d0 <bt_compidtostr@@Base+0x60c>
    e8d0:	ldr	r0, [sp]
    e8d4:	cmp	r0, #96	; 0x60
    e8d8:	beq	132f8 <bt_compidtostr@@Base+0x5034>
    e8dc:	b	e8e0 <bt_compidtostr@@Base+0x61c>
    e8e0:	ldr	r0, [sp]
    e8e4:	cmp	r0, #97	; 0x61
    e8e8:	beq	13308 <bt_compidtostr@@Base+0x5044>
    e8ec:	b	e8f0 <bt_compidtostr@@Base+0x62c>
    e8f0:	ldr	r0, [sp]
    e8f4:	cmp	r0, #98	; 0x62
    e8f8:	beq	13318 <bt_compidtostr@@Base+0x5054>
    e8fc:	b	e900 <bt_compidtostr@@Base+0x63c>
    e900:	ldr	r0, [sp]
    e904:	cmp	r0, #99	; 0x63
    e908:	beq	13328 <bt_compidtostr@@Base+0x5064>
    e90c:	b	e910 <bt_compidtostr@@Base+0x64c>
    e910:	ldr	r0, [sp]
    e914:	cmp	r0, #100	; 0x64
    e918:	beq	13338 <bt_compidtostr@@Base+0x5074>
    e91c:	b	e920 <bt_compidtostr@@Base+0x65c>
    e920:	ldr	r0, [sp]
    e924:	cmp	r0, #101	; 0x65
    e928:	beq	13348 <bt_compidtostr@@Base+0x5084>
    e92c:	b	e930 <bt_compidtostr@@Base+0x66c>
    e930:	ldr	r0, [sp]
    e934:	cmp	r0, #102	; 0x66
    e938:	beq	13358 <bt_compidtostr@@Base+0x5094>
    e93c:	b	e940 <bt_compidtostr@@Base+0x67c>
    e940:	ldr	r0, [sp]
    e944:	cmp	r0, #103	; 0x67
    e948:	beq	13368 <bt_compidtostr@@Base+0x50a4>
    e94c:	b	e950 <bt_compidtostr@@Base+0x68c>
    e950:	ldr	r0, [sp]
    e954:	cmp	r0, #104	; 0x68
    e958:	beq	13378 <bt_compidtostr@@Base+0x50b4>
    e95c:	b	e960 <bt_compidtostr@@Base+0x69c>
    e960:	ldr	r0, [sp]
    e964:	cmp	r0, #105	; 0x69
    e968:	beq	13388 <bt_compidtostr@@Base+0x50c4>
    e96c:	b	e970 <bt_compidtostr@@Base+0x6ac>
    e970:	ldr	r0, [sp]
    e974:	cmp	r0, #106	; 0x6a
    e978:	beq	13398 <bt_compidtostr@@Base+0x50d4>
    e97c:	b	e980 <bt_compidtostr@@Base+0x6bc>
    e980:	ldr	r0, [sp]
    e984:	cmp	r0, #107	; 0x6b
    e988:	beq	133a8 <bt_compidtostr@@Base+0x50e4>
    e98c:	b	e990 <bt_compidtostr@@Base+0x6cc>
    e990:	ldr	r0, [sp]
    e994:	cmp	r0, #108	; 0x6c
    e998:	beq	133b8 <bt_compidtostr@@Base+0x50f4>
    e99c:	b	e9a0 <bt_compidtostr@@Base+0x6dc>
    e9a0:	ldr	r0, [sp]
    e9a4:	cmp	r0, #109	; 0x6d
    e9a8:	beq	133c8 <bt_compidtostr@@Base+0x5104>
    e9ac:	b	e9b0 <bt_compidtostr@@Base+0x6ec>
    e9b0:	ldr	r0, [sp]
    e9b4:	cmp	r0, #110	; 0x6e
    e9b8:	beq	133d8 <bt_compidtostr@@Base+0x5114>
    e9bc:	b	e9c0 <bt_compidtostr@@Base+0x6fc>
    e9c0:	ldr	r0, [sp]
    e9c4:	cmp	r0, #111	; 0x6f
    e9c8:	beq	133e8 <bt_compidtostr@@Base+0x5124>
    e9cc:	b	e9d0 <bt_compidtostr@@Base+0x70c>
    e9d0:	ldr	r0, [sp]
    e9d4:	cmp	r0, #112	; 0x70
    e9d8:	beq	133f8 <bt_compidtostr@@Base+0x5134>
    e9dc:	b	e9e0 <bt_compidtostr@@Base+0x71c>
    e9e0:	ldr	r0, [sp]
    e9e4:	cmp	r0, #113	; 0x71
    e9e8:	beq	13408 <bt_compidtostr@@Base+0x5144>
    e9ec:	b	e9f0 <bt_compidtostr@@Base+0x72c>
    e9f0:	ldr	r0, [sp]
    e9f4:	cmp	r0, #114	; 0x72
    e9f8:	beq	13418 <bt_compidtostr@@Base+0x5154>
    e9fc:	b	ea00 <bt_compidtostr@@Base+0x73c>
    ea00:	ldr	r0, [sp]
    ea04:	cmp	r0, #115	; 0x73
    ea08:	beq	13428 <bt_compidtostr@@Base+0x5164>
    ea0c:	b	ea10 <bt_compidtostr@@Base+0x74c>
    ea10:	ldr	r0, [sp]
    ea14:	cmp	r0, #116	; 0x74
    ea18:	beq	13438 <bt_compidtostr@@Base+0x5174>
    ea1c:	b	ea20 <bt_compidtostr@@Base+0x75c>
    ea20:	ldr	r0, [sp]
    ea24:	cmp	r0, #117	; 0x75
    ea28:	beq	13448 <bt_compidtostr@@Base+0x5184>
    ea2c:	b	ea30 <bt_compidtostr@@Base+0x76c>
    ea30:	ldr	r0, [sp]
    ea34:	cmp	r0, #118	; 0x76
    ea38:	beq	13458 <bt_compidtostr@@Base+0x5194>
    ea3c:	b	ea40 <bt_compidtostr@@Base+0x77c>
    ea40:	ldr	r0, [sp]
    ea44:	cmp	r0, #119	; 0x77
    ea48:	beq	13468 <bt_compidtostr@@Base+0x51a4>
    ea4c:	b	ea50 <bt_compidtostr@@Base+0x78c>
    ea50:	ldr	r0, [sp]
    ea54:	cmp	r0, #120	; 0x78
    ea58:	beq	13478 <bt_compidtostr@@Base+0x51b4>
    ea5c:	b	ea60 <bt_compidtostr@@Base+0x79c>
    ea60:	ldr	r0, [sp]
    ea64:	cmp	r0, #121	; 0x79
    ea68:	beq	13488 <bt_compidtostr@@Base+0x51c4>
    ea6c:	b	ea70 <bt_compidtostr@@Base+0x7ac>
    ea70:	ldr	r0, [sp]
    ea74:	cmp	r0, #122	; 0x7a
    ea78:	beq	13498 <bt_compidtostr@@Base+0x51d4>
    ea7c:	b	ea80 <bt_compidtostr@@Base+0x7bc>
    ea80:	ldr	r0, [sp]
    ea84:	cmp	r0, #123	; 0x7b
    ea88:	beq	134a8 <bt_compidtostr@@Base+0x51e4>
    ea8c:	b	ea90 <bt_compidtostr@@Base+0x7cc>
    ea90:	ldr	r0, [sp]
    ea94:	cmp	r0, #124	; 0x7c
    ea98:	beq	134b8 <bt_compidtostr@@Base+0x51f4>
    ea9c:	b	eaa0 <bt_compidtostr@@Base+0x7dc>
    eaa0:	ldr	r0, [sp]
    eaa4:	cmp	r0, #125	; 0x7d
    eaa8:	beq	134c8 <bt_compidtostr@@Base+0x5204>
    eaac:	b	eab0 <bt_compidtostr@@Base+0x7ec>
    eab0:	ldr	r0, [sp]
    eab4:	cmp	r0, #126	; 0x7e
    eab8:	beq	134d8 <bt_compidtostr@@Base+0x5214>
    eabc:	b	eac0 <bt_compidtostr@@Base+0x7fc>
    eac0:	ldr	r0, [sp]
    eac4:	cmp	r0, #127	; 0x7f
    eac8:	beq	134e8 <bt_compidtostr@@Base+0x5224>
    eacc:	b	ead0 <bt_compidtostr@@Base+0x80c>
    ead0:	ldr	r0, [sp]
    ead4:	cmp	r0, #128	; 0x80
    ead8:	beq	134f8 <bt_compidtostr@@Base+0x5234>
    eadc:	b	eae0 <bt_compidtostr@@Base+0x81c>
    eae0:	ldr	r0, [sp]
    eae4:	cmp	r0, #129	; 0x81
    eae8:	beq	13508 <bt_compidtostr@@Base+0x5244>
    eaec:	b	eaf0 <bt_compidtostr@@Base+0x82c>
    eaf0:	ldr	r0, [sp]
    eaf4:	cmp	r0, #130	; 0x82
    eaf8:	beq	13518 <bt_compidtostr@@Base+0x5254>
    eafc:	b	eb00 <bt_compidtostr@@Base+0x83c>
    eb00:	ldr	r0, [sp]
    eb04:	cmp	r0, #131	; 0x83
    eb08:	beq	13528 <bt_compidtostr@@Base+0x5264>
    eb0c:	b	eb10 <bt_compidtostr@@Base+0x84c>
    eb10:	ldr	r0, [sp]
    eb14:	cmp	r0, #132	; 0x84
    eb18:	beq	13538 <bt_compidtostr@@Base+0x5274>
    eb1c:	b	eb20 <bt_compidtostr@@Base+0x85c>
    eb20:	ldr	r0, [sp]
    eb24:	cmp	r0, #133	; 0x85
    eb28:	beq	13548 <bt_compidtostr@@Base+0x5284>
    eb2c:	b	eb30 <bt_compidtostr@@Base+0x86c>
    eb30:	ldr	r0, [sp]
    eb34:	cmp	r0, #134	; 0x86
    eb38:	beq	13558 <bt_compidtostr@@Base+0x5294>
    eb3c:	b	eb40 <bt_compidtostr@@Base+0x87c>
    eb40:	ldr	r0, [sp]
    eb44:	cmp	r0, #135	; 0x87
    eb48:	beq	13568 <bt_compidtostr@@Base+0x52a4>
    eb4c:	b	eb50 <bt_compidtostr@@Base+0x88c>
    eb50:	ldr	r0, [sp]
    eb54:	cmp	r0, #136	; 0x88
    eb58:	beq	13578 <bt_compidtostr@@Base+0x52b4>
    eb5c:	b	eb60 <bt_compidtostr@@Base+0x89c>
    eb60:	ldr	r0, [sp]
    eb64:	cmp	r0, #137	; 0x89
    eb68:	beq	13588 <bt_compidtostr@@Base+0x52c4>
    eb6c:	b	eb70 <bt_compidtostr@@Base+0x8ac>
    eb70:	ldr	r0, [sp]
    eb74:	cmp	r0, #138	; 0x8a
    eb78:	beq	13598 <bt_compidtostr@@Base+0x52d4>
    eb7c:	b	eb80 <bt_compidtostr@@Base+0x8bc>
    eb80:	ldr	r0, [sp]
    eb84:	cmp	r0, #139	; 0x8b
    eb88:	beq	135a8 <bt_compidtostr@@Base+0x52e4>
    eb8c:	b	eb90 <bt_compidtostr@@Base+0x8cc>
    eb90:	ldr	r0, [sp]
    eb94:	cmp	r0, #140	; 0x8c
    eb98:	beq	135b8 <bt_compidtostr@@Base+0x52f4>
    eb9c:	b	eba0 <bt_compidtostr@@Base+0x8dc>
    eba0:	ldr	r0, [sp]
    eba4:	cmp	r0, #141	; 0x8d
    eba8:	beq	135c8 <bt_compidtostr@@Base+0x5304>
    ebac:	b	ebb0 <bt_compidtostr@@Base+0x8ec>
    ebb0:	ldr	r0, [sp]
    ebb4:	cmp	r0, #142	; 0x8e
    ebb8:	beq	135d8 <bt_compidtostr@@Base+0x5314>
    ebbc:	b	ebc0 <bt_compidtostr@@Base+0x8fc>
    ebc0:	ldr	r0, [sp]
    ebc4:	cmp	r0, #143	; 0x8f
    ebc8:	beq	135e8 <bt_compidtostr@@Base+0x5324>
    ebcc:	b	ebd0 <bt_compidtostr@@Base+0x90c>
    ebd0:	ldr	r0, [sp]
    ebd4:	cmp	r0, #144	; 0x90
    ebd8:	beq	135f8 <bt_compidtostr@@Base+0x5334>
    ebdc:	b	ebe0 <bt_compidtostr@@Base+0x91c>
    ebe0:	ldr	r0, [sp]
    ebe4:	cmp	r0, #145	; 0x91
    ebe8:	beq	13608 <bt_compidtostr@@Base+0x5344>
    ebec:	b	ebf0 <bt_compidtostr@@Base+0x92c>
    ebf0:	ldr	r0, [sp]
    ebf4:	cmp	r0, #146	; 0x92
    ebf8:	beq	13618 <bt_compidtostr@@Base+0x5354>
    ebfc:	b	ec00 <bt_compidtostr@@Base+0x93c>
    ec00:	ldr	r0, [sp]
    ec04:	cmp	r0, #147	; 0x93
    ec08:	beq	13628 <bt_compidtostr@@Base+0x5364>
    ec0c:	b	ec10 <bt_compidtostr@@Base+0x94c>
    ec10:	ldr	r0, [sp]
    ec14:	cmp	r0, #148	; 0x94
    ec18:	beq	13638 <bt_compidtostr@@Base+0x5374>
    ec1c:	b	ec20 <bt_compidtostr@@Base+0x95c>
    ec20:	ldr	r0, [sp]
    ec24:	cmp	r0, #149	; 0x95
    ec28:	beq	13648 <bt_compidtostr@@Base+0x5384>
    ec2c:	b	ec30 <bt_compidtostr@@Base+0x96c>
    ec30:	ldr	r0, [sp]
    ec34:	cmp	r0, #150	; 0x96
    ec38:	beq	13658 <bt_compidtostr@@Base+0x5394>
    ec3c:	b	ec40 <bt_compidtostr@@Base+0x97c>
    ec40:	ldr	r0, [sp]
    ec44:	cmp	r0, #151	; 0x97
    ec48:	beq	13668 <bt_compidtostr@@Base+0x53a4>
    ec4c:	b	ec50 <bt_compidtostr@@Base+0x98c>
    ec50:	ldr	r0, [sp]
    ec54:	cmp	r0, #152	; 0x98
    ec58:	beq	13678 <bt_compidtostr@@Base+0x53b4>
    ec5c:	b	ec60 <bt_compidtostr@@Base+0x99c>
    ec60:	ldr	r0, [sp]
    ec64:	cmp	r0, #153	; 0x99
    ec68:	beq	13688 <bt_compidtostr@@Base+0x53c4>
    ec6c:	b	ec70 <bt_compidtostr@@Base+0x9ac>
    ec70:	ldr	r0, [sp]
    ec74:	cmp	r0, #154	; 0x9a
    ec78:	beq	13698 <bt_compidtostr@@Base+0x53d4>
    ec7c:	b	ec80 <bt_compidtostr@@Base+0x9bc>
    ec80:	ldr	r0, [sp]
    ec84:	cmp	r0, #155	; 0x9b
    ec88:	beq	136a8 <bt_compidtostr@@Base+0x53e4>
    ec8c:	b	ec90 <bt_compidtostr@@Base+0x9cc>
    ec90:	ldr	r0, [sp]
    ec94:	cmp	r0, #156	; 0x9c
    ec98:	beq	136b8 <bt_compidtostr@@Base+0x53f4>
    ec9c:	b	eca0 <bt_compidtostr@@Base+0x9dc>
    eca0:	ldr	r0, [sp]
    eca4:	cmp	r0, #157	; 0x9d
    eca8:	beq	136c8 <bt_compidtostr@@Base+0x5404>
    ecac:	b	ecb0 <bt_compidtostr@@Base+0x9ec>
    ecb0:	ldr	r0, [sp]
    ecb4:	cmp	r0, #158	; 0x9e
    ecb8:	beq	136d8 <bt_compidtostr@@Base+0x5414>
    ecbc:	b	ecc0 <bt_compidtostr@@Base+0x9fc>
    ecc0:	ldr	r0, [sp]
    ecc4:	cmp	r0, #159	; 0x9f
    ecc8:	beq	136e8 <bt_compidtostr@@Base+0x5424>
    eccc:	b	ecd0 <bt_compidtostr@@Base+0xa0c>
    ecd0:	ldr	r0, [sp]
    ecd4:	cmp	r0, #160	; 0xa0
    ecd8:	beq	136f8 <bt_compidtostr@@Base+0x5434>
    ecdc:	b	ece0 <bt_compidtostr@@Base+0xa1c>
    ece0:	ldr	r0, [sp]
    ece4:	cmp	r0, #161	; 0xa1
    ece8:	beq	13708 <bt_compidtostr@@Base+0x5444>
    ecec:	b	ecf0 <bt_compidtostr@@Base+0xa2c>
    ecf0:	ldr	r0, [sp]
    ecf4:	cmp	r0, #162	; 0xa2
    ecf8:	beq	13718 <bt_compidtostr@@Base+0x5454>
    ecfc:	b	ed00 <bt_compidtostr@@Base+0xa3c>
    ed00:	ldr	r0, [sp]
    ed04:	cmp	r0, #163	; 0xa3
    ed08:	beq	13728 <bt_compidtostr@@Base+0x5464>
    ed0c:	b	ed10 <bt_compidtostr@@Base+0xa4c>
    ed10:	ldr	r0, [sp]
    ed14:	cmp	r0, #164	; 0xa4
    ed18:	beq	13738 <bt_compidtostr@@Base+0x5474>
    ed1c:	b	ed20 <bt_compidtostr@@Base+0xa5c>
    ed20:	ldr	r0, [sp]
    ed24:	cmp	r0, #165	; 0xa5
    ed28:	beq	13748 <bt_compidtostr@@Base+0x5484>
    ed2c:	b	ed30 <bt_compidtostr@@Base+0xa6c>
    ed30:	ldr	r0, [sp]
    ed34:	cmp	r0, #166	; 0xa6
    ed38:	beq	13758 <bt_compidtostr@@Base+0x5494>
    ed3c:	b	ed40 <bt_compidtostr@@Base+0xa7c>
    ed40:	ldr	r0, [sp]
    ed44:	cmp	r0, #167	; 0xa7
    ed48:	beq	13768 <bt_compidtostr@@Base+0x54a4>
    ed4c:	b	ed50 <bt_compidtostr@@Base+0xa8c>
    ed50:	ldr	r0, [sp]
    ed54:	cmp	r0, #168	; 0xa8
    ed58:	beq	13778 <bt_compidtostr@@Base+0x54b4>
    ed5c:	b	ed60 <bt_compidtostr@@Base+0xa9c>
    ed60:	ldr	r0, [sp]
    ed64:	cmp	r0, #169	; 0xa9
    ed68:	beq	13788 <bt_compidtostr@@Base+0x54c4>
    ed6c:	b	ed70 <bt_compidtostr@@Base+0xaac>
    ed70:	ldr	r0, [sp]
    ed74:	cmp	r0, #170	; 0xaa
    ed78:	beq	13798 <bt_compidtostr@@Base+0x54d4>
    ed7c:	b	ed80 <bt_compidtostr@@Base+0xabc>
    ed80:	ldr	r0, [sp]
    ed84:	cmp	r0, #171	; 0xab
    ed88:	beq	137a8 <bt_compidtostr@@Base+0x54e4>
    ed8c:	b	ed90 <bt_compidtostr@@Base+0xacc>
    ed90:	ldr	r0, [sp]
    ed94:	cmp	r0, #172	; 0xac
    ed98:	beq	137b8 <bt_compidtostr@@Base+0x54f4>
    ed9c:	b	eda0 <bt_compidtostr@@Base+0xadc>
    eda0:	ldr	r0, [sp]
    eda4:	cmp	r0, #173	; 0xad
    eda8:	beq	137c8 <bt_compidtostr@@Base+0x5504>
    edac:	b	edb0 <bt_compidtostr@@Base+0xaec>
    edb0:	ldr	r0, [sp]
    edb4:	cmp	r0, #174	; 0xae
    edb8:	beq	137d8 <bt_compidtostr@@Base+0x5514>
    edbc:	b	edc0 <bt_compidtostr@@Base+0xafc>
    edc0:	ldr	r0, [sp]
    edc4:	cmp	r0, #175	; 0xaf
    edc8:	beq	137e8 <bt_compidtostr@@Base+0x5524>
    edcc:	b	edd0 <bt_compidtostr@@Base+0xb0c>
    edd0:	ldr	r0, [sp]
    edd4:	cmp	r0, #176	; 0xb0
    edd8:	beq	137f8 <bt_compidtostr@@Base+0x5534>
    eddc:	b	ede0 <bt_compidtostr@@Base+0xb1c>
    ede0:	ldr	r0, [sp]
    ede4:	cmp	r0, #177	; 0xb1
    ede8:	beq	13808 <bt_compidtostr@@Base+0x5544>
    edec:	b	edf0 <bt_compidtostr@@Base+0xb2c>
    edf0:	ldr	r0, [sp]
    edf4:	cmp	r0, #178	; 0xb2
    edf8:	beq	13818 <bt_compidtostr@@Base+0x5554>
    edfc:	b	ee00 <bt_compidtostr@@Base+0xb3c>
    ee00:	ldr	r0, [sp]
    ee04:	cmp	r0, #179	; 0xb3
    ee08:	beq	13828 <bt_compidtostr@@Base+0x5564>
    ee0c:	b	ee10 <bt_compidtostr@@Base+0xb4c>
    ee10:	ldr	r0, [sp]
    ee14:	cmp	r0, #180	; 0xb4
    ee18:	beq	13838 <bt_compidtostr@@Base+0x5574>
    ee1c:	b	ee20 <bt_compidtostr@@Base+0xb5c>
    ee20:	ldr	r0, [sp]
    ee24:	cmp	r0, #181	; 0xb5
    ee28:	beq	13848 <bt_compidtostr@@Base+0x5584>
    ee2c:	b	ee30 <bt_compidtostr@@Base+0xb6c>
    ee30:	ldr	r0, [sp]
    ee34:	cmp	r0, #182	; 0xb6
    ee38:	beq	13858 <bt_compidtostr@@Base+0x5594>
    ee3c:	b	ee40 <bt_compidtostr@@Base+0xb7c>
    ee40:	ldr	r0, [sp]
    ee44:	cmp	r0, #183	; 0xb7
    ee48:	beq	13868 <bt_compidtostr@@Base+0x55a4>
    ee4c:	b	ee50 <bt_compidtostr@@Base+0xb8c>
    ee50:	ldr	r0, [sp]
    ee54:	cmp	r0, #184	; 0xb8
    ee58:	beq	13878 <bt_compidtostr@@Base+0x55b4>
    ee5c:	b	ee60 <bt_compidtostr@@Base+0xb9c>
    ee60:	ldr	r0, [sp]
    ee64:	cmp	r0, #185	; 0xb9
    ee68:	beq	13888 <bt_compidtostr@@Base+0x55c4>
    ee6c:	b	ee70 <bt_compidtostr@@Base+0xbac>
    ee70:	ldr	r0, [sp]
    ee74:	cmp	r0, #186	; 0xba
    ee78:	beq	13898 <bt_compidtostr@@Base+0x55d4>
    ee7c:	b	ee80 <bt_compidtostr@@Base+0xbbc>
    ee80:	ldr	r0, [sp]
    ee84:	cmp	r0, #187	; 0xbb
    ee88:	beq	138a8 <bt_compidtostr@@Base+0x55e4>
    ee8c:	b	ee90 <bt_compidtostr@@Base+0xbcc>
    ee90:	ldr	r0, [sp]
    ee94:	cmp	r0, #188	; 0xbc
    ee98:	beq	138b8 <bt_compidtostr@@Base+0x55f4>
    ee9c:	b	eea0 <bt_compidtostr@@Base+0xbdc>
    eea0:	ldr	r0, [sp]
    eea4:	cmp	r0, #189	; 0xbd
    eea8:	beq	138c8 <bt_compidtostr@@Base+0x5604>
    eeac:	b	eeb0 <bt_compidtostr@@Base+0xbec>
    eeb0:	ldr	r0, [sp]
    eeb4:	cmp	r0, #190	; 0xbe
    eeb8:	beq	138d8 <bt_compidtostr@@Base+0x5614>
    eebc:	b	eec0 <bt_compidtostr@@Base+0xbfc>
    eec0:	ldr	r0, [sp]
    eec4:	cmp	r0, #191	; 0xbf
    eec8:	beq	138e8 <bt_compidtostr@@Base+0x5624>
    eecc:	b	eed0 <bt_compidtostr@@Base+0xc0c>
    eed0:	ldr	r0, [sp]
    eed4:	cmp	r0, #192	; 0xc0
    eed8:	beq	138f8 <bt_compidtostr@@Base+0x5634>
    eedc:	b	eee0 <bt_compidtostr@@Base+0xc1c>
    eee0:	ldr	r0, [sp]
    eee4:	cmp	r0, #193	; 0xc1
    eee8:	beq	13908 <bt_compidtostr@@Base+0x5644>
    eeec:	b	eef0 <bt_compidtostr@@Base+0xc2c>
    eef0:	ldr	r0, [sp]
    eef4:	cmp	r0, #194	; 0xc2
    eef8:	beq	13918 <bt_compidtostr@@Base+0x5654>
    eefc:	b	ef00 <bt_compidtostr@@Base+0xc3c>
    ef00:	ldr	r0, [sp]
    ef04:	cmp	r0, #195	; 0xc3
    ef08:	beq	13928 <bt_compidtostr@@Base+0x5664>
    ef0c:	b	ef10 <bt_compidtostr@@Base+0xc4c>
    ef10:	ldr	r0, [sp]
    ef14:	cmp	r0, #196	; 0xc4
    ef18:	beq	13938 <bt_compidtostr@@Base+0x5674>
    ef1c:	b	ef20 <bt_compidtostr@@Base+0xc5c>
    ef20:	ldr	r0, [sp]
    ef24:	cmp	r0, #197	; 0xc5
    ef28:	beq	13948 <bt_compidtostr@@Base+0x5684>
    ef2c:	b	ef30 <bt_compidtostr@@Base+0xc6c>
    ef30:	ldr	r0, [sp]
    ef34:	cmp	r0, #198	; 0xc6
    ef38:	beq	13958 <bt_compidtostr@@Base+0x5694>
    ef3c:	b	ef40 <bt_compidtostr@@Base+0xc7c>
    ef40:	ldr	r0, [sp]
    ef44:	cmp	r0, #199	; 0xc7
    ef48:	beq	13968 <bt_compidtostr@@Base+0x56a4>
    ef4c:	b	ef50 <bt_compidtostr@@Base+0xc8c>
    ef50:	ldr	r0, [sp]
    ef54:	cmp	r0, #200	; 0xc8
    ef58:	beq	13978 <bt_compidtostr@@Base+0x56b4>
    ef5c:	b	ef60 <bt_compidtostr@@Base+0xc9c>
    ef60:	ldr	r0, [sp]
    ef64:	cmp	r0, #201	; 0xc9
    ef68:	beq	13988 <bt_compidtostr@@Base+0x56c4>
    ef6c:	b	ef70 <bt_compidtostr@@Base+0xcac>
    ef70:	ldr	r0, [sp]
    ef74:	cmp	r0, #202	; 0xca
    ef78:	beq	13998 <bt_compidtostr@@Base+0x56d4>
    ef7c:	b	ef80 <bt_compidtostr@@Base+0xcbc>
    ef80:	ldr	r0, [sp]
    ef84:	cmp	r0, #203	; 0xcb
    ef88:	beq	139a8 <bt_compidtostr@@Base+0x56e4>
    ef8c:	b	ef90 <bt_compidtostr@@Base+0xccc>
    ef90:	ldr	r0, [sp]
    ef94:	cmp	r0, #204	; 0xcc
    ef98:	beq	139b8 <bt_compidtostr@@Base+0x56f4>
    ef9c:	b	efa0 <bt_compidtostr@@Base+0xcdc>
    efa0:	ldr	r0, [sp]
    efa4:	cmp	r0, #205	; 0xcd
    efa8:	beq	139c8 <bt_compidtostr@@Base+0x5704>
    efac:	b	efb0 <bt_compidtostr@@Base+0xcec>
    efb0:	ldr	r0, [sp]
    efb4:	cmp	r0, #206	; 0xce
    efb8:	beq	139d8 <bt_compidtostr@@Base+0x5714>
    efbc:	b	efc0 <bt_compidtostr@@Base+0xcfc>
    efc0:	ldr	r0, [sp]
    efc4:	cmp	r0, #207	; 0xcf
    efc8:	beq	139e8 <bt_compidtostr@@Base+0x5724>
    efcc:	b	efd0 <bt_compidtostr@@Base+0xd0c>
    efd0:	ldr	r0, [sp]
    efd4:	cmp	r0, #208	; 0xd0
    efd8:	beq	139f8 <bt_compidtostr@@Base+0x5734>
    efdc:	b	efe0 <bt_compidtostr@@Base+0xd1c>
    efe0:	ldr	r0, [sp]
    efe4:	cmp	r0, #209	; 0xd1
    efe8:	beq	13a08 <bt_compidtostr@@Base+0x5744>
    efec:	b	eff0 <bt_compidtostr@@Base+0xd2c>
    eff0:	ldr	r0, [sp]
    eff4:	cmp	r0, #210	; 0xd2
    eff8:	beq	13a18 <bt_compidtostr@@Base+0x5754>
    effc:	b	f000 <bt_compidtostr@@Base+0xd3c>
    f000:	ldr	r0, [sp]
    f004:	cmp	r0, #211	; 0xd3
    f008:	beq	13a28 <bt_compidtostr@@Base+0x5764>
    f00c:	b	f010 <bt_compidtostr@@Base+0xd4c>
    f010:	ldr	r0, [sp]
    f014:	cmp	r0, #212	; 0xd4
    f018:	beq	13a38 <bt_compidtostr@@Base+0x5774>
    f01c:	b	f020 <bt_compidtostr@@Base+0xd5c>
    f020:	ldr	r0, [sp]
    f024:	cmp	r0, #213	; 0xd5
    f028:	beq	13a48 <bt_compidtostr@@Base+0x5784>
    f02c:	b	f030 <bt_compidtostr@@Base+0xd6c>
    f030:	ldr	r0, [sp]
    f034:	cmp	r0, #214	; 0xd6
    f038:	beq	13a58 <bt_compidtostr@@Base+0x5794>
    f03c:	b	f040 <bt_compidtostr@@Base+0xd7c>
    f040:	ldr	r0, [sp]
    f044:	cmp	r0, #215	; 0xd7
    f048:	beq	13a68 <bt_compidtostr@@Base+0x57a4>
    f04c:	b	f050 <bt_compidtostr@@Base+0xd8c>
    f050:	ldr	r0, [sp]
    f054:	cmp	r0, #216	; 0xd8
    f058:	beq	13a78 <bt_compidtostr@@Base+0x57b4>
    f05c:	b	f060 <bt_compidtostr@@Base+0xd9c>
    f060:	ldr	r0, [sp]
    f064:	cmp	r0, #217	; 0xd9
    f068:	beq	13a88 <bt_compidtostr@@Base+0x57c4>
    f06c:	b	f070 <bt_compidtostr@@Base+0xdac>
    f070:	ldr	r0, [sp]
    f074:	cmp	r0, #218	; 0xda
    f078:	beq	13a98 <bt_compidtostr@@Base+0x57d4>
    f07c:	b	f080 <bt_compidtostr@@Base+0xdbc>
    f080:	ldr	r0, [sp]
    f084:	cmp	r0, #219	; 0xdb
    f088:	beq	13aa8 <bt_compidtostr@@Base+0x57e4>
    f08c:	b	f090 <bt_compidtostr@@Base+0xdcc>
    f090:	ldr	r0, [sp]
    f094:	cmp	r0, #220	; 0xdc
    f098:	beq	13ab8 <bt_compidtostr@@Base+0x57f4>
    f09c:	b	f0a0 <bt_compidtostr@@Base+0xddc>
    f0a0:	ldr	r0, [sp]
    f0a4:	cmp	r0, #221	; 0xdd
    f0a8:	beq	13ac8 <bt_compidtostr@@Base+0x5804>
    f0ac:	b	f0b0 <bt_compidtostr@@Base+0xdec>
    f0b0:	ldr	r0, [sp]
    f0b4:	cmp	r0, #222	; 0xde
    f0b8:	beq	13ad8 <bt_compidtostr@@Base+0x5814>
    f0bc:	b	f0c0 <bt_compidtostr@@Base+0xdfc>
    f0c0:	ldr	r0, [sp]
    f0c4:	cmp	r0, #223	; 0xdf
    f0c8:	beq	13ae8 <bt_compidtostr@@Base+0x5824>
    f0cc:	b	f0d0 <bt_compidtostr@@Base+0xe0c>
    f0d0:	ldr	r0, [sp]
    f0d4:	cmp	r0, #224	; 0xe0
    f0d8:	beq	13af8 <bt_compidtostr@@Base+0x5834>
    f0dc:	b	f0e0 <bt_compidtostr@@Base+0xe1c>
    f0e0:	ldr	r0, [sp]
    f0e4:	cmp	r0, #225	; 0xe1
    f0e8:	beq	13b08 <bt_compidtostr@@Base+0x5844>
    f0ec:	b	f0f0 <bt_compidtostr@@Base+0xe2c>
    f0f0:	ldr	r0, [sp]
    f0f4:	cmp	r0, #226	; 0xe2
    f0f8:	beq	13b18 <bt_compidtostr@@Base+0x5854>
    f0fc:	b	f100 <bt_compidtostr@@Base+0xe3c>
    f100:	ldr	r0, [sp]
    f104:	cmp	r0, #227	; 0xe3
    f108:	beq	13b28 <bt_compidtostr@@Base+0x5864>
    f10c:	b	f110 <bt_compidtostr@@Base+0xe4c>
    f110:	ldr	r0, [sp]
    f114:	cmp	r0, #228	; 0xe4
    f118:	beq	13b38 <bt_compidtostr@@Base+0x5874>
    f11c:	b	f120 <bt_compidtostr@@Base+0xe5c>
    f120:	ldr	r0, [sp]
    f124:	cmp	r0, #229	; 0xe5
    f128:	beq	13b48 <bt_compidtostr@@Base+0x5884>
    f12c:	b	f130 <bt_compidtostr@@Base+0xe6c>
    f130:	ldr	r0, [sp]
    f134:	cmp	r0, #230	; 0xe6
    f138:	beq	13b58 <bt_compidtostr@@Base+0x5894>
    f13c:	b	f140 <bt_compidtostr@@Base+0xe7c>
    f140:	ldr	r0, [sp]
    f144:	cmp	r0, #231	; 0xe7
    f148:	beq	13b68 <bt_compidtostr@@Base+0x58a4>
    f14c:	b	f150 <bt_compidtostr@@Base+0xe8c>
    f150:	ldr	r0, [sp]
    f154:	cmp	r0, #232	; 0xe8
    f158:	beq	13b78 <bt_compidtostr@@Base+0x58b4>
    f15c:	b	f160 <bt_compidtostr@@Base+0xe9c>
    f160:	ldr	r0, [sp]
    f164:	cmp	r0, #233	; 0xe9
    f168:	beq	13b88 <bt_compidtostr@@Base+0x58c4>
    f16c:	b	f170 <bt_compidtostr@@Base+0xeac>
    f170:	ldr	r0, [sp]
    f174:	cmp	r0, #234	; 0xea
    f178:	beq	13b98 <bt_compidtostr@@Base+0x58d4>
    f17c:	b	f180 <bt_compidtostr@@Base+0xebc>
    f180:	ldr	r0, [sp]
    f184:	cmp	r0, #235	; 0xeb
    f188:	beq	13ba8 <bt_compidtostr@@Base+0x58e4>
    f18c:	b	f190 <bt_compidtostr@@Base+0xecc>
    f190:	ldr	r0, [sp]
    f194:	cmp	r0, #236	; 0xec
    f198:	beq	13bb8 <bt_compidtostr@@Base+0x58f4>
    f19c:	b	f1a0 <bt_compidtostr@@Base+0xedc>
    f1a0:	ldr	r0, [sp]
    f1a4:	cmp	r0, #237	; 0xed
    f1a8:	beq	13bc8 <bt_compidtostr@@Base+0x5904>
    f1ac:	b	f1b0 <bt_compidtostr@@Base+0xeec>
    f1b0:	ldr	r0, [sp]
    f1b4:	cmp	r0, #238	; 0xee
    f1b8:	beq	13bd8 <bt_compidtostr@@Base+0x5914>
    f1bc:	b	f1c0 <bt_compidtostr@@Base+0xefc>
    f1c0:	ldr	r0, [sp]
    f1c4:	cmp	r0, #239	; 0xef
    f1c8:	beq	13be8 <bt_compidtostr@@Base+0x5924>
    f1cc:	b	f1d0 <bt_compidtostr@@Base+0xf0c>
    f1d0:	ldr	r0, [sp]
    f1d4:	cmp	r0, #240	; 0xf0
    f1d8:	beq	13bf8 <bt_compidtostr@@Base+0x5934>
    f1dc:	b	f1e0 <bt_compidtostr@@Base+0xf1c>
    f1e0:	ldr	r0, [sp]
    f1e4:	cmp	r0, #241	; 0xf1
    f1e8:	beq	13c08 <bt_compidtostr@@Base+0x5944>
    f1ec:	b	f1f0 <bt_compidtostr@@Base+0xf2c>
    f1f0:	ldr	r0, [sp]
    f1f4:	cmp	r0, #242	; 0xf2
    f1f8:	beq	13c18 <bt_compidtostr@@Base+0x5954>
    f1fc:	b	f200 <bt_compidtostr@@Base+0xf3c>
    f200:	ldr	r0, [sp]
    f204:	cmp	r0, #243	; 0xf3
    f208:	beq	13c28 <bt_compidtostr@@Base+0x5964>
    f20c:	b	f210 <bt_compidtostr@@Base+0xf4c>
    f210:	ldr	r0, [sp]
    f214:	cmp	r0, #244	; 0xf4
    f218:	beq	13c38 <bt_compidtostr@@Base+0x5974>
    f21c:	b	f220 <bt_compidtostr@@Base+0xf5c>
    f220:	ldr	r0, [sp]
    f224:	cmp	r0, #245	; 0xf5
    f228:	beq	13c48 <bt_compidtostr@@Base+0x5984>
    f22c:	b	f230 <bt_compidtostr@@Base+0xf6c>
    f230:	ldr	r0, [sp]
    f234:	cmp	r0, #246	; 0xf6
    f238:	beq	13c58 <bt_compidtostr@@Base+0x5994>
    f23c:	b	f240 <bt_compidtostr@@Base+0xf7c>
    f240:	ldr	r0, [sp]
    f244:	cmp	r0, #247	; 0xf7
    f248:	beq	13c68 <bt_compidtostr@@Base+0x59a4>
    f24c:	b	f250 <bt_compidtostr@@Base+0xf8c>
    f250:	ldr	r0, [sp]
    f254:	cmp	r0, #248	; 0xf8
    f258:	beq	13c78 <bt_compidtostr@@Base+0x59b4>
    f25c:	b	f260 <bt_compidtostr@@Base+0xf9c>
    f260:	ldr	r0, [sp]
    f264:	cmp	r0, #249	; 0xf9
    f268:	beq	13c88 <bt_compidtostr@@Base+0x59c4>
    f26c:	b	f270 <bt_compidtostr@@Base+0xfac>
    f270:	ldr	r0, [sp]
    f274:	cmp	r0, #250	; 0xfa
    f278:	beq	13c98 <bt_compidtostr@@Base+0x59d4>
    f27c:	b	f280 <bt_compidtostr@@Base+0xfbc>
    f280:	ldr	r0, [sp]
    f284:	cmp	r0, #251	; 0xfb
    f288:	beq	13ca8 <bt_compidtostr@@Base+0x59e4>
    f28c:	b	f290 <bt_compidtostr@@Base+0xfcc>
    f290:	ldr	r0, [sp]
    f294:	cmp	r0, #252	; 0xfc
    f298:	beq	13cb8 <bt_compidtostr@@Base+0x59f4>
    f29c:	b	f2a0 <bt_compidtostr@@Base+0xfdc>
    f2a0:	ldr	r0, [sp]
    f2a4:	cmp	r0, #253	; 0xfd
    f2a8:	beq	13cc8 <bt_compidtostr@@Base+0x5a04>
    f2ac:	b	f2b0 <bt_compidtostr@@Base+0xfec>
    f2b0:	ldr	r0, [sp]
    f2b4:	cmp	r0, #254	; 0xfe
    f2b8:	beq	13cd8 <bt_compidtostr@@Base+0x5a14>
    f2bc:	b	f2c0 <bt_compidtostr@@Base+0xffc>
    f2c0:	ldr	r0, [sp]
    f2c4:	cmp	r0, #255	; 0xff
    f2c8:	beq	13ce8 <bt_compidtostr@@Base+0x5a24>
    f2cc:	b	f2d0 <bt_compidtostr@@Base+0x100c>
    f2d0:	ldr	r0, [sp]
    f2d4:	cmp	r0, #256	; 0x100
    f2d8:	beq	13cfc <bt_compidtostr@@Base+0x5a38>
    f2dc:	b	f2e0 <bt_compidtostr@@Base+0x101c>
    f2e0:	movw	r0, #257	; 0x101
    f2e4:	ldr	r1, [sp]
    f2e8:	cmp	r1, r0
    f2ec:	beq	13d14 <bt_compidtostr@@Base+0x5a50>
    f2f0:	b	f2f4 <bt_compidtostr@@Base+0x1030>
    f2f4:	movw	r0, #258	; 0x102
    f2f8:	ldr	r1, [sp]
    f2fc:	cmp	r1, r0
    f300:	beq	13d28 <bt_compidtostr@@Base+0x5a64>
    f304:	b	f308 <bt_compidtostr@@Base+0x1044>
    f308:	movw	r0, #259	; 0x103
    f30c:	ldr	r1, [sp]
    f310:	cmp	r1, r0
    f314:	beq	13d3c <bt_compidtostr@@Base+0x5a78>
    f318:	b	f31c <bt_compidtostr@@Base+0x1058>
    f31c:	ldr	r0, [sp]
    f320:	cmp	r0, #260	; 0x104
    f324:	beq	13d54 <bt_compidtostr@@Base+0x5a90>
    f328:	b	f32c <bt_compidtostr@@Base+0x1068>
    f32c:	movw	r0, #261	; 0x105
    f330:	ldr	r1, [sp]
    f334:	cmp	r1, r0
    f338:	beq	13d68 <bt_compidtostr@@Base+0x5aa4>
    f33c:	b	f340 <bt_compidtostr@@Base+0x107c>
    f340:	movw	r0, #262	; 0x106
    f344:	ldr	r1, [sp]
    f348:	cmp	r1, r0
    f34c:	beq	13d7c <bt_compidtostr@@Base+0x5ab8>
    f350:	b	f354 <bt_compidtostr@@Base+0x1090>
    f354:	movw	r0, #263	; 0x107
    f358:	ldr	r1, [sp]
    f35c:	cmp	r1, r0
    f360:	beq	13d94 <bt_compidtostr@@Base+0x5ad0>
    f364:	b	f368 <bt_compidtostr@@Base+0x10a4>
    f368:	ldr	r0, [sp]
    f36c:	cmp	r0, #264	; 0x108
    f370:	beq	13da8 <bt_compidtostr@@Base+0x5ae4>
    f374:	b	f378 <bt_compidtostr@@Base+0x10b4>
    f378:	movw	r0, #265	; 0x109
    f37c:	ldr	r1, [sp]
    f380:	cmp	r1, r0
    f384:	beq	13dbc <bt_compidtostr@@Base+0x5af8>
    f388:	b	f38c <bt_compidtostr@@Base+0x10c8>
    f38c:	movw	r0, #266	; 0x10a
    f390:	ldr	r1, [sp]
    f394:	cmp	r1, r0
    f398:	beq	13dd4 <bt_compidtostr@@Base+0x5b10>
    f39c:	b	f3a0 <bt_compidtostr@@Base+0x10dc>
    f3a0:	movw	r0, #267	; 0x10b
    f3a4:	ldr	r1, [sp]
    f3a8:	cmp	r1, r0
    f3ac:	beq	13de8 <bt_compidtostr@@Base+0x5b24>
    f3b0:	b	f3b4 <bt_compidtostr@@Base+0x10f0>
    f3b4:	ldr	r0, [sp]
    f3b8:	cmp	r0, #268	; 0x10c
    f3bc:	beq	13dfc <bt_compidtostr@@Base+0x5b38>
    f3c0:	b	f3c4 <bt_compidtostr@@Base+0x1100>
    f3c4:	movw	r0, #269	; 0x10d
    f3c8:	ldr	r1, [sp]
    f3cc:	cmp	r1, r0
    f3d0:	beq	13e14 <bt_compidtostr@@Base+0x5b50>
    f3d4:	b	f3d8 <bt_compidtostr@@Base+0x1114>
    f3d8:	movw	r0, #270	; 0x10e
    f3dc:	ldr	r1, [sp]
    f3e0:	cmp	r1, r0
    f3e4:	beq	13e28 <bt_compidtostr@@Base+0x5b64>
    f3e8:	b	f3ec <bt_compidtostr@@Base+0x1128>
    f3ec:	movw	r0, #271	; 0x10f
    f3f0:	ldr	r1, [sp]
    f3f4:	cmp	r1, r0
    f3f8:	beq	13e3c <bt_compidtostr@@Base+0x5b78>
    f3fc:	b	f400 <bt_compidtostr@@Base+0x113c>
    f400:	ldr	r0, [sp]
    f404:	cmp	r0, #272	; 0x110
    f408:	beq	13e54 <bt_compidtostr@@Base+0x5b90>
    f40c:	b	f410 <bt_compidtostr@@Base+0x114c>
    f410:	movw	r0, #273	; 0x111
    f414:	ldr	r1, [sp]
    f418:	cmp	r1, r0
    f41c:	beq	13e68 <bt_compidtostr@@Base+0x5ba4>
    f420:	b	f424 <bt_compidtostr@@Base+0x1160>
    f424:	movw	r0, #274	; 0x112
    f428:	ldr	r1, [sp]
    f42c:	cmp	r1, r0
    f430:	beq	13e7c <bt_compidtostr@@Base+0x5bb8>
    f434:	b	f438 <bt_compidtostr@@Base+0x1174>
    f438:	movw	r0, #275	; 0x113
    f43c:	ldr	r1, [sp]
    f440:	cmp	r1, r0
    f444:	beq	13e94 <bt_compidtostr@@Base+0x5bd0>
    f448:	b	f44c <bt_compidtostr@@Base+0x1188>
    f44c:	ldr	r0, [sp]
    f450:	cmp	r0, #276	; 0x114
    f454:	beq	13ea8 <bt_compidtostr@@Base+0x5be4>
    f458:	b	f45c <bt_compidtostr@@Base+0x1198>
    f45c:	movw	r0, #277	; 0x115
    f460:	ldr	r1, [sp]
    f464:	cmp	r1, r0
    f468:	beq	13ebc <bt_compidtostr@@Base+0x5bf8>
    f46c:	b	f470 <bt_compidtostr@@Base+0x11ac>
    f470:	movw	r0, #278	; 0x116
    f474:	ldr	r1, [sp]
    f478:	cmp	r1, r0
    f47c:	beq	13ed4 <bt_compidtostr@@Base+0x5c10>
    f480:	b	f484 <bt_compidtostr@@Base+0x11c0>
    f484:	movw	r0, #279	; 0x117
    f488:	ldr	r1, [sp]
    f48c:	cmp	r1, r0
    f490:	beq	13ee8 <bt_compidtostr@@Base+0x5c24>
    f494:	b	f498 <bt_compidtostr@@Base+0x11d4>
    f498:	ldr	r0, [sp]
    f49c:	cmp	r0, #280	; 0x118
    f4a0:	beq	13efc <bt_compidtostr@@Base+0x5c38>
    f4a4:	b	f4a8 <bt_compidtostr@@Base+0x11e4>
    f4a8:	movw	r0, #281	; 0x119
    f4ac:	ldr	r1, [sp]
    f4b0:	cmp	r1, r0
    f4b4:	beq	13f14 <bt_compidtostr@@Base+0x5c50>
    f4b8:	b	f4bc <bt_compidtostr@@Base+0x11f8>
    f4bc:	movw	r0, #282	; 0x11a
    f4c0:	ldr	r1, [sp]
    f4c4:	cmp	r1, r0
    f4c8:	beq	13f28 <bt_compidtostr@@Base+0x5c64>
    f4cc:	b	f4d0 <bt_compidtostr@@Base+0x120c>
    f4d0:	movw	r0, #283	; 0x11b
    f4d4:	ldr	r1, [sp]
    f4d8:	cmp	r1, r0
    f4dc:	beq	13f3c <bt_compidtostr@@Base+0x5c78>
    f4e0:	b	f4e4 <bt_compidtostr@@Base+0x1220>
    f4e4:	ldr	r0, [sp]
    f4e8:	cmp	r0, #284	; 0x11c
    f4ec:	beq	13f54 <bt_compidtostr@@Base+0x5c90>
    f4f0:	b	f4f4 <bt_compidtostr@@Base+0x1230>
    f4f4:	movw	r0, #285	; 0x11d
    f4f8:	ldr	r1, [sp]
    f4fc:	cmp	r1, r0
    f500:	beq	13f68 <bt_compidtostr@@Base+0x5ca4>
    f504:	b	f508 <bt_compidtostr@@Base+0x1244>
    f508:	movw	r0, #286	; 0x11e
    f50c:	ldr	r1, [sp]
    f510:	cmp	r1, r0
    f514:	beq	13f7c <bt_compidtostr@@Base+0x5cb8>
    f518:	b	f51c <bt_compidtostr@@Base+0x1258>
    f51c:	movw	r0, #287	; 0x11f
    f520:	ldr	r1, [sp]
    f524:	cmp	r1, r0
    f528:	beq	13f94 <bt_compidtostr@@Base+0x5cd0>
    f52c:	b	f530 <bt_compidtostr@@Base+0x126c>
    f530:	ldr	r0, [sp]
    f534:	cmp	r0, #288	; 0x120
    f538:	beq	13fa8 <bt_compidtostr@@Base+0x5ce4>
    f53c:	b	f540 <bt_compidtostr@@Base+0x127c>
    f540:	movw	r0, #289	; 0x121
    f544:	ldr	r1, [sp]
    f548:	cmp	r1, r0
    f54c:	beq	13fbc <bt_compidtostr@@Base+0x5cf8>
    f550:	b	f554 <bt_compidtostr@@Base+0x1290>
    f554:	movw	r0, #290	; 0x122
    f558:	ldr	r1, [sp]
    f55c:	cmp	r1, r0
    f560:	beq	13fd4 <bt_compidtostr@@Base+0x5d10>
    f564:	b	f568 <bt_compidtostr@@Base+0x12a4>
    f568:	movw	r0, #291	; 0x123
    f56c:	ldr	r1, [sp]
    f570:	cmp	r1, r0
    f574:	beq	13fe8 <bt_compidtostr@@Base+0x5d24>
    f578:	b	f57c <bt_compidtostr@@Base+0x12b8>
    f57c:	ldr	r0, [sp]
    f580:	cmp	r0, #292	; 0x124
    f584:	beq	13ffc <bt_compidtostr@@Base+0x5d38>
    f588:	b	f58c <bt_compidtostr@@Base+0x12c8>
    f58c:	movw	r0, #293	; 0x125
    f590:	ldr	r1, [sp]
    f594:	cmp	r1, r0
    f598:	beq	14014 <bt_compidtostr@@Base+0x5d50>
    f59c:	b	f5a0 <bt_compidtostr@@Base+0x12dc>
    f5a0:	movw	r0, #294	; 0x126
    f5a4:	ldr	r1, [sp]
    f5a8:	cmp	r1, r0
    f5ac:	beq	14028 <bt_compidtostr@@Base+0x5d64>
    f5b0:	b	f5b4 <bt_compidtostr@@Base+0x12f0>
    f5b4:	movw	r0, #295	; 0x127
    f5b8:	ldr	r1, [sp]
    f5bc:	cmp	r1, r0
    f5c0:	beq	1403c <bt_compidtostr@@Base+0x5d78>
    f5c4:	b	f5c8 <bt_compidtostr@@Base+0x1304>
    f5c8:	ldr	r0, [sp]
    f5cc:	cmp	r0, #296	; 0x128
    f5d0:	beq	14054 <bt_compidtostr@@Base+0x5d90>
    f5d4:	b	f5d8 <bt_compidtostr@@Base+0x1314>
    f5d8:	movw	r0, #297	; 0x129
    f5dc:	ldr	r1, [sp]
    f5e0:	cmp	r1, r0
    f5e4:	beq	14068 <bt_compidtostr@@Base+0x5da4>
    f5e8:	b	f5ec <bt_compidtostr@@Base+0x1328>
    f5ec:	movw	r0, #298	; 0x12a
    f5f0:	ldr	r1, [sp]
    f5f4:	cmp	r1, r0
    f5f8:	beq	1407c <bt_compidtostr@@Base+0x5db8>
    f5fc:	b	f600 <bt_compidtostr@@Base+0x133c>
    f600:	movw	r0, #299	; 0x12b
    f604:	ldr	r1, [sp]
    f608:	cmp	r1, r0
    f60c:	beq	14094 <bt_compidtostr@@Base+0x5dd0>
    f610:	b	f614 <bt_compidtostr@@Base+0x1350>
    f614:	ldr	r0, [sp]
    f618:	cmp	r0, #300	; 0x12c
    f61c:	beq	140a8 <bt_compidtostr@@Base+0x5de4>
    f620:	b	f624 <bt_compidtostr@@Base+0x1360>
    f624:	movw	r0, #301	; 0x12d
    f628:	ldr	r1, [sp]
    f62c:	cmp	r1, r0
    f630:	beq	140bc <bt_compidtostr@@Base+0x5df8>
    f634:	b	f638 <bt_compidtostr@@Base+0x1374>
    f638:	movw	r0, #302	; 0x12e
    f63c:	ldr	r1, [sp]
    f640:	cmp	r1, r0
    f644:	beq	140d4 <bt_compidtostr@@Base+0x5e10>
    f648:	b	f64c <bt_compidtostr@@Base+0x1388>
    f64c:	movw	r0, #303	; 0x12f
    f650:	ldr	r1, [sp]
    f654:	cmp	r1, r0
    f658:	beq	140e8 <bt_compidtostr@@Base+0x5e24>
    f65c:	b	f660 <bt_compidtostr@@Base+0x139c>
    f660:	ldr	r0, [sp]
    f664:	cmp	r0, #304	; 0x130
    f668:	beq	140fc <bt_compidtostr@@Base+0x5e38>
    f66c:	b	f670 <bt_compidtostr@@Base+0x13ac>
    f670:	movw	r0, #305	; 0x131
    f674:	ldr	r1, [sp]
    f678:	cmp	r1, r0
    f67c:	beq	14114 <bt_compidtostr@@Base+0x5e50>
    f680:	b	f684 <bt_compidtostr@@Base+0x13c0>
    f684:	movw	r0, #306	; 0x132
    f688:	ldr	r1, [sp]
    f68c:	cmp	r1, r0
    f690:	beq	14128 <bt_compidtostr@@Base+0x5e64>
    f694:	b	f698 <bt_compidtostr@@Base+0x13d4>
    f698:	movw	r0, #307	; 0x133
    f69c:	ldr	r1, [sp]
    f6a0:	cmp	r1, r0
    f6a4:	beq	1413c <bt_compidtostr@@Base+0x5e78>
    f6a8:	b	f6ac <bt_compidtostr@@Base+0x13e8>
    f6ac:	ldr	r0, [sp]
    f6b0:	cmp	r0, #308	; 0x134
    f6b4:	beq	14154 <bt_compidtostr@@Base+0x5e90>
    f6b8:	b	f6bc <bt_compidtostr@@Base+0x13f8>
    f6bc:	movw	r0, #309	; 0x135
    f6c0:	ldr	r1, [sp]
    f6c4:	cmp	r1, r0
    f6c8:	beq	14168 <bt_compidtostr@@Base+0x5ea4>
    f6cc:	b	f6d0 <bt_compidtostr@@Base+0x140c>
    f6d0:	movw	r0, #310	; 0x136
    f6d4:	ldr	r1, [sp]
    f6d8:	cmp	r1, r0
    f6dc:	beq	1417c <bt_compidtostr@@Base+0x5eb8>
    f6e0:	b	f6e4 <bt_compidtostr@@Base+0x1420>
    f6e4:	movw	r0, #311	; 0x137
    f6e8:	ldr	r1, [sp]
    f6ec:	cmp	r1, r0
    f6f0:	beq	14194 <bt_compidtostr@@Base+0x5ed0>
    f6f4:	b	f6f8 <bt_compidtostr@@Base+0x1434>
    f6f8:	ldr	r0, [sp]
    f6fc:	cmp	r0, #312	; 0x138
    f700:	beq	141a8 <bt_compidtostr@@Base+0x5ee4>
    f704:	b	f708 <bt_compidtostr@@Base+0x1444>
    f708:	movw	r0, #313	; 0x139
    f70c:	ldr	r1, [sp]
    f710:	cmp	r1, r0
    f714:	beq	141bc <bt_compidtostr@@Base+0x5ef8>
    f718:	b	f71c <bt_compidtostr@@Base+0x1458>
    f71c:	movw	r0, #314	; 0x13a
    f720:	ldr	r1, [sp]
    f724:	cmp	r1, r0
    f728:	beq	141d4 <bt_compidtostr@@Base+0x5f10>
    f72c:	b	f730 <bt_compidtostr@@Base+0x146c>
    f730:	movw	r0, #315	; 0x13b
    f734:	ldr	r1, [sp]
    f738:	cmp	r1, r0
    f73c:	beq	141e8 <bt_compidtostr@@Base+0x5f24>
    f740:	b	f744 <bt_compidtostr@@Base+0x1480>
    f744:	ldr	r0, [sp]
    f748:	cmp	r0, #316	; 0x13c
    f74c:	beq	141fc <bt_compidtostr@@Base+0x5f38>
    f750:	b	f754 <bt_compidtostr@@Base+0x1490>
    f754:	movw	r0, #317	; 0x13d
    f758:	ldr	r1, [sp]
    f75c:	cmp	r1, r0
    f760:	beq	14214 <bt_compidtostr@@Base+0x5f50>
    f764:	b	f768 <bt_compidtostr@@Base+0x14a4>
    f768:	movw	r0, #318	; 0x13e
    f76c:	ldr	r1, [sp]
    f770:	cmp	r1, r0
    f774:	beq	14228 <bt_compidtostr@@Base+0x5f64>
    f778:	b	f77c <bt_compidtostr@@Base+0x14b8>
    f77c:	movw	r0, #319	; 0x13f
    f780:	ldr	r1, [sp]
    f784:	cmp	r1, r0
    f788:	beq	1423c <bt_compidtostr@@Base+0x5f78>
    f78c:	b	f790 <bt_compidtostr@@Base+0x14cc>
    f790:	ldr	r0, [sp]
    f794:	cmp	r0, #320	; 0x140
    f798:	beq	14254 <bt_compidtostr@@Base+0x5f90>
    f79c:	b	f7a0 <bt_compidtostr@@Base+0x14dc>
    f7a0:	movw	r0, #321	; 0x141
    f7a4:	ldr	r1, [sp]
    f7a8:	cmp	r1, r0
    f7ac:	beq	14268 <bt_compidtostr@@Base+0x5fa4>
    f7b0:	b	f7b4 <bt_compidtostr@@Base+0x14f0>
    f7b4:	movw	r0, #322	; 0x142
    f7b8:	ldr	r1, [sp]
    f7bc:	cmp	r1, r0
    f7c0:	beq	1427c <bt_compidtostr@@Base+0x5fb8>
    f7c4:	b	f7c8 <bt_compidtostr@@Base+0x1504>
    f7c8:	movw	r0, #323	; 0x143
    f7cc:	ldr	r1, [sp]
    f7d0:	cmp	r1, r0
    f7d4:	beq	14294 <bt_compidtostr@@Base+0x5fd0>
    f7d8:	b	f7dc <bt_compidtostr@@Base+0x1518>
    f7dc:	ldr	r0, [sp]
    f7e0:	cmp	r0, #324	; 0x144
    f7e4:	beq	142a8 <bt_compidtostr@@Base+0x5fe4>
    f7e8:	b	f7ec <bt_compidtostr@@Base+0x1528>
    f7ec:	movw	r0, #325	; 0x145
    f7f0:	ldr	r1, [sp]
    f7f4:	cmp	r1, r0
    f7f8:	beq	142bc <bt_compidtostr@@Base+0x5ff8>
    f7fc:	b	f800 <bt_compidtostr@@Base+0x153c>
    f800:	movw	r0, #326	; 0x146
    f804:	ldr	r1, [sp]
    f808:	cmp	r1, r0
    f80c:	beq	142d4 <bt_compidtostr@@Base+0x6010>
    f810:	b	f814 <bt_compidtostr@@Base+0x1550>
    f814:	movw	r0, #327	; 0x147
    f818:	ldr	r1, [sp]
    f81c:	cmp	r1, r0
    f820:	beq	142e8 <bt_compidtostr@@Base+0x6024>
    f824:	b	f828 <bt_compidtostr@@Base+0x1564>
    f828:	ldr	r0, [sp]
    f82c:	cmp	r0, #328	; 0x148
    f830:	beq	142fc <bt_compidtostr@@Base+0x6038>
    f834:	b	f838 <bt_compidtostr@@Base+0x1574>
    f838:	movw	r0, #329	; 0x149
    f83c:	ldr	r1, [sp]
    f840:	cmp	r1, r0
    f844:	beq	14314 <bt_compidtostr@@Base+0x6050>
    f848:	b	f84c <bt_compidtostr@@Base+0x1588>
    f84c:	movw	r0, #330	; 0x14a
    f850:	ldr	r1, [sp]
    f854:	cmp	r1, r0
    f858:	beq	14328 <bt_compidtostr@@Base+0x6064>
    f85c:	b	f860 <bt_compidtostr@@Base+0x159c>
    f860:	movw	r0, #331	; 0x14b
    f864:	ldr	r1, [sp]
    f868:	cmp	r1, r0
    f86c:	beq	1433c <bt_compidtostr@@Base+0x6078>
    f870:	b	f874 <bt_compidtostr@@Base+0x15b0>
    f874:	ldr	r0, [sp]
    f878:	cmp	r0, #332	; 0x14c
    f87c:	beq	14354 <bt_compidtostr@@Base+0x6090>
    f880:	b	f884 <bt_compidtostr@@Base+0x15c0>
    f884:	movw	r0, #333	; 0x14d
    f888:	ldr	r1, [sp]
    f88c:	cmp	r1, r0
    f890:	beq	14368 <bt_compidtostr@@Base+0x60a4>
    f894:	b	f898 <bt_compidtostr@@Base+0x15d4>
    f898:	movw	r0, #334	; 0x14e
    f89c:	ldr	r1, [sp]
    f8a0:	cmp	r1, r0
    f8a4:	beq	1437c <bt_compidtostr@@Base+0x60b8>
    f8a8:	b	f8ac <bt_compidtostr@@Base+0x15e8>
    f8ac:	movw	r0, #335	; 0x14f
    f8b0:	ldr	r1, [sp]
    f8b4:	cmp	r1, r0
    f8b8:	beq	14394 <bt_compidtostr@@Base+0x60d0>
    f8bc:	b	f8c0 <bt_compidtostr@@Base+0x15fc>
    f8c0:	ldr	r0, [sp]
    f8c4:	cmp	r0, #336	; 0x150
    f8c8:	beq	143a8 <bt_compidtostr@@Base+0x60e4>
    f8cc:	b	f8d0 <bt_compidtostr@@Base+0x160c>
    f8d0:	movw	r0, #337	; 0x151
    f8d4:	ldr	r1, [sp]
    f8d8:	cmp	r1, r0
    f8dc:	beq	143bc <bt_compidtostr@@Base+0x60f8>
    f8e0:	b	f8e4 <bt_compidtostr@@Base+0x1620>
    f8e4:	movw	r0, #338	; 0x152
    f8e8:	ldr	r1, [sp]
    f8ec:	cmp	r1, r0
    f8f0:	beq	143d4 <bt_compidtostr@@Base+0x6110>
    f8f4:	b	f8f8 <bt_compidtostr@@Base+0x1634>
    f8f8:	movw	r0, #339	; 0x153
    f8fc:	ldr	r1, [sp]
    f900:	cmp	r1, r0
    f904:	beq	143e8 <bt_compidtostr@@Base+0x6124>
    f908:	b	f90c <bt_compidtostr@@Base+0x1648>
    f90c:	ldr	r0, [sp]
    f910:	cmp	r0, #340	; 0x154
    f914:	beq	143fc <bt_compidtostr@@Base+0x6138>
    f918:	b	f91c <bt_compidtostr@@Base+0x1658>
    f91c:	movw	r0, #341	; 0x155
    f920:	ldr	r1, [sp]
    f924:	cmp	r1, r0
    f928:	beq	14414 <bt_compidtostr@@Base+0x6150>
    f92c:	b	f930 <bt_compidtostr@@Base+0x166c>
    f930:	movw	r0, #342	; 0x156
    f934:	ldr	r1, [sp]
    f938:	cmp	r1, r0
    f93c:	beq	14428 <bt_compidtostr@@Base+0x6164>
    f940:	b	f944 <bt_compidtostr@@Base+0x1680>
    f944:	movw	r0, #343	; 0x157
    f948:	ldr	r1, [sp]
    f94c:	cmp	r1, r0
    f950:	beq	1443c <bt_compidtostr@@Base+0x6178>
    f954:	b	f958 <bt_compidtostr@@Base+0x1694>
    f958:	ldr	r0, [sp]
    f95c:	cmp	r0, #344	; 0x158
    f960:	beq	14454 <bt_compidtostr@@Base+0x6190>
    f964:	b	f968 <bt_compidtostr@@Base+0x16a4>
    f968:	movw	r0, #345	; 0x159
    f96c:	ldr	r1, [sp]
    f970:	cmp	r1, r0
    f974:	beq	14468 <bt_compidtostr@@Base+0x61a4>
    f978:	b	f97c <bt_compidtostr@@Base+0x16b8>
    f97c:	movw	r0, #346	; 0x15a
    f980:	ldr	r1, [sp]
    f984:	cmp	r1, r0
    f988:	beq	1447c <bt_compidtostr@@Base+0x61b8>
    f98c:	b	f990 <bt_compidtostr@@Base+0x16cc>
    f990:	movw	r0, #347	; 0x15b
    f994:	ldr	r1, [sp]
    f998:	cmp	r1, r0
    f99c:	beq	14494 <bt_compidtostr@@Base+0x61d0>
    f9a0:	b	f9a4 <bt_compidtostr@@Base+0x16e0>
    f9a4:	ldr	r0, [sp]
    f9a8:	cmp	r0, #348	; 0x15c
    f9ac:	beq	144a8 <bt_compidtostr@@Base+0x61e4>
    f9b0:	b	f9b4 <bt_compidtostr@@Base+0x16f0>
    f9b4:	movw	r0, #349	; 0x15d
    f9b8:	ldr	r1, [sp]
    f9bc:	cmp	r1, r0
    f9c0:	beq	144bc <bt_compidtostr@@Base+0x61f8>
    f9c4:	b	f9c8 <bt_compidtostr@@Base+0x1704>
    f9c8:	movw	r0, #350	; 0x15e
    f9cc:	ldr	r1, [sp]
    f9d0:	cmp	r1, r0
    f9d4:	beq	144d4 <bt_compidtostr@@Base+0x6210>
    f9d8:	b	f9dc <bt_compidtostr@@Base+0x1718>
    f9dc:	movw	r0, #351	; 0x15f
    f9e0:	ldr	r1, [sp]
    f9e4:	cmp	r1, r0
    f9e8:	beq	144e8 <bt_compidtostr@@Base+0x6224>
    f9ec:	b	f9f0 <bt_compidtostr@@Base+0x172c>
    f9f0:	ldr	r0, [sp]
    f9f4:	cmp	r0, #352	; 0x160
    f9f8:	beq	144fc <bt_compidtostr@@Base+0x6238>
    f9fc:	b	fa00 <bt_compidtostr@@Base+0x173c>
    fa00:	movw	r0, #353	; 0x161
    fa04:	ldr	r1, [sp]
    fa08:	cmp	r1, r0
    fa0c:	beq	14514 <bt_compidtostr@@Base+0x6250>
    fa10:	b	fa14 <bt_compidtostr@@Base+0x1750>
    fa14:	movw	r0, #354	; 0x162
    fa18:	ldr	r1, [sp]
    fa1c:	cmp	r1, r0
    fa20:	beq	14528 <bt_compidtostr@@Base+0x6264>
    fa24:	b	fa28 <bt_compidtostr@@Base+0x1764>
    fa28:	movw	r0, #355	; 0x163
    fa2c:	ldr	r1, [sp]
    fa30:	cmp	r1, r0
    fa34:	beq	1453c <bt_compidtostr@@Base+0x6278>
    fa38:	b	fa3c <bt_compidtostr@@Base+0x1778>
    fa3c:	ldr	r0, [sp]
    fa40:	cmp	r0, #356	; 0x164
    fa44:	beq	14554 <bt_compidtostr@@Base+0x6290>
    fa48:	b	fa4c <bt_compidtostr@@Base+0x1788>
    fa4c:	movw	r0, #357	; 0x165
    fa50:	ldr	r1, [sp]
    fa54:	cmp	r1, r0
    fa58:	beq	14568 <bt_compidtostr@@Base+0x62a4>
    fa5c:	b	fa60 <bt_compidtostr@@Base+0x179c>
    fa60:	movw	r0, #358	; 0x166
    fa64:	ldr	r1, [sp]
    fa68:	cmp	r1, r0
    fa6c:	beq	1457c <bt_compidtostr@@Base+0x62b8>
    fa70:	b	fa74 <bt_compidtostr@@Base+0x17b0>
    fa74:	movw	r0, #359	; 0x167
    fa78:	ldr	r1, [sp]
    fa7c:	cmp	r1, r0
    fa80:	beq	14594 <bt_compidtostr@@Base+0x62d0>
    fa84:	b	fa88 <bt_compidtostr@@Base+0x17c4>
    fa88:	ldr	r0, [sp]
    fa8c:	cmp	r0, #360	; 0x168
    fa90:	beq	145a8 <bt_compidtostr@@Base+0x62e4>
    fa94:	b	fa98 <bt_compidtostr@@Base+0x17d4>
    fa98:	movw	r0, #361	; 0x169
    fa9c:	ldr	r1, [sp]
    faa0:	cmp	r1, r0
    faa4:	beq	145bc <bt_compidtostr@@Base+0x62f8>
    faa8:	b	faac <bt_compidtostr@@Base+0x17e8>
    faac:	movw	r0, #362	; 0x16a
    fab0:	ldr	r1, [sp]
    fab4:	cmp	r1, r0
    fab8:	beq	145d4 <bt_compidtostr@@Base+0x6310>
    fabc:	b	fac0 <bt_compidtostr@@Base+0x17fc>
    fac0:	movw	r0, #363	; 0x16b
    fac4:	ldr	r1, [sp]
    fac8:	cmp	r1, r0
    facc:	beq	145e8 <bt_compidtostr@@Base+0x6324>
    fad0:	b	fad4 <bt_compidtostr@@Base+0x1810>
    fad4:	ldr	r0, [sp]
    fad8:	cmp	r0, #364	; 0x16c
    fadc:	beq	145fc <bt_compidtostr@@Base+0x6338>
    fae0:	b	fae4 <bt_compidtostr@@Base+0x1820>
    fae4:	movw	r0, #365	; 0x16d
    fae8:	ldr	r1, [sp]
    faec:	cmp	r1, r0
    faf0:	beq	14614 <bt_compidtostr@@Base+0x6350>
    faf4:	b	faf8 <bt_compidtostr@@Base+0x1834>
    faf8:	movw	r0, #366	; 0x16e
    fafc:	ldr	r1, [sp]
    fb00:	cmp	r1, r0
    fb04:	beq	14628 <bt_compidtostr@@Base+0x6364>
    fb08:	b	fb0c <bt_compidtostr@@Base+0x1848>
    fb0c:	movw	r0, #367	; 0x16f
    fb10:	ldr	r1, [sp]
    fb14:	cmp	r1, r0
    fb18:	beq	1463c <bt_compidtostr@@Base+0x6378>
    fb1c:	b	fb20 <bt_compidtostr@@Base+0x185c>
    fb20:	ldr	r0, [sp]
    fb24:	cmp	r0, #368	; 0x170
    fb28:	beq	14654 <bt_compidtostr@@Base+0x6390>
    fb2c:	b	fb30 <bt_compidtostr@@Base+0x186c>
    fb30:	movw	r0, #369	; 0x171
    fb34:	ldr	r1, [sp]
    fb38:	cmp	r1, r0
    fb3c:	beq	14668 <bt_compidtostr@@Base+0x63a4>
    fb40:	b	fb44 <bt_compidtostr@@Base+0x1880>
    fb44:	movw	r0, #370	; 0x172
    fb48:	ldr	r1, [sp]
    fb4c:	cmp	r1, r0
    fb50:	beq	1467c <bt_compidtostr@@Base+0x63b8>
    fb54:	b	fb58 <bt_compidtostr@@Base+0x1894>
    fb58:	movw	r0, #371	; 0x173
    fb5c:	ldr	r1, [sp]
    fb60:	cmp	r1, r0
    fb64:	beq	14694 <bt_compidtostr@@Base+0x63d0>
    fb68:	b	fb6c <bt_compidtostr@@Base+0x18a8>
    fb6c:	ldr	r0, [sp]
    fb70:	cmp	r0, #372	; 0x174
    fb74:	beq	146a8 <bt_compidtostr@@Base+0x63e4>
    fb78:	b	fb7c <bt_compidtostr@@Base+0x18b8>
    fb7c:	movw	r0, #373	; 0x175
    fb80:	ldr	r1, [sp]
    fb84:	cmp	r1, r0
    fb88:	beq	146bc <bt_compidtostr@@Base+0x63f8>
    fb8c:	b	fb90 <bt_compidtostr@@Base+0x18cc>
    fb90:	movw	r0, #374	; 0x176
    fb94:	ldr	r1, [sp]
    fb98:	cmp	r1, r0
    fb9c:	beq	146d4 <bt_compidtostr@@Base+0x6410>
    fba0:	b	fba4 <bt_compidtostr@@Base+0x18e0>
    fba4:	movw	r0, #375	; 0x177
    fba8:	ldr	r1, [sp]
    fbac:	cmp	r1, r0
    fbb0:	beq	146e8 <bt_compidtostr@@Base+0x6424>
    fbb4:	b	fbb8 <bt_compidtostr@@Base+0x18f4>
    fbb8:	ldr	r0, [sp]
    fbbc:	cmp	r0, #376	; 0x178
    fbc0:	beq	146fc <bt_compidtostr@@Base+0x6438>
    fbc4:	b	fbc8 <bt_compidtostr@@Base+0x1904>
    fbc8:	movw	r0, #377	; 0x179
    fbcc:	ldr	r1, [sp]
    fbd0:	cmp	r1, r0
    fbd4:	beq	14714 <bt_compidtostr@@Base+0x6450>
    fbd8:	b	fbdc <bt_compidtostr@@Base+0x1918>
    fbdc:	movw	r0, #378	; 0x17a
    fbe0:	ldr	r1, [sp]
    fbe4:	cmp	r1, r0
    fbe8:	beq	14728 <bt_compidtostr@@Base+0x6464>
    fbec:	b	fbf0 <bt_compidtostr@@Base+0x192c>
    fbf0:	movw	r0, #379	; 0x17b
    fbf4:	ldr	r1, [sp]
    fbf8:	cmp	r1, r0
    fbfc:	beq	1473c <bt_compidtostr@@Base+0x6478>
    fc00:	b	fc04 <bt_compidtostr@@Base+0x1940>
    fc04:	ldr	r0, [sp]
    fc08:	cmp	r0, #380	; 0x17c
    fc0c:	beq	14754 <bt_compidtostr@@Base+0x6490>
    fc10:	b	fc14 <bt_compidtostr@@Base+0x1950>
    fc14:	movw	r0, #381	; 0x17d
    fc18:	ldr	r1, [sp]
    fc1c:	cmp	r1, r0
    fc20:	beq	14768 <bt_compidtostr@@Base+0x64a4>
    fc24:	b	fc28 <bt_compidtostr@@Base+0x1964>
    fc28:	movw	r0, #382	; 0x17e
    fc2c:	ldr	r1, [sp]
    fc30:	cmp	r1, r0
    fc34:	beq	1477c <bt_compidtostr@@Base+0x64b8>
    fc38:	b	fc3c <bt_compidtostr@@Base+0x1978>
    fc3c:	movw	r0, #383	; 0x17f
    fc40:	ldr	r1, [sp]
    fc44:	cmp	r1, r0
    fc48:	beq	14794 <bt_compidtostr@@Base+0x64d0>
    fc4c:	b	fc50 <bt_compidtostr@@Base+0x198c>
    fc50:	ldr	r0, [sp]
    fc54:	cmp	r0, #384	; 0x180
    fc58:	beq	147a8 <bt_compidtostr@@Base+0x64e4>
    fc5c:	b	fc60 <bt_compidtostr@@Base+0x199c>
    fc60:	movw	r0, #385	; 0x181
    fc64:	ldr	r1, [sp]
    fc68:	cmp	r1, r0
    fc6c:	beq	147bc <bt_compidtostr@@Base+0x64f8>
    fc70:	b	fc74 <bt_compidtostr@@Base+0x19b0>
    fc74:	movw	r0, #386	; 0x182
    fc78:	ldr	r1, [sp]
    fc7c:	cmp	r1, r0
    fc80:	beq	147d4 <bt_compidtostr@@Base+0x6510>
    fc84:	b	fc88 <bt_compidtostr@@Base+0x19c4>
    fc88:	movw	r0, #387	; 0x183
    fc8c:	ldr	r1, [sp]
    fc90:	cmp	r1, r0
    fc94:	beq	147e8 <bt_compidtostr@@Base+0x6524>
    fc98:	b	fc9c <bt_compidtostr@@Base+0x19d8>
    fc9c:	ldr	r0, [sp]
    fca0:	cmp	r0, #388	; 0x184
    fca4:	beq	147fc <bt_compidtostr@@Base+0x6538>
    fca8:	b	fcac <bt_compidtostr@@Base+0x19e8>
    fcac:	movw	r0, #389	; 0x185
    fcb0:	ldr	r1, [sp]
    fcb4:	cmp	r1, r0
    fcb8:	beq	14814 <bt_compidtostr@@Base+0x6550>
    fcbc:	b	fcc0 <bt_compidtostr@@Base+0x19fc>
    fcc0:	movw	r0, #390	; 0x186
    fcc4:	ldr	r1, [sp]
    fcc8:	cmp	r1, r0
    fccc:	beq	14828 <bt_compidtostr@@Base+0x6564>
    fcd0:	b	fcd4 <bt_compidtostr@@Base+0x1a10>
    fcd4:	movw	r0, #391	; 0x187
    fcd8:	ldr	r1, [sp]
    fcdc:	cmp	r1, r0
    fce0:	beq	1483c <bt_compidtostr@@Base+0x6578>
    fce4:	b	fce8 <bt_compidtostr@@Base+0x1a24>
    fce8:	ldr	r0, [sp]
    fcec:	cmp	r0, #392	; 0x188
    fcf0:	beq	14854 <bt_compidtostr@@Base+0x6590>
    fcf4:	b	fcf8 <bt_compidtostr@@Base+0x1a34>
    fcf8:	movw	r0, #393	; 0x189
    fcfc:	ldr	r1, [sp]
    fd00:	cmp	r1, r0
    fd04:	beq	14868 <bt_compidtostr@@Base+0x65a4>
    fd08:	b	fd0c <bt_compidtostr@@Base+0x1a48>
    fd0c:	movw	r0, #394	; 0x18a
    fd10:	ldr	r1, [sp]
    fd14:	cmp	r1, r0
    fd18:	beq	1487c <bt_compidtostr@@Base+0x65b8>
    fd1c:	b	fd20 <bt_compidtostr@@Base+0x1a5c>
    fd20:	movw	r0, #395	; 0x18b
    fd24:	ldr	r1, [sp]
    fd28:	cmp	r1, r0
    fd2c:	beq	14894 <bt_compidtostr@@Base+0x65d0>
    fd30:	b	fd34 <bt_compidtostr@@Base+0x1a70>
    fd34:	ldr	r0, [sp]
    fd38:	cmp	r0, #396	; 0x18c
    fd3c:	beq	148a8 <bt_compidtostr@@Base+0x65e4>
    fd40:	b	fd44 <bt_compidtostr@@Base+0x1a80>
    fd44:	movw	r0, #397	; 0x18d
    fd48:	ldr	r1, [sp]
    fd4c:	cmp	r1, r0
    fd50:	beq	148bc <bt_compidtostr@@Base+0x65f8>
    fd54:	b	fd58 <bt_compidtostr@@Base+0x1a94>
    fd58:	movw	r0, #398	; 0x18e
    fd5c:	ldr	r1, [sp]
    fd60:	cmp	r1, r0
    fd64:	beq	148d4 <bt_compidtostr@@Base+0x6610>
    fd68:	b	fd6c <bt_compidtostr@@Base+0x1aa8>
    fd6c:	movw	r0, #399	; 0x18f
    fd70:	ldr	r1, [sp]
    fd74:	cmp	r1, r0
    fd78:	beq	148e8 <bt_compidtostr@@Base+0x6624>
    fd7c:	b	fd80 <bt_compidtostr@@Base+0x1abc>
    fd80:	ldr	r0, [sp]
    fd84:	cmp	r0, #400	; 0x190
    fd88:	beq	148fc <bt_compidtostr@@Base+0x6638>
    fd8c:	b	fd90 <bt_compidtostr@@Base+0x1acc>
    fd90:	movw	r0, #401	; 0x191
    fd94:	ldr	r1, [sp]
    fd98:	cmp	r1, r0
    fd9c:	beq	14914 <bt_compidtostr@@Base+0x6650>
    fda0:	b	fda4 <bt_compidtostr@@Base+0x1ae0>
    fda4:	movw	r0, #402	; 0x192
    fda8:	ldr	r1, [sp]
    fdac:	cmp	r1, r0
    fdb0:	beq	14928 <bt_compidtostr@@Base+0x6664>
    fdb4:	b	fdb8 <bt_compidtostr@@Base+0x1af4>
    fdb8:	movw	r0, #403	; 0x193
    fdbc:	ldr	r1, [sp]
    fdc0:	cmp	r1, r0
    fdc4:	beq	1493c <bt_compidtostr@@Base+0x6678>
    fdc8:	b	fdcc <bt_compidtostr@@Base+0x1b08>
    fdcc:	ldr	r0, [sp]
    fdd0:	cmp	r0, #404	; 0x194
    fdd4:	beq	14954 <bt_compidtostr@@Base+0x6690>
    fdd8:	b	fddc <bt_compidtostr@@Base+0x1b18>
    fddc:	movw	r0, #405	; 0x195
    fde0:	ldr	r1, [sp]
    fde4:	cmp	r1, r0
    fde8:	beq	14968 <bt_compidtostr@@Base+0x66a4>
    fdec:	b	fdf0 <bt_compidtostr@@Base+0x1b2c>
    fdf0:	movw	r0, #406	; 0x196
    fdf4:	ldr	r1, [sp]
    fdf8:	cmp	r1, r0
    fdfc:	beq	1497c <bt_compidtostr@@Base+0x66b8>
    fe00:	b	fe04 <bt_compidtostr@@Base+0x1b40>
    fe04:	movw	r0, #407	; 0x197
    fe08:	ldr	r1, [sp]
    fe0c:	cmp	r1, r0
    fe10:	beq	14994 <bt_compidtostr@@Base+0x66d0>
    fe14:	b	fe18 <bt_compidtostr@@Base+0x1b54>
    fe18:	ldr	r0, [sp]
    fe1c:	cmp	r0, #408	; 0x198
    fe20:	beq	149a8 <bt_compidtostr@@Base+0x66e4>
    fe24:	b	fe28 <bt_compidtostr@@Base+0x1b64>
    fe28:	movw	r0, #409	; 0x199
    fe2c:	ldr	r1, [sp]
    fe30:	cmp	r1, r0
    fe34:	beq	149bc <bt_compidtostr@@Base+0x66f8>
    fe38:	b	fe3c <bt_compidtostr@@Base+0x1b78>
    fe3c:	movw	r0, #410	; 0x19a
    fe40:	ldr	r1, [sp]
    fe44:	cmp	r1, r0
    fe48:	beq	149d4 <bt_compidtostr@@Base+0x6710>
    fe4c:	b	fe50 <bt_compidtostr@@Base+0x1b8c>
    fe50:	movw	r0, #411	; 0x19b
    fe54:	ldr	r1, [sp]
    fe58:	cmp	r1, r0
    fe5c:	beq	149e8 <bt_compidtostr@@Base+0x6724>
    fe60:	b	fe64 <bt_compidtostr@@Base+0x1ba0>
    fe64:	ldr	r0, [sp]
    fe68:	cmp	r0, #412	; 0x19c
    fe6c:	beq	149fc <bt_compidtostr@@Base+0x6738>
    fe70:	b	fe74 <bt_compidtostr@@Base+0x1bb0>
    fe74:	movw	r0, #413	; 0x19d
    fe78:	ldr	r1, [sp]
    fe7c:	cmp	r1, r0
    fe80:	beq	14a14 <bt_compidtostr@@Base+0x6750>
    fe84:	b	fe88 <bt_compidtostr@@Base+0x1bc4>
    fe88:	movw	r0, #414	; 0x19e
    fe8c:	ldr	r1, [sp]
    fe90:	cmp	r1, r0
    fe94:	beq	14a28 <bt_compidtostr@@Base+0x6764>
    fe98:	b	fe9c <bt_compidtostr@@Base+0x1bd8>
    fe9c:	movw	r0, #415	; 0x19f
    fea0:	ldr	r1, [sp]
    fea4:	cmp	r1, r0
    fea8:	beq	14a3c <bt_compidtostr@@Base+0x6778>
    feac:	b	feb0 <bt_compidtostr@@Base+0x1bec>
    feb0:	ldr	r0, [sp]
    feb4:	cmp	r0, #416	; 0x1a0
    feb8:	beq	14a54 <bt_compidtostr@@Base+0x6790>
    febc:	b	fec0 <bt_compidtostr@@Base+0x1bfc>
    fec0:	movw	r0, #417	; 0x1a1
    fec4:	ldr	r1, [sp]
    fec8:	cmp	r1, r0
    fecc:	beq	14a68 <bt_compidtostr@@Base+0x67a4>
    fed0:	b	fed4 <bt_compidtostr@@Base+0x1c10>
    fed4:	movw	r0, #418	; 0x1a2
    fed8:	ldr	r1, [sp]
    fedc:	cmp	r1, r0
    fee0:	beq	14a7c <bt_compidtostr@@Base+0x67b8>
    fee4:	b	fee8 <bt_compidtostr@@Base+0x1c24>
    fee8:	movw	r0, #419	; 0x1a3
    feec:	ldr	r1, [sp]
    fef0:	cmp	r1, r0
    fef4:	beq	14a94 <bt_compidtostr@@Base+0x67d0>
    fef8:	b	fefc <bt_compidtostr@@Base+0x1c38>
    fefc:	ldr	r0, [sp]
    ff00:	cmp	r0, #420	; 0x1a4
    ff04:	beq	14aa8 <bt_compidtostr@@Base+0x67e4>
    ff08:	b	ff0c <bt_compidtostr@@Base+0x1c48>
    ff0c:	movw	r0, #421	; 0x1a5
    ff10:	ldr	r1, [sp]
    ff14:	cmp	r1, r0
    ff18:	beq	14abc <bt_compidtostr@@Base+0x67f8>
    ff1c:	b	ff20 <bt_compidtostr@@Base+0x1c5c>
    ff20:	movw	r0, #422	; 0x1a6
    ff24:	ldr	r1, [sp]
    ff28:	cmp	r1, r0
    ff2c:	beq	14ad4 <bt_compidtostr@@Base+0x6810>
    ff30:	b	ff34 <bt_compidtostr@@Base+0x1c70>
    ff34:	movw	r0, #423	; 0x1a7
    ff38:	ldr	r1, [sp]
    ff3c:	cmp	r1, r0
    ff40:	beq	14ae8 <bt_compidtostr@@Base+0x6824>
    ff44:	b	ff48 <bt_compidtostr@@Base+0x1c84>
    ff48:	ldr	r0, [sp]
    ff4c:	cmp	r0, #424	; 0x1a8
    ff50:	beq	14afc <bt_compidtostr@@Base+0x6838>
    ff54:	b	ff58 <bt_compidtostr@@Base+0x1c94>
    ff58:	movw	r0, #425	; 0x1a9
    ff5c:	ldr	r1, [sp]
    ff60:	cmp	r1, r0
    ff64:	beq	14b14 <bt_compidtostr@@Base+0x6850>
    ff68:	b	ff6c <bt_compidtostr@@Base+0x1ca8>
    ff6c:	movw	r0, #426	; 0x1aa
    ff70:	ldr	r1, [sp]
    ff74:	cmp	r1, r0
    ff78:	beq	14b28 <bt_compidtostr@@Base+0x6864>
    ff7c:	b	ff80 <bt_compidtostr@@Base+0x1cbc>
    ff80:	movw	r0, #427	; 0x1ab
    ff84:	ldr	r1, [sp]
    ff88:	cmp	r1, r0
    ff8c:	beq	14b3c <bt_compidtostr@@Base+0x6878>
    ff90:	b	ff94 <bt_compidtostr@@Base+0x1cd0>
    ff94:	ldr	r0, [sp]
    ff98:	cmp	r0, #428	; 0x1ac
    ff9c:	beq	14b54 <bt_compidtostr@@Base+0x6890>
    ffa0:	b	ffa4 <bt_compidtostr@@Base+0x1ce0>
    ffa4:	movw	r0, #429	; 0x1ad
    ffa8:	ldr	r1, [sp]
    ffac:	cmp	r1, r0
    ffb0:	beq	14b68 <bt_compidtostr@@Base+0x68a4>
    ffb4:	b	ffb8 <bt_compidtostr@@Base+0x1cf4>
    ffb8:	movw	r0, #430	; 0x1ae
    ffbc:	ldr	r1, [sp]
    ffc0:	cmp	r1, r0
    ffc4:	beq	14b7c <bt_compidtostr@@Base+0x68b8>
    ffc8:	b	ffcc <bt_compidtostr@@Base+0x1d08>
    ffcc:	movw	r0, #431	; 0x1af
    ffd0:	ldr	r1, [sp]
    ffd4:	cmp	r1, r0
    ffd8:	beq	14b94 <bt_compidtostr@@Base+0x68d0>
    ffdc:	b	ffe0 <bt_compidtostr@@Base+0x1d1c>
    ffe0:	ldr	r0, [sp]
    ffe4:	cmp	r0, #432	; 0x1b0
    ffe8:	beq	14ba8 <bt_compidtostr@@Base+0x68e4>
    ffec:	b	fff0 <bt_compidtostr@@Base+0x1d2c>
    fff0:	movw	r0, #433	; 0x1b1
    fff4:	ldr	r1, [sp]
    fff8:	cmp	r1, r0
    fffc:	beq	14bbc <bt_compidtostr@@Base+0x68f8>
   10000:	b	10004 <bt_compidtostr@@Base+0x1d40>
   10004:	movw	r0, #434	; 0x1b2
   10008:	ldr	r1, [sp]
   1000c:	cmp	r1, r0
   10010:	beq	14bd4 <bt_compidtostr@@Base+0x6910>
   10014:	b	10018 <bt_compidtostr@@Base+0x1d54>
   10018:	movw	r0, #435	; 0x1b3
   1001c:	ldr	r1, [sp]
   10020:	cmp	r1, r0
   10024:	beq	14be8 <bt_compidtostr@@Base+0x6924>
   10028:	b	1002c <bt_compidtostr@@Base+0x1d68>
   1002c:	ldr	r0, [sp]
   10030:	cmp	r0, #436	; 0x1b4
   10034:	beq	14bfc <bt_compidtostr@@Base+0x6938>
   10038:	b	1003c <bt_compidtostr@@Base+0x1d78>
   1003c:	movw	r0, #437	; 0x1b5
   10040:	ldr	r1, [sp]
   10044:	cmp	r1, r0
   10048:	beq	14c14 <bt_compidtostr@@Base+0x6950>
   1004c:	b	10050 <bt_compidtostr@@Base+0x1d8c>
   10050:	movw	r0, #438	; 0x1b6
   10054:	ldr	r1, [sp]
   10058:	cmp	r1, r0
   1005c:	beq	14c28 <bt_compidtostr@@Base+0x6964>
   10060:	b	10064 <bt_compidtostr@@Base+0x1da0>
   10064:	movw	r0, #439	; 0x1b7
   10068:	ldr	r1, [sp]
   1006c:	cmp	r1, r0
   10070:	beq	14c3c <bt_compidtostr@@Base+0x6978>
   10074:	b	10078 <bt_compidtostr@@Base+0x1db4>
   10078:	ldr	r0, [sp]
   1007c:	cmp	r0, #440	; 0x1b8
   10080:	beq	14c54 <bt_compidtostr@@Base+0x6990>
   10084:	b	10088 <bt_compidtostr@@Base+0x1dc4>
   10088:	movw	r0, #441	; 0x1b9
   1008c:	ldr	r1, [sp]
   10090:	cmp	r1, r0
   10094:	beq	14c68 <bt_compidtostr@@Base+0x69a4>
   10098:	b	1009c <bt_compidtostr@@Base+0x1dd8>
   1009c:	movw	r0, #442	; 0x1ba
   100a0:	ldr	r1, [sp]
   100a4:	cmp	r1, r0
   100a8:	beq	14c7c <bt_compidtostr@@Base+0x69b8>
   100ac:	b	100b0 <bt_compidtostr@@Base+0x1dec>
   100b0:	movw	r0, #443	; 0x1bb
   100b4:	ldr	r1, [sp]
   100b8:	cmp	r1, r0
   100bc:	beq	14c94 <bt_compidtostr@@Base+0x69d0>
   100c0:	b	100c4 <bt_compidtostr@@Base+0x1e00>
   100c4:	ldr	r0, [sp]
   100c8:	cmp	r0, #444	; 0x1bc
   100cc:	beq	14ca8 <bt_compidtostr@@Base+0x69e4>
   100d0:	b	100d4 <bt_compidtostr@@Base+0x1e10>
   100d4:	movw	r0, #445	; 0x1bd
   100d8:	ldr	r1, [sp]
   100dc:	cmp	r1, r0
   100e0:	beq	14cbc <bt_compidtostr@@Base+0x69f8>
   100e4:	b	100e8 <bt_compidtostr@@Base+0x1e24>
   100e8:	movw	r0, #446	; 0x1be
   100ec:	ldr	r1, [sp]
   100f0:	cmp	r1, r0
   100f4:	beq	14cd4 <bt_compidtostr@@Base+0x6a10>
   100f8:	b	100fc <bt_compidtostr@@Base+0x1e38>
   100fc:	movw	r0, #447	; 0x1bf
   10100:	ldr	r1, [sp]
   10104:	cmp	r1, r0
   10108:	beq	14ce8 <bt_compidtostr@@Base+0x6a24>
   1010c:	b	10110 <bt_compidtostr@@Base+0x1e4c>
   10110:	ldr	r0, [sp]
   10114:	cmp	r0, #448	; 0x1c0
   10118:	beq	14cfc <bt_compidtostr@@Base+0x6a38>
   1011c:	b	10120 <bt_compidtostr@@Base+0x1e5c>
   10120:	movw	r0, #449	; 0x1c1
   10124:	ldr	r1, [sp]
   10128:	cmp	r1, r0
   1012c:	beq	14d10 <bt_compidtostr@@Base+0x6a4c>
   10130:	b	10134 <bt_compidtostr@@Base+0x1e70>
   10134:	movw	r0, #450	; 0x1c2
   10138:	ldr	r1, [sp]
   1013c:	cmp	r1, r0
   10140:	beq	14d24 <bt_compidtostr@@Base+0x6a60>
   10144:	b	10148 <bt_compidtostr@@Base+0x1e84>
   10148:	movw	r0, #451	; 0x1c3
   1014c:	ldr	r1, [sp]
   10150:	cmp	r1, r0
   10154:	beq	14d38 <bt_compidtostr@@Base+0x6a74>
   10158:	b	1015c <bt_compidtostr@@Base+0x1e98>
   1015c:	ldr	r0, [sp]
   10160:	cmp	r0, #452	; 0x1c4
   10164:	beq	14d48 <bt_compidtostr@@Base+0x6a84>
   10168:	b	1016c <bt_compidtostr@@Base+0x1ea8>
   1016c:	movw	r0, #453	; 0x1c5
   10170:	ldr	r1, [sp]
   10174:	cmp	r1, r0
   10178:	beq	14d5c <bt_compidtostr@@Base+0x6a98>
   1017c:	b	10180 <bt_compidtostr@@Base+0x1ebc>
   10180:	movw	r0, #454	; 0x1c6
   10184:	ldr	r1, [sp]
   10188:	cmp	r1, r0
   1018c:	beq	14d70 <bt_compidtostr@@Base+0x6aac>
   10190:	b	10194 <bt_compidtostr@@Base+0x1ed0>
   10194:	movw	r0, #455	; 0x1c7
   10198:	ldr	r1, [sp]
   1019c:	cmp	r1, r0
   101a0:	beq	14d84 <bt_compidtostr@@Base+0x6ac0>
   101a4:	b	101a8 <bt_compidtostr@@Base+0x1ee4>
   101a8:	ldr	r0, [sp]
   101ac:	cmp	r0, #456	; 0x1c8
   101b0:	beq	14d98 <bt_compidtostr@@Base+0x6ad4>
   101b4:	b	101b8 <bt_compidtostr@@Base+0x1ef4>
   101b8:	movw	r0, #457	; 0x1c9
   101bc:	ldr	r1, [sp]
   101c0:	cmp	r1, r0
   101c4:	beq	14dac <bt_compidtostr@@Base+0x6ae8>
   101c8:	b	101cc <bt_compidtostr@@Base+0x1f08>
   101cc:	movw	r0, #458	; 0x1ca
   101d0:	ldr	r1, [sp]
   101d4:	cmp	r1, r0
   101d8:	beq	14dc0 <bt_compidtostr@@Base+0x6afc>
   101dc:	b	101e0 <bt_compidtostr@@Base+0x1f1c>
   101e0:	movw	r0, #459	; 0x1cb
   101e4:	ldr	r1, [sp]
   101e8:	cmp	r1, r0
   101ec:	beq	14dd4 <bt_compidtostr@@Base+0x6b10>
   101f0:	b	101f4 <bt_compidtostr@@Base+0x1f30>
   101f4:	ldr	r0, [sp]
   101f8:	cmp	r0, #460	; 0x1cc
   101fc:	beq	14de8 <bt_compidtostr@@Base+0x6b24>
   10200:	b	10204 <bt_compidtostr@@Base+0x1f40>
   10204:	movw	r0, #461	; 0x1cd
   10208:	ldr	r1, [sp]
   1020c:	cmp	r1, r0
   10210:	beq	14dfc <bt_compidtostr@@Base+0x6b38>
   10214:	b	10218 <bt_compidtostr@@Base+0x1f54>
   10218:	movw	r0, #462	; 0x1ce
   1021c:	ldr	r1, [sp]
   10220:	cmp	r1, r0
   10224:	beq	14e10 <bt_compidtostr@@Base+0x6b4c>
   10228:	b	1022c <bt_compidtostr@@Base+0x1f68>
   1022c:	movw	r0, #463	; 0x1cf
   10230:	ldr	r1, [sp]
   10234:	cmp	r1, r0
   10238:	beq	14e24 <bt_compidtostr@@Base+0x6b60>
   1023c:	b	10240 <bt_compidtostr@@Base+0x1f7c>
   10240:	ldr	r0, [sp]
   10244:	cmp	r0, #464	; 0x1d0
   10248:	beq	14e38 <bt_compidtostr@@Base+0x6b74>
   1024c:	b	10250 <bt_compidtostr@@Base+0x1f8c>
   10250:	movw	r0, #465	; 0x1d1
   10254:	ldr	r1, [sp]
   10258:	cmp	r1, r0
   1025c:	beq	14e48 <bt_compidtostr@@Base+0x6b84>
   10260:	b	10264 <bt_compidtostr@@Base+0x1fa0>
   10264:	movw	r0, #466	; 0x1d2
   10268:	ldr	r1, [sp]
   1026c:	cmp	r1, r0
   10270:	beq	14e5c <bt_compidtostr@@Base+0x6b98>
   10274:	b	10278 <bt_compidtostr@@Base+0x1fb4>
   10278:	movw	r0, #467	; 0x1d3
   1027c:	ldr	r1, [sp]
   10280:	cmp	r1, r0
   10284:	beq	14e70 <bt_compidtostr@@Base+0x6bac>
   10288:	b	1028c <bt_compidtostr@@Base+0x1fc8>
   1028c:	ldr	r0, [sp]
   10290:	cmp	r0, #468	; 0x1d4
   10294:	beq	14e84 <bt_compidtostr@@Base+0x6bc0>
   10298:	b	1029c <bt_compidtostr@@Base+0x1fd8>
   1029c:	movw	r0, #469	; 0x1d5
   102a0:	ldr	r1, [sp]
   102a4:	cmp	r1, r0
   102a8:	beq	14e98 <bt_compidtostr@@Base+0x6bd4>
   102ac:	b	102b0 <bt_compidtostr@@Base+0x1fec>
   102b0:	movw	r0, #470	; 0x1d6
   102b4:	ldr	r1, [sp]
   102b8:	cmp	r1, r0
   102bc:	beq	14eac <bt_compidtostr@@Base+0x6be8>
   102c0:	b	102c4 <bt_compidtostr@@Base+0x2000>
   102c4:	movw	r0, #471	; 0x1d7
   102c8:	ldr	r1, [sp]
   102cc:	cmp	r1, r0
   102d0:	beq	14ec0 <bt_compidtostr@@Base+0x6bfc>
   102d4:	b	102d8 <bt_compidtostr@@Base+0x2014>
   102d8:	ldr	r0, [sp]
   102dc:	cmp	r0, #472	; 0x1d8
   102e0:	beq	14ed4 <bt_compidtostr@@Base+0x6c10>
   102e4:	b	102e8 <bt_compidtostr@@Base+0x2024>
   102e8:	movw	r0, #473	; 0x1d9
   102ec:	ldr	r1, [sp]
   102f0:	cmp	r1, r0
   102f4:	beq	14ee8 <bt_compidtostr@@Base+0x6c24>
   102f8:	b	102fc <bt_compidtostr@@Base+0x2038>
   102fc:	movw	r0, #474	; 0x1da
   10300:	ldr	r1, [sp]
   10304:	cmp	r1, r0
   10308:	beq	14efc <bt_compidtostr@@Base+0x6c38>
   1030c:	b	10310 <bt_compidtostr@@Base+0x204c>
   10310:	movw	r0, #475	; 0x1db
   10314:	ldr	r1, [sp]
   10318:	cmp	r1, r0
   1031c:	beq	14f10 <bt_compidtostr@@Base+0x6c4c>
   10320:	b	10324 <bt_compidtostr@@Base+0x2060>
   10324:	ldr	r0, [sp]
   10328:	cmp	r0, #476	; 0x1dc
   1032c:	beq	14f24 <bt_compidtostr@@Base+0x6c60>
   10330:	b	10334 <bt_compidtostr@@Base+0x2070>
   10334:	movw	r0, #477	; 0x1dd
   10338:	ldr	r1, [sp]
   1033c:	cmp	r1, r0
   10340:	beq	14f38 <bt_compidtostr@@Base+0x6c74>
   10344:	b	10348 <bt_compidtostr@@Base+0x2084>
   10348:	movw	r0, #478	; 0x1de
   1034c:	ldr	r1, [sp]
   10350:	cmp	r1, r0
   10354:	beq	14f48 <bt_compidtostr@@Base+0x6c84>
   10358:	b	1035c <bt_compidtostr@@Base+0x2098>
   1035c:	movw	r0, #479	; 0x1df
   10360:	ldr	r1, [sp]
   10364:	cmp	r1, r0
   10368:	beq	14f5c <bt_compidtostr@@Base+0x6c98>
   1036c:	b	10370 <bt_compidtostr@@Base+0x20ac>
   10370:	ldr	r0, [sp]
   10374:	cmp	r0, #480	; 0x1e0
   10378:	beq	14f70 <bt_compidtostr@@Base+0x6cac>
   1037c:	b	10380 <bt_compidtostr@@Base+0x20bc>
   10380:	movw	r0, #481	; 0x1e1
   10384:	ldr	r1, [sp]
   10388:	cmp	r1, r0
   1038c:	beq	14f84 <bt_compidtostr@@Base+0x6cc0>
   10390:	b	10394 <bt_compidtostr@@Base+0x20d0>
   10394:	movw	r0, #482	; 0x1e2
   10398:	ldr	r1, [sp]
   1039c:	cmp	r1, r0
   103a0:	beq	14f98 <bt_compidtostr@@Base+0x6cd4>
   103a4:	b	103a8 <bt_compidtostr@@Base+0x20e4>
   103a8:	movw	r0, #483	; 0x1e3
   103ac:	ldr	r1, [sp]
   103b0:	cmp	r1, r0
   103b4:	beq	14fac <bt_compidtostr@@Base+0x6ce8>
   103b8:	b	103bc <bt_compidtostr@@Base+0x20f8>
   103bc:	ldr	r0, [sp]
   103c0:	cmp	r0, #484	; 0x1e4
   103c4:	beq	14fc0 <bt_compidtostr@@Base+0x6cfc>
   103c8:	b	103cc <bt_compidtostr@@Base+0x2108>
   103cc:	movw	r0, #485	; 0x1e5
   103d0:	ldr	r1, [sp]
   103d4:	cmp	r1, r0
   103d8:	beq	14fd4 <bt_compidtostr@@Base+0x6d10>
   103dc:	b	103e0 <bt_compidtostr@@Base+0x211c>
   103e0:	movw	r0, #486	; 0x1e6
   103e4:	ldr	r1, [sp]
   103e8:	cmp	r1, r0
   103ec:	beq	14fe8 <bt_compidtostr@@Base+0x6d24>
   103f0:	b	103f4 <bt_compidtostr@@Base+0x2130>
   103f4:	movw	r0, #487	; 0x1e7
   103f8:	ldr	r1, [sp]
   103fc:	cmp	r1, r0
   10400:	beq	14ffc <bt_compidtostr@@Base+0x6d38>
   10404:	b	10408 <bt_compidtostr@@Base+0x2144>
   10408:	ldr	r0, [sp]
   1040c:	cmp	r0, #488	; 0x1e8
   10410:	beq	15010 <bt_compidtostr@@Base+0x6d4c>
   10414:	b	10418 <bt_compidtostr@@Base+0x2154>
   10418:	movw	r0, #489	; 0x1e9
   1041c:	ldr	r1, [sp]
   10420:	cmp	r1, r0
   10424:	beq	15024 <bt_compidtostr@@Base+0x6d60>
   10428:	b	1042c <bt_compidtostr@@Base+0x2168>
   1042c:	movw	r0, #490	; 0x1ea
   10430:	ldr	r1, [sp]
   10434:	cmp	r1, r0
   10438:	beq	15038 <bt_compidtostr@@Base+0x6d74>
   1043c:	b	10440 <bt_compidtostr@@Base+0x217c>
   10440:	movw	r0, #491	; 0x1eb
   10444:	ldr	r1, [sp]
   10448:	cmp	r1, r0
   1044c:	beq	15048 <bt_compidtostr@@Base+0x6d84>
   10450:	b	10454 <bt_compidtostr@@Base+0x2190>
   10454:	ldr	r0, [sp]
   10458:	cmp	r0, #492	; 0x1ec
   1045c:	beq	1505c <bt_compidtostr@@Base+0x6d98>
   10460:	b	10464 <bt_compidtostr@@Base+0x21a0>
   10464:	movw	r0, #493	; 0x1ed
   10468:	ldr	r1, [sp]
   1046c:	cmp	r1, r0
   10470:	beq	15070 <bt_compidtostr@@Base+0x6dac>
   10474:	b	10478 <bt_compidtostr@@Base+0x21b4>
   10478:	movw	r0, #494	; 0x1ee
   1047c:	ldr	r1, [sp]
   10480:	cmp	r1, r0
   10484:	beq	15084 <bt_compidtostr@@Base+0x6dc0>
   10488:	b	1048c <bt_compidtostr@@Base+0x21c8>
   1048c:	movw	r0, #495	; 0x1ef
   10490:	ldr	r1, [sp]
   10494:	cmp	r1, r0
   10498:	beq	15098 <bt_compidtostr@@Base+0x6dd4>
   1049c:	b	104a0 <bt_compidtostr@@Base+0x21dc>
   104a0:	ldr	r0, [sp]
   104a4:	cmp	r0, #496	; 0x1f0
   104a8:	beq	150ac <bt_compidtostr@@Base+0x6de8>
   104ac:	b	104b0 <bt_compidtostr@@Base+0x21ec>
   104b0:	movw	r0, #497	; 0x1f1
   104b4:	ldr	r1, [sp]
   104b8:	cmp	r1, r0
   104bc:	beq	150c0 <bt_compidtostr@@Base+0x6dfc>
   104c0:	b	104c4 <bt_compidtostr@@Base+0x2200>
   104c4:	movw	r0, #498	; 0x1f2
   104c8:	ldr	r1, [sp]
   104cc:	cmp	r1, r0
   104d0:	beq	150d4 <bt_compidtostr@@Base+0x6e10>
   104d4:	b	104d8 <bt_compidtostr@@Base+0x2214>
   104d8:	movw	r0, #499	; 0x1f3
   104dc:	ldr	r1, [sp]
   104e0:	cmp	r1, r0
   104e4:	beq	150e8 <bt_compidtostr@@Base+0x6e24>
   104e8:	b	104ec <bt_compidtostr@@Base+0x2228>
   104ec:	ldr	r0, [sp]
   104f0:	cmp	r0, #500	; 0x1f4
   104f4:	beq	150fc <bt_compidtostr@@Base+0x6e38>
   104f8:	b	104fc <bt_compidtostr@@Base+0x2238>
   104fc:	movw	r0, #501	; 0x1f5
   10500:	ldr	r1, [sp]
   10504:	cmp	r1, r0
   10508:	beq	15110 <bt_compidtostr@@Base+0x6e4c>
   1050c:	b	10510 <bt_compidtostr@@Base+0x224c>
   10510:	movw	r0, #502	; 0x1f6
   10514:	ldr	r1, [sp]
   10518:	cmp	r1, r0
   1051c:	beq	15124 <bt_compidtostr@@Base+0x6e60>
   10520:	b	10524 <bt_compidtostr@@Base+0x2260>
   10524:	movw	r0, #503	; 0x1f7
   10528:	ldr	r1, [sp]
   1052c:	cmp	r1, r0
   10530:	beq	15138 <bt_compidtostr@@Base+0x6e74>
   10534:	b	10538 <bt_compidtostr@@Base+0x2274>
   10538:	ldr	r0, [sp]
   1053c:	cmp	r0, #504	; 0x1f8
   10540:	beq	15148 <bt_compidtostr@@Base+0x6e84>
   10544:	b	10548 <bt_compidtostr@@Base+0x2284>
   10548:	movw	r0, #505	; 0x1f9
   1054c:	ldr	r1, [sp]
   10550:	cmp	r1, r0
   10554:	beq	1515c <bt_compidtostr@@Base+0x6e98>
   10558:	b	1055c <bt_compidtostr@@Base+0x2298>
   1055c:	movw	r0, #506	; 0x1fa
   10560:	ldr	r1, [sp]
   10564:	cmp	r1, r0
   10568:	beq	15170 <bt_compidtostr@@Base+0x6eac>
   1056c:	b	10570 <bt_compidtostr@@Base+0x22ac>
   10570:	movw	r0, #507	; 0x1fb
   10574:	ldr	r1, [sp]
   10578:	cmp	r1, r0
   1057c:	beq	15184 <bt_compidtostr@@Base+0x6ec0>
   10580:	b	10584 <bt_compidtostr@@Base+0x22c0>
   10584:	ldr	r0, [sp]
   10588:	cmp	r0, #508	; 0x1fc
   1058c:	beq	15198 <bt_compidtostr@@Base+0x6ed4>
   10590:	b	10594 <bt_compidtostr@@Base+0x22d0>
   10594:	movw	r0, #509	; 0x1fd
   10598:	ldr	r1, [sp]
   1059c:	cmp	r1, r0
   105a0:	beq	151ac <bt_compidtostr@@Base+0x6ee8>
   105a4:	b	105a8 <bt_compidtostr@@Base+0x22e4>
   105a8:	movw	r0, #510	; 0x1fe
   105ac:	ldr	r1, [sp]
   105b0:	cmp	r1, r0
   105b4:	beq	151c0 <bt_compidtostr@@Base+0x6efc>
   105b8:	b	105bc <bt_compidtostr@@Base+0x22f8>
   105bc:	movw	r0, #511	; 0x1ff
   105c0:	ldr	r1, [sp]
   105c4:	cmp	r1, r0
   105c8:	beq	151d4 <bt_compidtostr@@Base+0x6f10>
   105cc:	b	105d0 <bt_compidtostr@@Base+0x230c>
   105d0:	ldr	r0, [sp]
   105d4:	cmp	r0, #512	; 0x200
   105d8:	beq	151e8 <bt_compidtostr@@Base+0x6f24>
   105dc:	b	105e0 <bt_compidtostr@@Base+0x231c>
   105e0:	movw	r0, #513	; 0x201
   105e4:	ldr	r1, [sp]
   105e8:	cmp	r1, r0
   105ec:	beq	151fc <bt_compidtostr@@Base+0x6f38>
   105f0:	b	105f4 <bt_compidtostr@@Base+0x2330>
   105f4:	movw	r0, #514	; 0x202
   105f8:	ldr	r1, [sp]
   105fc:	cmp	r1, r0
   10600:	beq	15210 <bt_compidtostr@@Base+0x6f4c>
   10604:	b	10608 <bt_compidtostr@@Base+0x2344>
   10608:	movw	r0, #515	; 0x203
   1060c:	ldr	r1, [sp]
   10610:	cmp	r1, r0
   10614:	beq	15224 <bt_compidtostr@@Base+0x6f60>
   10618:	b	1061c <bt_compidtostr@@Base+0x2358>
   1061c:	ldr	r0, [sp]
   10620:	cmp	r0, #516	; 0x204
   10624:	beq	15238 <bt_compidtostr@@Base+0x6f74>
   10628:	b	1062c <bt_compidtostr@@Base+0x2368>
   1062c:	movw	r0, #517	; 0x205
   10630:	ldr	r1, [sp]
   10634:	cmp	r1, r0
   10638:	beq	15248 <bt_compidtostr@@Base+0x6f84>
   1063c:	b	10640 <bt_compidtostr@@Base+0x237c>
   10640:	movw	r0, #518	; 0x206
   10644:	ldr	r1, [sp]
   10648:	cmp	r1, r0
   1064c:	beq	1525c <bt_compidtostr@@Base+0x6f98>
   10650:	b	10654 <bt_compidtostr@@Base+0x2390>
   10654:	movw	r0, #519	; 0x207
   10658:	ldr	r1, [sp]
   1065c:	cmp	r1, r0
   10660:	beq	15270 <bt_compidtostr@@Base+0x6fac>
   10664:	b	10668 <bt_compidtostr@@Base+0x23a4>
   10668:	ldr	r0, [sp]
   1066c:	cmp	r0, #520	; 0x208
   10670:	beq	15284 <bt_compidtostr@@Base+0x6fc0>
   10674:	b	10678 <bt_compidtostr@@Base+0x23b4>
   10678:	movw	r0, #521	; 0x209
   1067c:	ldr	r1, [sp]
   10680:	cmp	r1, r0
   10684:	beq	15298 <bt_compidtostr@@Base+0x6fd4>
   10688:	b	1068c <bt_compidtostr@@Base+0x23c8>
   1068c:	movw	r0, #522	; 0x20a
   10690:	ldr	r1, [sp]
   10694:	cmp	r1, r0
   10698:	beq	152ac <bt_compidtostr@@Base+0x6fe8>
   1069c:	b	106a0 <bt_compidtostr@@Base+0x23dc>
   106a0:	movw	r0, #523	; 0x20b
   106a4:	ldr	r1, [sp]
   106a8:	cmp	r1, r0
   106ac:	beq	152c0 <bt_compidtostr@@Base+0x6ffc>
   106b0:	b	106b4 <bt_compidtostr@@Base+0x23f0>
   106b4:	ldr	r0, [sp]
   106b8:	cmp	r0, #524	; 0x20c
   106bc:	beq	152d4 <bt_compidtostr@@Base+0x7010>
   106c0:	b	106c4 <bt_compidtostr@@Base+0x2400>
   106c4:	movw	r0, #525	; 0x20d
   106c8:	ldr	r1, [sp]
   106cc:	cmp	r1, r0
   106d0:	beq	152e8 <bt_compidtostr@@Base+0x7024>
   106d4:	b	106d8 <bt_compidtostr@@Base+0x2414>
   106d8:	movw	r0, #526	; 0x20e
   106dc:	ldr	r1, [sp]
   106e0:	cmp	r1, r0
   106e4:	beq	152fc <bt_compidtostr@@Base+0x7038>
   106e8:	b	106ec <bt_compidtostr@@Base+0x2428>
   106ec:	movw	r0, #527	; 0x20f
   106f0:	ldr	r1, [sp]
   106f4:	cmp	r1, r0
   106f8:	beq	15310 <bt_compidtostr@@Base+0x704c>
   106fc:	b	10700 <bt_compidtostr@@Base+0x243c>
   10700:	ldr	r0, [sp]
   10704:	cmp	r0, #528	; 0x210
   10708:	beq	15324 <bt_compidtostr@@Base+0x7060>
   1070c:	b	10710 <bt_compidtostr@@Base+0x244c>
   10710:	movw	r0, #529	; 0x211
   10714:	ldr	r1, [sp]
   10718:	cmp	r1, r0
   1071c:	beq	15338 <bt_compidtostr@@Base+0x7074>
   10720:	b	10724 <bt_compidtostr@@Base+0x2460>
   10724:	movw	r0, #530	; 0x212
   10728:	ldr	r1, [sp]
   1072c:	cmp	r1, r0
   10730:	beq	15348 <bt_compidtostr@@Base+0x7084>
   10734:	b	10738 <bt_compidtostr@@Base+0x2474>
   10738:	movw	r0, #531	; 0x213
   1073c:	ldr	r1, [sp]
   10740:	cmp	r1, r0
   10744:	beq	1535c <bt_compidtostr@@Base+0x7098>
   10748:	b	1074c <bt_compidtostr@@Base+0x2488>
   1074c:	ldr	r0, [sp]
   10750:	cmp	r0, #532	; 0x214
   10754:	beq	15370 <bt_compidtostr@@Base+0x70ac>
   10758:	b	1075c <bt_compidtostr@@Base+0x2498>
   1075c:	movw	r0, #533	; 0x215
   10760:	ldr	r1, [sp]
   10764:	cmp	r1, r0
   10768:	beq	15384 <bt_compidtostr@@Base+0x70c0>
   1076c:	b	10770 <bt_compidtostr@@Base+0x24ac>
   10770:	movw	r0, #534	; 0x216
   10774:	ldr	r1, [sp]
   10778:	cmp	r1, r0
   1077c:	beq	15398 <bt_compidtostr@@Base+0x70d4>
   10780:	b	10784 <bt_compidtostr@@Base+0x24c0>
   10784:	movw	r0, #535	; 0x217
   10788:	ldr	r1, [sp]
   1078c:	cmp	r1, r0
   10790:	beq	153ac <bt_compidtostr@@Base+0x70e8>
   10794:	b	10798 <bt_compidtostr@@Base+0x24d4>
   10798:	ldr	r0, [sp]
   1079c:	cmp	r0, #536	; 0x218
   107a0:	beq	153c0 <bt_compidtostr@@Base+0x70fc>
   107a4:	b	107a8 <bt_compidtostr@@Base+0x24e4>
   107a8:	movw	r0, #537	; 0x219
   107ac:	ldr	r1, [sp]
   107b0:	cmp	r1, r0
   107b4:	beq	153d4 <bt_compidtostr@@Base+0x7110>
   107b8:	b	107bc <bt_compidtostr@@Base+0x24f8>
   107bc:	movw	r0, #538	; 0x21a
   107c0:	ldr	r1, [sp]
   107c4:	cmp	r1, r0
   107c8:	beq	153e8 <bt_compidtostr@@Base+0x7124>
   107cc:	b	107d0 <bt_compidtostr@@Base+0x250c>
   107d0:	movw	r0, #539	; 0x21b
   107d4:	ldr	r1, [sp]
   107d8:	cmp	r1, r0
   107dc:	beq	153fc <bt_compidtostr@@Base+0x7138>
   107e0:	b	107e4 <bt_compidtostr@@Base+0x2520>
   107e4:	ldr	r0, [sp]
   107e8:	cmp	r0, #540	; 0x21c
   107ec:	beq	15410 <bt_compidtostr@@Base+0x714c>
   107f0:	b	107f4 <bt_compidtostr@@Base+0x2530>
   107f4:	movw	r0, #541	; 0x21d
   107f8:	ldr	r1, [sp]
   107fc:	cmp	r1, r0
   10800:	beq	15424 <bt_compidtostr@@Base+0x7160>
   10804:	b	10808 <bt_compidtostr@@Base+0x2544>
   10808:	movw	r0, #542	; 0x21e
   1080c:	ldr	r1, [sp]
   10810:	cmp	r1, r0
   10814:	beq	15438 <bt_compidtostr@@Base+0x7174>
   10818:	b	1081c <bt_compidtostr@@Base+0x2558>
   1081c:	movw	r0, #543	; 0x21f
   10820:	ldr	r1, [sp]
   10824:	cmp	r1, r0
   10828:	beq	15448 <bt_compidtostr@@Base+0x7184>
   1082c:	b	10830 <bt_compidtostr@@Base+0x256c>
   10830:	ldr	r0, [sp]
   10834:	cmp	r0, #544	; 0x220
   10838:	beq	1545c <bt_compidtostr@@Base+0x7198>
   1083c:	b	10840 <bt_compidtostr@@Base+0x257c>
   10840:	movw	r0, #545	; 0x221
   10844:	ldr	r1, [sp]
   10848:	cmp	r1, r0
   1084c:	beq	15470 <bt_compidtostr@@Base+0x71ac>
   10850:	b	10854 <bt_compidtostr@@Base+0x2590>
   10854:	movw	r0, #546	; 0x222
   10858:	ldr	r1, [sp]
   1085c:	cmp	r1, r0
   10860:	beq	15484 <bt_compidtostr@@Base+0x71c0>
   10864:	b	10868 <bt_compidtostr@@Base+0x25a4>
   10868:	movw	r0, #547	; 0x223
   1086c:	ldr	r1, [sp]
   10870:	cmp	r1, r0
   10874:	beq	15498 <bt_compidtostr@@Base+0x71d4>
   10878:	b	1087c <bt_compidtostr@@Base+0x25b8>
   1087c:	ldr	r0, [sp]
   10880:	cmp	r0, #548	; 0x224
   10884:	beq	154ac <bt_compidtostr@@Base+0x71e8>
   10888:	b	1088c <bt_compidtostr@@Base+0x25c8>
   1088c:	movw	r0, #549	; 0x225
   10890:	ldr	r1, [sp]
   10894:	cmp	r1, r0
   10898:	beq	154c0 <bt_compidtostr@@Base+0x71fc>
   1089c:	b	108a0 <bt_compidtostr@@Base+0x25dc>
   108a0:	movw	r0, #550	; 0x226
   108a4:	ldr	r1, [sp]
   108a8:	cmp	r1, r0
   108ac:	beq	154d4 <bt_compidtostr@@Base+0x7210>
   108b0:	b	108b4 <bt_compidtostr@@Base+0x25f0>
   108b4:	movw	r0, #551	; 0x227
   108b8:	ldr	r1, [sp]
   108bc:	cmp	r1, r0
   108c0:	beq	154e8 <bt_compidtostr@@Base+0x7224>
   108c4:	b	108c8 <bt_compidtostr@@Base+0x2604>
   108c8:	ldr	r0, [sp]
   108cc:	cmp	r0, #552	; 0x228
   108d0:	beq	154fc <bt_compidtostr@@Base+0x7238>
   108d4:	b	108d8 <bt_compidtostr@@Base+0x2614>
   108d8:	movw	r0, #553	; 0x229
   108dc:	ldr	r1, [sp]
   108e0:	cmp	r1, r0
   108e4:	beq	15510 <bt_compidtostr@@Base+0x724c>
   108e8:	b	108ec <bt_compidtostr@@Base+0x2628>
   108ec:	movw	r0, #554	; 0x22a
   108f0:	ldr	r1, [sp]
   108f4:	cmp	r1, r0
   108f8:	beq	15524 <bt_compidtostr@@Base+0x7260>
   108fc:	b	10900 <bt_compidtostr@@Base+0x263c>
   10900:	movw	r0, #555	; 0x22b
   10904:	ldr	r1, [sp]
   10908:	cmp	r1, r0
   1090c:	beq	15538 <bt_compidtostr@@Base+0x7274>
   10910:	b	10914 <bt_compidtostr@@Base+0x2650>
   10914:	ldr	r0, [sp]
   10918:	cmp	r0, #556	; 0x22c
   1091c:	beq	15548 <bt_compidtostr@@Base+0x7284>
   10920:	b	10924 <bt_compidtostr@@Base+0x2660>
   10924:	movw	r0, #557	; 0x22d
   10928:	ldr	r1, [sp]
   1092c:	cmp	r1, r0
   10930:	beq	1555c <bt_compidtostr@@Base+0x7298>
   10934:	b	10938 <bt_compidtostr@@Base+0x2674>
   10938:	movw	r0, #558	; 0x22e
   1093c:	ldr	r1, [sp]
   10940:	cmp	r1, r0
   10944:	beq	15570 <bt_compidtostr@@Base+0x72ac>
   10948:	b	1094c <bt_compidtostr@@Base+0x2688>
   1094c:	movw	r0, #559	; 0x22f
   10950:	ldr	r1, [sp]
   10954:	cmp	r1, r0
   10958:	beq	15584 <bt_compidtostr@@Base+0x72c0>
   1095c:	b	10960 <bt_compidtostr@@Base+0x269c>
   10960:	ldr	r0, [sp]
   10964:	cmp	r0, #560	; 0x230
   10968:	beq	15598 <bt_compidtostr@@Base+0x72d4>
   1096c:	b	10970 <bt_compidtostr@@Base+0x26ac>
   10970:	movw	r0, #561	; 0x231
   10974:	ldr	r1, [sp]
   10978:	cmp	r1, r0
   1097c:	beq	155ac <bt_compidtostr@@Base+0x72e8>
   10980:	b	10984 <bt_compidtostr@@Base+0x26c0>
   10984:	movw	r0, #562	; 0x232
   10988:	ldr	r1, [sp]
   1098c:	cmp	r1, r0
   10990:	beq	155c0 <bt_compidtostr@@Base+0x72fc>
   10994:	b	10998 <bt_compidtostr@@Base+0x26d4>
   10998:	movw	r0, #563	; 0x233
   1099c:	ldr	r1, [sp]
   109a0:	cmp	r1, r0
   109a4:	beq	155d4 <bt_compidtostr@@Base+0x7310>
   109a8:	b	109ac <bt_compidtostr@@Base+0x26e8>
   109ac:	ldr	r0, [sp]
   109b0:	cmp	r0, #564	; 0x234
   109b4:	beq	155e8 <bt_compidtostr@@Base+0x7324>
   109b8:	b	109bc <bt_compidtostr@@Base+0x26f8>
   109bc:	movw	r0, #565	; 0x235
   109c0:	ldr	r1, [sp]
   109c4:	cmp	r1, r0
   109c8:	beq	155fc <bt_compidtostr@@Base+0x7338>
   109cc:	b	109d0 <bt_compidtostr@@Base+0x270c>
   109d0:	movw	r0, #566	; 0x236
   109d4:	ldr	r1, [sp]
   109d8:	cmp	r1, r0
   109dc:	beq	15610 <bt_compidtostr@@Base+0x734c>
   109e0:	b	109e4 <bt_compidtostr@@Base+0x2720>
   109e4:	movw	r0, #567	; 0x237
   109e8:	ldr	r1, [sp]
   109ec:	cmp	r1, r0
   109f0:	beq	15624 <bt_compidtostr@@Base+0x7360>
   109f4:	b	109f8 <bt_compidtostr@@Base+0x2734>
   109f8:	ldr	r0, [sp]
   109fc:	cmp	r0, #568	; 0x238
   10a00:	beq	15638 <bt_compidtostr@@Base+0x7374>
   10a04:	b	10a08 <bt_compidtostr@@Base+0x2744>
   10a08:	movw	r0, #569	; 0x239
   10a0c:	ldr	r1, [sp]
   10a10:	cmp	r1, r0
   10a14:	beq	15648 <bt_compidtostr@@Base+0x7384>
   10a18:	b	10a1c <bt_compidtostr@@Base+0x2758>
   10a1c:	movw	r0, #570	; 0x23a
   10a20:	ldr	r1, [sp]
   10a24:	cmp	r1, r0
   10a28:	beq	1565c <bt_compidtostr@@Base+0x7398>
   10a2c:	b	10a30 <bt_compidtostr@@Base+0x276c>
   10a30:	movw	r0, #571	; 0x23b
   10a34:	ldr	r1, [sp]
   10a38:	cmp	r1, r0
   10a3c:	beq	15670 <bt_compidtostr@@Base+0x73ac>
   10a40:	b	10a44 <bt_compidtostr@@Base+0x2780>
   10a44:	ldr	r0, [sp]
   10a48:	cmp	r0, #572	; 0x23c
   10a4c:	beq	15684 <bt_compidtostr@@Base+0x73c0>
   10a50:	b	10a54 <bt_compidtostr@@Base+0x2790>
   10a54:	movw	r0, #573	; 0x23d
   10a58:	ldr	r1, [sp]
   10a5c:	cmp	r1, r0
   10a60:	beq	15698 <bt_compidtostr@@Base+0x73d4>
   10a64:	b	10a68 <bt_compidtostr@@Base+0x27a4>
   10a68:	movw	r0, #574	; 0x23e
   10a6c:	ldr	r1, [sp]
   10a70:	cmp	r1, r0
   10a74:	beq	156ac <bt_compidtostr@@Base+0x73e8>
   10a78:	b	10a7c <bt_compidtostr@@Base+0x27b8>
   10a7c:	movw	r0, #575	; 0x23f
   10a80:	ldr	r1, [sp]
   10a84:	cmp	r1, r0
   10a88:	beq	156c0 <bt_compidtostr@@Base+0x73fc>
   10a8c:	b	10a90 <bt_compidtostr@@Base+0x27cc>
   10a90:	ldr	r0, [sp]
   10a94:	cmp	r0, #576	; 0x240
   10a98:	beq	156d4 <bt_compidtostr@@Base+0x7410>
   10a9c:	b	10aa0 <bt_compidtostr@@Base+0x27dc>
   10aa0:	movw	r0, #577	; 0x241
   10aa4:	ldr	r1, [sp]
   10aa8:	cmp	r1, r0
   10aac:	beq	156e8 <bt_compidtostr@@Base+0x7424>
   10ab0:	b	10ab4 <bt_compidtostr@@Base+0x27f0>
   10ab4:	movw	r0, #578	; 0x242
   10ab8:	ldr	r1, [sp]
   10abc:	cmp	r1, r0
   10ac0:	beq	156fc <bt_compidtostr@@Base+0x7438>
   10ac4:	b	10ac8 <bt_compidtostr@@Base+0x2804>
   10ac8:	movw	r0, #579	; 0x243
   10acc:	ldr	r1, [sp]
   10ad0:	cmp	r1, r0
   10ad4:	beq	15710 <bt_compidtostr@@Base+0x744c>
   10ad8:	b	10adc <bt_compidtostr@@Base+0x2818>
   10adc:	ldr	r0, [sp]
   10ae0:	cmp	r0, #580	; 0x244
   10ae4:	beq	15724 <bt_compidtostr@@Base+0x7460>
   10ae8:	b	10aec <bt_compidtostr@@Base+0x2828>
   10aec:	movw	r0, #581	; 0x245
   10af0:	ldr	r1, [sp]
   10af4:	cmp	r1, r0
   10af8:	beq	15738 <bt_compidtostr@@Base+0x7474>
   10afc:	b	10b00 <bt_compidtostr@@Base+0x283c>
   10b00:	movw	r0, #582	; 0x246
   10b04:	ldr	r1, [sp]
   10b08:	cmp	r1, r0
   10b0c:	beq	15748 <bt_compidtostr@@Base+0x7484>
   10b10:	b	10b14 <bt_compidtostr@@Base+0x2850>
   10b14:	movw	r0, #583	; 0x247
   10b18:	ldr	r1, [sp]
   10b1c:	cmp	r1, r0
   10b20:	beq	1575c <bt_compidtostr@@Base+0x7498>
   10b24:	b	10b28 <bt_compidtostr@@Base+0x2864>
   10b28:	ldr	r0, [sp]
   10b2c:	cmp	r0, #584	; 0x248
   10b30:	beq	15770 <bt_compidtostr@@Base+0x74ac>
   10b34:	b	10b38 <bt_compidtostr@@Base+0x2874>
   10b38:	movw	r0, #585	; 0x249
   10b3c:	ldr	r1, [sp]
   10b40:	cmp	r1, r0
   10b44:	beq	15784 <bt_compidtostr@@Base+0x74c0>
   10b48:	b	10b4c <bt_compidtostr@@Base+0x2888>
   10b4c:	movw	r0, #586	; 0x24a
   10b50:	ldr	r1, [sp]
   10b54:	cmp	r1, r0
   10b58:	beq	15798 <bt_compidtostr@@Base+0x74d4>
   10b5c:	b	10b60 <bt_compidtostr@@Base+0x289c>
   10b60:	movw	r0, #587	; 0x24b
   10b64:	ldr	r1, [sp]
   10b68:	cmp	r1, r0
   10b6c:	beq	157ac <bt_compidtostr@@Base+0x74e8>
   10b70:	b	10b74 <bt_compidtostr@@Base+0x28b0>
   10b74:	ldr	r0, [sp]
   10b78:	cmp	r0, #588	; 0x24c
   10b7c:	beq	157c0 <bt_compidtostr@@Base+0x74fc>
   10b80:	b	10b84 <bt_compidtostr@@Base+0x28c0>
   10b84:	movw	r0, #589	; 0x24d
   10b88:	ldr	r1, [sp]
   10b8c:	cmp	r1, r0
   10b90:	beq	157d4 <bt_compidtostr@@Base+0x7510>
   10b94:	b	10b98 <bt_compidtostr@@Base+0x28d4>
   10b98:	movw	r0, #590	; 0x24e
   10b9c:	ldr	r1, [sp]
   10ba0:	cmp	r1, r0
   10ba4:	beq	157e8 <bt_compidtostr@@Base+0x7524>
   10ba8:	b	10bac <bt_compidtostr@@Base+0x28e8>
   10bac:	movw	r0, #591	; 0x24f
   10bb0:	ldr	r1, [sp]
   10bb4:	cmp	r1, r0
   10bb8:	beq	157fc <bt_compidtostr@@Base+0x7538>
   10bbc:	b	10bc0 <bt_compidtostr@@Base+0x28fc>
   10bc0:	ldr	r0, [sp]
   10bc4:	cmp	r0, #592	; 0x250
   10bc8:	beq	15810 <bt_compidtostr@@Base+0x754c>
   10bcc:	b	10bd0 <bt_compidtostr@@Base+0x290c>
   10bd0:	movw	r0, #593	; 0x251
   10bd4:	ldr	r1, [sp]
   10bd8:	cmp	r1, r0
   10bdc:	beq	15824 <bt_compidtostr@@Base+0x7560>
   10be0:	b	10be4 <bt_compidtostr@@Base+0x2920>
   10be4:	movw	r0, #594	; 0x252
   10be8:	ldr	r1, [sp]
   10bec:	cmp	r1, r0
   10bf0:	beq	15838 <bt_compidtostr@@Base+0x7574>
   10bf4:	b	10bf8 <bt_compidtostr@@Base+0x2934>
   10bf8:	movw	r0, #595	; 0x253
   10bfc:	ldr	r1, [sp]
   10c00:	cmp	r1, r0
   10c04:	beq	15848 <bt_compidtostr@@Base+0x7584>
   10c08:	b	10c0c <bt_compidtostr@@Base+0x2948>
   10c0c:	ldr	r0, [sp]
   10c10:	cmp	r0, #596	; 0x254
   10c14:	beq	1585c <bt_compidtostr@@Base+0x7598>
   10c18:	b	10c1c <bt_compidtostr@@Base+0x2958>
   10c1c:	movw	r0, #597	; 0x255
   10c20:	ldr	r1, [sp]
   10c24:	cmp	r1, r0
   10c28:	beq	15870 <bt_compidtostr@@Base+0x75ac>
   10c2c:	b	10c30 <bt_compidtostr@@Base+0x296c>
   10c30:	movw	r0, #598	; 0x256
   10c34:	ldr	r1, [sp]
   10c38:	cmp	r1, r0
   10c3c:	beq	15884 <bt_compidtostr@@Base+0x75c0>
   10c40:	b	10c44 <bt_compidtostr@@Base+0x2980>
   10c44:	movw	r0, #599	; 0x257
   10c48:	ldr	r1, [sp]
   10c4c:	cmp	r1, r0
   10c50:	beq	15898 <bt_compidtostr@@Base+0x75d4>
   10c54:	b	10c58 <bt_compidtostr@@Base+0x2994>
   10c58:	ldr	r0, [sp]
   10c5c:	cmp	r0, #600	; 0x258
   10c60:	beq	158ac <bt_compidtostr@@Base+0x75e8>
   10c64:	b	10c68 <bt_compidtostr@@Base+0x29a4>
   10c68:	movw	r0, #601	; 0x259
   10c6c:	ldr	r1, [sp]
   10c70:	cmp	r1, r0
   10c74:	beq	158c0 <bt_compidtostr@@Base+0x75fc>
   10c78:	b	10c7c <bt_compidtostr@@Base+0x29b8>
   10c7c:	movw	r0, #602	; 0x25a
   10c80:	ldr	r1, [sp]
   10c84:	cmp	r1, r0
   10c88:	beq	158d4 <bt_compidtostr@@Base+0x7610>
   10c8c:	b	10c90 <bt_compidtostr@@Base+0x29cc>
   10c90:	movw	r0, #603	; 0x25b
   10c94:	ldr	r1, [sp]
   10c98:	cmp	r1, r0
   10c9c:	beq	158e8 <bt_compidtostr@@Base+0x7624>
   10ca0:	b	10ca4 <bt_compidtostr@@Base+0x29e0>
   10ca4:	ldr	r0, [sp]
   10ca8:	cmp	r0, #604	; 0x25c
   10cac:	beq	158fc <bt_compidtostr@@Base+0x7638>
   10cb0:	b	10cb4 <bt_compidtostr@@Base+0x29f0>
   10cb4:	movw	r0, #605	; 0x25d
   10cb8:	ldr	r1, [sp]
   10cbc:	cmp	r1, r0
   10cc0:	beq	15910 <bt_compidtostr@@Base+0x764c>
   10cc4:	b	10cc8 <bt_compidtostr@@Base+0x2a04>
   10cc8:	movw	r0, #606	; 0x25e
   10ccc:	ldr	r1, [sp]
   10cd0:	cmp	r1, r0
   10cd4:	beq	15924 <bt_compidtostr@@Base+0x7660>
   10cd8:	b	10cdc <bt_compidtostr@@Base+0x2a18>
   10cdc:	movw	r0, #607	; 0x25f
   10ce0:	ldr	r1, [sp]
   10ce4:	cmp	r1, r0
   10ce8:	beq	15938 <bt_compidtostr@@Base+0x7674>
   10cec:	b	10cf0 <bt_compidtostr@@Base+0x2a2c>
   10cf0:	ldr	r0, [sp]
   10cf4:	cmp	r0, #608	; 0x260
   10cf8:	beq	15948 <bt_compidtostr@@Base+0x7684>
   10cfc:	b	10d00 <bt_compidtostr@@Base+0x2a3c>
   10d00:	movw	r0, #609	; 0x261
   10d04:	ldr	r1, [sp]
   10d08:	cmp	r1, r0
   10d0c:	beq	1595c <bt_compidtostr@@Base+0x7698>
   10d10:	b	10d14 <bt_compidtostr@@Base+0x2a50>
   10d14:	movw	r0, #610	; 0x262
   10d18:	ldr	r1, [sp]
   10d1c:	cmp	r1, r0
   10d20:	beq	15970 <bt_compidtostr@@Base+0x76ac>
   10d24:	b	10d28 <bt_compidtostr@@Base+0x2a64>
   10d28:	movw	r0, #611	; 0x263
   10d2c:	ldr	r1, [sp]
   10d30:	cmp	r1, r0
   10d34:	beq	15984 <bt_compidtostr@@Base+0x76c0>
   10d38:	b	10d3c <bt_compidtostr@@Base+0x2a78>
   10d3c:	ldr	r0, [sp]
   10d40:	cmp	r0, #612	; 0x264
   10d44:	beq	15998 <bt_compidtostr@@Base+0x76d4>
   10d48:	b	10d4c <bt_compidtostr@@Base+0x2a88>
   10d4c:	movw	r0, #613	; 0x265
   10d50:	ldr	r1, [sp]
   10d54:	cmp	r1, r0
   10d58:	beq	159ac <bt_compidtostr@@Base+0x76e8>
   10d5c:	b	10d60 <bt_compidtostr@@Base+0x2a9c>
   10d60:	movw	r0, #614	; 0x266
   10d64:	ldr	r1, [sp]
   10d68:	cmp	r1, r0
   10d6c:	beq	159c0 <bt_compidtostr@@Base+0x76fc>
   10d70:	b	10d74 <bt_compidtostr@@Base+0x2ab0>
   10d74:	movw	r0, #615	; 0x267
   10d78:	ldr	r1, [sp]
   10d7c:	cmp	r1, r0
   10d80:	beq	159d4 <bt_compidtostr@@Base+0x7710>
   10d84:	b	10d88 <bt_compidtostr@@Base+0x2ac4>
   10d88:	ldr	r0, [sp]
   10d8c:	cmp	r0, #616	; 0x268
   10d90:	beq	159e8 <bt_compidtostr@@Base+0x7724>
   10d94:	b	10d98 <bt_compidtostr@@Base+0x2ad4>
   10d98:	movw	r0, #617	; 0x269
   10d9c:	ldr	r1, [sp]
   10da0:	cmp	r1, r0
   10da4:	beq	159fc <bt_compidtostr@@Base+0x7738>
   10da8:	b	10dac <bt_compidtostr@@Base+0x2ae8>
   10dac:	movw	r0, #618	; 0x26a
   10db0:	ldr	r1, [sp]
   10db4:	cmp	r1, r0
   10db8:	beq	15a10 <bt_compidtostr@@Base+0x774c>
   10dbc:	b	10dc0 <bt_compidtostr@@Base+0x2afc>
   10dc0:	movw	r0, #619	; 0x26b
   10dc4:	ldr	r1, [sp]
   10dc8:	cmp	r1, r0
   10dcc:	beq	15a24 <bt_compidtostr@@Base+0x7760>
   10dd0:	b	10dd4 <bt_compidtostr@@Base+0x2b10>
   10dd4:	ldr	r0, [sp]
   10dd8:	cmp	r0, #620	; 0x26c
   10ddc:	beq	15a38 <bt_compidtostr@@Base+0x7774>
   10de0:	b	10de4 <bt_compidtostr@@Base+0x2b20>
   10de4:	movw	r0, #621	; 0x26d
   10de8:	ldr	r1, [sp]
   10dec:	cmp	r1, r0
   10df0:	beq	15a48 <bt_compidtostr@@Base+0x7784>
   10df4:	b	10df8 <bt_compidtostr@@Base+0x2b34>
   10df8:	movw	r0, #622	; 0x26e
   10dfc:	ldr	r1, [sp]
   10e00:	cmp	r1, r0
   10e04:	beq	15a5c <bt_compidtostr@@Base+0x7798>
   10e08:	b	10e0c <bt_compidtostr@@Base+0x2b48>
   10e0c:	movw	r0, #623	; 0x26f
   10e10:	ldr	r1, [sp]
   10e14:	cmp	r1, r0
   10e18:	beq	15a70 <bt_compidtostr@@Base+0x77ac>
   10e1c:	b	10e20 <bt_compidtostr@@Base+0x2b5c>
   10e20:	ldr	r0, [sp]
   10e24:	cmp	r0, #624	; 0x270
   10e28:	beq	15a84 <bt_compidtostr@@Base+0x77c0>
   10e2c:	b	10e30 <bt_compidtostr@@Base+0x2b6c>
   10e30:	movw	r0, #625	; 0x271
   10e34:	ldr	r1, [sp]
   10e38:	cmp	r1, r0
   10e3c:	beq	15a98 <bt_compidtostr@@Base+0x77d4>
   10e40:	b	10e44 <bt_compidtostr@@Base+0x2b80>
   10e44:	movw	r0, #626	; 0x272
   10e48:	ldr	r1, [sp]
   10e4c:	cmp	r1, r0
   10e50:	beq	15aac <bt_compidtostr@@Base+0x77e8>
   10e54:	b	10e58 <bt_compidtostr@@Base+0x2b94>
   10e58:	movw	r0, #627	; 0x273
   10e5c:	ldr	r1, [sp]
   10e60:	cmp	r1, r0
   10e64:	beq	15ac0 <bt_compidtostr@@Base+0x77fc>
   10e68:	b	10e6c <bt_compidtostr@@Base+0x2ba8>
   10e6c:	ldr	r0, [sp]
   10e70:	cmp	r0, #628	; 0x274
   10e74:	beq	15ad4 <bt_compidtostr@@Base+0x7810>
   10e78:	b	10e7c <bt_compidtostr@@Base+0x2bb8>
   10e7c:	movw	r0, #629	; 0x275
   10e80:	ldr	r1, [sp]
   10e84:	cmp	r1, r0
   10e88:	beq	15ae8 <bt_compidtostr@@Base+0x7824>
   10e8c:	b	10e90 <bt_compidtostr@@Base+0x2bcc>
   10e90:	movw	r0, #630	; 0x276
   10e94:	ldr	r1, [sp]
   10e98:	cmp	r1, r0
   10e9c:	beq	15afc <bt_compidtostr@@Base+0x7838>
   10ea0:	b	10ea4 <bt_compidtostr@@Base+0x2be0>
   10ea4:	movw	r0, #631	; 0x277
   10ea8:	ldr	r1, [sp]
   10eac:	cmp	r1, r0
   10eb0:	beq	15b10 <bt_compidtostr@@Base+0x784c>
   10eb4:	b	10eb8 <bt_compidtostr@@Base+0x2bf4>
   10eb8:	ldr	r0, [sp]
   10ebc:	cmp	r0, #632	; 0x278
   10ec0:	beq	15b24 <bt_compidtostr@@Base+0x7860>
   10ec4:	b	10ec8 <bt_compidtostr@@Base+0x2c04>
   10ec8:	movw	r0, #633	; 0x279
   10ecc:	ldr	r1, [sp]
   10ed0:	cmp	r1, r0
   10ed4:	beq	15b38 <bt_compidtostr@@Base+0x7874>
   10ed8:	b	10edc <bt_compidtostr@@Base+0x2c18>
   10edc:	movw	r0, #634	; 0x27a
   10ee0:	ldr	r1, [sp]
   10ee4:	cmp	r1, r0
   10ee8:	beq	15b48 <bt_compidtostr@@Base+0x7884>
   10eec:	b	10ef0 <bt_compidtostr@@Base+0x2c2c>
   10ef0:	movw	r0, #635	; 0x27b
   10ef4:	ldr	r1, [sp]
   10ef8:	cmp	r1, r0
   10efc:	beq	15b5c <bt_compidtostr@@Base+0x7898>
   10f00:	b	10f04 <bt_compidtostr@@Base+0x2c40>
   10f04:	ldr	r0, [sp]
   10f08:	cmp	r0, #636	; 0x27c
   10f0c:	beq	15b70 <bt_compidtostr@@Base+0x78ac>
   10f10:	b	10f14 <bt_compidtostr@@Base+0x2c50>
   10f14:	movw	r0, #637	; 0x27d
   10f18:	ldr	r1, [sp]
   10f1c:	cmp	r1, r0
   10f20:	beq	15b84 <bt_compidtostr@@Base+0x78c0>
   10f24:	b	10f28 <bt_compidtostr@@Base+0x2c64>
   10f28:	movw	r0, #638	; 0x27e
   10f2c:	ldr	r1, [sp]
   10f30:	cmp	r1, r0
   10f34:	beq	15b98 <bt_compidtostr@@Base+0x78d4>
   10f38:	b	10f3c <bt_compidtostr@@Base+0x2c78>
   10f3c:	movw	r0, #639	; 0x27f
   10f40:	ldr	r1, [sp]
   10f44:	cmp	r1, r0
   10f48:	beq	15bac <bt_compidtostr@@Base+0x78e8>
   10f4c:	b	10f50 <bt_compidtostr@@Base+0x2c8c>
   10f50:	ldr	r0, [sp]
   10f54:	cmp	r0, #640	; 0x280
   10f58:	beq	15bc0 <bt_compidtostr@@Base+0x78fc>
   10f5c:	b	10f60 <bt_compidtostr@@Base+0x2c9c>
   10f60:	movw	r0, #641	; 0x281
   10f64:	ldr	r1, [sp]
   10f68:	cmp	r1, r0
   10f6c:	beq	15bd4 <bt_compidtostr@@Base+0x7910>
   10f70:	b	10f74 <bt_compidtostr@@Base+0x2cb0>
   10f74:	movw	r0, #642	; 0x282
   10f78:	ldr	r1, [sp]
   10f7c:	cmp	r1, r0
   10f80:	beq	15be8 <bt_compidtostr@@Base+0x7924>
   10f84:	b	10f88 <bt_compidtostr@@Base+0x2cc4>
   10f88:	movw	r0, #643	; 0x283
   10f8c:	ldr	r1, [sp]
   10f90:	cmp	r1, r0
   10f94:	beq	15bfc <bt_compidtostr@@Base+0x7938>
   10f98:	b	10f9c <bt_compidtostr@@Base+0x2cd8>
   10f9c:	ldr	r0, [sp]
   10fa0:	cmp	r0, #644	; 0x284
   10fa4:	beq	15c10 <bt_compidtostr@@Base+0x794c>
   10fa8:	b	10fac <bt_compidtostr@@Base+0x2ce8>
   10fac:	movw	r0, #645	; 0x285
   10fb0:	ldr	r1, [sp]
   10fb4:	cmp	r1, r0
   10fb8:	beq	15c24 <bt_compidtostr@@Base+0x7960>
   10fbc:	b	10fc0 <bt_compidtostr@@Base+0x2cfc>
   10fc0:	movw	r0, #646	; 0x286
   10fc4:	ldr	r1, [sp]
   10fc8:	cmp	r1, r0
   10fcc:	beq	15c38 <bt_compidtostr@@Base+0x7974>
   10fd0:	b	10fd4 <bt_compidtostr@@Base+0x2d10>
   10fd4:	movw	r0, #647	; 0x287
   10fd8:	ldr	r1, [sp]
   10fdc:	cmp	r1, r0
   10fe0:	beq	15c48 <bt_compidtostr@@Base+0x7984>
   10fe4:	b	10fe8 <bt_compidtostr@@Base+0x2d24>
   10fe8:	ldr	r0, [sp]
   10fec:	cmp	r0, #648	; 0x288
   10ff0:	beq	15c5c <bt_compidtostr@@Base+0x7998>
   10ff4:	b	10ff8 <bt_compidtostr@@Base+0x2d34>
   10ff8:	movw	r0, #649	; 0x289
   10ffc:	ldr	r1, [sp]
   11000:	cmp	r1, r0
   11004:	beq	15c70 <bt_compidtostr@@Base+0x79ac>
   11008:	b	1100c <bt_compidtostr@@Base+0x2d48>
   1100c:	movw	r0, #650	; 0x28a
   11010:	ldr	r1, [sp]
   11014:	cmp	r1, r0
   11018:	beq	15c84 <bt_compidtostr@@Base+0x79c0>
   1101c:	b	11020 <bt_compidtostr@@Base+0x2d5c>
   11020:	movw	r0, #651	; 0x28b
   11024:	ldr	r1, [sp]
   11028:	cmp	r1, r0
   1102c:	beq	15c98 <bt_compidtostr@@Base+0x79d4>
   11030:	b	11034 <bt_compidtostr@@Base+0x2d70>
   11034:	ldr	r0, [sp]
   11038:	cmp	r0, #652	; 0x28c
   1103c:	beq	15cac <bt_compidtostr@@Base+0x79e8>
   11040:	b	11044 <bt_compidtostr@@Base+0x2d80>
   11044:	movw	r0, #653	; 0x28d
   11048:	ldr	r1, [sp]
   1104c:	cmp	r1, r0
   11050:	beq	15cc0 <bt_compidtostr@@Base+0x79fc>
   11054:	b	11058 <bt_compidtostr@@Base+0x2d94>
   11058:	movw	r0, #654	; 0x28e
   1105c:	ldr	r1, [sp]
   11060:	cmp	r1, r0
   11064:	beq	15cd4 <bt_compidtostr@@Base+0x7a10>
   11068:	b	1106c <bt_compidtostr@@Base+0x2da8>
   1106c:	movw	r0, #655	; 0x28f
   11070:	ldr	r1, [sp]
   11074:	cmp	r1, r0
   11078:	beq	15ce8 <bt_compidtostr@@Base+0x7a24>
   1107c:	b	11080 <bt_compidtostr@@Base+0x2dbc>
   11080:	ldr	r0, [sp]
   11084:	cmp	r0, #656	; 0x290
   11088:	beq	15cfc <bt_compidtostr@@Base+0x7a38>
   1108c:	b	11090 <bt_compidtostr@@Base+0x2dcc>
   11090:	movw	r0, #657	; 0x291
   11094:	ldr	r1, [sp]
   11098:	cmp	r1, r0
   1109c:	beq	15d10 <bt_compidtostr@@Base+0x7a4c>
   110a0:	b	110a4 <bt_compidtostr@@Base+0x2de0>
   110a4:	movw	r0, #658	; 0x292
   110a8:	ldr	r1, [sp]
   110ac:	cmp	r1, r0
   110b0:	beq	15d24 <bt_compidtostr@@Base+0x7a60>
   110b4:	b	110b8 <bt_compidtostr@@Base+0x2df4>
   110b8:	movw	r0, #659	; 0x293
   110bc:	ldr	r1, [sp]
   110c0:	cmp	r1, r0
   110c4:	beq	15d38 <bt_compidtostr@@Base+0x7a74>
   110c8:	b	110cc <bt_compidtostr@@Base+0x2e08>
   110cc:	ldr	r0, [sp]
   110d0:	cmp	r0, #660	; 0x294
   110d4:	beq	15d4c <bt_compidtostr@@Base+0x7a88>
   110d8:	b	110dc <bt_compidtostr@@Base+0x2e18>
   110dc:	movw	r0, #661	; 0x295
   110e0:	ldr	r1, [sp]
   110e4:	cmp	r1, r0
   110e8:	beq	15d60 <bt_compidtostr@@Base+0x7a9c>
   110ec:	b	110f0 <bt_compidtostr@@Base+0x2e2c>
   110f0:	movw	r0, #662	; 0x296
   110f4:	ldr	r1, [sp]
   110f8:	cmp	r1, r0
   110fc:	beq	15d74 <bt_compidtostr@@Base+0x7ab0>
   11100:	b	11104 <bt_compidtostr@@Base+0x2e40>
   11104:	movw	r0, #663	; 0x297
   11108:	ldr	r1, [sp]
   1110c:	cmp	r1, r0
   11110:	beq	15d88 <bt_compidtostr@@Base+0x7ac4>
   11114:	b	11118 <bt_compidtostr@@Base+0x2e54>
   11118:	ldr	r0, [sp]
   1111c:	cmp	r0, #664	; 0x298
   11120:	beq	15d9c <bt_compidtostr@@Base+0x7ad8>
   11124:	b	11128 <bt_compidtostr@@Base+0x2e64>
   11128:	movw	r0, #665	; 0x299
   1112c:	ldr	r1, [sp]
   11130:	cmp	r1, r0
   11134:	beq	15db0 <bt_compidtostr@@Base+0x7aec>
   11138:	b	1113c <bt_compidtostr@@Base+0x2e78>
   1113c:	movw	r0, #666	; 0x29a
   11140:	ldr	r1, [sp]
   11144:	cmp	r1, r0
   11148:	beq	15dc4 <bt_compidtostr@@Base+0x7b00>
   1114c:	b	11150 <bt_compidtostr@@Base+0x2e8c>
   11150:	movw	r0, #667	; 0x29b
   11154:	ldr	r1, [sp]
   11158:	cmp	r1, r0
   1115c:	beq	15dd8 <bt_compidtostr@@Base+0x7b14>
   11160:	b	11164 <bt_compidtostr@@Base+0x2ea0>
   11164:	ldr	r0, [sp]
   11168:	cmp	r0, #668	; 0x29c
   1116c:	beq	15dec <bt_compidtostr@@Base+0x7b28>
   11170:	b	11174 <bt_compidtostr@@Base+0x2eb0>
   11174:	movw	r0, #669	; 0x29d
   11178:	ldr	r1, [sp]
   1117c:	cmp	r1, r0
   11180:	beq	15e00 <bt_compidtostr@@Base+0x7b3c>
   11184:	b	11188 <bt_compidtostr@@Base+0x2ec4>
   11188:	movw	r0, #670	; 0x29e
   1118c:	ldr	r1, [sp]
   11190:	cmp	r1, r0
   11194:	beq	15e14 <bt_compidtostr@@Base+0x7b50>
   11198:	b	1119c <bt_compidtostr@@Base+0x2ed8>
   1119c:	movw	r0, #671	; 0x29f
   111a0:	ldr	r1, [sp]
   111a4:	cmp	r1, r0
   111a8:	beq	15e28 <bt_compidtostr@@Base+0x7b64>
   111ac:	b	111b0 <bt_compidtostr@@Base+0x2eec>
   111b0:	ldr	r0, [sp]
   111b4:	cmp	r0, #672	; 0x2a0
   111b8:	beq	15e3c <bt_compidtostr@@Base+0x7b78>
   111bc:	b	111c0 <bt_compidtostr@@Base+0x2efc>
   111c0:	movw	r0, #673	; 0x2a1
   111c4:	ldr	r1, [sp]
   111c8:	cmp	r1, r0
   111cc:	beq	15e50 <bt_compidtostr@@Base+0x7b8c>
   111d0:	b	111d4 <bt_compidtostr@@Base+0x2f10>
   111d4:	movw	r0, #674	; 0x2a2
   111d8:	ldr	r1, [sp]
   111dc:	cmp	r1, r0
   111e0:	beq	15e64 <bt_compidtostr@@Base+0x7ba0>
   111e4:	b	111e8 <bt_compidtostr@@Base+0x2f24>
   111e8:	movw	r0, #675	; 0x2a3
   111ec:	ldr	r1, [sp]
   111f0:	cmp	r1, r0
   111f4:	beq	15e78 <bt_compidtostr@@Base+0x7bb4>
   111f8:	b	111fc <bt_compidtostr@@Base+0x2f38>
   111fc:	ldr	r0, [sp]
   11200:	cmp	r0, #676	; 0x2a4
   11204:	beq	15e8c <bt_compidtostr@@Base+0x7bc8>
   11208:	b	1120c <bt_compidtostr@@Base+0x2f48>
   1120c:	movw	r0, #677	; 0x2a5
   11210:	ldr	r1, [sp]
   11214:	cmp	r1, r0
   11218:	beq	15ea0 <bt_compidtostr@@Base+0x7bdc>
   1121c:	b	11220 <bt_compidtostr@@Base+0x2f5c>
   11220:	movw	r0, #678	; 0x2a6
   11224:	ldr	r1, [sp]
   11228:	cmp	r1, r0
   1122c:	beq	15eb4 <bt_compidtostr@@Base+0x7bf0>
   11230:	b	11234 <bt_compidtostr@@Base+0x2f70>
   11234:	movw	r0, #679	; 0x2a7
   11238:	ldr	r1, [sp]
   1123c:	cmp	r1, r0
   11240:	beq	15ec8 <bt_compidtostr@@Base+0x7c04>
   11244:	b	11248 <bt_compidtostr@@Base+0x2f84>
   11248:	ldr	r0, [sp]
   1124c:	cmp	r0, #680	; 0x2a8
   11250:	beq	15edc <bt_compidtostr@@Base+0x7c18>
   11254:	b	11258 <bt_compidtostr@@Base+0x2f94>
   11258:	movw	r0, #681	; 0x2a9
   1125c:	ldr	r1, [sp]
   11260:	cmp	r1, r0
   11264:	beq	15ef0 <bt_compidtostr@@Base+0x7c2c>
   11268:	b	1126c <bt_compidtostr@@Base+0x2fa8>
   1126c:	movw	r0, #682	; 0x2aa
   11270:	ldr	r1, [sp]
   11274:	cmp	r1, r0
   11278:	beq	15f04 <bt_compidtostr@@Base+0x7c40>
   1127c:	b	11280 <bt_compidtostr@@Base+0x2fbc>
   11280:	movw	r0, #683	; 0x2ab
   11284:	ldr	r1, [sp]
   11288:	cmp	r1, r0
   1128c:	beq	15f18 <bt_compidtostr@@Base+0x7c54>
   11290:	b	11294 <bt_compidtostr@@Base+0x2fd0>
   11294:	ldr	r0, [sp]
   11298:	cmp	r0, #684	; 0x2ac
   1129c:	beq	15f2c <bt_compidtostr@@Base+0x7c68>
   112a0:	b	112a4 <bt_compidtostr@@Base+0x2fe0>
   112a4:	movw	r0, #685	; 0x2ad
   112a8:	ldr	r1, [sp]
   112ac:	cmp	r1, r0
   112b0:	beq	15f44 <bt_compidtostr@@Base+0x7c80>
   112b4:	b	112b8 <bt_compidtostr@@Base+0x2ff4>
   112b8:	movw	r0, #686	; 0x2ae
   112bc:	ldr	r1, [sp]
   112c0:	cmp	r1, r0
   112c4:	beq	15f58 <bt_compidtostr@@Base+0x7c94>
   112c8:	b	112cc <bt_compidtostr@@Base+0x3008>
   112cc:	movw	r0, #687	; 0x2af
   112d0:	ldr	r1, [sp]
   112d4:	cmp	r1, r0
   112d8:	beq	15f6c <bt_compidtostr@@Base+0x7ca8>
   112dc:	b	112e0 <bt_compidtostr@@Base+0x301c>
   112e0:	ldr	r0, [sp]
   112e4:	cmp	r0, #688	; 0x2b0
   112e8:	beq	15f80 <bt_compidtostr@@Base+0x7cbc>
   112ec:	b	112f0 <bt_compidtostr@@Base+0x302c>
   112f0:	movw	r0, #689	; 0x2b1
   112f4:	ldr	r1, [sp]
   112f8:	cmp	r1, r0
   112fc:	beq	15f94 <bt_compidtostr@@Base+0x7cd0>
   11300:	b	11304 <bt_compidtostr@@Base+0x3040>
   11304:	movw	r0, #690	; 0x2b2
   11308:	ldr	r1, [sp]
   1130c:	cmp	r1, r0
   11310:	beq	15fa8 <bt_compidtostr@@Base+0x7ce4>
   11314:	b	11318 <bt_compidtostr@@Base+0x3054>
   11318:	movw	r0, #691	; 0x2b3
   1131c:	ldr	r1, [sp]
   11320:	cmp	r1, r0
   11324:	beq	15fbc <bt_compidtostr@@Base+0x7cf8>
   11328:	b	1132c <bt_compidtostr@@Base+0x3068>
   1132c:	ldr	r0, [sp]
   11330:	cmp	r0, #692	; 0x2b4
   11334:	beq	15fd0 <bt_compidtostr@@Base+0x7d0c>
   11338:	b	1133c <bt_compidtostr@@Base+0x3078>
   1133c:	movw	r0, #693	; 0x2b5
   11340:	ldr	r1, [sp]
   11344:	cmp	r1, r0
   11348:	beq	15fe4 <bt_compidtostr@@Base+0x7d20>
   1134c:	b	11350 <bt_compidtostr@@Base+0x308c>
   11350:	movw	r0, #694	; 0x2b6
   11354:	ldr	r1, [sp]
   11358:	cmp	r1, r0
   1135c:	beq	15ff8 <bt_compidtostr@@Base+0x7d34>
   11360:	b	11364 <bt_compidtostr@@Base+0x30a0>
   11364:	movw	r0, #695	; 0x2b7
   11368:	ldr	r1, [sp]
   1136c:	cmp	r1, r0
   11370:	beq	1600c <bt_compidtostr@@Base+0x7d48>
   11374:	b	11378 <bt_compidtostr@@Base+0x30b4>
   11378:	ldr	r0, [sp]
   1137c:	cmp	r0, #696	; 0x2b8
   11380:	beq	16020 <bt_compidtostr@@Base+0x7d5c>
   11384:	b	11388 <bt_compidtostr@@Base+0x30c4>
   11388:	movw	r0, #697	; 0x2b9
   1138c:	ldr	r1, [sp]
   11390:	cmp	r1, r0
   11394:	beq	16034 <bt_compidtostr@@Base+0x7d70>
   11398:	b	1139c <bt_compidtostr@@Base+0x30d8>
   1139c:	movw	r0, #698	; 0x2ba
   113a0:	ldr	r1, [sp]
   113a4:	cmp	r1, r0
   113a8:	beq	16048 <bt_compidtostr@@Base+0x7d84>
   113ac:	b	113b0 <bt_compidtostr@@Base+0x30ec>
   113b0:	movw	r0, #699	; 0x2bb
   113b4:	ldr	r1, [sp]
   113b8:	cmp	r1, r0
   113bc:	beq	1605c <bt_compidtostr@@Base+0x7d98>
   113c0:	b	113c4 <bt_compidtostr@@Base+0x3100>
   113c4:	ldr	r0, [sp]
   113c8:	cmp	r0, #700	; 0x2bc
   113cc:	beq	16070 <bt_compidtostr@@Base+0x7dac>
   113d0:	b	113d4 <bt_compidtostr@@Base+0x3110>
   113d4:	movw	r0, #701	; 0x2bd
   113d8:	ldr	r1, [sp]
   113dc:	cmp	r1, r0
   113e0:	beq	16084 <bt_compidtostr@@Base+0x7dc0>
   113e4:	b	113e8 <bt_compidtostr@@Base+0x3124>
   113e8:	movw	r0, #702	; 0x2be
   113ec:	ldr	r1, [sp]
   113f0:	cmp	r1, r0
   113f4:	beq	16098 <bt_compidtostr@@Base+0x7dd4>
   113f8:	b	113fc <bt_compidtostr@@Base+0x3138>
   113fc:	movw	r0, #703	; 0x2bf
   11400:	ldr	r1, [sp]
   11404:	cmp	r1, r0
   11408:	beq	160ac <bt_compidtostr@@Base+0x7de8>
   1140c:	b	11410 <bt_compidtostr@@Base+0x314c>
   11410:	ldr	r0, [sp]
   11414:	cmp	r0, #704	; 0x2c0
   11418:	beq	160c0 <bt_compidtostr@@Base+0x7dfc>
   1141c:	b	11420 <bt_compidtostr@@Base+0x315c>
   11420:	movw	r0, #705	; 0x2c1
   11424:	ldr	r1, [sp]
   11428:	cmp	r1, r0
   1142c:	beq	160d4 <bt_compidtostr@@Base+0x7e10>
   11430:	b	11434 <bt_compidtostr@@Base+0x3170>
   11434:	movw	r0, #706	; 0x2c2
   11438:	ldr	r1, [sp]
   1143c:	cmp	r1, r0
   11440:	beq	160e8 <bt_compidtostr@@Base+0x7e24>
   11444:	b	11448 <bt_compidtostr@@Base+0x3184>
   11448:	movw	r0, #707	; 0x2c3
   1144c:	ldr	r1, [sp]
   11450:	cmp	r1, r0
   11454:	beq	160fc <bt_compidtostr@@Base+0x7e38>
   11458:	b	1145c <bt_compidtostr@@Base+0x3198>
   1145c:	ldr	r0, [sp]
   11460:	cmp	r0, #708	; 0x2c4
   11464:	beq	16110 <bt_compidtostr@@Base+0x7e4c>
   11468:	b	1146c <bt_compidtostr@@Base+0x31a8>
   1146c:	movw	r0, #709	; 0x2c5
   11470:	ldr	r1, [sp]
   11474:	cmp	r1, r0
   11478:	beq	16124 <bt_compidtostr@@Base+0x7e60>
   1147c:	b	11480 <bt_compidtostr@@Base+0x31bc>
   11480:	movw	r0, #710	; 0x2c6
   11484:	ldr	r1, [sp]
   11488:	cmp	r1, r0
   1148c:	beq	16138 <bt_compidtostr@@Base+0x7e74>
   11490:	b	11494 <bt_compidtostr@@Base+0x31d0>
   11494:	movw	r0, #711	; 0x2c7
   11498:	ldr	r1, [sp]
   1149c:	cmp	r1, r0
   114a0:	beq	1614c <bt_compidtostr@@Base+0x7e88>
   114a4:	b	114a8 <bt_compidtostr@@Base+0x31e4>
   114a8:	ldr	r0, [sp]
   114ac:	cmp	r0, #712	; 0x2c8
   114b0:	beq	16160 <bt_compidtostr@@Base+0x7e9c>
   114b4:	b	114b8 <bt_compidtostr@@Base+0x31f4>
   114b8:	movw	r0, #713	; 0x2c9
   114bc:	ldr	r1, [sp]
   114c0:	cmp	r1, r0
   114c4:	beq	16174 <bt_compidtostr@@Base+0x7eb0>
   114c8:	b	114cc <bt_compidtostr@@Base+0x3208>
   114cc:	movw	r0, #714	; 0x2ca
   114d0:	ldr	r1, [sp]
   114d4:	cmp	r1, r0
   114d8:	beq	16188 <bt_compidtostr@@Base+0x7ec4>
   114dc:	b	114e0 <bt_compidtostr@@Base+0x321c>
   114e0:	movw	r0, #715	; 0x2cb
   114e4:	ldr	r1, [sp]
   114e8:	cmp	r1, r0
   114ec:	beq	1619c <bt_compidtostr@@Base+0x7ed8>
   114f0:	b	114f4 <bt_compidtostr@@Base+0x3230>
   114f4:	ldr	r0, [sp]
   114f8:	cmp	r0, #716	; 0x2cc
   114fc:	beq	161b0 <bt_compidtostr@@Base+0x7eec>
   11500:	b	11504 <bt_compidtostr@@Base+0x3240>
   11504:	movw	r0, #717	; 0x2cd
   11508:	ldr	r1, [sp]
   1150c:	cmp	r1, r0
   11510:	beq	161c4 <bt_compidtostr@@Base+0x7f00>
   11514:	b	11518 <bt_compidtostr@@Base+0x3254>
   11518:	movw	r0, #718	; 0x2ce
   1151c:	ldr	r1, [sp]
   11520:	cmp	r1, r0
   11524:	beq	161d8 <bt_compidtostr@@Base+0x7f14>
   11528:	b	1152c <bt_compidtostr@@Base+0x3268>
   1152c:	movw	r0, #719	; 0x2cf
   11530:	ldr	r1, [sp]
   11534:	cmp	r1, r0
   11538:	beq	161ec <bt_compidtostr@@Base+0x7f28>
   1153c:	b	11540 <bt_compidtostr@@Base+0x327c>
   11540:	ldr	r0, [sp]
   11544:	cmp	r0, #720	; 0x2d0
   11548:	beq	16200 <bt_compidtostr@@Base+0x7f3c>
   1154c:	b	11550 <bt_compidtostr@@Base+0x328c>
   11550:	movw	r0, #721	; 0x2d1
   11554:	ldr	r1, [sp]
   11558:	cmp	r1, r0
   1155c:	beq	16214 <bt_compidtostr@@Base+0x7f50>
   11560:	b	11564 <bt_compidtostr@@Base+0x32a0>
   11564:	movw	r0, #722	; 0x2d2
   11568:	ldr	r1, [sp]
   1156c:	cmp	r1, r0
   11570:	beq	16228 <bt_compidtostr@@Base+0x7f64>
   11574:	b	11578 <bt_compidtostr@@Base+0x32b4>
   11578:	movw	r0, #723	; 0x2d3
   1157c:	ldr	r1, [sp]
   11580:	cmp	r1, r0
   11584:	beq	1623c <bt_compidtostr@@Base+0x7f78>
   11588:	b	1158c <bt_compidtostr@@Base+0x32c8>
   1158c:	ldr	r0, [sp]
   11590:	cmp	r0, #724	; 0x2d4
   11594:	beq	16250 <bt_compidtostr@@Base+0x7f8c>
   11598:	b	1159c <bt_compidtostr@@Base+0x32d8>
   1159c:	movw	r0, #725	; 0x2d5
   115a0:	ldr	r1, [sp]
   115a4:	cmp	r1, r0
   115a8:	beq	16264 <bt_compidtostr@@Base+0x7fa0>
   115ac:	b	115b0 <bt_compidtostr@@Base+0x32ec>
   115b0:	movw	r0, #726	; 0x2d6
   115b4:	ldr	r1, [sp]
   115b8:	cmp	r1, r0
   115bc:	beq	16278 <bt_compidtostr@@Base+0x7fb4>
   115c0:	b	115c4 <bt_compidtostr@@Base+0x3300>
   115c4:	movw	r0, #727	; 0x2d7
   115c8:	ldr	r1, [sp]
   115cc:	cmp	r1, r0
   115d0:	beq	1628c <bt_compidtostr@@Base+0x7fc8>
   115d4:	b	115d8 <bt_compidtostr@@Base+0x3314>
   115d8:	ldr	r0, [sp]
   115dc:	cmp	r0, #728	; 0x2d8
   115e0:	beq	162a0 <bt_compidtostr@@Base+0x7fdc>
   115e4:	b	115e8 <bt_compidtostr@@Base+0x3324>
   115e8:	movw	r0, #729	; 0x2d9
   115ec:	ldr	r1, [sp]
   115f0:	cmp	r1, r0
   115f4:	beq	162b4 <bt_compidtostr@@Base+0x7ff0>
   115f8:	b	115fc <bt_compidtostr@@Base+0x3338>
   115fc:	movw	r0, #730	; 0x2da
   11600:	ldr	r1, [sp]
   11604:	cmp	r1, r0
   11608:	beq	162c8 <bt_compidtostr@@Base+0x8004>
   1160c:	b	11610 <bt_compidtostr@@Base+0x334c>
   11610:	movw	r0, #731	; 0x2db
   11614:	ldr	r1, [sp]
   11618:	cmp	r1, r0
   1161c:	beq	162dc <bt_compidtostr@@Base+0x8018>
   11620:	b	11624 <bt_compidtostr@@Base+0x3360>
   11624:	ldr	r0, [sp]
   11628:	cmp	r0, #732	; 0x2dc
   1162c:	beq	162f0 <bt_compidtostr@@Base+0x802c>
   11630:	b	11634 <bt_compidtostr@@Base+0x3370>
   11634:	movw	r0, #733	; 0x2dd
   11638:	ldr	r1, [sp]
   1163c:	cmp	r1, r0
   11640:	beq	16304 <bt_compidtostr@@Base+0x8040>
   11644:	b	11648 <bt_compidtostr@@Base+0x3384>
   11648:	movw	r0, #734	; 0x2de
   1164c:	ldr	r1, [sp]
   11650:	cmp	r1, r0
   11654:	beq	16318 <bt_compidtostr@@Base+0x8054>
   11658:	b	1165c <bt_compidtostr@@Base+0x3398>
   1165c:	movw	r0, #735	; 0x2df
   11660:	ldr	r1, [sp]
   11664:	cmp	r1, r0
   11668:	beq	1632c <bt_compidtostr@@Base+0x8068>
   1166c:	b	11670 <bt_compidtostr@@Base+0x33ac>
   11670:	ldr	r0, [sp]
   11674:	cmp	r0, #736	; 0x2e0
   11678:	beq	16344 <bt_compidtostr@@Base+0x8080>
   1167c:	b	11680 <bt_compidtostr@@Base+0x33bc>
   11680:	movw	r0, #737	; 0x2e1
   11684:	ldr	r1, [sp]
   11688:	cmp	r1, r0
   1168c:	beq	16358 <bt_compidtostr@@Base+0x8094>
   11690:	b	11694 <bt_compidtostr@@Base+0x33d0>
   11694:	movw	r0, #738	; 0x2e2
   11698:	ldr	r1, [sp]
   1169c:	cmp	r1, r0
   116a0:	beq	1636c <bt_compidtostr@@Base+0x80a8>
   116a4:	b	116a8 <bt_compidtostr@@Base+0x33e4>
   116a8:	movw	r0, #739	; 0x2e3
   116ac:	ldr	r1, [sp]
   116b0:	cmp	r1, r0
   116b4:	beq	16380 <bt_compidtostr@@Base+0x80bc>
   116b8:	b	116bc <bt_compidtostr@@Base+0x33f8>
   116bc:	ldr	r0, [sp]
   116c0:	cmp	r0, #740	; 0x2e4
   116c4:	beq	16394 <bt_compidtostr@@Base+0x80d0>
   116c8:	b	116cc <bt_compidtostr@@Base+0x3408>
   116cc:	movw	r0, #741	; 0x2e5
   116d0:	ldr	r1, [sp]
   116d4:	cmp	r1, r0
   116d8:	beq	163a8 <bt_compidtostr@@Base+0x80e4>
   116dc:	b	116e0 <bt_compidtostr@@Base+0x341c>
   116e0:	movw	r0, #742	; 0x2e6
   116e4:	ldr	r1, [sp]
   116e8:	cmp	r1, r0
   116ec:	beq	163bc <bt_compidtostr@@Base+0x80f8>
   116f0:	b	116f4 <bt_compidtostr@@Base+0x3430>
   116f4:	movw	r0, #743	; 0x2e7
   116f8:	ldr	r1, [sp]
   116fc:	cmp	r1, r0
   11700:	beq	163d0 <bt_compidtostr@@Base+0x810c>
   11704:	b	11708 <bt_compidtostr@@Base+0x3444>
   11708:	ldr	r0, [sp]
   1170c:	cmp	r0, #744	; 0x2e8
   11710:	beq	163e4 <bt_compidtostr@@Base+0x8120>
   11714:	b	11718 <bt_compidtostr@@Base+0x3454>
   11718:	movw	r0, #745	; 0x2e9
   1171c:	ldr	r1, [sp]
   11720:	cmp	r1, r0
   11724:	beq	163f8 <bt_compidtostr@@Base+0x8134>
   11728:	b	1172c <bt_compidtostr@@Base+0x3468>
   1172c:	movw	r0, #746	; 0x2ea
   11730:	ldr	r1, [sp]
   11734:	cmp	r1, r0
   11738:	beq	1640c <bt_compidtostr@@Base+0x8148>
   1173c:	b	11740 <bt_compidtostr@@Base+0x347c>
   11740:	movw	r0, #747	; 0x2eb
   11744:	ldr	r1, [sp]
   11748:	cmp	r1, r0
   1174c:	beq	16420 <bt_compidtostr@@Base+0x815c>
   11750:	b	11754 <bt_compidtostr@@Base+0x3490>
   11754:	ldr	r0, [sp]
   11758:	cmp	r0, #748	; 0x2ec
   1175c:	beq	16434 <bt_compidtostr@@Base+0x8170>
   11760:	b	11764 <bt_compidtostr@@Base+0x34a0>
   11764:	movw	r0, #749	; 0x2ed
   11768:	ldr	r1, [sp]
   1176c:	cmp	r1, r0
   11770:	beq	16448 <bt_compidtostr@@Base+0x8184>
   11774:	b	11778 <bt_compidtostr@@Base+0x34b4>
   11778:	movw	r0, #750	; 0x2ee
   1177c:	ldr	r1, [sp]
   11780:	cmp	r1, r0
   11784:	beq	1645c <bt_compidtostr@@Base+0x8198>
   11788:	b	1178c <bt_compidtostr@@Base+0x34c8>
   1178c:	movw	r0, #751	; 0x2ef
   11790:	ldr	r1, [sp]
   11794:	cmp	r1, r0
   11798:	beq	16470 <bt_compidtostr@@Base+0x81ac>
   1179c:	b	117a0 <bt_compidtostr@@Base+0x34dc>
   117a0:	ldr	r0, [sp]
   117a4:	cmp	r0, #752	; 0x2f0
   117a8:	beq	16484 <bt_compidtostr@@Base+0x81c0>
   117ac:	b	117b0 <bt_compidtostr@@Base+0x34ec>
   117b0:	movw	r0, #753	; 0x2f1
   117b4:	ldr	r1, [sp]
   117b8:	cmp	r1, r0
   117bc:	beq	16498 <bt_compidtostr@@Base+0x81d4>
   117c0:	b	117c4 <bt_compidtostr@@Base+0x3500>
   117c4:	movw	r0, #754	; 0x2f2
   117c8:	ldr	r1, [sp]
   117cc:	cmp	r1, r0
   117d0:	beq	164ac <bt_compidtostr@@Base+0x81e8>
   117d4:	b	117d8 <bt_compidtostr@@Base+0x3514>
   117d8:	movw	r0, #755	; 0x2f3
   117dc:	ldr	r1, [sp]
   117e0:	cmp	r1, r0
   117e4:	beq	164c0 <bt_compidtostr@@Base+0x81fc>
   117e8:	b	117ec <bt_compidtostr@@Base+0x3528>
   117ec:	ldr	r0, [sp]
   117f0:	cmp	r0, #756	; 0x2f4
   117f4:	beq	164d4 <bt_compidtostr@@Base+0x8210>
   117f8:	b	117fc <bt_compidtostr@@Base+0x3538>
   117fc:	movw	r0, #757	; 0x2f5
   11800:	ldr	r1, [sp]
   11804:	cmp	r1, r0
   11808:	beq	164e8 <bt_compidtostr@@Base+0x8224>
   1180c:	b	11810 <bt_compidtostr@@Base+0x354c>
   11810:	movw	r0, #758	; 0x2f6
   11814:	ldr	r1, [sp]
   11818:	cmp	r1, r0
   1181c:	beq	164fc <bt_compidtostr@@Base+0x8238>
   11820:	b	11824 <bt_compidtostr@@Base+0x3560>
   11824:	movw	r0, #759	; 0x2f7
   11828:	ldr	r1, [sp]
   1182c:	cmp	r1, r0
   11830:	beq	16510 <bt_compidtostr@@Base+0x824c>
   11834:	b	11838 <bt_compidtostr@@Base+0x3574>
   11838:	ldr	r0, [sp]
   1183c:	cmp	r0, #760	; 0x2f8
   11840:	beq	16524 <bt_compidtostr@@Base+0x8260>
   11844:	b	11848 <bt_compidtostr@@Base+0x3584>
   11848:	movw	r0, #761	; 0x2f9
   1184c:	ldr	r1, [sp]
   11850:	cmp	r1, r0
   11854:	beq	16538 <bt_compidtostr@@Base+0x8274>
   11858:	b	1185c <bt_compidtostr@@Base+0x3598>
   1185c:	movw	r0, #762	; 0x2fa
   11860:	ldr	r1, [sp]
   11864:	cmp	r1, r0
   11868:	beq	1654c <bt_compidtostr@@Base+0x8288>
   1186c:	b	11870 <bt_compidtostr@@Base+0x35ac>
   11870:	movw	r0, #763	; 0x2fb
   11874:	ldr	r1, [sp]
   11878:	cmp	r1, r0
   1187c:	beq	16560 <bt_compidtostr@@Base+0x829c>
   11880:	b	11884 <bt_compidtostr@@Base+0x35c0>
   11884:	ldr	r0, [sp]
   11888:	cmp	r0, #764	; 0x2fc
   1188c:	beq	16574 <bt_compidtostr@@Base+0x82b0>
   11890:	b	11894 <bt_compidtostr@@Base+0x35d0>
   11894:	movw	r0, #765	; 0x2fd
   11898:	ldr	r1, [sp]
   1189c:	cmp	r1, r0
   118a0:	beq	16588 <bt_compidtostr@@Base+0x82c4>
   118a4:	b	118a8 <bt_compidtostr@@Base+0x35e4>
   118a8:	movw	r0, #766	; 0x2fe
   118ac:	ldr	r1, [sp]
   118b0:	cmp	r1, r0
   118b4:	beq	1659c <bt_compidtostr@@Base+0x82d8>
   118b8:	b	118bc <bt_compidtostr@@Base+0x35f8>
   118bc:	movw	r0, #767	; 0x2ff
   118c0:	ldr	r1, [sp]
   118c4:	cmp	r1, r0
   118c8:	beq	165b0 <bt_compidtostr@@Base+0x82ec>
   118cc:	b	118d0 <bt_compidtostr@@Base+0x360c>
   118d0:	ldr	r0, [sp]
   118d4:	cmp	r0, #768	; 0x300
   118d8:	beq	165c4 <bt_compidtostr@@Base+0x8300>
   118dc:	b	118e0 <bt_compidtostr@@Base+0x361c>
   118e0:	movw	r0, #769	; 0x301
   118e4:	ldr	r1, [sp]
   118e8:	cmp	r1, r0
   118ec:	beq	165d8 <bt_compidtostr@@Base+0x8314>
   118f0:	b	118f4 <bt_compidtostr@@Base+0x3630>
   118f4:	movw	r0, #770	; 0x302
   118f8:	ldr	r1, [sp]
   118fc:	cmp	r1, r0
   11900:	beq	165ec <bt_compidtostr@@Base+0x8328>
   11904:	b	11908 <bt_compidtostr@@Base+0x3644>
   11908:	movw	r0, #771	; 0x303
   1190c:	ldr	r1, [sp]
   11910:	cmp	r1, r0
   11914:	beq	16600 <bt_compidtostr@@Base+0x833c>
   11918:	b	1191c <bt_compidtostr@@Base+0x3658>
   1191c:	ldr	r0, [sp]
   11920:	cmp	r0, #772	; 0x304
   11924:	beq	16614 <bt_compidtostr@@Base+0x8350>
   11928:	b	1192c <bt_compidtostr@@Base+0x3668>
   1192c:	movw	r0, #773	; 0x305
   11930:	ldr	r1, [sp]
   11934:	cmp	r1, r0
   11938:	beq	16628 <bt_compidtostr@@Base+0x8364>
   1193c:	b	11940 <bt_compidtostr@@Base+0x367c>
   11940:	movw	r0, #774	; 0x306
   11944:	ldr	r1, [sp]
   11948:	cmp	r1, r0
   1194c:	beq	1663c <bt_compidtostr@@Base+0x8378>
   11950:	b	11954 <bt_compidtostr@@Base+0x3690>
   11954:	movw	r0, #775	; 0x307
   11958:	ldr	r1, [sp]
   1195c:	cmp	r1, r0
   11960:	beq	16650 <bt_compidtostr@@Base+0x838c>
   11964:	b	11968 <bt_compidtostr@@Base+0x36a4>
   11968:	ldr	r0, [sp]
   1196c:	cmp	r0, #776	; 0x308
   11970:	beq	16664 <bt_compidtostr@@Base+0x83a0>
   11974:	b	11978 <bt_compidtostr@@Base+0x36b4>
   11978:	movw	r0, #777	; 0x309
   1197c:	ldr	r1, [sp]
   11980:	cmp	r1, r0
   11984:	beq	16678 <bt_compidtostr@@Base+0x83b4>
   11988:	b	1198c <bt_compidtostr@@Base+0x36c8>
   1198c:	movw	r0, #778	; 0x30a
   11990:	ldr	r1, [sp]
   11994:	cmp	r1, r0
   11998:	beq	1668c <bt_compidtostr@@Base+0x83c8>
   1199c:	b	119a0 <bt_compidtostr@@Base+0x36dc>
   119a0:	movw	r0, #779	; 0x30b
   119a4:	ldr	r1, [sp]
   119a8:	cmp	r1, r0
   119ac:	beq	166a0 <bt_compidtostr@@Base+0x83dc>
   119b0:	b	119b4 <bt_compidtostr@@Base+0x36f0>
   119b4:	ldr	r0, [sp]
   119b8:	cmp	r0, #780	; 0x30c
   119bc:	beq	166b4 <bt_compidtostr@@Base+0x83f0>
   119c0:	b	119c4 <bt_compidtostr@@Base+0x3700>
   119c4:	movw	r0, #781	; 0x30d
   119c8:	ldr	r1, [sp]
   119cc:	cmp	r1, r0
   119d0:	beq	166c8 <bt_compidtostr@@Base+0x8404>
   119d4:	b	119d8 <bt_compidtostr@@Base+0x3714>
   119d8:	movw	r0, #782	; 0x30e
   119dc:	ldr	r1, [sp]
   119e0:	cmp	r1, r0
   119e4:	beq	166dc <bt_compidtostr@@Base+0x8418>
   119e8:	b	119ec <bt_compidtostr@@Base+0x3728>
   119ec:	movw	r0, #783	; 0x30f
   119f0:	ldr	r1, [sp]
   119f4:	cmp	r1, r0
   119f8:	beq	166f0 <bt_compidtostr@@Base+0x842c>
   119fc:	b	11a00 <bt_compidtostr@@Base+0x373c>
   11a00:	ldr	r0, [sp]
   11a04:	cmp	r0, #784	; 0x310
   11a08:	beq	16704 <bt_compidtostr@@Base+0x8440>
   11a0c:	b	11a10 <bt_compidtostr@@Base+0x374c>
   11a10:	movw	r0, #785	; 0x311
   11a14:	ldr	r1, [sp]
   11a18:	cmp	r1, r0
   11a1c:	beq	16718 <bt_compidtostr@@Base+0x8454>
   11a20:	b	11a24 <bt_compidtostr@@Base+0x3760>
   11a24:	movw	r0, #786	; 0x312
   11a28:	ldr	r1, [sp]
   11a2c:	cmp	r1, r0
   11a30:	beq	1672c <bt_compidtostr@@Base+0x8468>
   11a34:	b	11a38 <bt_compidtostr@@Base+0x3774>
   11a38:	movw	r0, #787	; 0x313
   11a3c:	ldr	r1, [sp]
   11a40:	cmp	r1, r0
   11a44:	beq	16744 <bt_compidtostr@@Base+0x8480>
   11a48:	b	11a4c <bt_compidtostr@@Base+0x3788>
   11a4c:	ldr	r0, [sp]
   11a50:	cmp	r0, #788	; 0x314
   11a54:	beq	16758 <bt_compidtostr@@Base+0x8494>
   11a58:	b	11a5c <bt_compidtostr@@Base+0x3798>
   11a5c:	movw	r0, #789	; 0x315
   11a60:	ldr	r1, [sp]
   11a64:	cmp	r1, r0
   11a68:	beq	1676c <bt_compidtostr@@Base+0x84a8>
   11a6c:	b	11a70 <bt_compidtostr@@Base+0x37ac>
   11a70:	movw	r0, #790	; 0x316
   11a74:	ldr	r1, [sp]
   11a78:	cmp	r1, r0
   11a7c:	beq	16780 <bt_compidtostr@@Base+0x84bc>
   11a80:	b	11a84 <bt_compidtostr@@Base+0x37c0>
   11a84:	movw	r0, #791	; 0x317
   11a88:	ldr	r1, [sp]
   11a8c:	cmp	r1, r0
   11a90:	beq	16794 <bt_compidtostr@@Base+0x84d0>
   11a94:	b	11a98 <bt_compidtostr@@Base+0x37d4>
   11a98:	ldr	r0, [sp]
   11a9c:	cmp	r0, #792	; 0x318
   11aa0:	beq	167a8 <bt_compidtostr@@Base+0x84e4>
   11aa4:	b	11aa8 <bt_compidtostr@@Base+0x37e4>
   11aa8:	movw	r0, #793	; 0x319
   11aac:	ldr	r1, [sp]
   11ab0:	cmp	r1, r0
   11ab4:	beq	167bc <bt_compidtostr@@Base+0x84f8>
   11ab8:	b	11abc <bt_compidtostr@@Base+0x37f8>
   11abc:	movw	r0, #794	; 0x31a
   11ac0:	ldr	r1, [sp]
   11ac4:	cmp	r1, r0
   11ac8:	beq	167d0 <bt_compidtostr@@Base+0x850c>
   11acc:	b	11ad0 <bt_compidtostr@@Base+0x380c>
   11ad0:	movw	r0, #795	; 0x31b
   11ad4:	ldr	r1, [sp]
   11ad8:	cmp	r1, r0
   11adc:	beq	167e4 <bt_compidtostr@@Base+0x8520>
   11ae0:	b	11ae4 <bt_compidtostr@@Base+0x3820>
   11ae4:	ldr	r0, [sp]
   11ae8:	cmp	r0, #796	; 0x31c
   11aec:	beq	167f8 <bt_compidtostr@@Base+0x8534>
   11af0:	b	11af4 <bt_compidtostr@@Base+0x3830>
   11af4:	movw	r0, #797	; 0x31d
   11af8:	ldr	r1, [sp]
   11afc:	cmp	r1, r0
   11b00:	beq	1680c <bt_compidtostr@@Base+0x8548>
   11b04:	b	11b08 <bt_compidtostr@@Base+0x3844>
   11b08:	movw	r0, #798	; 0x31e
   11b0c:	ldr	r1, [sp]
   11b10:	cmp	r1, r0
   11b14:	beq	16820 <bt_compidtostr@@Base+0x855c>
   11b18:	b	11b1c <bt_compidtostr@@Base+0x3858>
   11b1c:	movw	r0, #799	; 0x31f
   11b20:	ldr	r1, [sp]
   11b24:	cmp	r1, r0
   11b28:	beq	16834 <bt_compidtostr@@Base+0x8570>
   11b2c:	b	11b30 <bt_compidtostr@@Base+0x386c>
   11b30:	ldr	r0, [sp]
   11b34:	cmp	r0, #800	; 0x320
   11b38:	beq	16848 <bt_compidtostr@@Base+0x8584>
   11b3c:	b	11b40 <bt_compidtostr@@Base+0x387c>
   11b40:	movw	r0, #801	; 0x321
   11b44:	ldr	r1, [sp]
   11b48:	cmp	r1, r0
   11b4c:	beq	1685c <bt_compidtostr@@Base+0x8598>
   11b50:	b	11b54 <bt_compidtostr@@Base+0x3890>
   11b54:	movw	r0, #802	; 0x322
   11b58:	ldr	r1, [sp]
   11b5c:	cmp	r1, r0
   11b60:	beq	16870 <bt_compidtostr@@Base+0x85ac>
   11b64:	b	11b68 <bt_compidtostr@@Base+0x38a4>
   11b68:	movw	r0, #803	; 0x323
   11b6c:	ldr	r1, [sp]
   11b70:	cmp	r1, r0
   11b74:	beq	16884 <bt_compidtostr@@Base+0x85c0>
   11b78:	b	11b7c <bt_compidtostr@@Base+0x38b8>
   11b7c:	ldr	r0, [sp]
   11b80:	cmp	r0, #804	; 0x324
   11b84:	beq	16898 <bt_compidtostr@@Base+0x85d4>
   11b88:	b	11b8c <bt_compidtostr@@Base+0x38c8>
   11b8c:	movw	r0, #805	; 0x325
   11b90:	ldr	r1, [sp]
   11b94:	cmp	r1, r0
   11b98:	beq	168ac <bt_compidtostr@@Base+0x85e8>
   11b9c:	b	11ba0 <bt_compidtostr@@Base+0x38dc>
   11ba0:	movw	r0, #806	; 0x326
   11ba4:	ldr	r1, [sp]
   11ba8:	cmp	r1, r0
   11bac:	beq	168c0 <bt_compidtostr@@Base+0x85fc>
   11bb0:	b	11bb4 <bt_compidtostr@@Base+0x38f0>
   11bb4:	movw	r0, #807	; 0x327
   11bb8:	ldr	r1, [sp]
   11bbc:	cmp	r1, r0
   11bc0:	beq	168d4 <bt_compidtostr@@Base+0x8610>
   11bc4:	b	11bc8 <bt_compidtostr@@Base+0x3904>
   11bc8:	ldr	r0, [sp]
   11bcc:	cmp	r0, #808	; 0x328
   11bd0:	beq	168e8 <bt_compidtostr@@Base+0x8624>
   11bd4:	b	11bd8 <bt_compidtostr@@Base+0x3914>
   11bd8:	movw	r0, #809	; 0x329
   11bdc:	ldr	r1, [sp]
   11be0:	cmp	r1, r0
   11be4:	beq	168fc <bt_compidtostr@@Base+0x8638>
   11be8:	b	11bec <bt_compidtostr@@Base+0x3928>
   11bec:	movw	r0, #810	; 0x32a
   11bf0:	ldr	r1, [sp]
   11bf4:	cmp	r1, r0
   11bf8:	beq	16910 <bt_compidtostr@@Base+0x864c>
   11bfc:	b	11c00 <bt_compidtostr@@Base+0x393c>
   11c00:	movw	r0, #811	; 0x32b
   11c04:	ldr	r1, [sp]
   11c08:	cmp	r1, r0
   11c0c:	beq	16924 <bt_compidtostr@@Base+0x8660>
   11c10:	b	11c14 <bt_compidtostr@@Base+0x3950>
   11c14:	ldr	r0, [sp]
   11c18:	cmp	r0, #812	; 0x32c
   11c1c:	beq	16938 <bt_compidtostr@@Base+0x8674>
   11c20:	b	11c24 <bt_compidtostr@@Base+0x3960>
   11c24:	movw	r0, #813	; 0x32d
   11c28:	ldr	r1, [sp]
   11c2c:	cmp	r1, r0
   11c30:	beq	1694c <bt_compidtostr@@Base+0x8688>
   11c34:	b	11c38 <bt_compidtostr@@Base+0x3974>
   11c38:	movw	r0, #814	; 0x32e
   11c3c:	ldr	r1, [sp]
   11c40:	cmp	r1, r0
   11c44:	beq	16960 <bt_compidtostr@@Base+0x869c>
   11c48:	b	11c4c <bt_compidtostr@@Base+0x3988>
   11c4c:	movw	r0, #815	; 0x32f
   11c50:	ldr	r1, [sp]
   11c54:	cmp	r1, r0
   11c58:	beq	16974 <bt_compidtostr@@Base+0x86b0>
   11c5c:	b	11c60 <bt_compidtostr@@Base+0x399c>
   11c60:	ldr	r0, [sp]
   11c64:	cmp	r0, #816	; 0x330
   11c68:	beq	16988 <bt_compidtostr@@Base+0x86c4>
   11c6c:	b	11c70 <bt_compidtostr@@Base+0x39ac>
   11c70:	movw	r0, #817	; 0x331
   11c74:	ldr	r1, [sp]
   11c78:	cmp	r1, r0
   11c7c:	beq	1699c <bt_compidtostr@@Base+0x86d8>
   11c80:	b	11c84 <bt_compidtostr@@Base+0x39c0>
   11c84:	movw	r0, #818	; 0x332
   11c88:	ldr	r1, [sp]
   11c8c:	cmp	r1, r0
   11c90:	beq	169b0 <bt_compidtostr@@Base+0x86ec>
   11c94:	b	11c98 <bt_compidtostr@@Base+0x39d4>
   11c98:	movw	r0, #819	; 0x333
   11c9c:	ldr	r1, [sp]
   11ca0:	cmp	r1, r0
   11ca4:	beq	169c4 <bt_compidtostr@@Base+0x8700>
   11ca8:	b	11cac <bt_compidtostr@@Base+0x39e8>
   11cac:	ldr	r0, [sp]
   11cb0:	cmp	r0, #820	; 0x334
   11cb4:	beq	169d8 <bt_compidtostr@@Base+0x8714>
   11cb8:	b	11cbc <bt_compidtostr@@Base+0x39f8>
   11cbc:	movw	r0, #821	; 0x335
   11cc0:	ldr	r1, [sp]
   11cc4:	cmp	r1, r0
   11cc8:	beq	169ec <bt_compidtostr@@Base+0x8728>
   11ccc:	b	11cd0 <bt_compidtostr@@Base+0x3a0c>
   11cd0:	movw	r0, #822	; 0x336
   11cd4:	ldr	r1, [sp]
   11cd8:	cmp	r1, r0
   11cdc:	beq	16a00 <bt_compidtostr@@Base+0x873c>
   11ce0:	b	11ce4 <bt_compidtostr@@Base+0x3a20>
   11ce4:	movw	r0, #823	; 0x337
   11ce8:	ldr	r1, [sp]
   11cec:	cmp	r1, r0
   11cf0:	beq	16a14 <bt_compidtostr@@Base+0x8750>
   11cf4:	b	11cf8 <bt_compidtostr@@Base+0x3a34>
   11cf8:	ldr	r0, [sp]
   11cfc:	cmp	r0, #824	; 0x338
   11d00:	beq	16a28 <bt_compidtostr@@Base+0x8764>
   11d04:	b	11d08 <bt_compidtostr@@Base+0x3a44>
   11d08:	movw	r0, #825	; 0x339
   11d0c:	ldr	r1, [sp]
   11d10:	cmp	r1, r0
   11d14:	beq	16a3c <bt_compidtostr@@Base+0x8778>
   11d18:	b	11d1c <bt_compidtostr@@Base+0x3a58>
   11d1c:	movw	r0, #826	; 0x33a
   11d20:	ldr	r1, [sp]
   11d24:	cmp	r1, r0
   11d28:	beq	16a50 <bt_compidtostr@@Base+0x878c>
   11d2c:	b	11d30 <bt_compidtostr@@Base+0x3a6c>
   11d30:	movw	r0, #827	; 0x33b
   11d34:	ldr	r1, [sp]
   11d38:	cmp	r1, r0
   11d3c:	beq	16a64 <bt_compidtostr@@Base+0x87a0>
   11d40:	b	11d44 <bt_compidtostr@@Base+0x3a80>
   11d44:	ldr	r0, [sp]
   11d48:	cmp	r0, #828	; 0x33c
   11d4c:	beq	16a78 <bt_compidtostr@@Base+0x87b4>
   11d50:	b	11d54 <bt_compidtostr@@Base+0x3a90>
   11d54:	movw	r0, #829	; 0x33d
   11d58:	ldr	r1, [sp]
   11d5c:	cmp	r1, r0
   11d60:	beq	16a8c <bt_compidtostr@@Base+0x87c8>
   11d64:	b	11d68 <bt_compidtostr@@Base+0x3aa4>
   11d68:	movw	r0, #830	; 0x33e
   11d6c:	ldr	r1, [sp]
   11d70:	cmp	r1, r0
   11d74:	beq	16aa0 <bt_compidtostr@@Base+0x87dc>
   11d78:	b	11d7c <bt_compidtostr@@Base+0x3ab8>
   11d7c:	movw	r0, #831	; 0x33f
   11d80:	ldr	r1, [sp]
   11d84:	cmp	r1, r0
   11d88:	beq	16ab4 <bt_compidtostr@@Base+0x87f0>
   11d8c:	b	11d90 <bt_compidtostr@@Base+0x3acc>
   11d90:	ldr	r0, [sp]
   11d94:	cmp	r0, #832	; 0x340
   11d98:	beq	16ac8 <bt_compidtostr@@Base+0x8804>
   11d9c:	b	11da0 <bt_compidtostr@@Base+0x3adc>
   11da0:	movw	r0, #833	; 0x341
   11da4:	ldr	r1, [sp]
   11da8:	cmp	r1, r0
   11dac:	beq	16adc <bt_compidtostr@@Base+0x8818>
   11db0:	b	11db4 <bt_compidtostr@@Base+0x3af0>
   11db4:	movw	r0, #834	; 0x342
   11db8:	ldr	r1, [sp]
   11dbc:	cmp	r1, r0
   11dc0:	beq	16af0 <bt_compidtostr@@Base+0x882c>
   11dc4:	b	11dc8 <bt_compidtostr@@Base+0x3b04>
   11dc8:	movw	r0, #835	; 0x343
   11dcc:	ldr	r1, [sp]
   11dd0:	cmp	r1, r0
   11dd4:	beq	16b04 <bt_compidtostr@@Base+0x8840>
   11dd8:	b	11ddc <bt_compidtostr@@Base+0x3b18>
   11ddc:	ldr	r0, [sp]
   11de0:	cmp	r0, #836	; 0x344
   11de4:	beq	16b18 <bt_compidtostr@@Base+0x8854>
   11de8:	b	11dec <bt_compidtostr@@Base+0x3b28>
   11dec:	movw	r0, #837	; 0x345
   11df0:	ldr	r1, [sp]
   11df4:	cmp	r1, r0
   11df8:	beq	16b2c <bt_compidtostr@@Base+0x8868>
   11dfc:	b	11e00 <bt_compidtostr@@Base+0x3b3c>
   11e00:	movw	r0, #838	; 0x346
   11e04:	ldr	r1, [sp]
   11e08:	cmp	r1, r0
   11e0c:	beq	16b44 <bt_compidtostr@@Base+0x8880>
   11e10:	b	11e14 <bt_compidtostr@@Base+0x3b50>
   11e14:	movw	r0, #839	; 0x347
   11e18:	ldr	r1, [sp]
   11e1c:	cmp	r1, r0
   11e20:	beq	16b58 <bt_compidtostr@@Base+0x8894>
   11e24:	b	11e28 <bt_compidtostr@@Base+0x3b64>
   11e28:	ldr	r0, [sp]
   11e2c:	cmp	r0, #840	; 0x348
   11e30:	beq	16b6c <bt_compidtostr@@Base+0x88a8>
   11e34:	b	11e38 <bt_compidtostr@@Base+0x3b74>
   11e38:	movw	r0, #841	; 0x349
   11e3c:	ldr	r1, [sp]
   11e40:	cmp	r1, r0
   11e44:	beq	16b80 <bt_compidtostr@@Base+0x88bc>
   11e48:	b	11e4c <bt_compidtostr@@Base+0x3b88>
   11e4c:	movw	r0, #842	; 0x34a
   11e50:	ldr	r1, [sp]
   11e54:	cmp	r1, r0
   11e58:	beq	16b94 <bt_compidtostr@@Base+0x88d0>
   11e5c:	b	11e60 <bt_compidtostr@@Base+0x3b9c>
   11e60:	movw	r0, #843	; 0x34b
   11e64:	ldr	r1, [sp]
   11e68:	cmp	r1, r0
   11e6c:	beq	16ba8 <bt_compidtostr@@Base+0x88e4>
   11e70:	b	11e74 <bt_compidtostr@@Base+0x3bb0>
   11e74:	ldr	r0, [sp]
   11e78:	cmp	r0, #844	; 0x34c
   11e7c:	beq	16bbc <bt_compidtostr@@Base+0x88f8>
   11e80:	b	11e84 <bt_compidtostr@@Base+0x3bc0>
   11e84:	movw	r0, #845	; 0x34d
   11e88:	ldr	r1, [sp]
   11e8c:	cmp	r1, r0
   11e90:	beq	16bd0 <bt_compidtostr@@Base+0x890c>
   11e94:	b	11e98 <bt_compidtostr@@Base+0x3bd4>
   11e98:	movw	r0, #846	; 0x34e
   11e9c:	ldr	r1, [sp]
   11ea0:	cmp	r1, r0
   11ea4:	beq	16be4 <bt_compidtostr@@Base+0x8920>
   11ea8:	b	11eac <bt_compidtostr@@Base+0x3be8>
   11eac:	movw	r0, #847	; 0x34f
   11eb0:	ldr	r1, [sp]
   11eb4:	cmp	r1, r0
   11eb8:	beq	16bf8 <bt_compidtostr@@Base+0x8934>
   11ebc:	b	11ec0 <bt_compidtostr@@Base+0x3bfc>
   11ec0:	ldr	r0, [sp]
   11ec4:	cmp	r0, #848	; 0x350
   11ec8:	beq	16c0c <bt_compidtostr@@Base+0x8948>
   11ecc:	b	11ed0 <bt_compidtostr@@Base+0x3c0c>
   11ed0:	movw	r0, #849	; 0x351
   11ed4:	ldr	r1, [sp]
   11ed8:	cmp	r1, r0
   11edc:	beq	16c20 <bt_compidtostr@@Base+0x895c>
   11ee0:	b	11ee4 <bt_compidtostr@@Base+0x3c20>
   11ee4:	movw	r0, #850	; 0x352
   11ee8:	ldr	r1, [sp]
   11eec:	cmp	r1, r0
   11ef0:	beq	16c34 <bt_compidtostr@@Base+0x8970>
   11ef4:	b	11ef8 <bt_compidtostr@@Base+0x3c34>
   11ef8:	movw	r0, #851	; 0x353
   11efc:	ldr	r1, [sp]
   11f00:	cmp	r1, r0
   11f04:	beq	16c48 <bt_compidtostr@@Base+0x8984>
   11f08:	b	11f0c <bt_compidtostr@@Base+0x3c48>
   11f0c:	ldr	r0, [sp]
   11f10:	cmp	r0, #852	; 0x354
   11f14:	beq	16c5c <bt_compidtostr@@Base+0x8998>
   11f18:	b	11f1c <bt_compidtostr@@Base+0x3c58>
   11f1c:	movw	r0, #853	; 0x355
   11f20:	ldr	r1, [sp]
   11f24:	cmp	r1, r0
   11f28:	beq	16c70 <bt_compidtostr@@Base+0x89ac>
   11f2c:	b	11f30 <bt_compidtostr@@Base+0x3c6c>
   11f30:	movw	r0, #854	; 0x356
   11f34:	ldr	r1, [sp]
   11f38:	cmp	r1, r0
   11f3c:	beq	16c84 <bt_compidtostr@@Base+0x89c0>
   11f40:	b	11f44 <bt_compidtostr@@Base+0x3c80>
   11f44:	movw	r0, #855	; 0x357
   11f48:	ldr	r1, [sp]
   11f4c:	cmp	r1, r0
   11f50:	beq	16c98 <bt_compidtostr@@Base+0x89d4>
   11f54:	b	11f58 <bt_compidtostr@@Base+0x3c94>
   11f58:	ldr	r0, [sp]
   11f5c:	cmp	r0, #856	; 0x358
   11f60:	beq	16cac <bt_compidtostr@@Base+0x89e8>
   11f64:	b	11f68 <bt_compidtostr@@Base+0x3ca4>
   11f68:	movw	r0, #857	; 0x359
   11f6c:	ldr	r1, [sp]
   11f70:	cmp	r1, r0
   11f74:	beq	16cc0 <bt_compidtostr@@Base+0x89fc>
   11f78:	b	11f7c <bt_compidtostr@@Base+0x3cb8>
   11f7c:	movw	r0, #858	; 0x35a
   11f80:	ldr	r1, [sp]
   11f84:	cmp	r1, r0
   11f88:	beq	16cd4 <bt_compidtostr@@Base+0x8a10>
   11f8c:	b	11f90 <bt_compidtostr@@Base+0x3ccc>
   11f90:	movw	r0, #859	; 0x35b
   11f94:	ldr	r1, [sp]
   11f98:	cmp	r1, r0
   11f9c:	beq	16ce8 <bt_compidtostr@@Base+0x8a24>
   11fa0:	b	11fa4 <bt_compidtostr@@Base+0x3ce0>
   11fa4:	ldr	r0, [sp]
   11fa8:	cmp	r0, #860	; 0x35c
   11fac:	beq	16cfc <bt_compidtostr@@Base+0x8a38>
   11fb0:	b	11fb4 <bt_compidtostr@@Base+0x3cf0>
   11fb4:	movw	r0, #861	; 0x35d
   11fb8:	ldr	r1, [sp]
   11fbc:	cmp	r1, r0
   11fc0:	beq	16d10 <bt_compidtostr@@Base+0x8a4c>
   11fc4:	b	11fc8 <bt_compidtostr@@Base+0x3d04>
   11fc8:	movw	r0, #862	; 0x35e
   11fcc:	ldr	r1, [sp]
   11fd0:	cmp	r1, r0
   11fd4:	beq	16d24 <bt_compidtostr@@Base+0x8a60>
   11fd8:	b	11fdc <bt_compidtostr@@Base+0x3d18>
   11fdc:	movw	r0, #863	; 0x35f
   11fe0:	ldr	r1, [sp]
   11fe4:	cmp	r1, r0
   11fe8:	beq	16d38 <bt_compidtostr@@Base+0x8a74>
   11fec:	b	11ff0 <bt_compidtostr@@Base+0x3d2c>
   11ff0:	ldr	r0, [sp]
   11ff4:	cmp	r0, #864	; 0x360
   11ff8:	beq	16d4c <bt_compidtostr@@Base+0x8a88>
   11ffc:	b	12000 <bt_compidtostr@@Base+0x3d3c>
   12000:	movw	r0, #865	; 0x361
   12004:	ldr	r1, [sp]
   12008:	cmp	r1, r0
   1200c:	beq	16d60 <bt_compidtostr@@Base+0x8a9c>
   12010:	b	12014 <bt_compidtostr@@Base+0x3d50>
   12014:	movw	r0, #866	; 0x362
   12018:	ldr	r1, [sp]
   1201c:	cmp	r1, r0
   12020:	beq	16d74 <bt_compidtostr@@Base+0x8ab0>
   12024:	b	12028 <bt_compidtostr@@Base+0x3d64>
   12028:	movw	r0, #867	; 0x363
   1202c:	ldr	r1, [sp]
   12030:	cmp	r1, r0
   12034:	beq	16d88 <bt_compidtostr@@Base+0x8ac4>
   12038:	b	1203c <bt_compidtostr@@Base+0x3d78>
   1203c:	ldr	r0, [sp]
   12040:	cmp	r0, #868	; 0x364
   12044:	beq	16d9c <bt_compidtostr@@Base+0x8ad8>
   12048:	b	1204c <bt_compidtostr@@Base+0x3d88>
   1204c:	movw	r0, #869	; 0x365
   12050:	ldr	r1, [sp]
   12054:	cmp	r1, r0
   12058:	beq	16db0 <bt_compidtostr@@Base+0x8aec>
   1205c:	b	12060 <bt_compidtostr@@Base+0x3d9c>
   12060:	movw	r0, #870	; 0x366
   12064:	ldr	r1, [sp]
   12068:	cmp	r1, r0
   1206c:	beq	16dc4 <bt_compidtostr@@Base+0x8b00>
   12070:	b	12074 <bt_compidtostr@@Base+0x3db0>
   12074:	movw	r0, #871	; 0x367
   12078:	ldr	r1, [sp]
   1207c:	cmp	r1, r0
   12080:	beq	16dd8 <bt_compidtostr@@Base+0x8b14>
   12084:	b	12088 <bt_compidtostr@@Base+0x3dc4>
   12088:	ldr	r0, [sp]
   1208c:	cmp	r0, #872	; 0x368
   12090:	beq	16dec <bt_compidtostr@@Base+0x8b28>
   12094:	b	12098 <bt_compidtostr@@Base+0x3dd4>
   12098:	movw	r0, #873	; 0x369
   1209c:	ldr	r1, [sp]
   120a0:	cmp	r1, r0
   120a4:	beq	16e00 <bt_compidtostr@@Base+0x8b3c>
   120a8:	b	120ac <bt_compidtostr@@Base+0x3de8>
   120ac:	movw	r0, #874	; 0x36a
   120b0:	ldr	r1, [sp]
   120b4:	cmp	r1, r0
   120b8:	beq	16e14 <bt_compidtostr@@Base+0x8b50>
   120bc:	b	120c0 <bt_compidtostr@@Base+0x3dfc>
   120c0:	movw	r0, #875	; 0x36b
   120c4:	ldr	r1, [sp]
   120c8:	cmp	r1, r0
   120cc:	beq	16e28 <bt_compidtostr@@Base+0x8b64>
   120d0:	b	120d4 <bt_compidtostr@@Base+0x3e10>
   120d4:	ldr	r0, [sp]
   120d8:	cmp	r0, #876	; 0x36c
   120dc:	beq	16e3c <bt_compidtostr@@Base+0x8b78>
   120e0:	b	120e4 <bt_compidtostr@@Base+0x3e20>
   120e4:	movw	r0, #877	; 0x36d
   120e8:	ldr	r1, [sp]
   120ec:	cmp	r1, r0
   120f0:	beq	16e50 <bt_compidtostr@@Base+0x8b8c>
   120f4:	b	120f8 <bt_compidtostr@@Base+0x3e34>
   120f8:	movw	r0, #878	; 0x36e
   120fc:	ldr	r1, [sp]
   12100:	cmp	r1, r0
   12104:	beq	16e64 <bt_compidtostr@@Base+0x8ba0>
   12108:	b	1210c <bt_compidtostr@@Base+0x3e48>
   1210c:	movw	r0, #879	; 0x36f
   12110:	ldr	r1, [sp]
   12114:	cmp	r1, r0
   12118:	beq	16e78 <bt_compidtostr@@Base+0x8bb4>
   1211c:	b	12120 <bt_compidtostr@@Base+0x3e5c>
   12120:	ldr	r0, [sp]
   12124:	cmp	r0, #880	; 0x370
   12128:	beq	16e8c <bt_compidtostr@@Base+0x8bc8>
   1212c:	b	12130 <bt_compidtostr@@Base+0x3e6c>
   12130:	movw	r0, #881	; 0x371
   12134:	ldr	r1, [sp]
   12138:	cmp	r1, r0
   1213c:	beq	16ea0 <bt_compidtostr@@Base+0x8bdc>
   12140:	b	12144 <bt_compidtostr@@Base+0x3e80>
   12144:	movw	r0, #882	; 0x372
   12148:	ldr	r1, [sp]
   1214c:	cmp	r1, r0
   12150:	beq	16eb4 <bt_compidtostr@@Base+0x8bf0>
   12154:	b	12158 <bt_compidtostr@@Base+0x3e94>
   12158:	movw	r0, #883	; 0x373
   1215c:	ldr	r1, [sp]
   12160:	cmp	r1, r0
   12164:	beq	16ec8 <bt_compidtostr@@Base+0x8c04>
   12168:	b	1216c <bt_compidtostr@@Base+0x3ea8>
   1216c:	ldr	r0, [sp]
   12170:	cmp	r0, #884	; 0x374
   12174:	beq	16edc <bt_compidtostr@@Base+0x8c18>
   12178:	b	1217c <bt_compidtostr@@Base+0x3eb8>
   1217c:	movw	r0, #885	; 0x375
   12180:	ldr	r1, [sp]
   12184:	cmp	r1, r0
   12188:	beq	16ef0 <bt_compidtostr@@Base+0x8c2c>
   1218c:	b	12190 <bt_compidtostr@@Base+0x3ecc>
   12190:	movw	r0, #886	; 0x376
   12194:	ldr	r1, [sp]
   12198:	cmp	r1, r0
   1219c:	beq	16f04 <bt_compidtostr@@Base+0x8c40>
   121a0:	b	121a4 <bt_compidtostr@@Base+0x3ee0>
   121a4:	movw	r0, #887	; 0x377
   121a8:	ldr	r1, [sp]
   121ac:	cmp	r1, r0
   121b0:	beq	16f18 <bt_compidtostr@@Base+0x8c54>
   121b4:	b	121b8 <bt_compidtostr@@Base+0x3ef4>
   121b8:	ldr	r0, [sp]
   121bc:	cmp	r0, #888	; 0x378
   121c0:	beq	16f2c <bt_compidtostr@@Base+0x8c68>
   121c4:	b	121c8 <bt_compidtostr@@Base+0x3f04>
   121c8:	movw	r0, #889	; 0x379
   121cc:	ldr	r1, [sp]
   121d0:	cmp	r1, r0
   121d4:	beq	16f40 <bt_compidtostr@@Base+0x8c7c>
   121d8:	b	121dc <bt_compidtostr@@Base+0x3f18>
   121dc:	movw	r0, #890	; 0x37a
   121e0:	ldr	r1, [sp]
   121e4:	cmp	r1, r0
   121e8:	beq	16f54 <bt_compidtostr@@Base+0x8c90>
   121ec:	b	121f0 <bt_compidtostr@@Base+0x3f2c>
   121f0:	movw	r0, #891	; 0x37b
   121f4:	ldr	r1, [sp]
   121f8:	cmp	r1, r0
   121fc:	beq	16f68 <bt_compidtostr@@Base+0x8ca4>
   12200:	b	12204 <bt_compidtostr@@Base+0x3f40>
   12204:	ldr	r0, [sp]
   12208:	cmp	r0, #892	; 0x37c
   1220c:	beq	16f7c <bt_compidtostr@@Base+0x8cb8>
   12210:	b	12214 <bt_compidtostr@@Base+0x3f50>
   12214:	movw	r0, #893	; 0x37d
   12218:	ldr	r1, [sp]
   1221c:	cmp	r1, r0
   12220:	beq	16f90 <bt_compidtostr@@Base+0x8ccc>
   12224:	b	12228 <bt_compidtostr@@Base+0x3f64>
   12228:	movw	r0, #894	; 0x37e
   1222c:	ldr	r1, [sp]
   12230:	cmp	r1, r0
   12234:	beq	16fa4 <bt_compidtostr@@Base+0x8ce0>
   12238:	b	1223c <bt_compidtostr@@Base+0x3f78>
   1223c:	movw	r0, #895	; 0x37f
   12240:	ldr	r1, [sp]
   12244:	cmp	r1, r0
   12248:	beq	16fb8 <bt_compidtostr@@Base+0x8cf4>
   1224c:	b	12250 <bt_compidtostr@@Base+0x3f8c>
   12250:	ldr	r0, [sp]
   12254:	cmp	r0, #896	; 0x380
   12258:	beq	16fcc <bt_compidtostr@@Base+0x8d08>
   1225c:	b	12260 <bt_compidtostr@@Base+0x3f9c>
   12260:	movw	r0, #897	; 0x381
   12264:	ldr	r1, [sp]
   12268:	cmp	r1, r0
   1226c:	beq	16fe0 <bt_compidtostr@@Base+0x8d1c>
   12270:	b	12274 <bt_compidtostr@@Base+0x3fb0>
   12274:	movw	r0, #898	; 0x382
   12278:	ldr	r1, [sp]
   1227c:	cmp	r1, r0
   12280:	beq	16ff4 <bt_compidtostr@@Base+0x8d30>
   12284:	b	12288 <bt_compidtostr@@Base+0x3fc4>
   12288:	movw	r0, #899	; 0x383
   1228c:	ldr	r1, [sp]
   12290:	cmp	r1, r0
   12294:	beq	17008 <bt_compidtostr@@Base+0x8d44>
   12298:	b	1229c <bt_compidtostr@@Base+0x3fd8>
   1229c:	ldr	r0, [sp]
   122a0:	cmp	r0, #900	; 0x384
   122a4:	beq	1701c <bt_compidtostr@@Base+0x8d58>
   122a8:	b	122ac <bt_compidtostr@@Base+0x3fe8>
   122ac:	movw	r0, #901	; 0x385
   122b0:	ldr	r1, [sp]
   122b4:	cmp	r1, r0
   122b8:	beq	17030 <bt_compidtostr@@Base+0x8d6c>
   122bc:	b	122c0 <bt_compidtostr@@Base+0x3ffc>
   122c0:	movw	r0, #902	; 0x386
   122c4:	ldr	r1, [sp]
   122c8:	cmp	r1, r0
   122cc:	beq	17044 <bt_compidtostr@@Base+0x8d80>
   122d0:	b	122d4 <bt_compidtostr@@Base+0x4010>
   122d4:	movw	r0, #903	; 0x387
   122d8:	ldr	r1, [sp]
   122dc:	cmp	r1, r0
   122e0:	beq	17058 <bt_compidtostr@@Base+0x8d94>
   122e4:	b	122e8 <bt_compidtostr@@Base+0x4024>
   122e8:	ldr	r0, [sp]
   122ec:	cmp	r0, #904	; 0x388
   122f0:	beq	1706c <bt_compidtostr@@Base+0x8da8>
   122f4:	b	122f8 <bt_compidtostr@@Base+0x4034>
   122f8:	movw	r0, #905	; 0x389
   122fc:	ldr	r1, [sp]
   12300:	cmp	r1, r0
   12304:	beq	17080 <bt_compidtostr@@Base+0x8dbc>
   12308:	b	1230c <bt_compidtostr@@Base+0x4048>
   1230c:	movw	r0, #906	; 0x38a
   12310:	ldr	r1, [sp]
   12314:	cmp	r1, r0
   12318:	beq	17094 <bt_compidtostr@@Base+0x8dd0>
   1231c:	b	12320 <bt_compidtostr@@Base+0x405c>
   12320:	movw	r0, #907	; 0x38b
   12324:	ldr	r1, [sp]
   12328:	cmp	r1, r0
   1232c:	beq	170a8 <bt_compidtostr@@Base+0x8de4>
   12330:	b	12334 <bt_compidtostr@@Base+0x4070>
   12334:	ldr	r0, [sp]
   12338:	cmp	r0, #908	; 0x38c
   1233c:	beq	170bc <bt_compidtostr@@Base+0x8df8>
   12340:	b	12344 <bt_compidtostr@@Base+0x4080>
   12344:	movw	r0, #909	; 0x38d
   12348:	ldr	r1, [sp]
   1234c:	cmp	r1, r0
   12350:	beq	170d0 <bt_compidtostr@@Base+0x8e0c>
   12354:	b	12358 <bt_compidtostr@@Base+0x4094>
   12358:	movw	r0, #910	; 0x38e
   1235c:	ldr	r1, [sp]
   12360:	cmp	r1, r0
   12364:	beq	170e4 <bt_compidtostr@@Base+0x8e20>
   12368:	b	1236c <bt_compidtostr@@Base+0x40a8>
   1236c:	movw	r0, #911	; 0x38f
   12370:	ldr	r1, [sp]
   12374:	cmp	r1, r0
   12378:	beq	170f8 <bt_compidtostr@@Base+0x8e34>
   1237c:	b	12380 <bt_compidtostr@@Base+0x40bc>
   12380:	ldr	r0, [sp]
   12384:	cmp	r0, #912	; 0x390
   12388:	beq	1710c <bt_compidtostr@@Base+0x8e48>
   1238c:	b	12390 <bt_compidtostr@@Base+0x40cc>
   12390:	movw	r0, #913	; 0x391
   12394:	ldr	r1, [sp]
   12398:	cmp	r1, r0
   1239c:	beq	17120 <bt_compidtostr@@Base+0x8e5c>
   123a0:	b	123a4 <bt_compidtostr@@Base+0x40e0>
   123a4:	movw	r0, #914	; 0x392
   123a8:	ldr	r1, [sp]
   123ac:	cmp	r1, r0
   123b0:	beq	17134 <bt_compidtostr@@Base+0x8e70>
   123b4:	b	123b8 <bt_compidtostr@@Base+0x40f4>
   123b8:	movw	r0, #915	; 0x393
   123bc:	ldr	r1, [sp]
   123c0:	cmp	r1, r0
   123c4:	beq	17148 <bt_compidtostr@@Base+0x8e84>
   123c8:	b	123cc <bt_compidtostr@@Base+0x4108>
   123cc:	ldr	r0, [sp]
   123d0:	cmp	r0, #916	; 0x394
   123d4:	beq	1715c <bt_compidtostr@@Base+0x8e98>
   123d8:	b	123dc <bt_compidtostr@@Base+0x4118>
   123dc:	movw	r0, #917	; 0x395
   123e0:	ldr	r1, [sp]
   123e4:	cmp	r1, r0
   123e8:	beq	17170 <bt_compidtostr@@Base+0x8eac>
   123ec:	b	123f0 <bt_compidtostr@@Base+0x412c>
   123f0:	movw	r0, #918	; 0x396
   123f4:	ldr	r1, [sp]
   123f8:	cmp	r1, r0
   123fc:	beq	17184 <bt_compidtostr@@Base+0x8ec0>
   12400:	b	12404 <bt_compidtostr@@Base+0x4140>
   12404:	movw	r0, #919	; 0x397
   12408:	ldr	r1, [sp]
   1240c:	cmp	r1, r0
   12410:	beq	17198 <bt_compidtostr@@Base+0x8ed4>
   12414:	b	12418 <bt_compidtostr@@Base+0x4154>
   12418:	ldr	r0, [sp]
   1241c:	cmp	r0, #920	; 0x398
   12420:	beq	171ac <bt_compidtostr@@Base+0x8ee8>
   12424:	b	12428 <bt_compidtostr@@Base+0x4164>
   12428:	movw	r0, #921	; 0x399
   1242c:	ldr	r1, [sp]
   12430:	cmp	r1, r0
   12434:	beq	171c0 <bt_compidtostr@@Base+0x8efc>
   12438:	b	1243c <bt_compidtostr@@Base+0x4178>
   1243c:	movw	r0, #922	; 0x39a
   12440:	ldr	r1, [sp]
   12444:	cmp	r1, r0
   12448:	beq	171d4 <bt_compidtostr@@Base+0x8f10>
   1244c:	b	12450 <bt_compidtostr@@Base+0x418c>
   12450:	movw	r0, #923	; 0x39b
   12454:	ldr	r1, [sp]
   12458:	cmp	r1, r0
   1245c:	beq	171e8 <bt_compidtostr@@Base+0x8f24>
   12460:	b	12464 <bt_compidtostr@@Base+0x41a0>
   12464:	ldr	r0, [sp]
   12468:	cmp	r0, #924	; 0x39c
   1246c:	beq	171fc <bt_compidtostr@@Base+0x8f38>
   12470:	b	12474 <bt_compidtostr@@Base+0x41b0>
   12474:	movw	r0, #925	; 0x39d
   12478:	ldr	r1, [sp]
   1247c:	cmp	r1, r0
   12480:	beq	17210 <bt_compidtostr@@Base+0x8f4c>
   12484:	b	12488 <bt_compidtostr@@Base+0x41c4>
   12488:	movw	r0, #926	; 0x39e
   1248c:	ldr	r1, [sp]
   12490:	cmp	r1, r0
   12494:	beq	17224 <bt_compidtostr@@Base+0x8f60>
   12498:	b	1249c <bt_compidtostr@@Base+0x41d8>
   1249c:	movw	r0, #927	; 0x39f
   124a0:	ldr	r1, [sp]
   124a4:	cmp	r1, r0
   124a8:	beq	17238 <bt_compidtostr@@Base+0x8f74>
   124ac:	b	124b0 <bt_compidtostr@@Base+0x41ec>
   124b0:	ldr	r0, [sp]
   124b4:	cmp	r0, #928	; 0x3a0
   124b8:	beq	1724c <bt_compidtostr@@Base+0x8f88>
   124bc:	b	124c0 <bt_compidtostr@@Base+0x41fc>
   124c0:	movw	r0, #929	; 0x3a1
   124c4:	ldr	r1, [sp]
   124c8:	cmp	r1, r0
   124cc:	beq	17260 <bt_compidtostr@@Base+0x8f9c>
   124d0:	b	124d4 <bt_compidtostr@@Base+0x4210>
   124d4:	movw	r0, #930	; 0x3a2
   124d8:	ldr	r1, [sp]
   124dc:	cmp	r1, r0
   124e0:	beq	17274 <bt_compidtostr@@Base+0x8fb0>
   124e4:	b	124e8 <bt_compidtostr@@Base+0x4224>
   124e8:	movw	r0, #931	; 0x3a3
   124ec:	ldr	r1, [sp]
   124f0:	cmp	r1, r0
   124f4:	beq	17288 <bt_compidtostr@@Base+0x8fc4>
   124f8:	b	124fc <bt_compidtostr@@Base+0x4238>
   124fc:	ldr	r0, [sp]
   12500:	cmp	r0, #932	; 0x3a4
   12504:	beq	1729c <bt_compidtostr@@Base+0x8fd8>
   12508:	b	1250c <bt_compidtostr@@Base+0x4248>
   1250c:	movw	r0, #933	; 0x3a5
   12510:	ldr	r1, [sp]
   12514:	cmp	r1, r0
   12518:	beq	172b0 <bt_compidtostr@@Base+0x8fec>
   1251c:	b	12520 <bt_compidtostr@@Base+0x425c>
   12520:	movw	r0, #934	; 0x3a6
   12524:	ldr	r1, [sp]
   12528:	cmp	r1, r0
   1252c:	beq	172c4 <bt_compidtostr@@Base+0x9000>
   12530:	b	12534 <bt_compidtostr@@Base+0x4270>
   12534:	movw	r0, #935	; 0x3a7
   12538:	ldr	r1, [sp]
   1253c:	cmp	r1, r0
   12540:	beq	172d8 <bt_compidtostr@@Base+0x9014>
   12544:	b	12548 <bt_compidtostr@@Base+0x4284>
   12548:	ldr	r0, [sp]
   1254c:	cmp	r0, #936	; 0x3a8
   12550:	beq	172ec <bt_compidtostr@@Base+0x9028>
   12554:	b	12558 <bt_compidtostr@@Base+0x4294>
   12558:	movw	r0, #937	; 0x3a9
   1255c:	ldr	r1, [sp]
   12560:	cmp	r1, r0
   12564:	beq	17300 <bt_compidtostr@@Base+0x903c>
   12568:	b	1256c <bt_compidtostr@@Base+0x42a8>
   1256c:	movw	r0, #938	; 0x3aa
   12570:	ldr	r1, [sp]
   12574:	cmp	r1, r0
   12578:	beq	17314 <bt_compidtostr@@Base+0x9050>
   1257c:	b	12580 <bt_compidtostr@@Base+0x42bc>
   12580:	movw	r0, #939	; 0x3ab
   12584:	ldr	r1, [sp]
   12588:	cmp	r1, r0
   1258c:	beq	17328 <bt_compidtostr@@Base+0x9064>
   12590:	b	12594 <bt_compidtostr@@Base+0x42d0>
   12594:	ldr	r0, [sp]
   12598:	cmp	r0, #940	; 0x3ac
   1259c:	beq	17338 <bt_compidtostr@@Base+0x9074>
   125a0:	b	125a4 <bt_compidtostr@@Base+0x42e0>
   125a4:	movw	r0, #941	; 0x3ad
   125a8:	ldr	r1, [sp]
   125ac:	cmp	r1, r0
   125b0:	beq	1734c <bt_compidtostr@@Base+0x9088>
   125b4:	b	125b8 <bt_compidtostr@@Base+0x42f4>
   125b8:	movw	r0, #942	; 0x3ae
   125bc:	ldr	r1, [sp]
   125c0:	cmp	r1, r0
   125c4:	beq	17360 <bt_compidtostr@@Base+0x909c>
   125c8:	b	125cc <bt_compidtostr@@Base+0x4308>
   125cc:	movw	r0, #943	; 0x3af
   125d0:	ldr	r1, [sp]
   125d4:	cmp	r1, r0
   125d8:	beq	17374 <bt_compidtostr@@Base+0x90b0>
   125dc:	b	125e0 <bt_compidtostr@@Base+0x431c>
   125e0:	ldr	r0, [sp]
   125e4:	cmp	r0, #944	; 0x3b0
   125e8:	beq	17388 <bt_compidtostr@@Base+0x90c4>
   125ec:	b	125f0 <bt_compidtostr@@Base+0x432c>
   125f0:	movw	r0, #945	; 0x3b1
   125f4:	ldr	r1, [sp]
   125f8:	cmp	r1, r0
   125fc:	beq	1739c <bt_compidtostr@@Base+0x90d8>
   12600:	b	12604 <bt_compidtostr@@Base+0x4340>
   12604:	movw	r0, #946	; 0x3b2
   12608:	ldr	r1, [sp]
   1260c:	cmp	r1, r0
   12610:	beq	173b0 <bt_compidtostr@@Base+0x90ec>
   12614:	b	12618 <bt_compidtostr@@Base+0x4354>
   12618:	movw	r0, #947	; 0x3b3
   1261c:	ldr	r1, [sp]
   12620:	cmp	r1, r0
   12624:	beq	173c4 <bt_compidtostr@@Base+0x9100>
   12628:	b	1262c <bt_compidtostr@@Base+0x4368>
   1262c:	ldr	r0, [sp]
   12630:	cmp	r0, #948	; 0x3b4
   12634:	beq	173d8 <bt_compidtostr@@Base+0x9114>
   12638:	b	1263c <bt_compidtostr@@Base+0x4378>
   1263c:	movw	r0, #949	; 0x3b5
   12640:	ldr	r1, [sp]
   12644:	cmp	r1, r0
   12648:	beq	173ec <bt_compidtostr@@Base+0x9128>
   1264c:	b	12650 <bt_compidtostr@@Base+0x438c>
   12650:	movw	r0, #950	; 0x3b6
   12654:	ldr	r1, [sp]
   12658:	cmp	r1, r0
   1265c:	beq	17400 <bt_compidtostr@@Base+0x913c>
   12660:	b	12664 <bt_compidtostr@@Base+0x43a0>
   12664:	movw	r0, #951	; 0x3b7
   12668:	ldr	r1, [sp]
   1266c:	cmp	r1, r0
   12670:	beq	17414 <bt_compidtostr@@Base+0x9150>
   12674:	b	12678 <bt_compidtostr@@Base+0x43b4>
   12678:	ldr	r0, [sp]
   1267c:	cmp	r0, #952	; 0x3b8
   12680:	beq	17428 <bt_compidtostr@@Base+0x9164>
   12684:	b	12688 <bt_compidtostr@@Base+0x43c4>
   12688:	movw	r0, #953	; 0x3b9
   1268c:	ldr	r1, [sp]
   12690:	cmp	r1, r0
   12694:	beq	1743c <bt_compidtostr@@Base+0x9178>
   12698:	b	1269c <bt_compidtostr@@Base+0x43d8>
   1269c:	movw	r0, #954	; 0x3ba
   126a0:	ldr	r1, [sp]
   126a4:	cmp	r1, r0
   126a8:	beq	17450 <bt_compidtostr@@Base+0x918c>
   126ac:	b	126b0 <bt_compidtostr@@Base+0x43ec>
   126b0:	movw	r0, #955	; 0x3bb
   126b4:	ldr	r1, [sp]
   126b8:	cmp	r1, r0
   126bc:	beq	17464 <bt_compidtostr@@Base+0x91a0>
   126c0:	b	126c4 <bt_compidtostr@@Base+0x4400>
   126c4:	ldr	r0, [sp]
   126c8:	cmp	r0, #956	; 0x3bc
   126cc:	beq	17478 <bt_compidtostr@@Base+0x91b4>
   126d0:	b	126d4 <bt_compidtostr@@Base+0x4410>
   126d4:	movw	r0, #957	; 0x3bd
   126d8:	ldr	r1, [sp]
   126dc:	cmp	r1, r0
   126e0:	beq	1748c <bt_compidtostr@@Base+0x91c8>
   126e4:	b	126e8 <bt_compidtostr@@Base+0x4424>
   126e8:	movw	r0, #958	; 0x3be
   126ec:	ldr	r1, [sp]
   126f0:	cmp	r1, r0
   126f4:	beq	174a0 <bt_compidtostr@@Base+0x91dc>
   126f8:	b	126fc <bt_compidtostr@@Base+0x4438>
   126fc:	movw	r0, #959	; 0x3bf
   12700:	ldr	r1, [sp]
   12704:	cmp	r1, r0
   12708:	beq	174b4 <bt_compidtostr@@Base+0x91f0>
   1270c:	b	12710 <bt_compidtostr@@Base+0x444c>
   12710:	ldr	r0, [sp]
   12714:	cmp	r0, #960	; 0x3c0
   12718:	beq	174c8 <bt_compidtostr@@Base+0x9204>
   1271c:	b	12720 <bt_compidtostr@@Base+0x445c>
   12720:	movw	r0, #961	; 0x3c1
   12724:	ldr	r1, [sp]
   12728:	cmp	r1, r0
   1272c:	beq	174dc <bt_compidtostr@@Base+0x9218>
   12730:	b	12734 <bt_compidtostr@@Base+0x4470>
   12734:	movw	r0, #962	; 0x3c2
   12738:	ldr	r1, [sp]
   1273c:	cmp	r1, r0
   12740:	beq	174f0 <bt_compidtostr@@Base+0x922c>
   12744:	b	12748 <bt_compidtostr@@Base+0x4484>
   12748:	movw	r0, #963	; 0x3c3
   1274c:	ldr	r1, [sp]
   12750:	cmp	r1, r0
   12754:	beq	17504 <bt_compidtostr@@Base+0x9240>
   12758:	b	1275c <bt_compidtostr@@Base+0x4498>
   1275c:	ldr	r0, [sp]
   12760:	cmp	r0, #964	; 0x3c4
   12764:	beq	17518 <bt_compidtostr@@Base+0x9254>
   12768:	b	1276c <bt_compidtostr@@Base+0x44a8>
   1276c:	movw	r0, #965	; 0x3c5
   12770:	ldr	r1, [sp]
   12774:	cmp	r1, r0
   12778:	beq	1752c <bt_compidtostr@@Base+0x9268>
   1277c:	b	12780 <bt_compidtostr@@Base+0x44bc>
   12780:	movw	r0, #966	; 0x3c6
   12784:	ldr	r1, [sp]
   12788:	cmp	r1, r0
   1278c:	beq	17540 <bt_compidtostr@@Base+0x927c>
   12790:	b	12794 <bt_compidtostr@@Base+0x44d0>
   12794:	movw	r0, #967	; 0x3c7
   12798:	ldr	r1, [sp]
   1279c:	cmp	r1, r0
   127a0:	beq	17554 <bt_compidtostr@@Base+0x9290>
   127a4:	b	127a8 <bt_compidtostr@@Base+0x44e4>
   127a8:	ldr	r0, [sp]
   127ac:	cmp	r0, #968	; 0x3c8
   127b0:	beq	17568 <bt_compidtostr@@Base+0x92a4>
   127b4:	b	127b8 <bt_compidtostr@@Base+0x44f4>
   127b8:	movw	r0, #969	; 0x3c9
   127bc:	ldr	r1, [sp]
   127c0:	cmp	r1, r0
   127c4:	beq	1757c <bt_compidtostr@@Base+0x92b8>
   127c8:	b	127cc <bt_compidtostr@@Base+0x4508>
   127cc:	movw	r0, #970	; 0x3ca
   127d0:	ldr	r1, [sp]
   127d4:	cmp	r1, r0
   127d8:	beq	17590 <bt_compidtostr@@Base+0x92cc>
   127dc:	b	127e0 <bt_compidtostr@@Base+0x451c>
   127e0:	movw	r0, #971	; 0x3cb
   127e4:	ldr	r1, [sp]
   127e8:	cmp	r1, r0
   127ec:	beq	175a4 <bt_compidtostr@@Base+0x92e0>
   127f0:	b	127f4 <bt_compidtostr@@Base+0x4530>
   127f4:	ldr	r0, [sp]
   127f8:	cmp	r0, #972	; 0x3cc
   127fc:	beq	175b8 <bt_compidtostr@@Base+0x92f4>
   12800:	b	12804 <bt_compidtostr@@Base+0x4540>
   12804:	movw	r0, #973	; 0x3cd
   12808:	ldr	r1, [sp]
   1280c:	cmp	r1, r0
   12810:	beq	175cc <bt_compidtostr@@Base+0x9308>
   12814:	b	12818 <bt_compidtostr@@Base+0x4554>
   12818:	movw	r0, #974	; 0x3ce
   1281c:	ldr	r1, [sp]
   12820:	cmp	r1, r0
   12824:	beq	175e0 <bt_compidtostr@@Base+0x931c>
   12828:	b	1282c <bt_compidtostr@@Base+0x4568>
   1282c:	movw	r0, #975	; 0x3cf
   12830:	ldr	r1, [sp]
   12834:	cmp	r1, r0
   12838:	beq	175f4 <bt_compidtostr@@Base+0x9330>
   1283c:	b	12840 <bt_compidtostr@@Base+0x457c>
   12840:	ldr	r0, [sp]
   12844:	cmp	r0, #976	; 0x3d0
   12848:	beq	17608 <bt_compidtostr@@Base+0x9344>
   1284c:	b	12850 <bt_compidtostr@@Base+0x458c>
   12850:	movw	r0, #977	; 0x3d1
   12854:	ldr	r1, [sp]
   12858:	cmp	r1, r0
   1285c:	beq	1761c <bt_compidtostr@@Base+0x9358>
   12860:	b	12864 <bt_compidtostr@@Base+0x45a0>
   12864:	movw	r0, #978	; 0x3d2
   12868:	ldr	r1, [sp]
   1286c:	cmp	r1, r0
   12870:	beq	17630 <bt_compidtostr@@Base+0x936c>
   12874:	b	12878 <bt_compidtostr@@Base+0x45b4>
   12878:	movw	r0, #979	; 0x3d3
   1287c:	ldr	r1, [sp]
   12880:	cmp	r1, r0
   12884:	beq	17644 <bt_compidtostr@@Base+0x9380>
   12888:	b	1288c <bt_compidtostr@@Base+0x45c8>
   1288c:	ldr	r0, [sp]
   12890:	cmp	r0, #980	; 0x3d4
   12894:	beq	17658 <bt_compidtostr@@Base+0x9394>
   12898:	b	1289c <bt_compidtostr@@Base+0x45d8>
   1289c:	movw	r0, #981	; 0x3d5
   128a0:	ldr	r1, [sp]
   128a4:	cmp	r1, r0
   128a8:	beq	1766c <bt_compidtostr@@Base+0x93a8>
   128ac:	b	128b0 <bt_compidtostr@@Base+0x45ec>
   128b0:	movw	r0, #982	; 0x3d6
   128b4:	ldr	r1, [sp]
   128b8:	cmp	r1, r0
   128bc:	beq	17680 <bt_compidtostr@@Base+0x93bc>
   128c0:	b	128c4 <bt_compidtostr@@Base+0x4600>
   128c4:	movw	r0, #983	; 0x3d7
   128c8:	ldr	r1, [sp]
   128cc:	cmp	r1, r0
   128d0:	beq	17694 <bt_compidtostr@@Base+0x93d0>
   128d4:	b	128d8 <bt_compidtostr@@Base+0x4614>
   128d8:	ldr	r0, [sp]
   128dc:	cmp	r0, #984	; 0x3d8
   128e0:	beq	176a8 <bt_compidtostr@@Base+0x93e4>
   128e4:	b	128e8 <bt_compidtostr@@Base+0x4624>
   128e8:	movw	r0, #985	; 0x3d9
   128ec:	ldr	r1, [sp]
   128f0:	cmp	r1, r0
   128f4:	beq	176bc <bt_compidtostr@@Base+0x93f8>
   128f8:	b	128fc <bt_compidtostr@@Base+0x4638>
   128fc:	movw	r0, #986	; 0x3da
   12900:	ldr	r1, [sp]
   12904:	cmp	r1, r0
   12908:	beq	176d0 <bt_compidtostr@@Base+0x940c>
   1290c:	b	12910 <bt_compidtostr@@Base+0x464c>
   12910:	movw	r0, #987	; 0x3db
   12914:	ldr	r1, [sp]
   12918:	cmp	r1, r0
   1291c:	beq	176e4 <bt_compidtostr@@Base+0x9420>
   12920:	b	12924 <bt_compidtostr@@Base+0x4660>
   12924:	ldr	r0, [sp]
   12928:	cmp	r0, #988	; 0x3dc
   1292c:	beq	176f8 <bt_compidtostr@@Base+0x9434>
   12930:	b	12934 <bt_compidtostr@@Base+0x4670>
   12934:	movw	r0, #989	; 0x3dd
   12938:	ldr	r1, [sp]
   1293c:	cmp	r1, r0
   12940:	beq	1770c <bt_compidtostr@@Base+0x9448>
   12944:	b	12948 <bt_compidtostr@@Base+0x4684>
   12948:	movw	r0, #990	; 0x3de
   1294c:	ldr	r1, [sp]
   12950:	cmp	r1, r0
   12954:	beq	17720 <bt_compidtostr@@Base+0x945c>
   12958:	b	1295c <bt_compidtostr@@Base+0x4698>
   1295c:	movw	r0, #991	; 0x3df
   12960:	ldr	r1, [sp]
   12964:	cmp	r1, r0
   12968:	beq	17734 <bt_compidtostr@@Base+0x9470>
   1296c:	b	12970 <bt_compidtostr@@Base+0x46ac>
   12970:	ldr	r0, [sp]
   12974:	cmp	r0, #992	; 0x3e0
   12978:	beq	17748 <bt_compidtostr@@Base+0x9484>
   1297c:	b	12980 <bt_compidtostr@@Base+0x46bc>
   12980:	movw	r0, #993	; 0x3e1
   12984:	ldr	r1, [sp]
   12988:	cmp	r1, r0
   1298c:	beq	1775c <bt_compidtostr@@Base+0x9498>
   12990:	b	12994 <bt_compidtostr@@Base+0x46d0>
   12994:	movw	r0, #994	; 0x3e2
   12998:	ldr	r1, [sp]
   1299c:	cmp	r1, r0
   129a0:	beq	17770 <bt_compidtostr@@Base+0x94ac>
   129a4:	b	129a8 <bt_compidtostr@@Base+0x46e4>
   129a8:	movw	r0, #995	; 0x3e3
   129ac:	ldr	r1, [sp]
   129b0:	cmp	r1, r0
   129b4:	beq	17784 <bt_compidtostr@@Base+0x94c0>
   129b8:	b	129bc <bt_compidtostr@@Base+0x46f8>
   129bc:	ldr	r0, [sp]
   129c0:	cmp	r0, #996	; 0x3e4
   129c4:	beq	17798 <bt_compidtostr@@Base+0x94d4>
   129c8:	b	129cc <bt_compidtostr@@Base+0x4708>
   129cc:	movw	r0, #997	; 0x3e5
   129d0:	ldr	r1, [sp]
   129d4:	cmp	r1, r0
   129d8:	beq	177ac <bt_compidtostr@@Base+0x94e8>
   129dc:	b	129e0 <bt_compidtostr@@Base+0x471c>
   129e0:	movw	r0, #998	; 0x3e6
   129e4:	ldr	r1, [sp]
   129e8:	cmp	r1, r0
   129ec:	beq	177c0 <bt_compidtostr@@Base+0x94fc>
   129f0:	b	129f4 <bt_compidtostr@@Base+0x4730>
   129f4:	movw	r0, #999	; 0x3e7
   129f8:	ldr	r1, [sp]
   129fc:	cmp	r1, r0
   12a00:	beq	177d4 <bt_compidtostr@@Base+0x9510>
   12a04:	b	12a08 <bt_compidtostr@@Base+0x4744>
   12a08:	ldr	r0, [sp]
   12a0c:	cmp	r0, #1000	; 0x3e8
   12a10:	beq	177e8 <bt_compidtostr@@Base+0x9524>
   12a14:	b	12a18 <bt_compidtostr@@Base+0x4754>
   12a18:	movw	r0, #1001	; 0x3e9
   12a1c:	ldr	r1, [sp]
   12a20:	cmp	r1, r0
   12a24:	beq	177fc <bt_compidtostr@@Base+0x9538>
   12a28:	b	12a2c <bt_compidtostr@@Base+0x4768>
   12a2c:	movw	r0, #1002	; 0x3ea
   12a30:	ldr	r1, [sp]
   12a34:	cmp	r1, r0
   12a38:	beq	17810 <bt_compidtostr@@Base+0x954c>
   12a3c:	b	12a40 <bt_compidtostr@@Base+0x477c>
   12a40:	movw	r0, #1003	; 0x3eb
   12a44:	ldr	r1, [sp]
   12a48:	cmp	r1, r0
   12a4c:	beq	17824 <bt_compidtostr@@Base+0x9560>
   12a50:	b	12a54 <bt_compidtostr@@Base+0x4790>
   12a54:	ldr	r0, [sp]
   12a58:	cmp	r0, #1004	; 0x3ec
   12a5c:	beq	17838 <bt_compidtostr@@Base+0x9574>
   12a60:	b	12a64 <bt_compidtostr@@Base+0x47a0>
   12a64:	movw	r0, #1005	; 0x3ed
   12a68:	ldr	r1, [sp]
   12a6c:	cmp	r1, r0
   12a70:	beq	1784c <bt_compidtostr@@Base+0x9588>
   12a74:	b	12a78 <bt_compidtostr@@Base+0x47b4>
   12a78:	movw	r0, #1006	; 0x3ee
   12a7c:	ldr	r1, [sp]
   12a80:	cmp	r1, r0
   12a84:	beq	17860 <bt_compidtostr@@Base+0x959c>
   12a88:	b	12a8c <bt_compidtostr@@Base+0x47c8>
   12a8c:	movw	r0, #1007	; 0x3ef
   12a90:	ldr	r1, [sp]
   12a94:	cmp	r1, r0
   12a98:	beq	17874 <bt_compidtostr@@Base+0x95b0>
   12a9c:	b	12aa0 <bt_compidtostr@@Base+0x47dc>
   12aa0:	ldr	r0, [sp]
   12aa4:	cmp	r0, #1008	; 0x3f0
   12aa8:	beq	17888 <bt_compidtostr@@Base+0x95c4>
   12aac:	b	12ab0 <bt_compidtostr@@Base+0x47ec>
   12ab0:	movw	r0, #1009	; 0x3f1
   12ab4:	ldr	r1, [sp]
   12ab8:	cmp	r1, r0
   12abc:	beq	1789c <bt_compidtostr@@Base+0x95d8>
   12ac0:	b	12ac4 <bt_compidtostr@@Base+0x4800>
   12ac4:	movw	r0, #1010	; 0x3f2
   12ac8:	ldr	r1, [sp]
   12acc:	cmp	r1, r0
   12ad0:	beq	178b0 <bt_compidtostr@@Base+0x95ec>
   12ad4:	b	12ad8 <bt_compidtostr@@Base+0x4814>
   12ad8:	movw	r0, #1011	; 0x3f3
   12adc:	ldr	r1, [sp]
   12ae0:	cmp	r1, r0
   12ae4:	beq	178c4 <bt_compidtostr@@Base+0x9600>
   12ae8:	b	12aec <bt_compidtostr@@Base+0x4828>
   12aec:	ldr	r0, [sp]
   12af0:	cmp	r0, #1012	; 0x3f4
   12af4:	beq	178d8 <bt_compidtostr@@Base+0x9614>
   12af8:	b	12afc <bt_compidtostr@@Base+0x4838>
   12afc:	movw	r0, #1013	; 0x3f5
   12b00:	ldr	r1, [sp]
   12b04:	cmp	r1, r0
   12b08:	beq	178ec <bt_compidtostr@@Base+0x9628>
   12b0c:	b	12b10 <bt_compidtostr@@Base+0x484c>
   12b10:	movw	r0, #1014	; 0x3f6
   12b14:	ldr	r1, [sp]
   12b18:	cmp	r1, r0
   12b1c:	beq	17900 <bt_compidtostr@@Base+0x963c>
   12b20:	b	12b24 <bt_compidtostr@@Base+0x4860>
   12b24:	movw	r0, #1015	; 0x3f7
   12b28:	ldr	r1, [sp]
   12b2c:	cmp	r1, r0
   12b30:	beq	17914 <bt_compidtostr@@Base+0x9650>
   12b34:	b	12b38 <bt_compidtostr@@Base+0x4874>
   12b38:	ldr	r0, [sp]
   12b3c:	cmp	r0, #1016	; 0x3f8
   12b40:	beq	17928 <bt_compidtostr@@Base+0x9664>
   12b44:	b	12b48 <bt_compidtostr@@Base+0x4884>
   12b48:	movw	r0, #1017	; 0x3f9
   12b4c:	ldr	r1, [sp]
   12b50:	cmp	r1, r0
   12b54:	beq	1793c <bt_compidtostr@@Base+0x9678>
   12b58:	b	12b5c <bt_compidtostr@@Base+0x4898>
   12b5c:	movw	r0, #1018	; 0x3fa
   12b60:	ldr	r1, [sp]
   12b64:	cmp	r1, r0
   12b68:	beq	17950 <bt_compidtostr@@Base+0x968c>
   12b6c:	b	12b70 <bt_compidtostr@@Base+0x48ac>
   12b70:	movw	r0, #1019	; 0x3fb
   12b74:	ldr	r1, [sp]
   12b78:	cmp	r1, r0
   12b7c:	beq	17964 <bt_compidtostr@@Base+0x96a0>
   12b80:	b	12b84 <bt_compidtostr@@Base+0x48c0>
   12b84:	ldr	r0, [sp]
   12b88:	cmp	r0, #1020	; 0x3fc
   12b8c:	beq	17978 <bt_compidtostr@@Base+0x96b4>
   12b90:	b	12b94 <bt_compidtostr@@Base+0x48d0>
   12b94:	movw	r0, #1021	; 0x3fd
   12b98:	ldr	r1, [sp]
   12b9c:	cmp	r1, r0
   12ba0:	beq	1798c <bt_compidtostr@@Base+0x96c8>
   12ba4:	b	12ba8 <bt_compidtostr@@Base+0x48e4>
   12ba8:	movw	r0, #1022	; 0x3fe
   12bac:	ldr	r1, [sp]
   12bb0:	cmp	r1, r0
   12bb4:	beq	179a0 <bt_compidtostr@@Base+0x96dc>
   12bb8:	b	12bbc <bt_compidtostr@@Base+0x48f8>
   12bbc:	movw	r0, #1023	; 0x3ff
   12bc0:	ldr	r1, [sp]
   12bc4:	cmp	r1, r0
   12bc8:	beq	179b4 <bt_compidtostr@@Base+0x96f0>
   12bcc:	b	12bd0 <bt_compidtostr@@Base+0x490c>
   12bd0:	ldr	r0, [sp]
   12bd4:	cmp	r0, #1024	; 0x400
   12bd8:	beq	179c8 <bt_compidtostr@@Base+0x9704>
   12bdc:	b	12be0 <bt_compidtostr@@Base+0x491c>
   12be0:	movw	r0, #1025	; 0x401
   12be4:	ldr	r1, [sp]
   12be8:	cmp	r1, r0
   12bec:	beq	179dc <bt_compidtostr@@Base+0x9718>
   12bf0:	b	12bf4 <bt_compidtostr@@Base+0x4930>
   12bf4:	movw	r0, #1026	; 0x402
   12bf8:	ldr	r1, [sp]
   12bfc:	cmp	r1, r0
   12c00:	beq	179f0 <bt_compidtostr@@Base+0x972c>
   12c04:	b	12c08 <bt_compidtostr@@Base+0x4944>
   12c08:	movw	r0, #1027	; 0x403
   12c0c:	ldr	r1, [sp]
   12c10:	cmp	r1, r0
   12c14:	beq	17a04 <bt_compidtostr@@Base+0x9740>
   12c18:	b	12c1c <bt_compidtostr@@Base+0x4958>
   12c1c:	movw	r0, #1028	; 0x404
   12c20:	ldr	r1, [sp]
   12c24:	cmp	r1, r0
   12c28:	beq	17a18 <bt_compidtostr@@Base+0x9754>
   12c2c:	b	12c30 <bt_compidtostr@@Base+0x496c>
   12c30:	movw	r0, #1029	; 0x405
   12c34:	ldr	r1, [sp]
   12c38:	cmp	r1, r0
   12c3c:	beq	17a2c <bt_compidtostr@@Base+0x9768>
   12c40:	b	12c44 <bt_compidtostr@@Base+0x4980>
   12c44:	movw	r0, #1030	; 0x406
   12c48:	ldr	r1, [sp]
   12c4c:	cmp	r1, r0
   12c50:	beq	17a40 <bt_compidtostr@@Base+0x977c>
   12c54:	b	12c58 <bt_compidtostr@@Base+0x4994>
   12c58:	movw	r0, #1031	; 0x407
   12c5c:	ldr	r1, [sp]
   12c60:	cmp	r1, r0
   12c64:	beq	17a54 <bt_compidtostr@@Base+0x9790>
   12c68:	b	12c6c <bt_compidtostr@@Base+0x49a8>
   12c6c:	movw	r0, #1032	; 0x408
   12c70:	ldr	r1, [sp]
   12c74:	cmp	r1, r0
   12c78:	beq	17a68 <bt_compidtostr@@Base+0x97a4>
   12c7c:	b	12c80 <bt_compidtostr@@Base+0x49bc>
   12c80:	movw	r0, #1033	; 0x409
   12c84:	ldr	r1, [sp]
   12c88:	cmp	r1, r0
   12c8c:	beq	17a7c <bt_compidtostr@@Base+0x97b8>
   12c90:	b	12c94 <bt_compidtostr@@Base+0x49d0>
   12c94:	movw	r0, #1034	; 0x40a
   12c98:	ldr	r1, [sp]
   12c9c:	cmp	r1, r0
   12ca0:	beq	17a90 <bt_compidtostr@@Base+0x97cc>
   12ca4:	b	12ca8 <bt_compidtostr@@Base+0x49e4>
   12ca8:	movw	r0, #1035	; 0x40b
   12cac:	ldr	r1, [sp]
   12cb0:	cmp	r1, r0
   12cb4:	beq	17aa4 <bt_compidtostr@@Base+0x97e0>
   12cb8:	b	12cbc <bt_compidtostr@@Base+0x49f8>
   12cbc:	movw	r0, #1036	; 0x40c
   12cc0:	ldr	r1, [sp]
   12cc4:	cmp	r1, r0
   12cc8:	beq	17ab8 <bt_compidtostr@@Base+0x97f4>
   12ccc:	b	12cd0 <bt_compidtostr@@Base+0x4a0c>
   12cd0:	movw	r0, #1037	; 0x40d
   12cd4:	ldr	r1, [sp]
   12cd8:	cmp	r1, r0
   12cdc:	beq	17acc <bt_compidtostr@@Base+0x9808>
   12ce0:	b	12ce4 <bt_compidtostr@@Base+0x4a20>
   12ce4:	movw	r0, #65535	; 0xffff
   12ce8:	ldr	r1, [sp]
   12cec:	cmp	r1, r0
   12cf0:	beq	17ae0 <bt_compidtostr@@Base+0x981c>
   12cf4:	b	17af8 <bt_compidtostr@@Base+0x9834>
   12cf8:	ldr	r0, [pc, #4088]	; 13cf8 <bt_compidtostr@@Base+0x5a34>
   12cfc:	add	r0, pc, r0
   12d00:	str	r0, [sp, #8]
   12d04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d08:	ldr	r0, [pc, #4092]	; 13d0c <bt_compidtostr@@Base+0x5a48>
   12d0c:	add	r0, pc, r0
   12d10:	str	r0, [sp, #8]
   12d14:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d18:	ldr	r0, [pc, #4080]	; 13d10 <bt_compidtostr@@Base+0x5a4c>
   12d1c:	add	r0, pc, r0
   12d20:	str	r0, [sp, #8]
   12d24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d28:	ldr	r0, [pc, #4084]	; 13d24 <bt_compidtostr@@Base+0x5a60>
   12d2c:	add	r0, pc, r0
   12d30:	str	r0, [sp, #8]
   12d34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d38:	ldr	r0, [pc, #4088]	; 13d38 <bt_compidtostr@@Base+0x5a74>
   12d3c:	add	r0, pc, r0
   12d40:	str	r0, [sp, #8]
   12d44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d48:	ldr	r0, [pc, #4092]	; 13d4c <bt_compidtostr@@Base+0x5a88>
   12d4c:	add	r0, pc, r0
   12d50:	str	r0, [sp, #8]
   12d54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d58:	ldr	r0, [pc, #4080]	; 13d50 <bt_compidtostr@@Base+0x5a8c>
   12d5c:	add	r0, pc, r0
   12d60:	str	r0, [sp, #8]
   12d64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d68:	ldr	r0, [pc, #4084]	; 13d64 <bt_compidtostr@@Base+0x5aa0>
   12d6c:	add	r0, pc, r0
   12d70:	str	r0, [sp, #8]
   12d74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d78:	ldr	r0, [pc, #4088]	; 13d78 <bt_compidtostr@@Base+0x5ab4>
   12d7c:	add	r0, pc, r0
   12d80:	str	r0, [sp, #8]
   12d84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d88:	ldr	r0, [pc, #4092]	; 13d8c <bt_compidtostr@@Base+0x5ac8>
   12d8c:	add	r0, pc, r0
   12d90:	str	r0, [sp, #8]
   12d94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12d98:	ldr	r0, [pc, #4080]	; 13d90 <bt_compidtostr@@Base+0x5acc>
   12d9c:	add	r0, pc, r0
   12da0:	str	r0, [sp, #8]
   12da4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12da8:	ldr	r0, [pc, #4084]	; 13da4 <bt_compidtostr@@Base+0x5ae0>
   12dac:	add	r0, pc, r0
   12db0:	str	r0, [sp, #8]
   12db4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12db8:	ldr	r0, [pc, #4088]	; 13db8 <bt_compidtostr@@Base+0x5af4>
   12dbc:	add	r0, pc, r0
   12dc0:	str	r0, [sp, #8]
   12dc4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12dc8:	ldr	r0, [pc, #4092]	; 13dcc <bt_compidtostr@@Base+0x5b08>
   12dcc:	add	r0, pc, r0
   12dd0:	str	r0, [sp, #8]
   12dd4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12dd8:	ldr	r0, [pc, #4080]	; 13dd0 <bt_compidtostr@@Base+0x5b0c>
   12ddc:	add	r0, pc, r0
   12de0:	str	r0, [sp, #8]
   12de4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12de8:	ldr	r0, [pc, #4084]	; 13de4 <bt_compidtostr@@Base+0x5b20>
   12dec:	add	r0, pc, r0
   12df0:	str	r0, [sp, #8]
   12df4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12df8:	ldr	r0, [pc, #4088]	; 13df8 <bt_compidtostr@@Base+0x5b34>
   12dfc:	add	r0, pc, r0
   12e00:	str	r0, [sp, #8]
   12e04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e08:	ldr	r0, [pc, #4092]	; 13e0c <bt_compidtostr@@Base+0x5b48>
   12e0c:	add	r0, pc, r0
   12e10:	str	r0, [sp, #8]
   12e14:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e18:	ldr	r0, [pc, #4080]	; 13e10 <bt_compidtostr@@Base+0x5b4c>
   12e1c:	add	r0, pc, r0
   12e20:	str	r0, [sp, #8]
   12e24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e28:	ldr	r0, [pc, #4084]	; 13e24 <bt_compidtostr@@Base+0x5b60>
   12e2c:	add	r0, pc, r0
   12e30:	str	r0, [sp, #8]
   12e34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e38:	ldr	r0, [pc, #4088]	; 13e38 <bt_compidtostr@@Base+0x5b74>
   12e3c:	add	r0, pc, r0
   12e40:	str	r0, [sp, #8]
   12e44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e48:	ldr	r0, [pc, #4092]	; 13e4c <bt_compidtostr@@Base+0x5b88>
   12e4c:	add	r0, pc, r0
   12e50:	str	r0, [sp, #8]
   12e54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e58:	ldr	r0, [pc, #4080]	; 13e50 <bt_compidtostr@@Base+0x5b8c>
   12e5c:	add	r0, pc, r0
   12e60:	str	r0, [sp, #8]
   12e64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e68:	ldr	r0, [pc, #4084]	; 13e64 <bt_compidtostr@@Base+0x5ba0>
   12e6c:	add	r0, pc, r0
   12e70:	str	r0, [sp, #8]
   12e74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e78:	ldr	r0, [pc, #4088]	; 13e78 <bt_compidtostr@@Base+0x5bb4>
   12e7c:	add	r0, pc, r0
   12e80:	str	r0, [sp, #8]
   12e84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e88:	ldr	r0, [pc, #4092]	; 13e8c <bt_compidtostr@@Base+0x5bc8>
   12e8c:	add	r0, pc, r0
   12e90:	str	r0, [sp, #8]
   12e94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12e98:	ldr	r0, [pc, #4080]	; 13e90 <bt_compidtostr@@Base+0x5bcc>
   12e9c:	add	r0, pc, r0
   12ea0:	str	r0, [sp, #8]
   12ea4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12ea8:	ldr	r0, [pc, #4084]	; 13ea4 <bt_compidtostr@@Base+0x5be0>
   12eac:	add	r0, pc, r0
   12eb0:	str	r0, [sp, #8]
   12eb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12eb8:	ldr	r0, [pc, #4088]	; 13eb8 <bt_compidtostr@@Base+0x5bf4>
   12ebc:	add	r0, pc, r0
   12ec0:	str	r0, [sp, #8]
   12ec4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12ec8:	ldr	r0, [pc, #4092]	; 13ecc <bt_compidtostr@@Base+0x5c08>
   12ecc:	add	r0, pc, r0
   12ed0:	str	r0, [sp, #8]
   12ed4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12ed8:	ldr	r0, [pc, #4080]	; 13ed0 <bt_compidtostr@@Base+0x5c0c>
   12edc:	add	r0, pc, r0
   12ee0:	str	r0, [sp, #8]
   12ee4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12ee8:	ldr	r0, [pc, #4084]	; 13ee4 <bt_compidtostr@@Base+0x5c20>
   12eec:	add	r0, pc, r0
   12ef0:	str	r0, [sp, #8]
   12ef4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12ef8:	ldr	r0, [pc, #4088]	; 13ef8 <bt_compidtostr@@Base+0x5c34>
   12efc:	add	r0, pc, r0
   12f00:	str	r0, [sp, #8]
   12f04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f08:	ldr	r0, [pc, #4092]	; 13f0c <bt_compidtostr@@Base+0x5c48>
   12f0c:	add	r0, pc, r0
   12f10:	str	r0, [sp, #8]
   12f14:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f18:	ldr	r0, [pc, #4080]	; 13f10 <bt_compidtostr@@Base+0x5c4c>
   12f1c:	add	r0, pc, r0
   12f20:	str	r0, [sp, #8]
   12f24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f28:	ldr	r0, [pc, #4084]	; 13f24 <bt_compidtostr@@Base+0x5c60>
   12f2c:	add	r0, pc, r0
   12f30:	str	r0, [sp, #8]
   12f34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f38:	ldr	r0, [pc, #4088]	; 13f38 <bt_compidtostr@@Base+0x5c74>
   12f3c:	add	r0, pc, r0
   12f40:	str	r0, [sp, #8]
   12f44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f48:	ldr	r0, [pc, #4092]	; 13f4c <bt_compidtostr@@Base+0x5c88>
   12f4c:	add	r0, pc, r0
   12f50:	str	r0, [sp, #8]
   12f54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f58:	ldr	r0, [pc, #4080]	; 13f50 <bt_compidtostr@@Base+0x5c8c>
   12f5c:	add	r0, pc, r0
   12f60:	str	r0, [sp, #8]
   12f64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f68:	ldr	r0, [pc, #4084]	; 13f64 <bt_compidtostr@@Base+0x5ca0>
   12f6c:	add	r0, pc, r0
   12f70:	str	r0, [sp, #8]
   12f74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f78:	ldr	r0, [pc, #4088]	; 13f78 <bt_compidtostr@@Base+0x5cb4>
   12f7c:	add	r0, pc, r0
   12f80:	str	r0, [sp, #8]
   12f84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f88:	ldr	r0, [pc, #4092]	; 13f8c <bt_compidtostr@@Base+0x5cc8>
   12f8c:	add	r0, pc, r0
   12f90:	str	r0, [sp, #8]
   12f94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12f98:	ldr	r0, [pc, #4080]	; 13f90 <bt_compidtostr@@Base+0x5ccc>
   12f9c:	add	r0, pc, r0
   12fa0:	str	r0, [sp, #8]
   12fa4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12fa8:	ldr	r0, [pc, #4084]	; 13fa4 <bt_compidtostr@@Base+0x5ce0>
   12fac:	add	r0, pc, r0
   12fb0:	str	r0, [sp, #8]
   12fb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12fb8:	ldr	r0, [pc, #4088]	; 13fb8 <bt_compidtostr@@Base+0x5cf4>
   12fbc:	add	r0, pc, r0
   12fc0:	str	r0, [sp, #8]
   12fc4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12fc8:	ldr	r0, [pc, #4092]	; 13fcc <bt_compidtostr@@Base+0x5d08>
   12fcc:	add	r0, pc, r0
   12fd0:	str	r0, [sp, #8]
   12fd4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12fd8:	ldr	r0, [pc, #4080]	; 13fd0 <bt_compidtostr@@Base+0x5d0c>
   12fdc:	add	r0, pc, r0
   12fe0:	str	r0, [sp, #8]
   12fe4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12fe8:	ldr	r0, [pc, #4084]	; 13fe4 <bt_compidtostr@@Base+0x5d20>
   12fec:	add	r0, pc, r0
   12ff0:	str	r0, [sp, #8]
   12ff4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   12ff8:	ldr	r0, [pc, #4088]	; 13ff8 <bt_compidtostr@@Base+0x5d34>
   12ffc:	add	r0, pc, r0
   13000:	str	r0, [sp, #8]
   13004:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13008:	ldr	r0, [pc, #4092]	; 1400c <bt_compidtostr@@Base+0x5d48>
   1300c:	add	r0, pc, r0
   13010:	str	r0, [sp, #8]
   13014:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13018:	ldr	r0, [pc, #4080]	; 14010 <bt_compidtostr@@Base+0x5d4c>
   1301c:	add	r0, pc, r0
   13020:	str	r0, [sp, #8]
   13024:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13028:	ldr	r0, [pc, #4084]	; 14024 <bt_compidtostr@@Base+0x5d60>
   1302c:	add	r0, pc, r0
   13030:	str	r0, [sp, #8]
   13034:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13038:	ldr	r0, [pc, #4088]	; 14038 <bt_compidtostr@@Base+0x5d74>
   1303c:	add	r0, pc, r0
   13040:	str	r0, [sp, #8]
   13044:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13048:	ldr	r0, [pc, #4092]	; 1404c <bt_compidtostr@@Base+0x5d88>
   1304c:	add	r0, pc, r0
   13050:	str	r0, [sp, #8]
   13054:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13058:	ldr	r0, [pc, #4080]	; 14050 <bt_compidtostr@@Base+0x5d8c>
   1305c:	add	r0, pc, r0
   13060:	str	r0, [sp, #8]
   13064:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13068:	ldr	r0, [pc, #4084]	; 14064 <bt_compidtostr@@Base+0x5da0>
   1306c:	add	r0, pc, r0
   13070:	str	r0, [sp, #8]
   13074:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13078:	ldr	r0, [pc, #4088]	; 14078 <bt_compidtostr@@Base+0x5db4>
   1307c:	add	r0, pc, r0
   13080:	str	r0, [sp, #8]
   13084:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13088:	ldr	r0, [pc, #4092]	; 1408c <bt_compidtostr@@Base+0x5dc8>
   1308c:	add	r0, pc, r0
   13090:	str	r0, [sp, #8]
   13094:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13098:	ldr	r0, [pc, #4080]	; 14090 <bt_compidtostr@@Base+0x5dcc>
   1309c:	add	r0, pc, r0
   130a0:	str	r0, [sp, #8]
   130a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   130a8:	ldr	r0, [pc, #4084]	; 140a4 <bt_compidtostr@@Base+0x5de0>
   130ac:	add	r0, pc, r0
   130b0:	str	r0, [sp, #8]
   130b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   130b8:	ldr	r0, [pc, #4088]	; 140b8 <bt_compidtostr@@Base+0x5df4>
   130bc:	add	r0, pc, r0
   130c0:	str	r0, [sp, #8]
   130c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   130c8:	ldr	r0, [pc, #4092]	; 140cc <bt_compidtostr@@Base+0x5e08>
   130cc:	add	r0, pc, r0
   130d0:	str	r0, [sp, #8]
   130d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   130d8:	ldr	r0, [pc, #4080]	; 140d0 <bt_compidtostr@@Base+0x5e0c>
   130dc:	add	r0, pc, r0
   130e0:	str	r0, [sp, #8]
   130e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   130e8:	ldr	r0, [pc, #4084]	; 140e4 <bt_compidtostr@@Base+0x5e20>
   130ec:	add	r0, pc, r0
   130f0:	str	r0, [sp, #8]
   130f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   130f8:	ldr	r0, [pc, #4088]	; 140f8 <bt_compidtostr@@Base+0x5e34>
   130fc:	add	r0, pc, r0
   13100:	str	r0, [sp, #8]
   13104:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13108:	ldr	r0, [pc, #4092]	; 1410c <bt_compidtostr@@Base+0x5e48>
   1310c:	add	r0, pc, r0
   13110:	str	r0, [sp, #8]
   13114:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13118:	ldr	r0, [pc, #4080]	; 14110 <bt_compidtostr@@Base+0x5e4c>
   1311c:	add	r0, pc, r0
   13120:	str	r0, [sp, #8]
   13124:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13128:	ldr	r0, [pc, #4084]	; 14124 <bt_compidtostr@@Base+0x5e60>
   1312c:	add	r0, pc, r0
   13130:	str	r0, [sp, #8]
   13134:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13138:	ldr	r0, [pc, #4088]	; 14138 <bt_compidtostr@@Base+0x5e74>
   1313c:	add	r0, pc, r0
   13140:	str	r0, [sp, #8]
   13144:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13148:	ldr	r0, [pc, #4092]	; 1414c <bt_compidtostr@@Base+0x5e88>
   1314c:	add	r0, pc, r0
   13150:	str	r0, [sp, #8]
   13154:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13158:	ldr	r0, [pc, #4080]	; 14150 <bt_compidtostr@@Base+0x5e8c>
   1315c:	add	r0, pc, r0
   13160:	str	r0, [sp, #8]
   13164:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13168:	ldr	r0, [pc, #4084]	; 14164 <bt_compidtostr@@Base+0x5ea0>
   1316c:	add	r0, pc, r0
   13170:	str	r0, [sp, #8]
   13174:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13178:	ldr	r0, [pc, #4088]	; 14178 <bt_compidtostr@@Base+0x5eb4>
   1317c:	add	r0, pc, r0
   13180:	str	r0, [sp, #8]
   13184:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13188:	ldr	r0, [pc, #4092]	; 1418c <bt_compidtostr@@Base+0x5ec8>
   1318c:	add	r0, pc, r0
   13190:	str	r0, [sp, #8]
   13194:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13198:	ldr	r0, [pc, #4080]	; 14190 <bt_compidtostr@@Base+0x5ecc>
   1319c:	add	r0, pc, r0
   131a0:	str	r0, [sp, #8]
   131a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   131a8:	ldr	r0, [pc, #4084]	; 141a4 <bt_compidtostr@@Base+0x5ee0>
   131ac:	add	r0, pc, r0
   131b0:	str	r0, [sp, #8]
   131b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   131b8:	ldr	r0, [pc, #4088]	; 141b8 <bt_compidtostr@@Base+0x5ef4>
   131bc:	add	r0, pc, r0
   131c0:	str	r0, [sp, #8]
   131c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   131c8:	ldr	r0, [pc, #4092]	; 141cc <bt_compidtostr@@Base+0x5f08>
   131cc:	add	r0, pc, r0
   131d0:	str	r0, [sp, #8]
   131d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   131d8:	ldr	r0, [pc, #4080]	; 141d0 <bt_compidtostr@@Base+0x5f0c>
   131dc:	add	r0, pc, r0
   131e0:	str	r0, [sp, #8]
   131e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   131e8:	ldr	r0, [pc, #4084]	; 141e4 <bt_compidtostr@@Base+0x5f20>
   131ec:	add	r0, pc, r0
   131f0:	str	r0, [sp, #8]
   131f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   131f8:	ldr	r0, [pc, #4088]	; 141f8 <bt_compidtostr@@Base+0x5f34>
   131fc:	add	r0, pc, r0
   13200:	str	r0, [sp, #8]
   13204:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13208:	ldr	r0, [pc, #4092]	; 1420c <bt_compidtostr@@Base+0x5f48>
   1320c:	add	r0, pc, r0
   13210:	str	r0, [sp, #8]
   13214:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13218:	ldr	r0, [pc, #4080]	; 14210 <bt_compidtostr@@Base+0x5f4c>
   1321c:	add	r0, pc, r0
   13220:	str	r0, [sp, #8]
   13224:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13228:	ldr	r0, [pc, #4084]	; 14224 <bt_compidtostr@@Base+0x5f60>
   1322c:	add	r0, pc, r0
   13230:	str	r0, [sp, #8]
   13234:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13238:	ldr	r0, [pc, #4088]	; 14238 <bt_compidtostr@@Base+0x5f74>
   1323c:	add	r0, pc, r0
   13240:	str	r0, [sp, #8]
   13244:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13248:	ldr	r0, [pc, #4092]	; 1424c <bt_compidtostr@@Base+0x5f88>
   1324c:	add	r0, pc, r0
   13250:	str	r0, [sp, #8]
   13254:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13258:	ldr	r0, [pc, #4080]	; 14250 <bt_compidtostr@@Base+0x5f8c>
   1325c:	add	r0, pc, r0
   13260:	str	r0, [sp, #8]
   13264:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13268:	ldr	r0, [pc, #4084]	; 14264 <bt_compidtostr@@Base+0x5fa0>
   1326c:	add	r0, pc, r0
   13270:	str	r0, [sp, #8]
   13274:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13278:	ldr	r0, [pc, #4088]	; 14278 <bt_compidtostr@@Base+0x5fb4>
   1327c:	add	r0, pc, r0
   13280:	str	r0, [sp, #8]
   13284:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13288:	ldr	r0, [pc, #4092]	; 1428c <bt_compidtostr@@Base+0x5fc8>
   1328c:	add	r0, pc, r0
   13290:	str	r0, [sp, #8]
   13294:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13298:	ldr	r0, [pc, #4080]	; 14290 <bt_compidtostr@@Base+0x5fcc>
   1329c:	add	r0, pc, r0
   132a0:	str	r0, [sp, #8]
   132a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   132a8:	ldr	r0, [pc, #4084]	; 142a4 <bt_compidtostr@@Base+0x5fe0>
   132ac:	add	r0, pc, r0
   132b0:	str	r0, [sp, #8]
   132b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   132b8:	ldr	r0, [pc, #4088]	; 142b8 <bt_compidtostr@@Base+0x5ff4>
   132bc:	add	r0, pc, r0
   132c0:	str	r0, [sp, #8]
   132c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   132c8:	ldr	r0, [pc, #4092]	; 142cc <bt_compidtostr@@Base+0x6008>
   132cc:	add	r0, pc, r0
   132d0:	str	r0, [sp, #8]
   132d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   132d8:	ldr	r0, [pc, #4080]	; 142d0 <bt_compidtostr@@Base+0x600c>
   132dc:	add	r0, pc, r0
   132e0:	str	r0, [sp, #8]
   132e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   132e8:	ldr	r0, [pc, #4084]	; 142e4 <bt_compidtostr@@Base+0x6020>
   132ec:	add	r0, pc, r0
   132f0:	str	r0, [sp, #8]
   132f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   132f8:	ldr	r0, [pc, #4088]	; 142f8 <bt_compidtostr@@Base+0x6034>
   132fc:	add	r0, pc, r0
   13300:	str	r0, [sp, #8]
   13304:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13308:	ldr	r0, [pc, #4092]	; 1430c <bt_compidtostr@@Base+0x6048>
   1330c:	add	r0, pc, r0
   13310:	str	r0, [sp, #8]
   13314:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13318:	ldr	r0, [pc, #4080]	; 14310 <bt_compidtostr@@Base+0x604c>
   1331c:	add	r0, pc, r0
   13320:	str	r0, [sp, #8]
   13324:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13328:	ldr	r0, [pc, #4084]	; 14324 <bt_compidtostr@@Base+0x6060>
   1332c:	add	r0, pc, r0
   13330:	str	r0, [sp, #8]
   13334:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13338:	ldr	r0, [pc, #4088]	; 14338 <bt_compidtostr@@Base+0x6074>
   1333c:	add	r0, pc, r0
   13340:	str	r0, [sp, #8]
   13344:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13348:	ldr	r0, [pc, #4092]	; 1434c <bt_compidtostr@@Base+0x6088>
   1334c:	add	r0, pc, r0
   13350:	str	r0, [sp, #8]
   13354:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13358:	ldr	r0, [pc, #4080]	; 14350 <bt_compidtostr@@Base+0x608c>
   1335c:	add	r0, pc, r0
   13360:	str	r0, [sp, #8]
   13364:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13368:	ldr	r0, [pc, #4084]	; 14364 <bt_compidtostr@@Base+0x60a0>
   1336c:	add	r0, pc, r0
   13370:	str	r0, [sp, #8]
   13374:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13378:	ldr	r0, [pc, #4088]	; 14378 <bt_compidtostr@@Base+0x60b4>
   1337c:	add	r0, pc, r0
   13380:	str	r0, [sp, #8]
   13384:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13388:	ldr	r0, [pc, #4092]	; 1438c <bt_compidtostr@@Base+0x60c8>
   1338c:	add	r0, pc, r0
   13390:	str	r0, [sp, #8]
   13394:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13398:	ldr	r0, [pc, #4080]	; 14390 <bt_compidtostr@@Base+0x60cc>
   1339c:	add	r0, pc, r0
   133a0:	str	r0, [sp, #8]
   133a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   133a8:	ldr	r0, [pc, #4084]	; 143a4 <bt_compidtostr@@Base+0x60e0>
   133ac:	add	r0, pc, r0
   133b0:	str	r0, [sp, #8]
   133b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   133b8:	ldr	r0, [pc, #4088]	; 143b8 <bt_compidtostr@@Base+0x60f4>
   133bc:	add	r0, pc, r0
   133c0:	str	r0, [sp, #8]
   133c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   133c8:	ldr	r0, [pc, #4092]	; 143cc <bt_compidtostr@@Base+0x6108>
   133cc:	add	r0, pc, r0
   133d0:	str	r0, [sp, #8]
   133d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   133d8:	ldr	r0, [pc, #4080]	; 143d0 <bt_compidtostr@@Base+0x610c>
   133dc:	add	r0, pc, r0
   133e0:	str	r0, [sp, #8]
   133e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   133e8:	ldr	r0, [pc, #4084]	; 143e4 <bt_compidtostr@@Base+0x6120>
   133ec:	add	r0, pc, r0
   133f0:	str	r0, [sp, #8]
   133f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   133f8:	ldr	r0, [pc, #4088]	; 143f8 <bt_compidtostr@@Base+0x6134>
   133fc:	add	r0, pc, r0
   13400:	str	r0, [sp, #8]
   13404:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13408:	ldr	r0, [pc, #4092]	; 1440c <bt_compidtostr@@Base+0x6148>
   1340c:	add	r0, pc, r0
   13410:	str	r0, [sp, #8]
   13414:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13418:	ldr	r0, [pc, #4080]	; 14410 <bt_compidtostr@@Base+0x614c>
   1341c:	add	r0, pc, r0
   13420:	str	r0, [sp, #8]
   13424:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13428:	ldr	r0, [pc, #4084]	; 14424 <bt_compidtostr@@Base+0x6160>
   1342c:	add	r0, pc, r0
   13430:	str	r0, [sp, #8]
   13434:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13438:	ldr	r0, [pc, #4088]	; 14438 <bt_compidtostr@@Base+0x6174>
   1343c:	add	r0, pc, r0
   13440:	str	r0, [sp, #8]
   13444:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13448:	ldr	r0, [pc, #4092]	; 1444c <bt_compidtostr@@Base+0x6188>
   1344c:	add	r0, pc, r0
   13450:	str	r0, [sp, #8]
   13454:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13458:	ldr	r0, [pc, #4080]	; 14450 <bt_compidtostr@@Base+0x618c>
   1345c:	add	r0, pc, r0
   13460:	str	r0, [sp, #8]
   13464:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13468:	ldr	r0, [pc, #4084]	; 14464 <bt_compidtostr@@Base+0x61a0>
   1346c:	add	r0, pc, r0
   13470:	str	r0, [sp, #8]
   13474:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13478:	ldr	r0, [pc, #4088]	; 14478 <bt_compidtostr@@Base+0x61b4>
   1347c:	add	r0, pc, r0
   13480:	str	r0, [sp, #8]
   13484:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13488:	ldr	r0, [pc, #4092]	; 1448c <bt_compidtostr@@Base+0x61c8>
   1348c:	add	r0, pc, r0
   13490:	str	r0, [sp, #8]
   13494:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13498:	ldr	r0, [pc, #4080]	; 14490 <bt_compidtostr@@Base+0x61cc>
   1349c:	add	r0, pc, r0
   134a0:	str	r0, [sp, #8]
   134a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   134a8:	ldr	r0, [pc, #4084]	; 144a4 <bt_compidtostr@@Base+0x61e0>
   134ac:	add	r0, pc, r0
   134b0:	str	r0, [sp, #8]
   134b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   134b8:	ldr	r0, [pc, #4088]	; 144b8 <bt_compidtostr@@Base+0x61f4>
   134bc:	add	r0, pc, r0
   134c0:	str	r0, [sp, #8]
   134c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   134c8:	ldr	r0, [pc, #4092]	; 144cc <bt_compidtostr@@Base+0x6208>
   134cc:	add	r0, pc, r0
   134d0:	str	r0, [sp, #8]
   134d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   134d8:	ldr	r0, [pc, #4080]	; 144d0 <bt_compidtostr@@Base+0x620c>
   134dc:	add	r0, pc, r0
   134e0:	str	r0, [sp, #8]
   134e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   134e8:	ldr	r0, [pc, #4084]	; 144e4 <bt_compidtostr@@Base+0x6220>
   134ec:	add	r0, pc, r0
   134f0:	str	r0, [sp, #8]
   134f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   134f8:	ldr	r0, [pc, #4088]	; 144f8 <bt_compidtostr@@Base+0x6234>
   134fc:	add	r0, pc, r0
   13500:	str	r0, [sp, #8]
   13504:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13508:	ldr	r0, [pc, #4092]	; 1450c <bt_compidtostr@@Base+0x6248>
   1350c:	add	r0, pc, r0
   13510:	str	r0, [sp, #8]
   13514:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13518:	ldr	r0, [pc, #4080]	; 14510 <bt_compidtostr@@Base+0x624c>
   1351c:	add	r0, pc, r0
   13520:	str	r0, [sp, #8]
   13524:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13528:	ldr	r0, [pc, #4084]	; 14524 <bt_compidtostr@@Base+0x6260>
   1352c:	add	r0, pc, r0
   13530:	str	r0, [sp, #8]
   13534:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13538:	ldr	r0, [pc, #4088]	; 14538 <bt_compidtostr@@Base+0x6274>
   1353c:	add	r0, pc, r0
   13540:	str	r0, [sp, #8]
   13544:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13548:	ldr	r0, [pc, #4092]	; 1454c <bt_compidtostr@@Base+0x6288>
   1354c:	add	r0, pc, r0
   13550:	str	r0, [sp, #8]
   13554:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13558:	ldr	r0, [pc, #4080]	; 14550 <bt_compidtostr@@Base+0x628c>
   1355c:	add	r0, pc, r0
   13560:	str	r0, [sp, #8]
   13564:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13568:	ldr	r0, [pc, #4084]	; 14564 <bt_compidtostr@@Base+0x62a0>
   1356c:	add	r0, pc, r0
   13570:	str	r0, [sp, #8]
   13574:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13578:	ldr	r0, [pc, #4088]	; 14578 <bt_compidtostr@@Base+0x62b4>
   1357c:	add	r0, pc, r0
   13580:	str	r0, [sp, #8]
   13584:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13588:	ldr	r0, [pc, #4092]	; 1458c <bt_compidtostr@@Base+0x62c8>
   1358c:	add	r0, pc, r0
   13590:	str	r0, [sp, #8]
   13594:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13598:	ldr	r0, [pc, #4080]	; 14590 <bt_compidtostr@@Base+0x62cc>
   1359c:	add	r0, pc, r0
   135a0:	str	r0, [sp, #8]
   135a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   135a8:	ldr	r0, [pc, #4084]	; 145a4 <bt_compidtostr@@Base+0x62e0>
   135ac:	add	r0, pc, r0
   135b0:	str	r0, [sp, #8]
   135b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   135b8:	ldr	r0, [pc, #4088]	; 145b8 <bt_compidtostr@@Base+0x62f4>
   135bc:	add	r0, pc, r0
   135c0:	str	r0, [sp, #8]
   135c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   135c8:	ldr	r0, [pc, #4092]	; 145cc <bt_compidtostr@@Base+0x6308>
   135cc:	add	r0, pc, r0
   135d0:	str	r0, [sp, #8]
   135d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   135d8:	ldr	r0, [pc, #4080]	; 145d0 <bt_compidtostr@@Base+0x630c>
   135dc:	add	r0, pc, r0
   135e0:	str	r0, [sp, #8]
   135e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   135e8:	ldr	r0, [pc, #4084]	; 145e4 <bt_compidtostr@@Base+0x6320>
   135ec:	add	r0, pc, r0
   135f0:	str	r0, [sp, #8]
   135f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   135f8:	ldr	r0, [pc, #4088]	; 145f8 <bt_compidtostr@@Base+0x6334>
   135fc:	add	r0, pc, r0
   13600:	str	r0, [sp, #8]
   13604:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13608:	ldr	r0, [pc, #4092]	; 1460c <bt_compidtostr@@Base+0x6348>
   1360c:	add	r0, pc, r0
   13610:	str	r0, [sp, #8]
   13614:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13618:	ldr	r0, [pc, #4080]	; 14610 <bt_compidtostr@@Base+0x634c>
   1361c:	add	r0, pc, r0
   13620:	str	r0, [sp, #8]
   13624:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13628:	ldr	r0, [pc, #4084]	; 14624 <bt_compidtostr@@Base+0x6360>
   1362c:	add	r0, pc, r0
   13630:	str	r0, [sp, #8]
   13634:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13638:	ldr	r0, [pc, #4088]	; 14638 <bt_compidtostr@@Base+0x6374>
   1363c:	add	r0, pc, r0
   13640:	str	r0, [sp, #8]
   13644:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13648:	ldr	r0, [pc, #4092]	; 1464c <bt_compidtostr@@Base+0x6388>
   1364c:	add	r0, pc, r0
   13650:	str	r0, [sp, #8]
   13654:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13658:	ldr	r0, [pc, #4080]	; 14650 <bt_compidtostr@@Base+0x638c>
   1365c:	add	r0, pc, r0
   13660:	str	r0, [sp, #8]
   13664:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13668:	ldr	r0, [pc, #4084]	; 14664 <bt_compidtostr@@Base+0x63a0>
   1366c:	add	r0, pc, r0
   13670:	str	r0, [sp, #8]
   13674:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13678:	ldr	r0, [pc, #4088]	; 14678 <bt_compidtostr@@Base+0x63b4>
   1367c:	add	r0, pc, r0
   13680:	str	r0, [sp, #8]
   13684:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13688:	ldr	r0, [pc, #4092]	; 1468c <bt_compidtostr@@Base+0x63c8>
   1368c:	add	r0, pc, r0
   13690:	str	r0, [sp, #8]
   13694:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13698:	ldr	r0, [pc, #4080]	; 14690 <bt_compidtostr@@Base+0x63cc>
   1369c:	add	r0, pc, r0
   136a0:	str	r0, [sp, #8]
   136a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   136a8:	ldr	r0, [pc, #4084]	; 146a4 <bt_compidtostr@@Base+0x63e0>
   136ac:	add	r0, pc, r0
   136b0:	str	r0, [sp, #8]
   136b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   136b8:	ldr	r0, [pc, #4088]	; 146b8 <bt_compidtostr@@Base+0x63f4>
   136bc:	add	r0, pc, r0
   136c0:	str	r0, [sp, #8]
   136c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   136c8:	ldr	r0, [pc, #4092]	; 146cc <bt_compidtostr@@Base+0x6408>
   136cc:	add	r0, pc, r0
   136d0:	str	r0, [sp, #8]
   136d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   136d8:	ldr	r0, [pc, #4080]	; 146d0 <bt_compidtostr@@Base+0x640c>
   136dc:	add	r0, pc, r0
   136e0:	str	r0, [sp, #8]
   136e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   136e8:	ldr	r0, [pc, #4084]	; 146e4 <bt_compidtostr@@Base+0x6420>
   136ec:	add	r0, pc, r0
   136f0:	str	r0, [sp, #8]
   136f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   136f8:	ldr	r0, [pc, #4088]	; 146f8 <bt_compidtostr@@Base+0x6434>
   136fc:	add	r0, pc, r0
   13700:	str	r0, [sp, #8]
   13704:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13708:	ldr	r0, [pc, #4092]	; 1470c <bt_compidtostr@@Base+0x6448>
   1370c:	add	r0, pc, r0
   13710:	str	r0, [sp, #8]
   13714:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13718:	ldr	r0, [pc, #4080]	; 14710 <bt_compidtostr@@Base+0x644c>
   1371c:	add	r0, pc, r0
   13720:	str	r0, [sp, #8]
   13724:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13728:	ldr	r0, [pc, #4084]	; 14724 <bt_compidtostr@@Base+0x6460>
   1372c:	add	r0, pc, r0
   13730:	str	r0, [sp, #8]
   13734:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13738:	ldr	r0, [pc, #4088]	; 14738 <bt_compidtostr@@Base+0x6474>
   1373c:	add	r0, pc, r0
   13740:	str	r0, [sp, #8]
   13744:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13748:	ldr	r0, [pc, #4092]	; 1474c <bt_compidtostr@@Base+0x6488>
   1374c:	add	r0, pc, r0
   13750:	str	r0, [sp, #8]
   13754:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13758:	ldr	r0, [pc, #4080]	; 14750 <bt_compidtostr@@Base+0x648c>
   1375c:	add	r0, pc, r0
   13760:	str	r0, [sp, #8]
   13764:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13768:	ldr	r0, [pc, #4084]	; 14764 <bt_compidtostr@@Base+0x64a0>
   1376c:	add	r0, pc, r0
   13770:	str	r0, [sp, #8]
   13774:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13778:	ldr	r0, [pc, #4088]	; 14778 <bt_compidtostr@@Base+0x64b4>
   1377c:	add	r0, pc, r0
   13780:	str	r0, [sp, #8]
   13784:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13788:	ldr	r0, [pc, #4092]	; 1478c <bt_compidtostr@@Base+0x64c8>
   1378c:	add	r0, pc, r0
   13790:	str	r0, [sp, #8]
   13794:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13798:	ldr	r0, [pc, #4080]	; 14790 <bt_compidtostr@@Base+0x64cc>
   1379c:	add	r0, pc, r0
   137a0:	str	r0, [sp, #8]
   137a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   137a8:	ldr	r0, [pc, #4084]	; 147a4 <bt_compidtostr@@Base+0x64e0>
   137ac:	add	r0, pc, r0
   137b0:	str	r0, [sp, #8]
   137b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   137b8:	ldr	r0, [pc, #4088]	; 147b8 <bt_compidtostr@@Base+0x64f4>
   137bc:	add	r0, pc, r0
   137c0:	str	r0, [sp, #8]
   137c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   137c8:	ldr	r0, [pc, #4092]	; 147cc <bt_compidtostr@@Base+0x6508>
   137cc:	add	r0, pc, r0
   137d0:	str	r0, [sp, #8]
   137d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   137d8:	ldr	r0, [pc, #4080]	; 147d0 <bt_compidtostr@@Base+0x650c>
   137dc:	add	r0, pc, r0
   137e0:	str	r0, [sp, #8]
   137e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   137e8:	ldr	r0, [pc, #4084]	; 147e4 <bt_compidtostr@@Base+0x6520>
   137ec:	add	r0, pc, r0
   137f0:	str	r0, [sp, #8]
   137f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   137f8:	ldr	r0, [pc, #4088]	; 147f8 <bt_compidtostr@@Base+0x6534>
   137fc:	add	r0, pc, r0
   13800:	str	r0, [sp, #8]
   13804:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13808:	ldr	r0, [pc, #4092]	; 1480c <bt_compidtostr@@Base+0x6548>
   1380c:	add	r0, pc, r0
   13810:	str	r0, [sp, #8]
   13814:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13818:	ldr	r0, [pc, #4080]	; 14810 <bt_compidtostr@@Base+0x654c>
   1381c:	add	r0, pc, r0
   13820:	str	r0, [sp, #8]
   13824:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13828:	ldr	r0, [pc, #4084]	; 14824 <bt_compidtostr@@Base+0x6560>
   1382c:	add	r0, pc, r0
   13830:	str	r0, [sp, #8]
   13834:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13838:	ldr	r0, [pc, #4088]	; 14838 <bt_compidtostr@@Base+0x6574>
   1383c:	add	r0, pc, r0
   13840:	str	r0, [sp, #8]
   13844:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13848:	ldr	r0, [pc, #4092]	; 1484c <bt_compidtostr@@Base+0x6588>
   1384c:	add	r0, pc, r0
   13850:	str	r0, [sp, #8]
   13854:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13858:	ldr	r0, [pc, #4080]	; 14850 <bt_compidtostr@@Base+0x658c>
   1385c:	add	r0, pc, r0
   13860:	str	r0, [sp, #8]
   13864:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13868:	ldr	r0, [pc, #4084]	; 14864 <bt_compidtostr@@Base+0x65a0>
   1386c:	add	r0, pc, r0
   13870:	str	r0, [sp, #8]
   13874:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13878:	ldr	r0, [pc, #4088]	; 14878 <bt_compidtostr@@Base+0x65b4>
   1387c:	add	r0, pc, r0
   13880:	str	r0, [sp, #8]
   13884:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13888:	ldr	r0, [pc, #4092]	; 1488c <bt_compidtostr@@Base+0x65c8>
   1388c:	add	r0, pc, r0
   13890:	str	r0, [sp, #8]
   13894:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13898:	ldr	r0, [pc, #4080]	; 14890 <bt_compidtostr@@Base+0x65cc>
   1389c:	add	r0, pc, r0
   138a0:	str	r0, [sp, #8]
   138a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   138a8:	ldr	r0, [pc, #4084]	; 148a4 <bt_compidtostr@@Base+0x65e0>
   138ac:	add	r0, pc, r0
   138b0:	str	r0, [sp, #8]
   138b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   138b8:	ldr	r0, [pc, #4088]	; 148b8 <bt_compidtostr@@Base+0x65f4>
   138bc:	add	r0, pc, r0
   138c0:	str	r0, [sp, #8]
   138c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   138c8:	ldr	r0, [pc, #4092]	; 148cc <bt_compidtostr@@Base+0x6608>
   138cc:	add	r0, pc, r0
   138d0:	str	r0, [sp, #8]
   138d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   138d8:	ldr	r0, [pc, #4080]	; 148d0 <bt_compidtostr@@Base+0x660c>
   138dc:	add	r0, pc, r0
   138e0:	str	r0, [sp, #8]
   138e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   138e8:	ldr	r0, [pc, #4084]	; 148e4 <bt_compidtostr@@Base+0x6620>
   138ec:	add	r0, pc, r0
   138f0:	str	r0, [sp, #8]
   138f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   138f8:	ldr	r0, [pc, #4088]	; 148f8 <bt_compidtostr@@Base+0x6634>
   138fc:	add	r0, pc, r0
   13900:	str	r0, [sp, #8]
   13904:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13908:	ldr	r0, [pc, #4092]	; 1490c <bt_compidtostr@@Base+0x6648>
   1390c:	add	r0, pc, r0
   13910:	str	r0, [sp, #8]
   13914:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13918:	ldr	r0, [pc, #4080]	; 14910 <bt_compidtostr@@Base+0x664c>
   1391c:	add	r0, pc, r0
   13920:	str	r0, [sp, #8]
   13924:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13928:	ldr	r0, [pc, #4084]	; 14924 <bt_compidtostr@@Base+0x6660>
   1392c:	add	r0, pc, r0
   13930:	str	r0, [sp, #8]
   13934:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13938:	ldr	r0, [pc, #4088]	; 14938 <bt_compidtostr@@Base+0x6674>
   1393c:	add	r0, pc, r0
   13940:	str	r0, [sp, #8]
   13944:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13948:	ldr	r0, [pc, #4092]	; 1494c <bt_compidtostr@@Base+0x6688>
   1394c:	add	r0, pc, r0
   13950:	str	r0, [sp, #8]
   13954:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13958:	ldr	r0, [pc, #4080]	; 14950 <bt_compidtostr@@Base+0x668c>
   1395c:	add	r0, pc, r0
   13960:	str	r0, [sp, #8]
   13964:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13968:	ldr	r0, [pc, #4084]	; 14964 <bt_compidtostr@@Base+0x66a0>
   1396c:	add	r0, pc, r0
   13970:	str	r0, [sp, #8]
   13974:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13978:	ldr	r0, [pc, #4088]	; 14978 <bt_compidtostr@@Base+0x66b4>
   1397c:	add	r0, pc, r0
   13980:	str	r0, [sp, #8]
   13984:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13988:	ldr	r0, [pc, #4092]	; 1498c <bt_compidtostr@@Base+0x66c8>
   1398c:	add	r0, pc, r0
   13990:	str	r0, [sp, #8]
   13994:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13998:	ldr	r0, [pc, #4080]	; 14990 <bt_compidtostr@@Base+0x66cc>
   1399c:	add	r0, pc, r0
   139a0:	str	r0, [sp, #8]
   139a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   139a8:	ldr	r0, [pc, #4084]	; 149a4 <bt_compidtostr@@Base+0x66e0>
   139ac:	add	r0, pc, r0
   139b0:	str	r0, [sp, #8]
   139b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   139b8:	ldr	r0, [pc, #4088]	; 149b8 <bt_compidtostr@@Base+0x66f4>
   139bc:	add	r0, pc, r0
   139c0:	str	r0, [sp, #8]
   139c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   139c8:	ldr	r0, [pc, #4092]	; 149cc <bt_compidtostr@@Base+0x6708>
   139cc:	add	r0, pc, r0
   139d0:	str	r0, [sp, #8]
   139d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   139d8:	ldr	r0, [pc, #4080]	; 149d0 <bt_compidtostr@@Base+0x670c>
   139dc:	add	r0, pc, r0
   139e0:	str	r0, [sp, #8]
   139e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   139e8:	ldr	r0, [pc, #4084]	; 149e4 <bt_compidtostr@@Base+0x6720>
   139ec:	add	r0, pc, r0
   139f0:	str	r0, [sp, #8]
   139f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   139f8:	ldr	r0, [pc, #4088]	; 149f8 <bt_compidtostr@@Base+0x6734>
   139fc:	add	r0, pc, r0
   13a00:	str	r0, [sp, #8]
   13a04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a08:	ldr	r0, [pc, #4092]	; 14a0c <bt_compidtostr@@Base+0x6748>
   13a0c:	add	r0, pc, r0
   13a10:	str	r0, [sp, #8]
   13a14:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a18:	ldr	r0, [pc, #4080]	; 14a10 <bt_compidtostr@@Base+0x674c>
   13a1c:	add	r0, pc, r0
   13a20:	str	r0, [sp, #8]
   13a24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a28:	ldr	r0, [pc, #4084]	; 14a24 <bt_compidtostr@@Base+0x6760>
   13a2c:	add	r0, pc, r0
   13a30:	str	r0, [sp, #8]
   13a34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a38:	ldr	r0, [pc, #4088]	; 14a38 <bt_compidtostr@@Base+0x6774>
   13a3c:	add	r0, pc, r0
   13a40:	str	r0, [sp, #8]
   13a44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a48:	ldr	r0, [pc, #4092]	; 14a4c <bt_compidtostr@@Base+0x6788>
   13a4c:	add	r0, pc, r0
   13a50:	str	r0, [sp, #8]
   13a54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a58:	ldr	r0, [pc, #4080]	; 14a50 <bt_compidtostr@@Base+0x678c>
   13a5c:	add	r0, pc, r0
   13a60:	str	r0, [sp, #8]
   13a64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a68:	ldr	r0, [pc, #4084]	; 14a64 <bt_compidtostr@@Base+0x67a0>
   13a6c:	add	r0, pc, r0
   13a70:	str	r0, [sp, #8]
   13a74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a78:	ldr	r0, [pc, #4088]	; 14a78 <bt_compidtostr@@Base+0x67b4>
   13a7c:	add	r0, pc, r0
   13a80:	str	r0, [sp, #8]
   13a84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a88:	ldr	r0, [pc, #4092]	; 14a8c <bt_compidtostr@@Base+0x67c8>
   13a8c:	add	r0, pc, r0
   13a90:	str	r0, [sp, #8]
   13a94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13a98:	ldr	r0, [pc, #4080]	; 14a90 <bt_compidtostr@@Base+0x67cc>
   13a9c:	add	r0, pc, r0
   13aa0:	str	r0, [sp, #8]
   13aa4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13aa8:	ldr	r0, [pc, #4084]	; 14aa4 <bt_compidtostr@@Base+0x67e0>
   13aac:	add	r0, pc, r0
   13ab0:	str	r0, [sp, #8]
   13ab4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ab8:	ldr	r0, [pc, #4088]	; 14ab8 <bt_compidtostr@@Base+0x67f4>
   13abc:	add	r0, pc, r0
   13ac0:	str	r0, [sp, #8]
   13ac4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ac8:	ldr	r0, [pc, #4092]	; 14acc <bt_compidtostr@@Base+0x6808>
   13acc:	add	r0, pc, r0
   13ad0:	str	r0, [sp, #8]
   13ad4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ad8:	ldr	r0, [pc, #4080]	; 14ad0 <bt_compidtostr@@Base+0x680c>
   13adc:	add	r0, pc, r0
   13ae0:	str	r0, [sp, #8]
   13ae4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ae8:	ldr	r0, [pc, #4084]	; 14ae4 <bt_compidtostr@@Base+0x6820>
   13aec:	add	r0, pc, r0
   13af0:	str	r0, [sp, #8]
   13af4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13af8:	ldr	r0, [pc, #4088]	; 14af8 <bt_compidtostr@@Base+0x6834>
   13afc:	add	r0, pc, r0
   13b00:	str	r0, [sp, #8]
   13b04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b08:	ldr	r0, [pc, #4092]	; 14b0c <bt_compidtostr@@Base+0x6848>
   13b0c:	add	r0, pc, r0
   13b10:	str	r0, [sp, #8]
   13b14:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b18:	ldr	r0, [pc, #4080]	; 14b10 <bt_compidtostr@@Base+0x684c>
   13b1c:	add	r0, pc, r0
   13b20:	str	r0, [sp, #8]
   13b24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b28:	ldr	r0, [pc, #4084]	; 14b24 <bt_compidtostr@@Base+0x6860>
   13b2c:	add	r0, pc, r0
   13b30:	str	r0, [sp, #8]
   13b34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b38:	ldr	r0, [pc, #4088]	; 14b38 <bt_compidtostr@@Base+0x6874>
   13b3c:	add	r0, pc, r0
   13b40:	str	r0, [sp, #8]
   13b44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b48:	ldr	r0, [pc, #4092]	; 14b4c <bt_compidtostr@@Base+0x6888>
   13b4c:	add	r0, pc, r0
   13b50:	str	r0, [sp, #8]
   13b54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b58:	ldr	r0, [pc, #4080]	; 14b50 <bt_compidtostr@@Base+0x688c>
   13b5c:	add	r0, pc, r0
   13b60:	str	r0, [sp, #8]
   13b64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b68:	ldr	r0, [pc, #4084]	; 14b64 <bt_compidtostr@@Base+0x68a0>
   13b6c:	add	r0, pc, r0
   13b70:	str	r0, [sp, #8]
   13b74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b78:	ldr	r0, [pc, #4088]	; 14b78 <bt_compidtostr@@Base+0x68b4>
   13b7c:	add	r0, pc, r0
   13b80:	str	r0, [sp, #8]
   13b84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b88:	ldr	r0, [pc, #4092]	; 14b8c <bt_compidtostr@@Base+0x68c8>
   13b8c:	add	r0, pc, r0
   13b90:	str	r0, [sp, #8]
   13b94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13b98:	ldr	r0, [pc, #4080]	; 14b90 <bt_compidtostr@@Base+0x68cc>
   13b9c:	add	r0, pc, r0
   13ba0:	str	r0, [sp, #8]
   13ba4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ba8:	ldr	r0, [pc, #4084]	; 14ba4 <bt_compidtostr@@Base+0x68e0>
   13bac:	add	r0, pc, r0
   13bb0:	str	r0, [sp, #8]
   13bb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13bb8:	ldr	r0, [pc, #4088]	; 14bb8 <bt_compidtostr@@Base+0x68f4>
   13bbc:	add	r0, pc, r0
   13bc0:	str	r0, [sp, #8]
   13bc4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13bc8:	ldr	r0, [pc, #4092]	; 14bcc <bt_compidtostr@@Base+0x6908>
   13bcc:	add	r0, pc, r0
   13bd0:	str	r0, [sp, #8]
   13bd4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13bd8:	ldr	r0, [pc, #4080]	; 14bd0 <bt_compidtostr@@Base+0x690c>
   13bdc:	add	r0, pc, r0
   13be0:	str	r0, [sp, #8]
   13be4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13be8:	ldr	r0, [pc, #4084]	; 14be4 <bt_compidtostr@@Base+0x6920>
   13bec:	add	r0, pc, r0
   13bf0:	str	r0, [sp, #8]
   13bf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13bf8:	ldr	r0, [pc, #4088]	; 14bf8 <bt_compidtostr@@Base+0x6934>
   13bfc:	add	r0, pc, r0
   13c00:	str	r0, [sp, #8]
   13c04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c08:	ldr	r0, [pc, #4092]	; 14c0c <bt_compidtostr@@Base+0x6948>
   13c0c:	add	r0, pc, r0
   13c10:	str	r0, [sp, #8]
   13c14:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c18:	ldr	r0, [pc, #4080]	; 14c10 <bt_compidtostr@@Base+0x694c>
   13c1c:	add	r0, pc, r0
   13c20:	str	r0, [sp, #8]
   13c24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c28:	ldr	r0, [pc, #4084]	; 14c24 <bt_compidtostr@@Base+0x6960>
   13c2c:	add	r0, pc, r0
   13c30:	str	r0, [sp, #8]
   13c34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c38:	ldr	r0, [pc, #4088]	; 14c38 <bt_compidtostr@@Base+0x6974>
   13c3c:	add	r0, pc, r0
   13c40:	str	r0, [sp, #8]
   13c44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c48:	ldr	r0, [pc, #4092]	; 14c4c <bt_compidtostr@@Base+0x6988>
   13c4c:	add	r0, pc, r0
   13c50:	str	r0, [sp, #8]
   13c54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c58:	ldr	r0, [pc, #4080]	; 14c50 <bt_compidtostr@@Base+0x698c>
   13c5c:	add	r0, pc, r0
   13c60:	str	r0, [sp, #8]
   13c64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c68:	ldr	r0, [pc, #4084]	; 14c64 <bt_compidtostr@@Base+0x69a0>
   13c6c:	add	r0, pc, r0
   13c70:	str	r0, [sp, #8]
   13c74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c78:	ldr	r0, [pc, #4088]	; 14c78 <bt_compidtostr@@Base+0x69b4>
   13c7c:	add	r0, pc, r0
   13c80:	str	r0, [sp, #8]
   13c84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c88:	ldr	r0, [pc, #4092]	; 14c8c <bt_compidtostr@@Base+0x69c8>
   13c8c:	add	r0, pc, r0
   13c90:	str	r0, [sp, #8]
   13c94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13c98:	ldr	r0, [pc, #4080]	; 14c90 <bt_compidtostr@@Base+0x69cc>
   13c9c:	add	r0, pc, r0
   13ca0:	str	r0, [sp, #8]
   13ca4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ca8:	ldr	r0, [pc, #4084]	; 14ca4 <bt_compidtostr@@Base+0x69e0>
   13cac:	add	r0, pc, r0
   13cb0:	str	r0, [sp, #8]
   13cb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13cb8:	ldr	r0, [pc, #4088]	; 14cb8 <bt_compidtostr@@Base+0x69f4>
   13cbc:	add	r0, pc, r0
   13cc0:	str	r0, [sp, #8]
   13cc4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13cc8:	ldr	r0, [pc, #4092]	; 14ccc <bt_compidtostr@@Base+0x6a08>
   13ccc:	add	r0, pc, r0
   13cd0:	str	r0, [sp, #8]
   13cd4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13cd8:	ldr	r0, [pc, #4080]	; 14cd0 <bt_compidtostr@@Base+0x6a0c>
   13cdc:	add	r0, pc, r0
   13ce0:	str	r0, [sp, #8]
   13ce4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ce8:	ldr	r0, [pc, #4084]	; 14ce4 <bt_compidtostr@@Base+0x6a20>
   13cec:	add	r0, pc, r0
   13cf0:	str	r0, [sp, #8]
   13cf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13cf8:	andeq	fp, r0, r1, ror #5
   13cfc:	ldr	r0, [pc, #4084]	; 14cf8 <bt_compidtostr@@Base+0x6a34>
   13d00:	add	r0, pc, r0
   13d04:	str	r0, [sp, #8]
   13d08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d0c:	andeq	fp, r0, pc, ror #5
   13d10:	strdeq	fp, [r0], -r3
   13d14:	ldr	r0, [pc, #4080]	; 14d0c <bt_compidtostr@@Base+0x6a48>
   13d18:	add	r0, pc, r0
   13d1c:	str	r0, [sp, #8]
   13d20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d24:	andeq	fp, r0, pc, ror #5
   13d28:	ldr	r0, [pc, #4080]	; 14d20 <bt_compidtostr@@Base+0x6a5c>
   13d2c:	add	r0, pc, r0
   13d30:	str	r0, [sp, #8]
   13d34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d38:	andeq	fp, r0, r9, ror #5
   13d3c:	ldr	r0, [pc, #4080]	; 14d34 <bt_compidtostr@@Base+0x6a70>
   13d40:	add	r0, pc, r0
   13d44:	str	r0, [sp, #8]
   13d48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d4c:	andeq	fp, r0, r7, ror #5
   13d50:	ldrdeq	fp, [r0], -ip
   13d54:	ldr	r0, [pc, #4092]	; 14d58 <bt_compidtostr@@Base+0x6a94>
   13d58:	add	r0, pc, r0
   13d5c:	str	r0, [sp, #8]
   13d60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d64:	ldrdeq	fp, [r0], -r6
   13d68:	ldr	r0, [pc, #4092]	; 14d6c <bt_compidtostr@@Base+0x6aa8>
   13d6c:	add	r0, pc, r0
   13d70:	str	r0, [sp, #8]
   13d74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d78:	andeq	fp, r0, sp, asr #5
   13d7c:	ldr	r0, [pc, #4092]	; 14d80 <bt_compidtostr@@Base+0x6abc>
   13d80:	add	r0, pc, r0
   13d84:	str	r0, [sp, #8]
   13d88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13d8c:	andeq	fp, r0, r6, asr #5
   13d90:	andeq	fp, r0, pc, asr #5
   13d94:	ldr	r0, [pc, #4088]	; 14d94 <bt_compidtostr@@Base+0x6ad0>
   13d98:	add	r0, pc, r0
   13d9c:	str	r0, [sp, #8]
   13da0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13da4:	ldrdeq	fp, [r0], -r7
   13da8:	ldr	r0, [pc, #4088]	; 14da8 <bt_compidtostr@@Base+0x6ae4>
   13dac:	add	r0, pc, r0
   13db0:	str	r0, [sp, #8]
   13db4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13db8:	ldrdeq	fp, [r0], -r4
   13dbc:	ldr	r0, [pc, #4088]	; 14dbc <bt_compidtostr@@Base+0x6af8>
   13dc0:	add	r0, pc, r0
   13dc4:	str	r0, [sp, #8]
   13dc8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13dcc:	ldrdeq	fp, [r0], -r3
   13dd0:	ldrdeq	fp, [r0], -sl
   13dd4:	ldr	r0, [pc, #4084]	; 14dd0 <bt_compidtostr@@Base+0x6b0c>
   13dd8:	add	r0, pc, r0
   13ddc:	str	r0, [sp, #8]
   13de0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13de4:	strdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   13de8:	ldr	r0, [pc, #4084]	; 14de4 <bt_compidtostr@@Base+0x6b20>
   13dec:	add	r0, pc, r0
   13df0:	str	r0, [sp, #8]
   13df4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13df8:	andeq	fp, r0, r0, lsl #6
   13dfc:	ldr	r0, [pc, #4084]	; 14df8 <bt_compidtostr@@Base+0x6b34>
   13e00:	add	r0, pc, r0
   13e04:	str	r0, [sp, #8]
   13e08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e0c:	andeq	fp, r0, r4, lsl #6
   13e10:	andeq	fp, r0, r1, lsl #6
   13e14:	ldr	r0, [pc, #4080]	; 14e0c <bt_compidtostr@@Base+0x6b48>
   13e18:	add	r0, pc, r0
   13e1c:	str	r0, [sp, #8]
   13e20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e24:	strdeq	fp, [r0], -sp
   13e28:	ldr	r0, [pc, #4080]	; 14e20 <bt_compidtostr@@Base+0x6b5c>
   13e2c:	add	r0, pc, r0
   13e30:	str	r0, [sp, #8]
   13e34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e38:	strdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   13e3c:	ldr	r0, [pc, #4080]	; 14e34 <bt_compidtostr@@Base+0x6b70>
   13e40:	add	r0, pc, r0
   13e44:	str	r0, [sp, #8]
   13e48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e4c:	andeq	fp, r0, pc, lsl #6
   13e50:	andeq	fp, r0, pc, lsl #6
   13e54:	ldr	r0, [pc, #4092]	; 14e58 <bt_compidtostr@@Base+0x6b94>
   13e58:	add	r0, pc, r0
   13e5c:	str	r0, [sp, #8]
   13e60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e64:	andeq	fp, r0, r2, lsl r3
   13e68:	ldr	r0, [pc, #4092]	; 14e6c <bt_compidtostr@@Base+0x6ba8>
   13e6c:	add	r0, pc, r0
   13e70:	str	r0, [sp, #8]
   13e74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e78:	andeq	fp, r0, fp, lsl #6
   13e7c:	ldr	r0, [pc, #4092]	; 14e80 <bt_compidtostr@@Base+0x6bbc>
   13e80:	add	r0, pc, r0
   13e84:	str	r0, [sp, #8]
   13e88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13e8c:	andeq	fp, r0, ip, lsl #6
   13e90:	andeq	fp, r0, sl, lsl r3
   13e94:	ldr	r0, [pc, #4088]	; 14e94 <bt_compidtostr@@Base+0x6bd0>
   13e98:	add	r0, pc, r0
   13e9c:	str	r0, [sp, #8]
   13ea0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ea4:	andeq	fp, r0, r9, lsl r3
   13ea8:	ldr	r0, [pc, #4088]	; 14ea8 <bt_compidtostr@@Base+0x6be4>
   13eac:	add	r0, pc, r0
   13eb0:	str	r0, [sp, #8]
   13eb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13eb8:	andeq	fp, r0, r3, lsr #6
   13ebc:	ldr	r0, [pc, #4088]	; 14ebc <bt_compidtostr@@Base+0x6bf8>
   13ec0:	add	r0, pc, r0
   13ec4:	str	r0, [sp, #8]
   13ec8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ecc:	andeq	fp, r0, r9, lsr #6
   13ed0:	andeq	fp, r0, r2, lsr #6
   13ed4:	ldr	r0, [pc, #4084]	; 14ed0 <bt_compidtostr@@Base+0x6c0c>
   13ed8:	add	r0, pc, r0
   13edc:	str	r0, [sp, #8]
   13ee0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ee4:	andeq	fp, r0, fp, lsl r3
   13ee8:	ldr	r0, [pc, #4084]	; 14ee4 <bt_compidtostr@@Base+0x6c20>
   13eec:	add	r0, pc, r0
   13ef0:	str	r0, [sp, #8]
   13ef4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ef8:	andeq	fp, r0, r6, lsl r3
   13efc:	ldr	r0, [pc, #4084]	; 14ef8 <bt_compidtostr@@Base+0x6c34>
   13f00:	add	r0, pc, r0
   13f04:	str	r0, [sp, #8]
   13f08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f0c:	andeq	fp, r0, r6, lsl r3
   13f10:	andeq	fp, r0, r3, lsl r3
   13f14:	ldr	r0, [pc, #4080]	; 14f0c <bt_compidtostr@@Base+0x6c48>
   13f18:	add	r0, pc, r0
   13f1c:	str	r0, [sp, #8]
   13f20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f24:	andeq	fp, r0, r3, lsl r3
   13f28:	ldr	r0, [pc, #4080]	; 14f20 <bt_compidtostr@@Base+0x6c5c>
   13f2c:	add	r0, pc, r0
   13f30:	str	r0, [sp, #8]
   13f34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f38:	andeq	fp, r0, r1, lsr #6
   13f3c:	ldr	r0, [pc, #4080]	; 14f34 <bt_compidtostr@@Base+0x6c70>
   13f40:	add	r0, pc, r0
   13f44:	str	r0, [sp, #8]
   13f48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f4c:	andeq	fp, r0, r9, lsl r3
   13f50:	andeq	fp, r0, lr, lsr r3
   13f54:	ldr	r0, [pc, #4092]	; 14f58 <bt_compidtostr@@Base+0x6c94>
   13f58:	add	r0, pc, r0
   13f5c:	str	r0, [sp, #8]
   13f60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f64:	andeq	fp, r0, sp, lsr r3
   13f68:	ldr	r0, [pc, #4092]	; 14f6c <bt_compidtostr@@Base+0x6ca8>
   13f6c:	add	r0, pc, r0
   13f70:	str	r0, [sp, #8]
   13f74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f78:	andeq	fp, r0, ip, lsr r3
   13f7c:	ldr	r0, [pc, #4092]	; 14f80 <bt_compidtostr@@Base+0x6cbc>
   13f80:	add	r0, pc, r0
   13f84:	str	r0, [sp, #8]
   13f88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13f8c:	andeq	fp, r0, lr, lsr r3
   13f90:	andeq	fp, r0, sl, lsr r3
   13f94:	ldr	r0, [pc, #4088]	; 14f94 <bt_compidtostr@@Base+0x6cd0>
   13f98:	add	r0, pc, r0
   13f9c:	str	r0, [sp, #8]
   13fa0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13fa4:	andeq	fp, r0, r4, asr #6
   13fa8:	ldr	r0, [pc, #4088]	; 14fa8 <bt_compidtostr@@Base+0x6ce4>
   13fac:	add	r0, pc, r0
   13fb0:	str	r0, [sp, #8]
   13fb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13fb8:	andeq	fp, r0, ip, lsr r3
   13fbc:	ldr	r0, [pc, #4088]	; 14fbc <bt_compidtostr@@Base+0x6cf8>
   13fc0:	add	r0, pc, r0
   13fc4:	str	r0, [sp, #8]
   13fc8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13fcc:	andeq	fp, r0, ip, asr #6
   13fd0:	andeq	fp, r0, lr, asr #6
   13fd4:	ldr	r0, [pc, #4084]	; 14fd0 <bt_compidtostr@@Base+0x6d0c>
   13fd8:	add	r0, pc, r0
   13fdc:	str	r0, [sp, #8]
   13fe0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13fe4:	andeq	fp, r0, lr, asr #6
   13fe8:	ldr	r0, [pc, #4084]	; 14fe4 <bt_compidtostr@@Base+0x6d20>
   13fec:	add	r0, pc, r0
   13ff0:	str	r0, [sp, #8]
   13ff4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   13ff8:	andeq	fp, r0, r5, asr r3
   13ffc:	ldr	r0, [pc, #4084]	; 14ff8 <bt_compidtostr@@Base+0x6d34>
   14000:	add	r0, pc, r0
   14004:	str	r0, [sp, #8]
   14008:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1400c:	andeq	fp, r0, r9, asr r3
   14010:	andeq	fp, r0, r8, asr r3
   14014:	ldr	r0, [pc, #4080]	; 1500c <bt_compidtostr@@Base+0x6d48>
   14018:	add	r0, pc, r0
   1401c:	str	r0, [sp, #8]
   14020:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14024:	andeq	fp, r0, r3, ror #6
   14028:	ldr	r0, [pc, #4080]	; 15020 <bt_compidtostr@@Base+0x6d5c>
   1402c:	add	r0, pc, r0
   14030:	str	r0, [sp, #8]
   14034:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14038:	andeq	fp, r0, lr, asr r3
   1403c:	ldr	r0, [pc, #4080]	; 15034 <bt_compidtostr@@Base+0x6d70>
   14040:	add	r0, pc, r0
   14044:	str	r0, [sp, #8]
   14048:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1404c:	andeq	fp, r0, ip, ror r3
   14050:	andeq	fp, r0, r5, lsl #7
   14054:	ldr	r0, [pc, #4092]	; 15058 <bt_compidtostr@@Base+0x6d94>
   14058:	add	r0, pc, r0
   1405c:	str	r0, [sp, #8]
   14060:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14064:	muleq	r0, r5, r3
   14068:	ldr	r0, [pc, #4092]	; 1506c <bt_compidtostr@@Base+0x6da8>
   1406c:	add	r0, pc, r0
   14070:	str	r0, [sp, #8]
   14074:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14078:	muleq	r0, sl, r3
   1407c:	ldr	r0, [pc, #4092]	; 15080 <bt_compidtostr@@Base+0x6dbc>
   14080:	add	r0, pc, r0
   14084:	str	r0, [sp, #8]
   14088:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1408c:	muleq	r0, r0, r3
   14090:	andeq	fp, r0, r1, lsr #7
   14094:	ldr	r0, [pc, #4088]	; 15094 <bt_compidtostr@@Base+0x6dd0>
   14098:	add	r0, pc, r0
   1409c:	str	r0, [sp, #8]
   140a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   140a4:			; <UNDEFINED> instruction: 0x0000b3ba
   140a8:	ldr	r0, [pc, #4088]	; 150a8 <bt_compidtostr@@Base+0x6de4>
   140ac:	add	r0, pc, r0
   140b0:	str	r0, [sp, #8]
   140b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   140b8:			; <UNDEFINED> instruction: 0x0000b3bd
   140bc:	ldr	r0, [pc, #4088]	; 150bc <bt_compidtostr@@Base+0x6df8>
   140c0:	add	r0, pc, r0
   140c4:	str	r0, [sp, #8]
   140c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   140cc:	ldrdeq	fp, [r0], -lr
   140d0:	ldrdeq	fp, [r0], -lr
   140d4:	ldr	r0, [pc, #4084]	; 150d0 <bt_compidtostr@@Base+0x6e0c>
   140d8:	add	r0, pc, r0
   140dc:	str	r0, [sp, #8]
   140e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   140e4:	andeq	fp, r0, r6, ror #7
   140e8:	ldr	r0, [pc, #4084]	; 150e4 <bt_compidtostr@@Base+0x6e20>
   140ec:	add	r0, pc, r0
   140f0:	str	r0, [sp, #8]
   140f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   140f8:	andeq	fp, r0, sl, ror #7
   140fc:	ldr	r0, [pc, #4084]	; 150f8 <bt_compidtostr@@Base+0x6e34>
   14100:	add	r0, pc, r0
   14104:	str	r0, [sp, #8]
   14108:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1410c:	strdeq	fp, [r0], -r2
   14110:	andeq	fp, r0, fp, lsl #8
   14114:	ldr	r0, [pc, #4080]	; 1510c <bt_compidtostr@@Base+0x6e48>
   14118:	add	r0, pc, r0
   1411c:	str	r0, [sp, #8]
   14120:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14124:	andeq	fp, r0, lr, lsl r4
   14128:	ldr	r0, [pc, #4080]	; 15120 <bt_compidtostr@@Base+0x6e5c>
   1412c:	add	r0, pc, r0
   14130:	str	r0, [sp, #8]
   14134:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14138:	andeq	fp, r0, r8, lsl r4
   1413c:	ldr	r0, [pc, #4080]	; 15134 <bt_compidtostr@@Base+0x6e70>
   14140:	add	r0, pc, r0
   14144:	str	r0, [sp, #8]
   14148:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1414c:	andeq	fp, r0, r6, lsl r4
   14150:	andeq	fp, r0, r3, lsr #8
   14154:	ldr	r0, [pc, #4092]	; 15158 <bt_compidtostr@@Base+0x6e94>
   14158:	add	r0, pc, r0
   1415c:	str	r0, [sp, #8]
   14160:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14164:	andeq	fp, r0, r2, lsr #8
   14168:	ldr	r0, [pc, #4092]	; 1516c <bt_compidtostr@@Base+0x6ea8>
   1416c:	add	r0, pc, r0
   14170:	str	r0, [sp, #8]
   14174:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14178:	andeq	fp, r0, fp, lsl r4
   1417c:	ldr	r0, [pc, #4092]	; 15180 <bt_compidtostr@@Base+0x6ebc>
   14180:	add	r0, pc, r0
   14184:	str	r0, [sp, #8]
   14188:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1418c:	andeq	fp, r0, r9, lsr #8
   14190:	andeq	fp, r0, sl, lsr #8
   14194:	ldr	r0, [pc, #4088]	; 15194 <bt_compidtostr@@Base+0x6ed0>
   14198:	add	r0, pc, r0
   1419c:	str	r0, [sp, #8]
   141a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   141a4:	andeq	fp, r0, r3, lsr r4
   141a8:	ldr	r0, [pc, #4088]	; 151a8 <bt_compidtostr@@Base+0x6ee4>
   141ac:	add	r0, pc, r0
   141b0:	str	r0, [sp, #8]
   141b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   141b8:	andeq	fp, r0, r2, asr #8
   141bc:	ldr	r0, [pc, #4088]	; 151bc <bt_compidtostr@@Base+0x6ef8>
   141c0:	add	r0, pc, r0
   141c4:	str	r0, [sp, #8]
   141c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   141cc:	andeq	fp, r0, lr, lsr r4
   141d0:	andeq	fp, r0, ip, asr #8
   141d4:	ldr	r0, [pc, #4084]	; 151d0 <bt_compidtostr@@Base+0x6f0c>
   141d8:	add	r0, pc, r0
   141dc:	str	r0, [sp, #8]
   141e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   141e4:	andeq	fp, r0, pc, asr #8
   141e8:	ldr	r0, [pc, #4084]	; 151e4 <bt_compidtostr@@Base+0x6f20>
   141ec:	add	r0, pc, r0
   141f0:	str	r0, [sp, #8]
   141f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   141f8:	andeq	fp, r0, r2, asr r4
   141fc:	ldr	r0, [pc, #4084]	; 151f8 <bt_compidtostr@@Base+0x6f34>
   14200:	add	r0, pc, r0
   14204:	str	r0, [sp, #8]
   14208:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1420c:	andeq	fp, r0, r2, asr r4
   14210:	andeq	fp, r0, fp, asr r4
   14214:	ldr	r0, [pc, #4080]	; 1520c <bt_compidtostr@@Base+0x6f48>
   14218:	add	r0, pc, r0
   1421c:	str	r0, [sp, #8]
   14220:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14224:	andeq	fp, r0, fp, asr r4
   14228:	ldr	r0, [pc, #4080]	; 15220 <bt_compidtostr@@Base+0x6f5c>
   1422c:	add	r0, pc, r0
   14230:	str	r0, [sp, #8]
   14234:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14238:	andeq	fp, r0, r8, asr r4
   1423c:	ldr	r0, [pc, #4080]	; 15234 <bt_compidtostr@@Base+0x6f70>
   14240:	add	r0, pc, r0
   14244:	str	r0, [sp, #8]
   14248:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1424c:	andeq	fp, r0, fp, asr r4
   14250:	andeq	fp, r0, sp, asr r4
   14254:	ldr	r0, [pc, #4092]	; 15258 <bt_compidtostr@@Base+0x6f94>
   14258:	add	r0, pc, r0
   1425c:	str	r0, [sp, #8]
   14260:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14264:	andeq	fp, r0, r1, ror r4
   14268:	ldr	r0, [pc, #4092]	; 1526c <bt_compidtostr@@Base+0x6fa8>
   1426c:	add	r0, pc, r0
   14270:	str	r0, [sp, #8]
   14274:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14278:	andeq	fp, r0, r7, lsl #9
   1427c:	ldr	r0, [pc, #4092]	; 15280 <bt_compidtostr@@Base+0x6fbc>
   14280:	add	r0, pc, r0
   14284:	str	r0, [sp, #8]
   14288:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1428c:	andeq	fp, r0, r3, lsl #9
   14290:	andeq	fp, r0, ip, lsl #9
   14294:	ldr	r0, [pc, #4088]	; 15294 <bt_compidtostr@@Base+0x6fd0>
   14298:	add	r0, pc, r0
   1429c:	str	r0, [sp, #8]
   142a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   142a4:	muleq	r0, r8, r4
   142a8:	ldr	r0, [pc, #4088]	; 152a8 <bt_compidtostr@@Base+0x6fe4>
   142ac:	add	r0, pc, r0
   142b0:	str	r0, [sp, #8]
   142b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   142b8:	andeq	fp, r0, r6, lsr #9
   142bc:	ldr	r0, [pc, #4088]	; 152bc <bt_compidtostr@@Base+0x6ff8>
   142c0:	add	r0, pc, r0
   142c4:	str	r0, [sp, #8]
   142c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   142cc:			; <UNDEFINED> instruction: 0x0000b4b1
   142d0:	andeq	fp, r0, r3, asr #9
   142d4:	ldr	r0, [pc, #4084]	; 152d0 <bt_compidtostr@@Base+0x700c>
   142d8:	add	r0, pc, r0
   142dc:	str	r0, [sp, #8]
   142e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   142e4:	andeq	fp, r0, r8, asr #9
   142e8:	ldr	r0, [pc, #4084]	; 152e4 <bt_compidtostr@@Base+0x7020>
   142ec:	add	r0, pc, r0
   142f0:	str	r0, [sp, #8]
   142f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   142f8:	andeq	fp, r0, r8, asr #9
   142fc:	ldr	r0, [pc, #4084]	; 152f8 <bt_compidtostr@@Base+0x7034>
   14300:	add	r0, pc, r0
   14304:	str	r0, [sp, #8]
   14308:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1430c:	andeq	fp, r0, fp, asr #9
   14310:	ldrdeq	fp, [r0], -r0
   14314:	ldr	r0, [pc, #4080]	; 1530c <bt_compidtostr@@Base+0x7048>
   14318:	add	r0, pc, r0
   1431c:	str	r0, [sp, #8]
   14320:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14324:	andeq	fp, r0, pc, asr #9
   14328:	ldr	r0, [pc, #4080]	; 15320 <bt_compidtostr@@Base+0x705c>
   1432c:	add	r0, pc, r0
   14330:	str	r0, [sp, #8]
   14334:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14338:	andeq	fp, r0, lr, asr #9
   1433c:	ldr	r0, [pc, #4080]	; 15334 <bt_compidtostr@@Base+0x7070>
   14340:	add	r0, pc, r0
   14344:	str	r0, [sp, #8]
   14348:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1434c:	ldrdeq	fp, [r0], -r9
   14350:	andeq	fp, r0, r1, ror #9
   14354:	ldr	r0, [pc, #4092]	; 15358 <bt_compidtostr@@Base+0x7094>
   14358:	add	r0, pc, r0
   1435c:	str	r0, [sp, #8]
   14360:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14364:	ldrdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   14368:	ldr	r0, [pc, #4092]	; 1536c <bt_compidtostr@@Base+0x70a8>
   1436c:	add	r0, pc, r0
   14370:	str	r0, [sp, #8]
   14374:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14378:	ldrdeq	fp, [r0], -sp
   1437c:	ldr	r0, [pc, #4092]	; 15380 <bt_compidtostr@@Base+0x70bc>
   14380:	add	r0, pc, r0
   14384:	str	r0, [sp, #8]
   14388:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1438c:	ldrdeq	fp, [r0], -ip
   14390:	andeq	fp, r0, r2, ror #9
   14394:	ldr	r0, [pc, #4088]	; 15394 <bt_compidtostr@@Base+0x70d0>
   14398:	add	r0, pc, r0
   1439c:	str	r0, [sp, #8]
   143a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   143a4:	andeq	fp, r0, r0, ror #9
   143a8:	ldr	r0, [pc, #4088]	; 153a8 <bt_compidtostr@@Base+0x70e4>
   143ac:	add	r0, pc, r0
   143b0:	str	r0, [sp, #8]
   143b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   143b8:	andeq	fp, r0, r1, ror #9
   143bc:	ldr	r0, [pc, #4088]	; 153bc <bt_compidtostr@@Base+0x70f8>
   143c0:	add	r0, pc, r0
   143c4:	str	r0, [sp, #8]
   143c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   143cc:	strdeq	fp, [r0], -r0
   143d0:	andeq	fp, r0, pc, ror #9
   143d4:	ldr	r0, [pc, #4084]	; 153d0 <bt_compidtostr@@Base+0x710c>
   143d8:	add	r0, pc, r0
   143dc:	str	r0, [sp, #8]
   143e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   143e4:	andeq	fp, r0, r0, lsl #10
   143e8:	ldr	r0, [pc, #4084]	; 153e4 <bt_compidtostr@@Base+0x7120>
   143ec:	add	r0, pc, r0
   143f0:	str	r0, [sp, #8]
   143f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   143f8:	strdeq	fp, [r0], -r9
   143fc:	ldr	r0, [pc, #4084]	; 153f8 <bt_compidtostr@@Base+0x7134>
   14400:	add	r0, pc, r0
   14404:	str	r0, [sp, #8]
   14408:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1440c:	strdeq	fp, [r0], -r6
   14410:	strdeq	fp, [r0], -r5
   14414:	ldr	r0, [pc, #4080]	; 1540c <bt_compidtostr@@Base+0x7148>
   14418:	add	r0, pc, r0
   1441c:	str	r0, [sp, #8]
   14420:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14424:	andeq	fp, r0, pc, lsl #10
   14428:	ldr	r0, [pc, #4080]	; 15420 <bt_compidtostr@@Base+0x715c>
   1442c:	add	r0, pc, r0
   14430:	str	r0, [sp, #8]
   14434:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14438:	andeq	fp, r0, r0, lsl r5
   1443c:	ldr	r0, [pc, #4080]	; 15434 <bt_compidtostr@@Base+0x7170>
   14440:	add	r0, pc, r0
   14444:	str	r0, [sp, #8]
   14448:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1444c:	andeq	fp, r0, sl, lsl #10
   14450:	andeq	fp, r0, r7, lsl r5
   14454:	ldr	r0, [pc, #4092]	; 15458 <bt_compidtostr@@Base+0x7194>
   14458:	add	r0, pc, r0
   1445c:	str	r0, [sp, #8]
   14460:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14464:	andeq	fp, r0, r0, lsr #10
   14468:	ldr	r0, [pc, #4092]	; 1546c <bt_compidtostr@@Base+0x71a8>
   1446c:	add	r0, pc, r0
   14470:	str	r0, [sp, #8]
   14474:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14478:	andeq	fp, r0, r3, lsr #10
   1447c:	ldr	r0, [pc, #4092]	; 15480 <bt_compidtostr@@Base+0x71bc>
   14480:	add	r0, pc, r0
   14484:	str	r0, [sp, #8]
   14488:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1448c:	andeq	fp, r0, lr, lsl r5
   14490:	andeq	fp, r0, sl, lsl r5
   14494:	ldr	r0, [pc, #4088]	; 15494 <bt_compidtostr@@Base+0x71d0>
   14498:	add	r0, pc, r0
   1449c:	str	r0, [sp, #8]
   144a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   144a4:	andeq	fp, r0, r4, lsr #10
   144a8:	ldr	r0, [pc, #4088]	; 154a8 <bt_compidtostr@@Base+0x71e4>
   144ac:	add	r0, pc, r0
   144b0:	str	r0, [sp, #8]
   144b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   144b8:	andeq	fp, r0, r9, lsr #10
   144bc:	ldr	r0, [pc, #4088]	; 154bc <bt_compidtostr@@Base+0x71f8>
   144c0:	add	r0, pc, r0
   144c4:	str	r0, [sp, #8]
   144c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   144cc:	andeq	fp, r0, r9, lsr #10
   144d0:	andeq	fp, r0, r2, lsr r5
   144d4:	ldr	r0, [pc, #4084]	; 154d0 <bt_compidtostr@@Base+0x720c>
   144d8:	add	r0, pc, r0
   144dc:	str	r0, [sp, #8]
   144e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   144e4:	andeq	fp, r0, r4, asr #10
   144e8:	ldr	r0, [pc, #4084]	; 154e4 <bt_compidtostr@@Base+0x7220>
   144ec:	add	r0, pc, r0
   144f0:	str	r0, [sp, #8]
   144f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   144f8:	andeq	fp, r0, r3, asr #10
   144fc:	ldr	r0, [pc, #4084]	; 154f8 <bt_compidtostr@@Base+0x7234>
   14500:	add	r0, pc, r0
   14504:	str	r0, [sp, #8]
   14508:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1450c:	andeq	fp, r0, r4, asr r5
   14510:	andeq	fp, r0, r1, asr r5
   14514:	ldr	r0, [pc, #4080]	; 1550c <bt_compidtostr@@Base+0x7248>
   14518:	add	r0, pc, r0
   1451c:	str	r0, [sp, #8]
   14520:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14524:	andeq	fp, r0, pc, asr r5
   14528:	ldr	r0, [pc, #4080]	; 15520 <bt_compidtostr@@Base+0x725c>
   1452c:	add	r0, pc, r0
   14530:	str	r0, [sp, #8]
   14534:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14538:	andeq	fp, r0, r9, ror #10
   1453c:	ldr	r0, [pc, #4080]	; 15534 <bt_compidtostr@@Base+0x7270>
   14540:	add	r0, pc, r0
   14544:	str	r0, [sp, #8]
   14548:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1454c:	andeq	fp, r0, sp, ror #10
   14550:	andeq	fp, r0, lr, ror #10
   14554:	ldr	r0, [pc, #4092]	; 15558 <bt_compidtostr@@Base+0x7294>
   14558:	add	r0, pc, r0
   1455c:	str	r0, [sp, #8]
   14560:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14564:	andeq	fp, r0, r9, ror #10
   14568:	ldr	r0, [pc, #4092]	; 1556c <bt_compidtostr@@Base+0x72a8>
   1456c:	add	r0, pc, r0
   14570:	str	r0, [sp, #8]
   14574:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14578:	andeq	fp, r0, r4, ror r5
   1457c:	ldr	r0, [pc, #4092]	; 15580 <bt_compidtostr@@Base+0x72bc>
   14580:	add	r0, pc, r0
   14584:	str	r0, [sp, #8]
   14588:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1458c:	andeq	fp, r0, ip, ror #10
   14590:	andeq	fp, r0, fp, ror #10
   14594:	ldr	r0, [pc, #4088]	; 15594 <bt_compidtostr@@Base+0x72d0>
   14598:	add	r0, pc, r0
   1459c:	str	r0, [sp, #8]
   145a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   145a4:	andeq	fp, r0, r3, ror #10
   145a8:	ldr	r0, [pc, #4088]	; 155a8 <bt_compidtostr@@Base+0x72e4>
   145ac:	add	r0, pc, r0
   145b0:	str	r0, [sp, #8]
   145b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   145b8:	andeq	fp, r0, r3, ror r5
   145bc:	ldr	r0, [pc, #4088]	; 155bc <bt_compidtostr@@Base+0x72f8>
   145c0:	add	r0, pc, r0
   145c4:	str	r0, [sp, #8]
   145c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   145cc:			; <UNDEFINED> instruction: 0x0000b5b2
   145d0:			; <UNDEFINED> instruction: 0x0000b5b1
   145d4:	ldr	r0, [pc, #4084]	; 155d0 <bt_compidtostr@@Base+0x730c>
   145d8:	add	r0, pc, r0
   145dc:	str	r0, [sp, #8]
   145e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   145e4:	andeq	fp, r0, pc, lsr #11
   145e8:	ldr	r0, [pc, #4084]	; 155e4 <bt_compidtostr@@Base+0x7320>
   145ec:	add	r0, pc, r0
   145f0:	str	r0, [sp, #8]
   145f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   145f8:	ldrdeq	fp, [r0], -sl
   145fc:	ldr	r0, [pc, #4084]	; 155f8 <bt_compidtostr@@Base+0x7334>
   14600:	add	r0, pc, r0
   14604:	str	r0, [sp, #8]
   14608:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1460c:	andeq	fp, r0, r3, ror #11
   14610:	strdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   14614:	ldr	r0, [pc, #4080]	; 1560c <bt_compidtostr@@Base+0x7348>
   14618:	add	r0, pc, r0
   1461c:	str	r0, [sp, #8]
   14620:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14624:	strdeq	fp, [r0], -sp
   14628:	ldr	r0, [pc, #4080]	; 15620 <bt_compidtostr@@Base+0x735c>
   1462c:	add	r0, pc, r0
   14630:	str	r0, [sp, #8]
   14634:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14638:	andeq	fp, r0, r9, lsl #12
   1463c:	ldr	r0, [pc, #4080]	; 15634 <bt_compidtostr@@Base+0x7370>
   14640:	add	r0, pc, r0
   14644:	str	r0, [sp, #8]
   14648:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1464c:	andeq	fp, r0, r1, lsl r6
   14650:	andeq	fp, r0, r4, lsl r6
   14654:	ldr	r0, [pc, #4092]	; 15658 <bt_compidtostr@@Base+0x7394>
   14658:	add	r0, pc, r0
   1465c:	str	r0, [sp, #8]
   14660:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14664:	andeq	fp, r0, r9, lsl r6
   14668:	ldr	r0, [pc, #4092]	; 1566c <bt_compidtostr@@Base+0x73a8>
   1466c:	add	r0, pc, r0
   14670:	str	r0, [sp, #8]
   14674:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14678:	andeq	fp, r0, sp, lsl r6
   1467c:	ldr	r0, [pc, #4092]	; 15680 <bt_compidtostr@@Base+0x73bc>
   14680:	add	r0, pc, r0
   14684:	str	r0, [sp, #8]
   14688:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1468c:	andeq	fp, r0, fp, lsl r6
   14690:	andeq	fp, r0, r3, lsr r6
   14694:	ldr	r0, [pc, #4088]	; 15694 <bt_compidtostr@@Base+0x73d0>
   14698:	add	r0, pc, r0
   1469c:	str	r0, [sp, #8]
   146a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   146a4:	andeq	fp, r0, fp, lsr #12
   146a8:	ldr	r0, [pc, #4088]	; 156a8 <bt_compidtostr@@Base+0x73e4>
   146ac:	add	r0, pc, r0
   146b0:	str	r0, [sp, #8]
   146b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   146b8:	andeq	fp, r0, sp, asr #12
   146bc:	ldr	r0, [pc, #4088]	; 156bc <bt_compidtostr@@Base+0x73f8>
   146c0:	add	r0, pc, r0
   146c4:	str	r0, [sp, #8]
   146c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   146cc:	andeq	fp, r0, fp, asr #12
   146d0:	andeq	fp, r0, r9, asr #12
   146d4:	ldr	r0, [pc, #4084]	; 156d0 <bt_compidtostr@@Base+0x740c>
   146d8:	add	r0, pc, r0
   146dc:	str	r0, [sp, #8]
   146e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   146e4:	andeq	fp, r0, sl, asr #12
   146e8:	ldr	r0, [pc, #4084]	; 156e4 <bt_compidtostr@@Base+0x7420>
   146ec:	add	r0, pc, r0
   146f0:	str	r0, [sp, #8]
   146f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   146f8:	andeq	fp, r0, r4, asr #12
   146fc:	ldr	r0, [pc, #4084]	; 156f8 <bt_compidtostr@@Base+0x7434>
   14700:	add	r0, pc, r0
   14704:	str	r0, [sp, #8]
   14708:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1470c:	andeq	fp, r0, r7, asr r6
   14710:	andeq	fp, r0, ip, asr r6
   14714:	ldr	r0, [pc, #4080]	; 1570c <bt_compidtostr@@Base+0x7448>
   14718:	add	r0, pc, r0
   1471c:	str	r0, [sp, #8]
   14720:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14724:	andeq	fp, r0, r6, ror #12
   14728:	ldr	r0, [pc, #4080]	; 15720 <bt_compidtostr@@Base+0x745c>
   1472c:	add	r0, pc, r0
   14730:	str	r0, [sp, #8]
   14734:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14738:	andeq	fp, r0, r6, ror #12
   1473c:	ldr	r0, [pc, #4080]	; 15734 <bt_compidtostr@@Base+0x7470>
   14740:	add	r0, pc, r0
   14744:	str	r0, [sp, #8]
   14748:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1474c:	andeq	fp, r0, r0, ror #12
   14750:	andeq	fp, r0, r1, ror #12
   14754:	ldr	r0, [pc, #4092]	; 15758 <bt_compidtostr@@Base+0x7494>
   14758:	add	r0, pc, r0
   1475c:	str	r0, [sp, #8]
   14760:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14764:	andeq	fp, r0, r2, ror #12
   14768:	ldr	r0, [pc, #4092]	; 1576c <bt_compidtostr@@Base+0x74a8>
   1476c:	add	r0, pc, r0
   14770:	str	r0, [sp, #8]
   14774:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14778:	andeq	fp, r0, r6, ror #12
   1477c:	ldr	r0, [pc, #4092]	; 15780 <bt_compidtostr@@Base+0x74bc>
   14780:	add	r0, pc, r0
   14784:	str	r0, [sp, #8]
   14788:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1478c:	andeq	fp, r0, sl, ror #12
   14790:	andeq	fp, r0, r0, ror r6
   14794:	ldr	r0, [pc, #4088]	; 15794 <bt_compidtostr@@Base+0x74d0>
   14798:	add	r0, pc, r0
   1479c:	str	r0, [sp, #8]
   147a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   147a4:	andeq	fp, r0, lr, ror #12
   147a8:	ldr	r0, [pc, #4088]	; 157a8 <bt_compidtostr@@Base+0x74e4>
   147ac:	add	r0, pc, r0
   147b0:	str	r0, [sp, #8]
   147b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   147b8:	andeq	fp, r0, pc, ror r6
   147bc:	ldr	r0, [pc, #4088]	; 157bc <bt_compidtostr@@Base+0x74f8>
   147c0:	add	r0, pc, r0
   147c4:	str	r0, [sp, #8]
   147c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   147cc:	andeq	fp, r0, r4, lsl #13
   147d0:	andeq	fp, r0, sp, lsl #13
   147d4:	ldr	r0, [pc, #4084]	; 157d0 <bt_compidtostr@@Base+0x750c>
   147d8:	add	r0, pc, r0
   147dc:	str	r0, [sp, #8]
   147e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   147e4:	andeq	fp, r0, sl, lsl #13
   147e8:	ldr	r0, [pc, #4084]	; 157e4 <bt_compidtostr@@Base+0x7520>
   147ec:	add	r0, pc, r0
   147f0:	str	r0, [sp, #8]
   147f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   147f8:	andeq	fp, r0, r2, lsl #13
   147fc:	ldr	r0, [pc, #4084]	; 157f8 <bt_compidtostr@@Base+0x7534>
   14800:	add	r0, pc, r0
   14804:	str	r0, [sp, #8]
   14808:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1480c:	andeq	fp, r0, ip, lsl #13
   14810:	muleq	r0, r5, r6
   14814:	ldr	r0, [pc, #4080]	; 1580c <bt_compidtostr@@Base+0x7548>
   14818:	add	r0, pc, r0
   1481c:	str	r0, [sp, #8]
   14820:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14824:	andeq	fp, r0, pc, lsl #13
   14828:	ldr	r0, [pc, #4080]	; 15820 <bt_compidtostr@@Base+0x755c>
   1482c:	add	r0, pc, r0
   14830:	str	r0, [sp, #8]
   14834:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14838:	muleq	r0, pc, r6	; <UNPREDICTABLE>
   1483c:	ldr	r0, [pc, #4080]	; 15834 <bt_compidtostr@@Base+0x7570>
   14840:	add	r0, pc, r0
   14844:	str	r0, [sp, #8]
   14848:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1484c:	andeq	fp, r0, r8, lsr #13
   14850:	andeq	fp, r0, r7, lsr #13
   14854:	ldr	r0, [pc, #4092]	; 15858 <bt_compidtostr@@Base+0x7594>
   14858:	add	r0, pc, r0
   1485c:	str	r0, [sp, #8]
   14860:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14864:	andeq	fp, r0, sl, lsr #13
   14868:	ldr	r0, [pc, #4092]	; 1586c <bt_compidtostr@@Base+0x75a8>
   1486c:	add	r0, pc, r0
   14870:	str	r0, [sp, #8]
   14874:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14878:	andeq	fp, r0, r5, lsr #13
   1487c:	ldr	r0, [pc, #4092]	; 15880 <bt_compidtostr@@Base+0x75bc>
   14880:	add	r0, pc, r0
   14884:	str	r0, [sp, #8]
   14888:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1488c:			; <UNDEFINED> instruction: 0x0000b6bd
   14890:	andeq	fp, r0, r4, asr #13
   14894:	ldr	r0, [pc, #4088]	; 15894 <bt_compidtostr@@Base+0x75d0>
   14898:	add	r0, pc, r0
   1489c:	str	r0, [sp, #8]
   148a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   148a4:	andeq	fp, r0, lr, asr #13
   148a8:	ldr	r0, [pc, #4088]	; 158a8 <bt_compidtostr@@Base+0x75e4>
   148ac:	add	r0, pc, r0
   148b0:	str	r0, [sp, #8]
   148b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   148b8:	ldrdeq	fp, [r0], -sl
   148bc:	ldr	r0, [pc, #4088]	; 158bc <bt_compidtostr@@Base+0x75f8>
   148c0:	add	r0, pc, r0
   148c4:	str	r0, [sp, #8]
   148c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   148cc:	ldrdeq	fp, [r0], -r9
   148d0:	ldrdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   148d4:	ldr	r0, [pc, #4084]	; 158d0 <bt_compidtostr@@Base+0x760c>
   148d8:	add	r0, pc, r0
   148dc:	str	r0, [sp, #8]
   148e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   148e4:	ldrdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   148e8:	ldr	r0, [pc, #4084]	; 158e4 <bt_compidtostr@@Base+0x7620>
   148ec:	add	r0, pc, r0
   148f0:	str	r0, [sp, #8]
   148f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   148f8:	andeq	fp, r0, r7, ror #13
   148fc:	ldr	r0, [pc, #4084]	; 158f8 <bt_compidtostr@@Base+0x7634>
   14900:	add	r0, pc, r0
   14904:	str	r0, [sp, #8]
   14908:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1490c:	strdeq	fp, [r0], -r7
   14910:	andeq	fp, r0, r2, lsl r7
   14914:	ldr	r0, [pc, #4080]	; 1590c <bt_compidtostr@@Base+0x7648>
   14918:	add	r0, pc, r0
   1491c:	str	r0, [sp, #8]
   14920:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14924:	andeq	fp, r0, sp, lsl #14
   14928:	ldr	r0, [pc, #4080]	; 15920 <bt_compidtostr@@Base+0x765c>
   1492c:	add	r0, pc, r0
   14930:	str	r0, [sp, #8]
   14934:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14938:	andeq	fp, r0, r7, lsl #14
   1493c:	ldr	r0, [pc, #4080]	; 15934 <bt_compidtostr@@Base+0x7670>
   14940:	add	r0, pc, r0
   14944:	str	r0, [sp, #8]
   14948:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1494c:	andeq	fp, r0, r6, lsl #14
   14950:	andeq	fp, r0, r1, lsl r7
   14954:	ldr	r0, [pc, #4092]	; 15958 <bt_compidtostr@@Base+0x7694>
   14958:	add	r0, pc, r0
   1495c:	str	r0, [sp, #8]
   14960:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14964:	andeq	fp, r0, fp, lsl #14
   14968:	ldr	r0, [pc, #4092]	; 1596c <bt_compidtostr@@Base+0x76a8>
   1496c:	add	r0, pc, r0
   14970:	str	r0, [sp, #8]
   14974:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14978:	andeq	fp, r0, r6, lsl #14
   1497c:	ldr	r0, [pc, #4092]	; 15980 <bt_compidtostr@@Base+0x76bc>
   14980:	add	r0, pc, r0
   14984:	str	r0, [sp, #8]
   14988:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1498c:	strdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   14990:	strdeq	fp, [r0], -r6
   14994:	ldr	r0, [pc, #4088]	; 15994 <bt_compidtostr@@Base+0x76d0>
   14998:	add	r0, pc, r0
   1499c:	str	r0, [sp, #8]
   149a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   149a4:	andeq	fp, r0, fp, ror #13
   149a8:	ldr	r0, [pc, #4088]	; 159a8 <bt_compidtostr@@Base+0x76e4>
   149ac:	add	r0, pc, r0
   149b0:	str	r0, [sp, #8]
   149b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   149b8:	andeq	fp, r0, r7, ror #13
   149bc:	ldr	r0, [pc, #4088]	; 159bc <bt_compidtostr@@Base+0x76f8>
   149c0:	add	r0, pc, r0
   149c4:	str	r0, [sp, #8]
   149c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   149cc:	andeq	fp, r0, r9, ror #13
   149d0:	strdeq	fp, [r0], -r3
   149d4:	ldr	r0, [pc, #4084]	; 159d0 <bt_compidtostr@@Base+0x770c>
   149d8:	add	r0, pc, r0
   149dc:	str	r0, [sp, #8]
   149e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   149e4:	strdeq	fp, [r0], -r7
   149e8:	ldr	r0, [pc, #4084]	; 159e4 <bt_compidtostr@@Base+0x7720>
   149ec:	add	r0, pc, r0
   149f0:	str	r0, [sp, #8]
   149f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   149f8:	strdeq	fp, [r0], -r1
   149fc:	ldr	r0, [pc, #4084]	; 159f8 <bt_compidtostr@@Base+0x7734>
   14a00:	add	r0, pc, r0
   14a04:	str	r0, [sp, #8]
   14a08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a0c:	andeq	fp, r0, lr, ror #13
   14a10:	strdeq	fp, [r0], -r8
   14a14:	ldr	r0, [pc, #4080]	; 15a0c <bt_compidtostr@@Base+0x7748>
   14a18:	add	r0, pc, r0
   14a1c:	str	r0, [sp, #8]
   14a20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a24:	andeq	fp, r0, r2, lsl #14
   14a28:	ldr	r0, [pc, #4080]	; 15a20 <bt_compidtostr@@Base+0x775c>
   14a2c:	add	r0, pc, r0
   14a30:	str	r0, [sp, #8]
   14a34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a38:	andeq	fp, r0, r8, lsl r7
   14a3c:	ldr	r0, [pc, #4080]	; 15a34 <bt_compidtostr@@Base+0x7770>
   14a40:	add	r0, pc, r0
   14a44:	str	r0, [sp, #8]
   14a48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a4c:	andeq	fp, r0, r2, lsl r7
   14a50:	andeq	fp, r0, pc, lsl r7
   14a54:	ldr	r0, [pc, #4092]	; 15a58 <bt_compidtostr@@Base+0x7794>
   14a58:	add	r0, pc, r0
   14a5c:	str	r0, [sp, #8]
   14a60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a64:	andeq	fp, r0, r5, lsr #14
   14a68:	ldr	r0, [pc, #4092]	; 15a6c <bt_compidtostr@@Base+0x77a8>
   14a6c:	add	r0, pc, r0
   14a70:	str	r0, [sp, #8]
   14a74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a78:	andeq	fp, r0, r1, lsr r7
   14a7c:	ldr	r0, [pc, #4092]	; 15a80 <bt_compidtostr@@Base+0x77bc>
   14a80:	add	r0, pc, r0
   14a84:	str	r0, [sp, #8]
   14a88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14a8c:	andeq	fp, r0, r6, asr #14
   14a90:	andeq	fp, r0, fp, asr #14
   14a94:	ldr	r0, [pc, #4088]	; 15a94 <bt_compidtostr@@Base+0x77d0>
   14a98:	add	r0, pc, r0
   14a9c:	str	r0, [sp, #8]
   14aa0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14aa4:	andeq	fp, r0, r5, asr #14
   14aa8:	ldr	r0, [pc, #4088]	; 15aa8 <bt_compidtostr@@Base+0x77e4>
   14aac:	add	r0, pc, r0
   14ab0:	str	r0, [sp, #8]
   14ab4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ab8:	andeq	fp, r0, r3, asr #14
   14abc:	ldr	r0, [pc, #4088]	; 15abc <bt_compidtostr@@Base+0x77f8>
   14ac0:	add	r0, pc, r0
   14ac4:	str	r0, [sp, #8]
   14ac8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14acc:	andeq	fp, r0, r4, asr #14
   14ad0:	andeq	fp, r0, r8, asr #14
   14ad4:	ldr	r0, [pc, #4084]	; 15ad0 <bt_compidtostr@@Base+0x780c>
   14ad8:	add	r0, pc, r0
   14adc:	str	r0, [sp, #8]
   14ae0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ae4:	andeq	fp, r0, r2, asr #14
   14ae8:	ldr	r0, [pc, #4084]	; 15ae4 <bt_compidtostr@@Base+0x7820>
   14aec:	add	r0, pc, r0
   14af0:	str	r0, [sp, #8]
   14af4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14af8:	andeq	fp, r0, r8, asr #14
   14afc:	ldr	r0, [pc, #4084]	; 15af8 <bt_compidtostr@@Base+0x7834>
   14b00:	add	r0, pc, r0
   14b04:	str	r0, [sp, #8]
   14b08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b0c:	andeq	fp, r0, pc, lsr r7
   14b10:	andeq	fp, r0, fp, lsr r7
   14b14:	ldr	r0, [pc, #4080]	; 15b0c <bt_compidtostr@@Base+0x7848>
   14b18:	add	r0, pc, r0
   14b1c:	str	r0, [sp, #8]
   14b20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b24:	andeq	fp, r0, r8, lsr r7
   14b28:	ldr	r0, [pc, #4080]	; 15b20 <bt_compidtostr@@Base+0x785c>
   14b2c:	add	r0, pc, r0
   14b30:	str	r0, [sp, #8]
   14b34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b38:	andeq	fp, r0, ip, lsr r7
   14b3c:	ldr	r0, [pc, #4080]	; 15b34 <bt_compidtostr@@Base+0x7870>
   14b40:	add	r0, pc, r0
   14b44:	str	r0, [sp, #8]
   14b48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b4c:	andeq	fp, r0, pc, lsr r7
   14b50:	andeq	fp, r0, lr, asr #14
   14b54:	ldr	r0, [pc, #4092]	; 15b58 <bt_compidtostr@@Base+0x7894>
   14b58:	add	r0, pc, r0
   14b5c:	str	r0, [sp, #8]
   14b60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b64:	andeq	fp, r0, r8, asr #14
   14b68:	ldr	r0, [pc, #4092]	; 15b6c <bt_compidtostr@@Base+0x78a8>
   14b6c:	add	r0, pc, r0
   14b70:	str	r0, [sp, #8]
   14b74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b78:	andeq	fp, r0, r8, asr #14
   14b7c:	ldr	r0, [pc, #4092]	; 15b80 <bt_compidtostr@@Base+0x78bc>
   14b80:	add	r0, pc, r0
   14b84:	str	r0, [sp, #8]
   14b88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14b8c:	andeq	fp, r0, sl, asr #14
   14b90:	andeq	fp, r0, r9, asr #14
   14b94:	ldr	r0, [pc, #4088]	; 15b94 <bt_compidtostr@@Base+0x78d0>
   14b98:	add	r0, pc, r0
   14b9c:	str	r0, [sp, #8]
   14ba0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ba4:	andeq	fp, r0, r3, asr r7
   14ba8:	ldr	r0, [pc, #4088]	; 15ba8 <bt_compidtostr@@Base+0x78e4>
   14bac:	add	r0, pc, r0
   14bb0:	str	r0, [sp, #8]
   14bb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14bb8:	andeq	fp, r0, fp, asr r7
   14bbc:	ldr	r0, [pc, #4088]	; 15bbc <bt_compidtostr@@Base+0x78f8>
   14bc0:	add	r0, pc, r0
   14bc4:	str	r0, [sp, #8]
   14bc8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14bcc:	andeq	fp, r0, r2, ror #14
   14bd0:	andeq	fp, r0, r3, ror #14
   14bd4:	ldr	r0, [pc, #4084]	; 15bd0 <bt_compidtostr@@Base+0x790c>
   14bd8:	add	r0, pc, r0
   14bdc:	str	r0, [sp, #8]
   14be0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14be4:	andeq	fp, r0, r0, ror r7
   14be8:	ldr	r0, [pc, #4084]	; 15be4 <bt_compidtostr@@Base+0x7920>
   14bec:	add	r0, pc, r0
   14bf0:	str	r0, [sp, #8]
   14bf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14bf8:	andeq	fp, r0, r2, ror r7
   14bfc:	ldr	r0, [pc, #4084]	; 15bf8 <bt_compidtostr@@Base+0x7934>
   14c00:	add	r0, pc, r0
   14c04:	str	r0, [sp, #8]
   14c08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c0c:	andeq	fp, r0, pc, ror #14
   14c10:	andeq	fp, r0, r9, ror r7
   14c14:	ldr	r0, [pc, #4080]	; 15c0c <bt_compidtostr@@Base+0x7948>
   14c18:	add	r0, pc, r0
   14c1c:	str	r0, [sp, #8]
   14c20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c24:	muleq	r0, sl, r7
   14c28:	ldr	r0, [pc, #4080]	; 15c20 <bt_compidtostr@@Base+0x795c>
   14c2c:	add	r0, pc, r0
   14c30:	str	r0, [sp, #8]
   14c34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c38:	muleq	r0, sp, r7
   14c3c:	ldr	r0, [pc, #4080]	; 15c34 <bt_compidtostr@@Base+0x7970>
   14c40:	add	r0, pc, r0
   14c44:	str	r0, [sp, #8]
   14c48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c4c:	muleq	r0, fp, r7
   14c50:	muleq	r0, r9, r7
   14c54:	ldr	r0, [pc, #4092]	; 15c58 <bt_compidtostr@@Base+0x7994>
   14c58:	add	r0, pc, r0
   14c5c:	str	r0, [sp, #8]
   14c60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c64:	muleq	r0, fp, r7
   14c68:	ldr	r0, [pc, #4092]	; 15c6c <bt_compidtostr@@Base+0x79a8>
   14c6c:	add	r0, pc, r0
   14c70:	str	r0, [sp, #8]
   14c74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c78:	andeq	fp, r0, r1, lsr #15
   14c7c:	ldr	r0, [pc, #4092]	; 15c80 <bt_compidtostr@@Base+0x79bc>
   14c80:	add	r0, pc, r0
   14c84:	str	r0, [sp, #8]
   14c88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14c8c:	andeq	fp, r0, r4, lsr #15
   14c90:	muleq	r0, pc, r7	; <UNPREDICTABLE>
   14c94:	ldr	r0, [pc, #4088]	; 15c94 <bt_compidtostr@@Base+0x79d0>
   14c98:	add	r0, pc, r0
   14c9c:	str	r0, [sp, #8]
   14ca0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ca4:	muleq	r0, pc, r7	; <UNPREDICTABLE>
   14ca8:	ldr	r0, [pc, #4088]	; 15ca8 <bt_compidtostr@@Base+0x79e4>
   14cac:	add	r0, pc, r0
   14cb0:	str	r0, [sp, #8]
   14cb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14cb8:	muleq	r0, ip, r7
   14cbc:	ldr	r0, [pc, #4088]	; 15cbc <bt_compidtostr@@Base+0x79f8>
   14cc0:	add	r0, pc, r0
   14cc4:	str	r0, [sp, #8]
   14cc8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ccc:	muleq	r0, pc, r7	; <UNPREDICTABLE>
   14cd0:	andeq	r9, r0, ip, lsl #18
   14cd4:	ldr	r0, [pc, #4084]	; 15cd0 <bt_compidtostr@@Base+0x7a0c>
   14cd8:	add	r0, pc, r0
   14cdc:	str	r0, [sp, #8]
   14ce0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ce4:	muleq	r0, r3, r7
   14ce8:	ldr	r0, [pc, #4084]	; 15ce4 <bt_compidtostr@@Base+0x7a20>
   14cec:	add	r0, pc, r0
   14cf0:	str	r0, [sp, #8]
   14cf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14cf8:	muleq	r0, r2, r7
   14cfc:	ldr	r0, [pc, #4084]	; 15cf8 <bt_compidtostr@@Base+0x7a34>
   14d00:	add	r0, pc, r0
   14d04:	str	r0, [sp, #8]
   14d08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d0c:	muleq	r0, r2, r7
   14d10:	ldr	r0, [pc, #4084]	; 15d0c <bt_compidtostr@@Base+0x7a48>
   14d14:	add	r0, pc, r0
   14d18:	str	r0, [sp, #8]
   14d1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d20:	andeq	fp, r0, r9, lsl #15
   14d24:	ldr	r0, [pc, #4084]	; 15d20 <bt_compidtostr@@Base+0x7a5c>
   14d28:	add	r0, pc, r0
   14d2c:	str	r0, [sp, #8]
   14d30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d34:	andeq	fp, r0, r8, lsl #15
   14d38:	ldr	r0, [pc, #4084]	; 15d34 <bt_compidtostr@@Base+0x7a70>
   14d3c:	add	r0, pc, r0
   14d40:	str	r0, [sp, #8]
   14d44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d48:	ldr	r0, [pc, #4088]	; 15d48 <bt_compidtostr@@Base+0x7a84>
   14d4c:	add	r0, pc, r0
   14d50:	str	r0, [sp, #8]
   14d54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d58:	andeq	fp, r0, r3, lsl #15
   14d5c:	ldr	r0, [pc, #4088]	; 15d5c <bt_compidtostr@@Base+0x7a98>
   14d60:	add	r0, pc, r0
   14d64:	str	r0, [sp, #8]
   14d68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d6c:	andeq	fp, r0, lr, lsl #15
   14d70:	ldr	r0, [pc, #4088]	; 15d70 <bt_compidtostr@@Base+0x7aac>
   14d74:	add	r0, pc, r0
   14d78:	str	r0, [sp, #8]
   14d7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d80:	andeq	fp, r0, r6, lsr #15
   14d84:	ldr	r0, [pc, #4088]	; 15d84 <bt_compidtostr@@Base+0x7ac0>
   14d88:	add	r0, pc, r0
   14d8c:	str	r0, [sp, #8]
   14d90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14d94:	andeq	fp, r0, ip, lsr #15
   14d98:	ldr	r0, [pc, #4088]	; 15d98 <bt_compidtostr@@Base+0x7ad4>
   14d9c:	add	r0, pc, r0
   14da0:	str	r0, [sp, #8]
   14da4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14da8:			; <UNDEFINED> instruction: 0x0000b7b3
   14dac:	ldr	r0, [pc, #4088]	; 15dac <bt_compidtostr@@Base+0x7ae8>
   14db0:	add	r0, pc, r0
   14db4:	str	r0, [sp, #8]
   14db8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14dbc:			; <UNDEFINED> instruction: 0x0000b7bd
   14dc0:	ldr	r0, [pc, #4088]	; 15dc0 <bt_compidtostr@@Base+0x7afc>
   14dc4:	add	r0, pc, r0
   14dc8:	str	r0, [sp, #8]
   14dcc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14dd0:	andeq	fp, r0, sp, lsr #15
   14dd4:	ldr	r0, [pc, #4088]	; 15dd4 <bt_compidtostr@@Base+0x7b10>
   14dd8:	add	r0, pc, r0
   14ddc:	str	r0, [sp, #8]
   14de0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14de4:	andeq	fp, r0, r7, lsr #15
   14de8:	ldr	r0, [pc, #4088]	; 15de8 <bt_compidtostr@@Base+0x7b24>
   14dec:	add	r0, pc, r0
   14df0:	str	r0, [sp, #8]
   14df4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14df8:	muleq	r0, sp, r7
   14dfc:	ldr	r0, [pc, #4088]	; 15dfc <bt_compidtostr@@Base+0x7b38>
   14e00:	add	r0, pc, r0
   14e04:	str	r0, [sp, #8]
   14e08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e0c:	muleq	r0, sp, r7
   14e10:	ldr	r0, [pc, #4088]	; 15e10 <bt_compidtostr@@Base+0x7b4c>
   14e14:	add	r0, pc, r0
   14e18:	str	r0, [sp, #8]
   14e1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e20:	muleq	r0, sp, r7
   14e24:	ldr	r0, [pc, #4088]	; 15e24 <bt_compidtostr@@Base+0x7b60>
   14e28:	add	r0, pc, r0
   14e2c:	str	r0, [sp, #8]
   14e30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e34:	muleq	r0, r1, r7
   14e38:	ldr	r0, [pc, #4088]	; 15e38 <bt_compidtostr@@Base+0x7b74>
   14e3c:	add	r0, pc, r0
   14e40:	str	r0, [sp, #8]
   14e44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e48:	ldr	r0, [pc, #4092]	; 15e4c <bt_compidtostr@@Base+0x7b88>
   14e4c:	add	r0, pc, r0
   14e50:	str	r0, [sp, #8]
   14e54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e58:	muleq	r0, sl, r7
   14e5c:	ldr	r0, [pc, #4092]	; 15e60 <bt_compidtostr@@Base+0x7b9c>
   14e60:	add	r0, pc, r0
   14e64:	str	r0, [sp, #8]
   14e68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e6c:	muleq	r0, sp, r7
   14e70:	ldr	r0, [pc, #4092]	; 15e74 <bt_compidtostr@@Base+0x7bb0>
   14e74:	add	r0, pc, r0
   14e78:	str	r0, [sp, #8]
   14e7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e80:	muleq	r0, r9, r7
   14e84:	ldr	r0, [pc, #4092]	; 15e88 <bt_compidtostr@@Base+0x7bc4>
   14e88:	add	r0, pc, r0
   14e8c:	str	r0, [sp, #8]
   14e90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14e94:	andeq	fp, r0, sp, lsl #15
   14e98:	ldr	r0, [pc, #4092]	; 15e9c <bt_compidtostr@@Base+0x7bd8>
   14e9c:	add	r0, pc, r0
   14ea0:	str	r0, [sp, #8]
   14ea4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ea8:	muleq	r0, fp, r7
   14eac:	ldr	r0, [pc, #4092]	; 15eb0 <bt_compidtostr@@Base+0x7bec>
   14eb0:	add	r0, pc, r0
   14eb4:	str	r0, [sp, #8]
   14eb8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ebc:	andeq	fp, r0, sp, lsl #15
   14ec0:	ldr	r0, [pc, #4092]	; 15ec4 <bt_compidtostr@@Base+0x7c00>
   14ec4:	add	r0, pc, r0
   14ec8:	str	r0, [sp, #8]
   14ecc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ed0:	andeq	fp, r0, r1, lsl #15
   14ed4:	ldr	r0, [pc, #4092]	; 15ed8 <bt_compidtostr@@Base+0x7c14>
   14ed8:	add	r0, pc, r0
   14edc:	str	r0, [sp, #8]
   14ee0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ee4:	andeq	fp, r0, pc, ror r7
   14ee8:	ldr	r0, [pc, #4092]	; 15eec <bt_compidtostr@@Base+0x7c28>
   14eec:	add	r0, pc, r0
   14ef0:	str	r0, [sp, #8]
   14ef4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ef8:	andeq	fp, r0, r3, lsl #15
   14efc:	ldr	r0, [pc, #4092]	; 15f00 <bt_compidtostr@@Base+0x7c3c>
   14f00:	add	r0, pc, r0
   14f04:	str	r0, [sp, #8]
   14f08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f0c:	andeq	fp, r0, r1, lsl #15
   14f10:	ldr	r0, [pc, #4092]	; 15f14 <bt_compidtostr@@Base+0x7c50>
   14f14:	add	r0, pc, r0
   14f18:	str	r0, [sp, #8]
   14f1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f20:	andeq	fp, r0, r7, lsl #15
   14f24:	ldr	r0, [pc, #4092]	; 15f28 <bt_compidtostr@@Base+0x7c64>
   14f28:	add	r0, pc, r0
   14f2c:	str	r0, [sp, #8]
   14f30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f34:	andeq	fp, r0, r7, lsl #15
   14f38:	ldr	r0, [pc, #4092]	; 15f3c <bt_compidtostr@@Base+0x7c78>
   14f3c:	add	r0, pc, r0
   14f40:	str	r0, [sp, #8]
   14f44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f48:	ldr	r0, [pc, #4080]	; 15f40 <bt_compidtostr@@Base+0x7c7c>
   14f4c:	add	r0, pc, r0
   14f50:	str	r0, [sp, #8]
   14f54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f58:	andeq	fp, r0, lr, ror r7
   14f5c:	ldr	r0, [pc, #4080]	; 15f54 <bt_compidtostr@@Base+0x7c90>
   14f60:	add	r0, pc, r0
   14f64:	str	r0, [sp, #8]
   14f68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f6c:	andeq	fp, r0, r0, ror r7
   14f70:	ldr	r0, [pc, #4080]	; 15f68 <bt_compidtostr@@Base+0x7ca4>
   14f74:	add	r0, pc, r0
   14f78:	str	r0, [sp, #8]
   14f7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f80:	andeq	fp, r0, r6, ror #14
   14f84:	ldr	r0, [pc, #4080]	; 15f7c <bt_compidtostr@@Base+0x7cb8>
   14f88:	add	r0, pc, r0
   14f8c:	str	r0, [sp, #8]
   14f90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14f94:	andeq	fp, r0, lr, asr r7
   14f98:	ldr	r0, [pc, #4080]	; 15f90 <bt_compidtostr@@Base+0x7ccc>
   14f9c:	add	r0, pc, r0
   14fa0:	str	r0, [sp, #8]
   14fa4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14fa8:	andeq	fp, r0, r8, asr r7
   14fac:	ldr	r0, [pc, #4080]	; 15fa4 <bt_compidtostr@@Base+0x7ce0>
   14fb0:	add	r0, pc, r0
   14fb4:	str	r0, [sp, #8]
   14fb8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14fbc:	andeq	fp, r0, pc, asr #14
   14fc0:	ldr	r0, [pc, #4080]	; 15fb8 <bt_compidtostr@@Base+0x7cf4>
   14fc4:	add	r0, pc, r0
   14fc8:	str	r0, [sp, #8]
   14fcc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14fd0:	andeq	fp, r0, r3, asr r7
   14fd4:	ldr	r0, [pc, #4080]	; 15fcc <bt_compidtostr@@Base+0x7d08>
   14fd8:	add	r0, pc, r0
   14fdc:	str	r0, [sp, #8]
   14fe0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14fe4:	andeq	fp, r0, sp, asr #14
   14fe8:	ldr	r0, [pc, #4080]	; 15fe0 <bt_compidtostr@@Base+0x7d1c>
   14fec:	add	r0, pc, r0
   14ff0:	str	r0, [sp, #8]
   14ff4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   14ff8:	andeq	fp, r0, r5, asr #14
   14ffc:	ldr	r0, [pc, #4080]	; 15ff4 <bt_compidtostr@@Base+0x7d30>
   15000:	add	r0, pc, r0
   15004:	str	r0, [sp, #8]
   15008:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1500c:	andeq	fp, r0, r8, lsr r7
   15010:	ldr	r0, [pc, #4080]	; 16008 <bt_compidtostr@@Base+0x7d44>
   15014:	add	r0, pc, r0
   15018:	str	r0, [sp, #8]
   1501c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15020:	andeq	fp, r0, ip, lsr #14
   15024:	ldr	r0, [pc, #4080]	; 1601c <bt_compidtostr@@Base+0x7d58>
   15028:	add	r0, pc, r0
   1502c:	str	r0, [sp, #8]
   15030:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15034:	andeq	fp, r0, r8, lsr #14
   15038:	ldr	r0, [pc, #4080]	; 16030 <bt_compidtostr@@Base+0x7d6c>
   1503c:	add	r0, pc, r0
   15040:	str	r0, [sp, #8]
   15044:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15048:	ldr	r0, [pc, #4084]	; 16044 <bt_compidtostr@@Base+0x7d80>
   1504c:	add	r0, pc, r0
   15050:	str	r0, [sp, #8]
   15054:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15058:	andeq	fp, r0, sl, lsr #14
   1505c:	ldr	r0, [pc, #4084]	; 16058 <bt_compidtostr@@Base+0x7d94>
   15060:	add	r0, pc, r0
   15064:	str	r0, [sp, #8]
   15068:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1506c:	andeq	fp, r0, r9, lsr #14
   15070:	ldr	r0, [pc, #4084]	; 1606c <bt_compidtostr@@Base+0x7da8>
   15074:	add	r0, pc, r0
   15078:	str	r0, [sp, #8]
   1507c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15080:	andeq	fp, r0, r7, lsr #14
   15084:	ldr	r0, [pc, #4084]	; 16080 <bt_compidtostr@@Base+0x7dbc>
   15088:	add	r0, pc, r0
   1508c:	str	r0, [sp, #8]
   15090:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15094:	andeq	fp, r0, r2, lsr r7
   15098:	ldr	r0, [pc, #4084]	; 16094 <bt_compidtostr@@Base+0x7dd0>
   1509c:	add	r0, pc, r0
   150a0:	str	r0, [sp, #8]
   150a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   150a8:	andeq	fp, r0, r6, lsr #14
   150ac:	ldr	r0, [pc, #4084]	; 160a8 <bt_compidtostr@@Base+0x7de4>
   150b0:	add	r0, pc, r0
   150b4:	str	r0, [sp, #8]
   150b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   150bc:	andeq	fp, r0, r9, lsr #14
   150c0:	ldr	r0, [pc, #4084]	; 160bc <bt_compidtostr@@Base+0x7df8>
   150c4:	add	r0, pc, r0
   150c8:	str	r0, [sp, #8]
   150cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   150d0:	andeq	fp, r0, r2, lsr #14
   150d4:	ldr	r0, [pc, #4084]	; 160d0 <bt_compidtostr@@Base+0x7e0c>
   150d8:	add	r0, pc, r0
   150dc:	str	r0, [sp, #8]
   150e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   150e4:	andeq	fp, r0, r9, lsl r7
   150e8:	ldr	r0, [pc, #4084]	; 160e4 <bt_compidtostr@@Base+0x7e20>
   150ec:	add	r0, pc, r0
   150f0:	str	r0, [sp, #8]
   150f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   150f8:	andeq	fp, r0, r7, lsl r7
   150fc:	ldr	r0, [pc, #4084]	; 160f8 <bt_compidtostr@@Base+0x7e34>
   15100:	add	r0, pc, r0
   15104:	str	r0, [sp, #8]
   15108:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1510c:	andeq	fp, r0, r5, lsl r7
   15110:	ldr	r0, [pc, #4084]	; 1610c <bt_compidtostr@@Base+0x7e48>
   15114:	add	r0, pc, r0
   15118:	str	r0, [sp, #8]
   1511c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15120:	andeq	fp, r0, r3, lsr #14
   15124:	ldr	r0, [pc, #4084]	; 16120 <bt_compidtostr@@Base+0x7e5c>
   15128:	add	r0, pc, r0
   1512c:	str	r0, [sp, #8]
   15130:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15134:	andeq	fp, r0, r8, lsl r7
   15138:	ldr	r0, [pc, #4084]	; 16134 <bt_compidtostr@@Base+0x7e70>
   1513c:	add	r0, pc, r0
   15140:	str	r0, [sp, #8]
   15144:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15148:	ldr	r0, [pc, #4088]	; 16148 <bt_compidtostr@@Base+0x7e84>
   1514c:	add	r0, pc, r0
   15150:	str	r0, [sp, #8]
   15154:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15158:	andeq	fp, r0, r5, lsl r7
   1515c:	ldr	r0, [pc, #4088]	; 1615c <bt_compidtostr@@Base+0x7e98>
   15160:	add	r0, pc, r0
   15164:	str	r0, [sp, #8]
   15168:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1516c:	andeq	fp, r0, fp, lsl r7
   15170:	ldr	r0, [pc, #4088]	; 16170 <bt_compidtostr@@Base+0x7eac>
   15174:	add	r0, pc, r0
   15178:	str	r0, [sp, #8]
   1517c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15180:	andeq	fp, r0, r4, lsl r7
   15184:	ldr	r0, [pc, #4088]	; 16184 <bt_compidtostr@@Base+0x7ec0>
   15188:	add	r0, pc, r0
   1518c:	str	r0, [sp, #8]
   15190:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15194:	andeq	fp, r0, r6, lsr #14
   15198:	ldr	r0, [pc, #4088]	; 16198 <bt_compidtostr@@Base+0x7ed4>
   1519c:	add	r0, pc, r0
   151a0:	str	r0, [sp, #8]
   151a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   151a8:	andeq	fp, r0, r7, lsr #14
   151ac:	ldr	r0, [pc, #4088]	; 161ac <bt_compidtostr@@Base+0x7ee8>
   151b0:	add	r0, pc, r0
   151b4:	str	r0, [sp, #8]
   151b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   151bc:	andeq	fp, r0, sp, lsl r7
   151c0:	ldr	r0, [pc, #4088]	; 161c0 <bt_compidtostr@@Base+0x7efc>
   151c4:	add	r0, pc, r0
   151c8:	str	r0, [sp, #8]
   151cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   151d0:	andeq	fp, r0, pc, lsl r7
   151d4:	ldr	r0, [pc, #4088]	; 161d4 <bt_compidtostr@@Base+0x7f10>
   151d8:	add	r0, pc, r0
   151dc:	str	r0, [sp, #8]
   151e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   151e4:	andeq	fp, r0, r4, lsr #14
   151e8:	ldr	r0, [pc, #4088]	; 161e8 <bt_compidtostr@@Base+0x7f24>
   151ec:	add	r0, pc, r0
   151f0:	str	r0, [sp, #8]
   151f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   151f8:	andeq	fp, r0, r9, lsl r7
   151fc:	ldr	r0, [pc, #4088]	; 161fc <bt_compidtostr@@Base+0x7f38>
   15200:	add	r0, pc, r0
   15204:	str	r0, [sp, #8]
   15208:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1520c:	andeq	fp, r0, pc, lsl r7
   15210:	ldr	r0, [pc, #4088]	; 16210 <bt_compidtostr@@Base+0x7f4c>
   15214:	add	r0, pc, r0
   15218:	str	r0, [sp, #8]
   1521c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15220:	andeq	fp, r0, r8, lsl r7
   15224:	ldr	r0, [pc, #4088]	; 16224 <bt_compidtostr@@Base+0x7f60>
   15228:	add	r0, pc, r0
   1522c:	str	r0, [sp, #8]
   15230:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15234:	andeq	fp, r0, lr, lsl #14
   15238:	ldr	r0, [pc, #4088]	; 16238 <bt_compidtostr@@Base+0x7f74>
   1523c:	add	r0, pc, r0
   15240:	str	r0, [sp, #8]
   15244:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15248:	ldr	r0, [pc, #4092]	; 1624c <bt_compidtostr@@Base+0x7f88>
   1524c:	add	r0, pc, r0
   15250:	str	r0, [sp, #8]
   15254:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15258:	andeq	fp, r0, r0, lsl r7
   1525c:	ldr	r0, [pc, #4092]	; 16260 <bt_compidtostr@@Base+0x7f9c>
   15260:	add	r0, pc, r0
   15264:	str	r0, [sp, #8]
   15268:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1526c:	andeq	fp, r0, r0, lsr #14
   15270:	ldr	r0, [pc, #4092]	; 16274 <bt_compidtostr@@Base+0x7fb0>
   15274:	add	r0, pc, r0
   15278:	str	r0, [sp, #8]
   1527c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15280:	andeq	fp, r0, fp, lsl r7
   15284:	ldr	r0, [pc, #4092]	; 16288 <bt_compidtostr@@Base+0x7fc4>
   15288:	add	r0, pc, r0
   1528c:	str	r0, [sp, #8]
   15290:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15294:	andeq	fp, r0, r6, lsl r7
   15298:	ldr	r0, [pc, #4092]	; 1629c <bt_compidtostr@@Base+0x7fd8>
   1529c:	add	r0, pc, r0
   152a0:	str	r0, [sp, #8]
   152a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   152a8:	andeq	fp, r0, pc, lsl #14
   152ac:	ldr	r0, [pc, #4092]	; 162b0 <bt_compidtostr@@Base+0x7fec>
   152b0:	add	r0, pc, r0
   152b4:	str	r0, [sp, #8]
   152b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   152bc:	andeq	fp, r0, r8, lsl #14
   152c0:	ldr	r0, [pc, #4092]	; 162c4 <bt_compidtostr@@Base+0x8000>
   152c4:	add	r0, pc, r0
   152c8:	str	r0, [sp, #8]
   152cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   152d0:	andeq	fp, r0, r1, lsl #14
   152d4:	ldr	r0, [pc, #4092]	; 162d8 <bt_compidtostr@@Base+0x8014>
   152d8:	add	r0, pc, r0
   152dc:	str	r0, [sp, #8]
   152e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   152e4:	strdeq	fp, [r0], -r5
   152e8:	ldr	r0, [pc, #4092]	; 162ec <bt_compidtostr@@Base+0x8028>
   152ec:	add	r0, pc, r0
   152f0:	str	r0, [sp, #8]
   152f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   152f8:	strdeq	fp, [r0], -r3
   152fc:	ldr	r0, [pc, #4092]	; 16300 <bt_compidtostr@@Base+0x803c>
   15300:	add	r0, pc, r0
   15304:	str	r0, [sp, #8]
   15308:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1530c:	andeq	fp, r0, pc, ror #13
   15310:	ldr	r0, [pc, #4092]	; 16314 <bt_compidtostr@@Base+0x8050>
   15314:	add	r0, pc, r0
   15318:	str	r0, [sp, #8]
   1531c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15320:	andeq	fp, r0, r9, ror #13
   15324:	ldr	r0, [pc, #4092]	; 16328 <bt_compidtostr@@Base+0x8064>
   15328:	add	r0, pc, r0
   1532c:	str	r0, [sp, #8]
   15330:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15334:	andeq	fp, r0, r7, ror #13
   15338:	ldr	r0, [pc, #4092]	; 1633c <bt_compidtostr@@Base+0x8078>
   1533c:	add	r0, pc, r0
   15340:	str	r0, [sp, #8]
   15344:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15348:	ldr	r0, [pc, #4080]	; 16340 <bt_compidtostr@@Base+0x807c>
   1534c:	add	r0, pc, r0
   15350:	str	r0, [sp, #8]
   15354:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15358:	ldrdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   1535c:	ldr	r0, [pc, #4080]	; 16354 <bt_compidtostr@@Base+0x8090>
   15360:	add	r0, pc, r0
   15364:	str	r0, [sp, #8]
   15368:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1536c:	ldrdeq	fp, [r0], -r4
   15370:	ldr	r0, [pc, #4080]	; 16368 <bt_compidtostr@@Base+0x80a4>
   15374:	add	r0, pc, r0
   15378:	str	r0, [sp, #8]
   1537c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15380:	andeq	fp, r0, r6, ror #13
   15384:	ldr	r0, [pc, #4080]	; 1637c <bt_compidtostr@@Base+0x80b8>
   15388:	add	r0, pc, r0
   1538c:	str	r0, [sp, #8]
   15390:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15394:	ldrdeq	fp, [r0], -lr
   15398:	ldr	r0, [pc, #4080]	; 16390 <bt_compidtostr@@Base+0x80cc>
   1539c:	add	r0, pc, r0
   153a0:	str	r0, [sp, #8]
   153a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   153a8:	ldrdeq	fp, [r0], -r9
   153ac:	ldr	r0, [pc, #4080]	; 163a4 <bt_compidtostr@@Base+0x80e0>
   153b0:	add	r0, pc, r0
   153b4:	str	r0, [sp, #8]
   153b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   153bc:	ldrdeq	fp, [r0], -r9
   153c0:	ldr	r0, [pc, #4080]	; 163b8 <bt_compidtostr@@Base+0x80f4>
   153c4:	add	r0, pc, r0
   153c8:	str	r0, [sp, #8]
   153cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   153d0:	andeq	fp, r0, r8, asr #13
   153d4:	ldr	r0, [pc, #4080]	; 163cc <bt_compidtostr@@Base+0x8108>
   153d8:	add	r0, pc, r0
   153dc:	str	r0, [sp, #8]
   153e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   153e4:	ldrdeq	fp, [r0], -r2
   153e8:	ldr	r0, [pc, #4080]	; 163e0 <bt_compidtostr@@Base+0x811c>
   153ec:	add	r0, pc, r0
   153f0:	str	r0, [sp, #8]
   153f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   153f8:	andeq	fp, r0, r7, asr #13
   153fc:	ldr	r0, [pc, #4080]	; 163f4 <bt_compidtostr@@Base+0x8130>
   15400:	add	r0, pc, r0
   15404:	str	r0, [sp, #8]
   15408:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1540c:	andeq	fp, r0, r1, asr #13
   15410:	ldr	r0, [pc, #4080]	; 16408 <bt_compidtostr@@Base+0x8144>
   15414:	add	r0, pc, r0
   15418:	str	r0, [sp, #8]
   1541c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15420:			; <UNDEFINED> instruction: 0x0000b6b5
   15424:	ldr	r0, [pc, #4080]	; 1641c <bt_compidtostr@@Base+0x8158>
   15428:	add	r0, pc, r0
   1542c:	str	r0, [sp, #8]
   15430:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15434:	andeq	fp, r0, pc, lsr #13
   15438:	ldr	r0, [pc, #4080]	; 16430 <bt_compidtostr@@Base+0x816c>
   1543c:	add	r0, pc, r0
   15440:	str	r0, [sp, #8]
   15444:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15448:	ldr	r0, [pc, #4084]	; 16444 <bt_compidtostr@@Base+0x8180>
   1544c:	add	r0, pc, r0
   15450:	str	r0, [sp, #8]
   15454:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15458:	andeq	fp, r0, r4, asr #13
   1545c:	ldr	r0, [pc, #4084]	; 16458 <bt_compidtostr@@Base+0x8194>
   15460:	add	r0, pc, r0
   15464:	str	r0, [sp, #8]
   15468:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1546c:			; <UNDEFINED> instruction: 0x0000b6be
   15470:	ldr	r0, [pc, #4084]	; 1646c <bt_compidtostr@@Base+0x81a8>
   15474:	add	r0, pc, r0
   15478:	str	r0, [sp, #8]
   1547c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15480:			; <UNDEFINED> instruction: 0x0000b6ba
   15484:	ldr	r0, [pc, #4084]	; 16480 <bt_compidtostr@@Base+0x81bc>
   15488:	add	r0, pc, r0
   1548c:	str	r0, [sp, #8]
   15490:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15494:	andeq	fp, r0, fp, lsr #13
   15498:	ldr	r0, [pc, #4084]	; 16494 <bt_compidtostr@@Base+0x81d0>
   1549c:	add	r0, pc, r0
   154a0:	str	r0, [sp, #8]
   154a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   154a8:			; <UNDEFINED> instruction: 0x0000b6b0
   154ac:	ldr	r0, [pc, #4084]	; 164a8 <bt_compidtostr@@Base+0x81e4>
   154b0:	add	r0, pc, r0
   154b4:	str	r0, [sp, #8]
   154b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   154bc:	andeq	fp, r0, ip, lsr #13
   154c0:	ldr	r0, [pc, #4084]	; 164bc <bt_compidtostr@@Base+0x81f8>
   154c4:	add	r0, pc, r0
   154c8:	str	r0, [sp, #8]
   154cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   154d0:	andeq	fp, r0, r3, lsr #13
   154d4:	ldr	r0, [pc, #4084]	; 164d0 <bt_compidtostr@@Base+0x820c>
   154d8:	add	r0, pc, r0
   154dc:	str	r0, [sp, #8]
   154e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   154e4:	andeq	fp, r0, r9, lsr #13
   154e8:	ldr	r0, [pc, #4084]	; 164e4 <bt_compidtostr@@Base+0x8220>
   154ec:	add	r0, pc, r0
   154f0:	str	r0, [sp, #8]
   154f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   154f8:	andeq	fp, r0, r3, lsr #13
   154fc:	ldr	r0, [pc, #4084]	; 164f8 <bt_compidtostr@@Base+0x8234>
   15500:	add	r0, pc, r0
   15504:	str	r0, [sp, #8]
   15508:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1550c:	muleq	r0, r0, r6
   15510:	ldr	r0, [pc, #4084]	; 1650c <bt_compidtostr@@Base+0x8248>
   15514:	add	r0, pc, r0
   15518:	str	r0, [sp, #8]
   1551c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15520:	andeq	fp, r0, r2, lsl #13
   15524:	ldr	r0, [pc, #4084]	; 16520 <bt_compidtostr@@Base+0x825c>
   15528:	add	r0, pc, r0
   1552c:	str	r0, [sp, #8]
   15530:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15534:	andeq	fp, r0, r1, lsl #13
   15538:	ldr	r0, [pc, #4084]	; 16534 <bt_compidtostr@@Base+0x8270>
   1553c:	add	r0, pc, r0
   15540:	str	r0, [sp, #8]
   15544:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15548:	ldr	r0, [pc, #4088]	; 16548 <bt_compidtostr@@Base+0x8284>
   1554c:	add	r0, pc, r0
   15550:	str	r0, [sp, #8]
   15554:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15558:	andeq	fp, r0, fp, ror r6
   1555c:	ldr	r0, [pc, #4088]	; 1655c <bt_compidtostr@@Base+0x8298>
   15560:	add	r0, pc, r0
   15564:	str	r0, [sp, #8]
   15568:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1556c:	muleq	r0, r8, r6
   15570:	ldr	r0, [pc, #4088]	; 16570 <bt_compidtostr@@Base+0x82ac>
   15574:	add	r0, pc, r0
   15578:	str	r0, [sp, #8]
   1557c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15580:			; <UNDEFINED> instruction: 0x0000b6b7
   15584:	ldr	r0, [pc, #4088]	; 16584 <bt_compidtostr@@Base+0x82c0>
   15588:	add	r0, pc, r0
   1558c:	str	r0, [sp, #8]
   15590:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15594:	andeq	fp, r0, lr, lsr #13
   15598:	ldr	r0, [pc, #4088]	; 16598 <bt_compidtostr@@Base+0x82d4>
   1559c:	add	r0, pc, r0
   155a0:	str	r0, [sp, #8]
   155a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   155a8:	andeq	fp, r0, fp, lsr #13
   155ac:	ldr	r0, [pc, #4088]	; 165ac <bt_compidtostr@@Base+0x82e8>
   155b0:	add	r0, pc, r0
   155b4:	str	r0, [sp, #8]
   155b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   155bc:	andeq	fp, r0, r4, lsr #13
   155c0:	ldr	r0, [pc, #4088]	; 165c0 <bt_compidtostr@@Base+0x82fc>
   155c4:	add	r0, pc, r0
   155c8:	str	r0, [sp, #8]
   155cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   155d0:	muleq	r0, r7, r6
   155d4:	ldr	r0, [pc, #4088]	; 165d4 <bt_compidtostr@@Base+0x8310>
   155d8:	add	r0, pc, r0
   155dc:	str	r0, [sp, #8]
   155e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   155e4:	muleq	r0, sp, r6
   155e8:	ldr	r0, [pc, #4088]	; 165e8 <bt_compidtostr@@Base+0x8324>
   155ec:	add	r0, pc, r0
   155f0:	str	r0, [sp, #8]
   155f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   155f8:	muleq	r0, r1, r6
   155fc:	ldr	r0, [pc, #4088]	; 165fc <bt_compidtostr@@Base+0x8338>
   15600:	add	r0, pc, r0
   15604:	str	r0, [sp, #8]
   15608:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1560c:	andeq	fp, r0, r2, lsl #13
   15610:	ldr	r0, [pc, #4088]	; 16610 <bt_compidtostr@@Base+0x834c>
   15614:	add	r0, pc, r0
   15618:	str	r0, [sp, #8]
   1561c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15620:	andeq	fp, r0, fp, ror r6
   15624:	ldr	r0, [pc, #4088]	; 16624 <bt_compidtostr@@Base+0x8360>
   15628:	add	r0, pc, r0
   1562c:	str	r0, [sp, #8]
   15630:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15634:	andeq	fp, r0, r3, ror r6
   15638:	ldr	r0, [pc, #4088]	; 16638 <bt_compidtostr@@Base+0x8374>
   1563c:	add	r0, pc, r0
   15640:	str	r0, [sp, #8]
   15644:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15648:	ldr	r0, [pc, #4092]	; 1664c <bt_compidtostr@@Base+0x8388>
   1564c:	add	r0, pc, r0
   15650:	str	r0, [sp, #8]
   15654:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15658:	andeq	fp, r0, sl, ror #12
   1565c:	ldr	r0, [pc, #4092]	; 16660 <bt_compidtostr@@Base+0x839c>
   15660:	add	r0, pc, r0
   15664:	str	r0, [sp, #8]
   15668:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1566c:	andeq	fp, r0, lr, ror #12
   15670:	ldr	r0, [pc, #4092]	; 16674 <bt_compidtostr@@Base+0x83b0>
   15674:	add	r0, pc, r0
   15678:	str	r0, [sp, #8]
   1567c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15680:	andeq	fp, r0, r5, ror r6
   15684:	ldr	r0, [pc, #4092]	; 16688 <bt_compidtostr@@Base+0x83c4>
   15688:	add	r0, pc, r0
   1568c:	str	r0, [sp, #8]
   15690:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15694:	andeq	fp, r0, r2, lsl #13
   15698:	ldr	r0, [pc, #4092]	; 1669c <bt_compidtostr@@Base+0x83d8>
   1569c:	add	r0, pc, r0
   156a0:	str	r0, [sp, #8]
   156a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   156a8:	andeq	fp, r0, ip, ror r6
   156ac:	ldr	r0, [pc, #4092]	; 166b0 <bt_compidtostr@@Base+0x83ec>
   156b0:	add	r0, pc, r0
   156b4:	str	r0, [sp, #8]
   156b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   156bc:	andeq	fp, r0, r5, ror r6
   156c0:	ldr	r0, [pc, #4092]	; 166c4 <bt_compidtostr@@Base+0x8400>
   156c4:	add	r0, pc, r0
   156c8:	str	r0, [sp, #8]
   156cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   156d0:	andeq	fp, r0, lr, ror #12
   156d4:	ldr	r0, [pc, #4092]	; 166d8 <bt_compidtostr@@Base+0x8414>
   156d8:	add	r0, pc, r0
   156dc:	str	r0, [sp, #8]
   156e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   156e4:	andeq	fp, r0, r5, ror #12
   156e8:	ldr	r0, [pc, #4092]	; 166ec <bt_compidtostr@@Base+0x8428>
   156ec:	add	r0, pc, r0
   156f0:	str	r0, [sp, #8]
   156f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   156f8:	andeq	fp, r0, sp, asr r6
   156fc:	ldr	r0, [pc, #4092]	; 16700 <bt_compidtostr@@Base+0x843c>
   15700:	add	r0, pc, r0
   15704:	str	r0, [sp, #8]
   15708:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1570c:	andeq	fp, r0, lr, asr r6
   15710:	ldr	r0, [pc, #4092]	; 16714 <bt_compidtostr@@Base+0x8450>
   15714:	add	r0, pc, r0
   15718:	str	r0, [sp, #8]
   1571c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15720:	andeq	fp, r0, r8, ror #12
   15724:	ldr	r0, [pc, #4092]	; 16728 <bt_compidtostr@@Base+0x8464>
   15728:	add	r0, pc, r0
   1572c:	str	r0, [sp, #8]
   15730:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15734:	andeq	fp, r0, r6, ror #12
   15738:	ldr	r0, [pc, #4092]	; 1673c <bt_compidtostr@@Base+0x8478>
   1573c:	add	r0, pc, r0
   15740:	str	r0, [sp, #8]
   15744:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15748:	ldr	r0, [pc, #4080]	; 16740 <bt_compidtostr@@Base+0x847c>
   1574c:	add	r0, pc, r0
   15750:	str	r0, [sp, #8]
   15754:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15758:	andeq	fp, r0, sl, asr r6
   1575c:	ldr	r0, [pc, #4080]	; 16754 <bt_compidtostr@@Base+0x8490>
   15760:	add	r0, pc, r0
   15764:	str	r0, [sp, #8]
   15768:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1576c:	andeq	fp, r0, r1, asr r6
   15770:	ldr	r0, [pc, #4080]	; 16768 <bt_compidtostr@@Base+0x84a4>
   15774:	add	r0, pc, r0
   15778:	str	r0, [sp, #8]
   1577c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15780:	andeq	fp, r0, r7, asr #12
   15784:	ldr	r0, [pc, #4080]	; 1677c <bt_compidtostr@@Base+0x84b8>
   15788:	add	r0, pc, r0
   1578c:	str	r0, [sp, #8]
   15790:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15794:	andeq	fp, r0, fp, lsr r6
   15798:	ldr	r0, [pc, #4080]	; 16790 <bt_compidtostr@@Base+0x84cc>
   1579c:	add	r0, pc, r0
   157a0:	str	r0, [sp, #8]
   157a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   157a8:	andeq	fp, r0, r0, lsr r6
   157ac:	ldr	r0, [pc, #4080]	; 167a4 <bt_compidtostr@@Base+0x84e0>
   157b0:	add	r0, pc, r0
   157b4:	str	r0, [sp, #8]
   157b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   157bc:	andeq	fp, r0, r8, lsr r6
   157c0:	ldr	r0, [pc, #4080]	; 167b8 <bt_compidtostr@@Base+0x84f4>
   157c4:	add	r0, pc, r0
   157c8:	str	r0, [sp, #8]
   157cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   157d0:	andeq	fp, r0, pc, lsr r6
   157d4:	ldr	r0, [pc, #4080]	; 167cc <bt_compidtostr@@Base+0x8508>
   157d8:	add	r0, pc, r0
   157dc:	str	r0, [sp, #8]
   157e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   157e4:	andeq	fp, r0, sl, lsr r6
   157e8:	ldr	r0, [pc, #4080]	; 167e0 <bt_compidtostr@@Base+0x851c>
   157ec:	add	r0, pc, r0
   157f0:	str	r0, [sp, #8]
   157f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   157f8:	andeq	fp, r0, r5, lsr r6
   157fc:	ldr	r0, [pc, #4080]	; 167f4 <bt_compidtostr@@Base+0x8530>
   15800:	add	r0, pc, r0
   15804:	str	r0, [sp, #8]
   15808:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1580c:	andeq	fp, r0, r4, lsr #12
   15810:	ldr	r0, [pc, #4080]	; 16808 <bt_compidtostr@@Base+0x8544>
   15814:	add	r0, pc, r0
   15818:	str	r0, [sp, #8]
   1581c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15820:	andeq	fp, r0, sp, lsl r6
   15824:	ldr	r0, [pc, #4080]	; 1681c <bt_compidtostr@@Base+0x8558>
   15828:	add	r0, pc, r0
   1582c:	str	r0, [sp, #8]
   15830:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15834:	andeq	fp, r0, fp, lsl r6
   15838:	ldr	r0, [pc, #4080]	; 16830 <bt_compidtostr@@Base+0x856c>
   1583c:	add	r0, pc, r0
   15840:	str	r0, [sp, #8]
   15844:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15848:	ldr	r0, [pc, #4084]	; 16844 <bt_compidtostr@@Base+0x8580>
   1584c:	add	r0, pc, r0
   15850:	str	r0, [sp, #8]
   15854:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15858:	andeq	fp, r0, r6, lsl r6
   1585c:	ldr	r0, [pc, #4084]	; 16858 <bt_compidtostr@@Base+0x8594>
   15860:	add	r0, pc, r0
   15864:	str	r0, [sp, #8]
   15868:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1586c:	andeq	fp, r0, ip, lsl #12
   15870:	ldr	r0, [pc, #4084]	; 1686c <bt_compidtostr@@Base+0x85a8>
   15874:	add	r0, pc, r0
   15878:	str	r0, [sp, #8]
   1587c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15880:	andeq	fp, r0, r2, lsl r6
   15884:	ldr	r0, [pc, #4084]	; 16880 <bt_compidtostr@@Base+0x85bc>
   15888:	add	r0, pc, r0
   1588c:	str	r0, [sp, #8]
   15890:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15894:	andeq	fp, r0, r8, lsl r6
   15898:	ldr	r0, [pc, #4084]	; 16894 <bt_compidtostr@@Base+0x85d0>
   1589c:	add	r0, pc, r0
   158a0:	str	r0, [sp, #8]
   158a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   158a8:	andeq	fp, r0, r9, lsl r6
   158ac:	ldr	r0, [pc, #4084]	; 168a8 <bt_compidtostr@@Base+0x85e4>
   158b0:	add	r0, pc, r0
   158b4:	str	r0, [sp, #8]
   158b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   158bc:	andeq	fp, r0, sp, lsl #12
   158c0:	ldr	r0, [pc, #4084]	; 168bc <bt_compidtostr@@Base+0x85f8>
   158c4:	add	r0, pc, r0
   158c8:	str	r0, [sp, #8]
   158cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   158d0:	andeq	fp, r0, ip, lsl #12
   158d4:	ldr	r0, [pc, #4084]	; 168d0 <bt_compidtostr@@Base+0x860c>
   158d8:	add	r0, pc, r0
   158dc:	str	r0, [sp, #8]
   158e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   158e4:	andeq	fp, r0, r5, lsl #12
   158e8:	ldr	r0, [pc, #4084]	; 168e4 <bt_compidtostr@@Base+0x8620>
   158ec:	add	r0, pc, r0
   158f0:	str	r0, [sp, #8]
   158f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   158f8:	andeq	fp, r0, r3, lsl #12
   158fc:	ldr	r0, [pc, #4084]	; 168f8 <bt_compidtostr@@Base+0x8634>
   15900:	add	r0, pc, r0
   15904:	str	r0, [sp, #8]
   15908:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1590c:	andeq	fp, r0, r8, lsl #12
   15910:	ldr	r0, [pc, #4084]	; 1690c <bt_compidtostr@@Base+0x8648>
   15914:	add	r0, pc, r0
   15918:	str	r0, [sp, #8]
   1591c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15920:	andeq	fp, r0, r4, lsl #12
   15924:	ldr	r0, [pc, #4084]	; 16920 <bt_compidtostr@@Base+0x865c>
   15928:	add	r0, pc, r0
   1592c:	str	r0, [sp, #8]
   15930:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15934:	strdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   15938:	ldr	r0, [pc, #4084]	; 16934 <bt_compidtostr@@Base+0x8670>
   1593c:	add	r0, pc, r0
   15940:	str	r0, [sp, #8]
   15944:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15948:	ldr	r0, [pc, #4088]	; 16948 <bt_compidtostr@@Base+0x8684>
   1594c:	add	r0, pc, r0
   15950:	str	r0, [sp, #8]
   15954:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15958:	strdeq	fp, [r0], -lr
   1595c:	ldr	r0, [pc, #4088]	; 1695c <bt_compidtostr@@Base+0x8698>
   15960:	add	r0, pc, r0
   15964:	str	r0, [sp, #8]
   15968:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1596c:	andeq	fp, r0, r6, lsl #12
   15970:	ldr	r0, [pc, #4088]	; 16970 <bt_compidtostr@@Base+0x86ac>
   15974:	add	r0, pc, r0
   15978:	str	r0, [sp, #8]
   1597c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15980:	strdeq	fp, [r0], -r7
   15984:	ldr	r0, [pc, #4088]	; 16984 <bt_compidtostr@@Base+0x86c0>
   15988:	add	r0, pc, r0
   1598c:	str	r0, [sp, #8]
   15990:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15994:	strdeq	fp, [r0], -r1
   15998:	ldr	r0, [pc, #4088]	; 16998 <bt_compidtostr@@Base+0x86d4>
   1599c:	add	r0, pc, r0
   159a0:	str	r0, [sp, #8]
   159a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   159a8:	andeq	fp, r0, sl, ror #11
   159ac:	ldr	r0, [pc, #4088]	; 169ac <bt_compidtostr@@Base+0x86e8>
   159b0:	add	r0, pc, r0
   159b4:	str	r0, [sp, #8]
   159b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   159bc:	andeq	fp, r0, r2, lsl #12
   159c0:	ldr	r0, [pc, #4088]	; 169c0 <bt_compidtostr@@Base+0x86fc>
   159c4:	add	r0, pc, r0
   159c8:	str	r0, [sp, #8]
   159cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   159d0:	strdeq	fp, [r0], -sp
   159d4:	ldr	r0, [pc, #4088]	; 169d4 <bt_compidtostr@@Base+0x8710>
   159d8:	add	r0, pc, r0
   159dc:	str	r0, [sp, #8]
   159e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   159e4:	andeq	fp, r0, lr, lsl #12
   159e8:	ldr	r0, [pc, #4088]	; 169e8 <bt_compidtostr@@Base+0x8724>
   159ec:	add	r0, pc, r0
   159f0:	str	r0, [sp, #8]
   159f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   159f8:	andeq	fp, r0, sl, lsl #12
   159fc:	ldr	r0, [pc, #4088]	; 169fc <bt_compidtostr@@Base+0x8738>
   15a00:	add	r0, pc, r0
   15a04:	str	r0, [sp, #8]
   15a08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a0c:	andeq	fp, r0, r6, lsl #12
   15a10:	ldr	r0, [pc, #4088]	; 16a10 <bt_compidtostr@@Base+0x874c>
   15a14:	add	r0, pc, r0
   15a18:	str	r0, [sp, #8]
   15a1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a20:	strdeq	fp, [r0], -sp
   15a24:	ldr	r0, [pc, #4088]	; 16a24 <bt_compidtostr@@Base+0x8760>
   15a28:	add	r0, pc, r0
   15a2c:	str	r0, [sp, #8]
   15a30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a34:	strdeq	fp, [r0], -r0
   15a38:	ldr	r0, [pc, #4088]	; 16a38 <bt_compidtostr@@Base+0x8774>
   15a3c:	add	r0, pc, r0
   15a40:	str	r0, [sp, #8]
   15a44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a48:	ldr	r0, [pc, #4092]	; 16a4c <bt_compidtostr@@Base+0x8788>
   15a4c:	add	r0, pc, r0
   15a50:	str	r0, [sp, #8]
   15a54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a58:	andeq	fp, r0, r8, ror #11
   15a5c:	ldr	r0, [pc, #4092]	; 16a60 <bt_compidtostr@@Base+0x879c>
   15a60:	add	r0, pc, r0
   15a64:	str	r0, [sp, #8]
   15a68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a6c:	strdeq	fp, [r0], -r2
   15a70:	ldr	r0, [pc, #4092]	; 16a74 <bt_compidtostr@@Base+0x87b0>
   15a74:	add	r0, pc, r0
   15a78:	str	r0, [sp, #8]
   15a7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a80:	andeq	fp, r0, r4, ror #11
   15a84:	ldr	r0, [pc, #4092]	; 16a88 <bt_compidtostr@@Base+0x87c4>
   15a88:	add	r0, pc, r0
   15a8c:	str	r0, [sp, #8]
   15a90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15a94:	ldrdeq	fp, [r0], -sp
   15a98:	ldr	r0, [pc, #4092]	; 16a9c <bt_compidtostr@@Base+0x87d8>
   15a9c:	add	r0, pc, r0
   15aa0:	str	r0, [sp, #8]
   15aa4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15aa8:	andeq	fp, r0, pc, asr #11
   15aac:	ldr	r0, [pc, #4092]	; 16ab0 <bt_compidtostr@@Base+0x87ec>
   15ab0:	add	r0, pc, r0
   15ab4:	str	r0, [sp, #8]
   15ab8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15abc:	ldrdeq	fp, [r0], -r2
   15ac0:	ldr	r0, [pc, #4092]	; 16ac4 <bt_compidtostr@@Base+0x8800>
   15ac4:	add	r0, pc, r0
   15ac8:	str	r0, [sp, #8]
   15acc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ad0:	ldrdeq	fp, [r0], -r2
   15ad4:	ldr	r0, [pc, #4092]	; 16ad8 <bt_compidtostr@@Base+0x8814>
   15ad8:	add	r0, pc, r0
   15adc:	str	r0, [sp, #8]
   15ae0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ae4:	andeq	fp, r0, fp, asr #11
   15ae8:	ldr	r0, [pc, #4092]	; 16aec <bt_compidtostr@@Base+0x8828>
   15aec:	add	r0, pc, r0
   15af0:	str	r0, [sp, #8]
   15af4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15af8:	andeq	fp, r0, ip, asr #11
   15afc:	ldr	r0, [pc, #4092]	; 16b00 <bt_compidtostr@@Base+0x883c>
   15b00:	add	r0, pc, r0
   15b04:	str	r0, [sp, #8]
   15b08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b0c:			; <UNDEFINED> instruction: 0x0000b5bb
   15b10:	ldr	r0, [pc, #4092]	; 16b14 <bt_compidtostr@@Base+0x8850>
   15b14:	add	r0, pc, r0
   15b18:	str	r0, [sp, #8]
   15b1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b20:			; <UNDEFINED> instruction: 0x0000b5b2
   15b24:	ldr	r0, [pc, #4092]	; 16b28 <bt_compidtostr@@Base+0x8864>
   15b28:	add	r0, pc, r0
   15b2c:	str	r0, [sp, #8]
   15b30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b34:			; <UNDEFINED> instruction: 0x0000b5ba
   15b38:	ldr	r0, [pc, #4092]	; 16b3c <bt_compidtostr@@Base+0x8878>
   15b3c:	add	r0, pc, r0
   15b40:	str	r0, [sp, #8]
   15b44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b48:	ldr	r0, [pc, #4080]	; 16b40 <bt_compidtostr@@Base+0x887c>
   15b4c:	add	r0, pc, r0
   15b50:	str	r0, [sp, #8]
   15b54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b58:			; <UNDEFINED> instruction: 0x0000b5b1
   15b5c:	ldr	r0, [pc, #4080]	; 16b54 <bt_compidtostr@@Base+0x8890>
   15b60:	add	r0, pc, r0
   15b64:	str	r0, [sp, #8]
   15b68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b6c:			; <UNDEFINED> instruction: 0x0000b5b5
   15b70:	ldr	r0, [pc, #4080]	; 16b68 <bt_compidtostr@@Base+0x88a4>
   15b74:	add	r0, pc, r0
   15b78:	str	r0, [sp, #8]
   15b7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b80:			; <UNDEFINED> instruction: 0x0000b5bc
   15b84:	ldr	r0, [pc, #4080]	; 16b7c <bt_compidtostr@@Base+0x88b8>
   15b88:	add	r0, pc, r0
   15b8c:	str	r0, [sp, #8]
   15b90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15b94:			; <UNDEFINED> instruction: 0x0000b5b8
   15b98:	ldr	r0, [pc, #4080]	; 16b90 <bt_compidtostr@@Base+0x88cc>
   15b9c:	add	r0, pc, r0
   15ba0:	str	r0, [sp, #8]
   15ba4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ba8:	andeq	fp, r0, r0, asr #11
   15bac:	ldr	r0, [pc, #4080]	; 16ba4 <bt_compidtostr@@Base+0x88e0>
   15bb0:	add	r0, pc, r0
   15bb4:	str	r0, [sp, #8]
   15bb8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15bbc:	andeq	fp, r0, r5, asr #11
   15bc0:	ldr	r0, [pc, #4080]	; 16bb8 <bt_compidtostr@@Base+0x88f4>
   15bc4:	add	r0, pc, r0
   15bc8:	str	r0, [sp, #8]
   15bcc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15bd0:	andeq	fp, r0, r1, asr #11
   15bd4:	ldr	r0, [pc, #4080]	; 16bcc <bt_compidtostr@@Base+0x8908>
   15bd8:	add	r0, pc, r0
   15bdc:	str	r0, [sp, #8]
   15be0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15be4:			; <UNDEFINED> instruction: 0x0000b5b7
   15be8:	ldr	r0, [pc, #4080]	; 16be0 <bt_compidtostr@@Base+0x891c>
   15bec:	add	r0, pc, r0
   15bf0:	str	r0, [sp, #8]
   15bf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15bf8:	andeq	fp, r0, pc, lsr #11
   15bfc:	ldr	r0, [pc, #4080]	; 16bf4 <bt_compidtostr@@Base+0x8930>
   15c00:	add	r0, pc, r0
   15c04:	str	r0, [sp, #8]
   15c08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c0c:	andeq	fp, r0, r9, lsr #11
   15c10:	ldr	r0, [pc, #4080]	; 16c08 <bt_compidtostr@@Base+0x8944>
   15c14:	add	r0, pc, r0
   15c18:	str	r0, [sp, #8]
   15c1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c20:	andeq	fp, r0, r4, lsr #11
   15c24:	ldr	r0, [pc, #4080]	; 16c1c <bt_compidtostr@@Base+0x8958>
   15c28:	add	r0, pc, r0
   15c2c:	str	r0, [sp, #8]
   15c30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c34:	andeq	fp, r0, r4, lsr #11
   15c38:	ldr	r0, [pc, #4080]	; 16c30 <bt_compidtostr@@Base+0x896c>
   15c3c:	add	r0, pc, r0
   15c40:	str	r0, [sp, #8]
   15c44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c48:	ldr	r0, [pc, #4084]	; 16c44 <bt_compidtostr@@Base+0x8980>
   15c4c:	add	r0, pc, r0
   15c50:	str	r0, [sp, #8]
   15c54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c58:	andeq	fp, r0, r5, lsr #11
   15c5c:	ldr	r0, [pc, #4084]	; 16c58 <bt_compidtostr@@Base+0x8994>
   15c60:	add	r0, pc, r0
   15c64:	str	r0, [sp, #8]
   15c68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c6c:	muleq	r0, fp, r5
   15c70:	ldr	r0, [pc, #4084]	; 16c6c <bt_compidtostr@@Base+0x89a8>
   15c74:	add	r0, pc, r0
   15c78:	str	r0, [sp, #8]
   15c7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c80:	muleq	r0, r3, r5
   15c84:	ldr	r0, [pc, #4084]	; 16c80 <bt_compidtostr@@Base+0x89bc>
   15c88:	add	r0, pc, r0
   15c8c:	str	r0, [sp, #8]
   15c90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15c94:	andeq	fp, r0, lr, lsl #11
   15c98:	ldr	r0, [pc, #4084]	; 16c94 <bt_compidtostr@@Base+0x89d0>
   15c9c:	add	r0, pc, r0
   15ca0:	str	r0, [sp, #8]
   15ca4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ca8:	muleq	r0, lr, r5
   15cac:	ldr	r0, [pc, #4084]	; 16ca8 <bt_compidtostr@@Base+0x89e4>
   15cb0:	add	r0, pc, r0
   15cb4:	str	r0, [sp, #8]
   15cb8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15cbc:	muleq	r0, r7, r5
   15cc0:	ldr	r0, [pc, #4084]	; 16cbc <bt_compidtostr@@Base+0x89f8>
   15cc4:	add	r0, pc, r0
   15cc8:	str	r0, [sp, #8]
   15ccc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15cd0:	muleq	r0, r0, r5
   15cd4:	ldr	r0, [pc, #4084]	; 16cd0 <bt_compidtostr@@Base+0x8a0c>
   15cd8:	add	r0, pc, r0
   15cdc:	str	r0, [sp, #8]
   15ce0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ce4:	muleq	r0, r0, r5
   15ce8:	ldr	r0, [pc, #4084]	; 16ce4 <bt_compidtostr@@Base+0x8a20>
   15cec:	add	r0, pc, r0
   15cf0:	str	r0, [sp, #8]
   15cf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15cf8:	andeq	fp, r0, r3, lsr #11
   15cfc:	ldr	r0, [pc, #4084]	; 16cf8 <bt_compidtostr@@Base+0x8a34>
   15d00:	add	r0, pc, r0
   15d04:	str	r0, [sp, #8]
   15d08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d0c:	muleq	r0, ip, r5
   15d10:	ldr	r0, [pc, #4084]	; 16d0c <bt_compidtostr@@Base+0x8a48>
   15d14:	add	r0, pc, r0
   15d18:	str	r0, [sp, #8]
   15d1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d20:	muleq	r0, r8, r5
   15d24:	ldr	r0, [pc, #4084]	; 16d20 <bt_compidtostr@@Base+0x8a5c>
   15d28:	add	r0, pc, r0
   15d2c:	str	r0, [sp, #8]
   15d30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d34:	muleq	r0, r6, r5
   15d38:	ldr	r0, [pc, #4084]	; 16d34 <bt_compidtostr@@Base+0x8a70>
   15d3c:	add	r0, pc, r0
   15d40:	str	r0, [sp, #8]
   15d44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d48:	andeq	fp, r0, ip, lsl #11
   15d4c:	ldr	r0, [pc, #4084]	; 16d48 <bt_compidtostr@@Base+0x8a84>
   15d50:	add	r0, pc, r0
   15d54:	str	r0, [sp, #8]
   15d58:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d5c:	andeq	fp, r0, sp, lsl #11
   15d60:	ldr	r0, [pc, #4084]	; 16d5c <bt_compidtostr@@Base+0x8a98>
   15d64:	add	r0, pc, r0
   15d68:	str	r0, [sp, #8]
   15d6c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d70:	andeq	fp, r0, r5, lsl #11
   15d74:	ldr	r0, [pc, #4084]	; 16d70 <bt_compidtostr@@Base+0x8aac>
   15d78:	add	r0, pc, r0
   15d7c:	str	r0, [sp, #8]
   15d80:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d84:	andeq	fp, r0, lr, ror r5
   15d88:	ldr	r0, [pc, #4084]	; 16d84 <bt_compidtostr@@Base+0x8ac0>
   15d8c:	add	r0, pc, r0
   15d90:	str	r0, [sp, #8]
   15d94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15d98:	andeq	fp, r0, r9, ror r5
   15d9c:	ldr	r0, [pc, #4084]	; 16d98 <bt_compidtostr@@Base+0x8ad4>
   15da0:	add	r0, pc, r0
   15da4:	str	r0, [sp, #8]
   15da8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15dac:	andeq	fp, r0, r6, ror r5
   15db0:	ldr	r0, [pc, #4084]	; 16dac <bt_compidtostr@@Base+0x8ae8>
   15db4:	add	r0, pc, r0
   15db8:	str	r0, [sp, #8]
   15dbc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15dc0:	andeq	fp, r0, r9, ror #10
   15dc4:	ldr	r0, [pc, #4084]	; 16dc0 <bt_compidtostr@@Base+0x8afc>
   15dc8:	add	r0, pc, r0
   15dcc:	str	r0, [sp, #8]
   15dd0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15dd4:	andeq	fp, r0, r8, ror #10
   15dd8:	ldr	r0, [pc, #4084]	; 16dd4 <bt_compidtostr@@Base+0x8b10>
   15ddc:	add	r0, pc, r0
   15de0:	str	r0, [sp, #8]
   15de4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15de8:	andeq	fp, r0, r1, ror #10
   15dec:	ldr	r0, [pc, #4084]	; 16de8 <bt_compidtostr@@Base+0x8b24>
   15df0:	add	r0, pc, r0
   15df4:	str	r0, [sp, #8]
   15df8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15dfc:	andeq	fp, r0, fp, asr r5
   15e00:	ldr	r0, [pc, #4084]	; 16dfc <bt_compidtostr@@Base+0x8b38>
   15e04:	add	r0, pc, r0
   15e08:	str	r0, [sp, #8]
   15e0c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e10:	andeq	fp, r0, r6, ror #10
   15e14:	ldr	r0, [pc, #4084]	; 16e10 <bt_compidtostr@@Base+0x8b4c>
   15e18:	add	r0, pc, r0
   15e1c:	str	r0, [sp, #8]
   15e20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e24:	andeq	fp, r0, ip, ror #10
   15e28:	ldr	r0, [pc, #4084]	; 16e24 <bt_compidtostr@@Base+0x8b60>
   15e2c:	add	r0, pc, r0
   15e30:	str	r0, [sp, #8]
   15e34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e38:	andeq	fp, r0, ip, asr r5
   15e3c:	ldr	r0, [pc, #4084]	; 16e38 <bt_compidtostr@@Base+0x8b74>
   15e40:	add	r0, pc, r0
   15e44:	str	r0, [sp, #8]
   15e48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e4c:	andeq	fp, r0, r3, ror #10
   15e50:	ldr	r0, [pc, #4084]	; 16e4c <bt_compidtostr@@Base+0x8b88>
   15e54:	add	r0, pc, r0
   15e58:	str	r0, [sp, #8]
   15e5c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e60:	andeq	fp, r0, r6, asr r5
   15e64:	ldr	r0, [pc, #4084]	; 16e60 <bt_compidtostr@@Base+0x8b9c>
   15e68:	add	r0, pc, r0
   15e6c:	str	r0, [sp, #8]
   15e70:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e74:	andeq	fp, r0, r3, asr r5
   15e78:	ldr	r0, [pc, #4084]	; 16e74 <bt_compidtostr@@Base+0x8bb0>
   15e7c:	add	r0, pc, r0
   15e80:	str	r0, [sp, #8]
   15e84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e88:	andeq	fp, r0, pc, asr #10
   15e8c:	ldr	r0, [pc, #4084]	; 16e88 <bt_compidtostr@@Base+0x8bc4>
   15e90:	add	r0, pc, r0
   15e94:	str	r0, [sp, #8]
   15e98:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15e9c:	andeq	fp, r0, r9, asr #10
   15ea0:	ldr	r0, [pc, #4084]	; 16e9c <bt_compidtostr@@Base+0x8bd8>
   15ea4:	add	r0, pc, r0
   15ea8:	str	r0, [sp, #8]
   15eac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15eb0:	andeq	fp, r0, lr, lsr r5
   15eb4:	ldr	r0, [pc, #4084]	; 16eb0 <bt_compidtostr@@Base+0x8bec>
   15eb8:	add	r0, pc, r0
   15ebc:	str	r0, [sp, #8]
   15ec0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ec4:	andeq	fp, r0, fp, lsr r5
   15ec8:	ldr	r0, [pc, #4084]	; 16ec4 <bt_compidtostr@@Base+0x8c00>
   15ecc:	add	r0, pc, r0
   15ed0:	str	r0, [sp, #8]
   15ed4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ed8:	andeq	fp, r0, lr, lsr r5
   15edc:	ldr	r0, [pc, #4084]	; 16ed8 <bt_compidtostr@@Base+0x8c14>
   15ee0:	add	r0, pc, r0
   15ee4:	str	r0, [sp, #8]
   15ee8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15eec:	andeq	fp, r0, fp, lsr r5
   15ef0:	ldr	r0, [pc, #4084]	; 16eec <bt_compidtostr@@Base+0x8c28>
   15ef4:	add	r0, pc, r0
   15ef8:	str	r0, [sp, #8]
   15efc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f00:	andeq	fp, r0, sl, lsr r5
   15f04:	ldr	r0, [pc, #4084]	; 16f00 <bt_compidtostr@@Base+0x8c3c>
   15f08:	add	r0, pc, r0
   15f0c:	str	r0, [sp, #8]
   15f10:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f14:	andeq	fp, r0, r0, asr #10
   15f18:	ldr	r0, [pc, #4084]	; 16f14 <bt_compidtostr@@Base+0x8c50>
   15f1c:	add	r0, pc, r0
   15f20:	str	r0, [sp, #8]
   15f24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f28:	andeq	fp, r0, pc, lsr r5
   15f2c:	ldr	r0, [pc, #4084]	; 16f28 <bt_compidtostr@@Base+0x8c64>
   15f30:	add	r0, pc, r0
   15f34:	str	r0, [sp, #8]
   15f38:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f3c:	andeq	fp, r0, r9, lsr r5
   15f40:	andeq	fp, r0, lr, asr #10
   15f44:	ldr	r0, [pc, #4080]	; 16f3c <bt_compidtostr@@Base+0x8c78>
   15f48:	add	r0, pc, r0
   15f4c:	str	r0, [sp, #8]
   15f50:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f54:	andeq	fp, r0, sl, asr r5
   15f58:	ldr	r0, [pc, #4080]	; 16f50 <bt_compidtostr@@Base+0x8c8c>
   15f5c:	add	r0, pc, r0
   15f60:	str	r0, [sp, #8]
   15f64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f68:	andeq	fp, r0, r7, asr r5
   15f6c:	ldr	r0, [pc, #4080]	; 16f64 <bt_compidtostr@@Base+0x8ca0>
   15f70:	add	r0, pc, r0
   15f74:	str	r0, [sp, #8]
   15f78:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f7c:	andeq	fp, r0, sp, asr #10
   15f80:	ldr	r0, [pc, #4080]	; 16f78 <bt_compidtostr@@Base+0x8cb4>
   15f84:	add	r0, pc, r0
   15f88:	str	r0, [sp, #8]
   15f8c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15f90:	andeq	fp, r0, r3, asr #10
   15f94:	ldr	r0, [pc, #4080]	; 16f8c <bt_compidtostr@@Base+0x8cc8>
   15f98:	add	r0, pc, r0
   15f9c:	str	r0, [sp, #8]
   15fa0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15fa4:	andeq	fp, r0, pc, lsr r5
   15fa8:	ldr	r0, [pc, #4080]	; 16fa0 <bt_compidtostr@@Base+0x8cdc>
   15fac:	add	r0, pc, r0
   15fb0:	str	r0, [sp, #8]
   15fb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15fb8:	andeq	fp, r0, fp, lsr r5
   15fbc:	ldr	r0, [pc, #4080]	; 16fb4 <bt_compidtostr@@Base+0x8cf0>
   15fc0:	add	r0, pc, r0
   15fc4:	str	r0, [sp, #8]
   15fc8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15fcc:	andeq	fp, r0, fp, lsr r5
   15fd0:	ldr	r0, [pc, #4080]	; 16fc8 <bt_compidtostr@@Base+0x8d04>
   15fd4:	add	r0, pc, r0
   15fd8:	str	r0, [sp, #8]
   15fdc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15fe0:	andeq	fp, r0, fp, lsr r5
   15fe4:	ldr	r0, [pc, #4080]	; 16fdc <bt_compidtostr@@Base+0x8d18>
   15fe8:	add	r0, pc, r0
   15fec:	str	r0, [sp, #8]
   15ff0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   15ff4:	andeq	fp, r0, r5, asr #10
   15ff8:	ldr	r0, [pc, #4080]	; 16ff0 <bt_compidtostr@@Base+0x8d2c>
   15ffc:	add	r0, pc, r0
   16000:	str	r0, [sp, #8]
   16004:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16008:	andeq	fp, r0, r0, asr #10
   1600c:	ldr	r0, [pc, #4080]	; 17004 <bt_compidtostr@@Base+0x8d40>
   16010:	add	r0, pc, r0
   16014:	str	r0, [sp, #8]
   16018:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1601c:	andeq	fp, r0, r1, lsr r5
   16020:	ldr	r0, [pc, #4080]	; 17018 <bt_compidtostr@@Base+0x8d54>
   16024:	add	r0, pc, r0
   16028:	str	r0, [sp, #8]
   1602c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16030:	andeq	fp, r0, r7, lsr #10
   16034:	ldr	r0, [pc, #4080]	; 1702c <bt_compidtostr@@Base+0x8d68>
   16038:	add	r0, pc, r0
   1603c:	str	r0, [sp, #8]
   16040:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16044:	andeq	fp, r0, r9, lsr r5
   16048:	ldr	r0, [pc, #4080]	; 17040 <bt_compidtostr@@Base+0x8d7c>
   1604c:	add	r0, pc, r0
   16050:	str	r0, [sp, #8]
   16054:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16058:	andeq	fp, r0, r1, lsr r5
   1605c:	ldr	r0, [pc, #4080]	; 17054 <bt_compidtostr@@Base+0x8d90>
   16060:	add	r0, pc, r0
   16064:	str	r0, [sp, #8]
   16068:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1606c:	andeq	fp, r0, r4, asr #10
   16070:	ldr	r0, [pc, #4080]	; 17068 <bt_compidtostr@@Base+0x8da4>
   16074:	add	r0, pc, r0
   16078:	str	r0, [sp, #8]
   1607c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16080:	andeq	fp, r0, r0, asr #10
   16084:	ldr	r0, [pc, #4080]	; 1707c <bt_compidtostr@@Base+0x8db8>
   16088:	add	r0, pc, r0
   1608c:	str	r0, [sp, #8]
   16090:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16094:	andeq	fp, r0, sl, lsr r5
   16098:	ldr	r0, [pc, #4080]	; 17090 <bt_compidtostr@@Base+0x8dcc>
   1609c:	add	r0, pc, r0
   160a0:	str	r0, [sp, #8]
   160a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   160a8:	andeq	fp, r0, r3, asr #10
   160ac:	ldr	r0, [pc, #4080]	; 170a4 <bt_compidtostr@@Base+0x8de0>
   160b0:	add	r0, pc, r0
   160b4:	str	r0, [sp, #8]
   160b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   160bc:	andeq	fp, r0, fp, lsr r5
   160c0:	ldr	r0, [pc, #4080]	; 170b8 <bt_compidtostr@@Base+0x8df4>
   160c4:	add	r0, pc, r0
   160c8:	str	r0, [sp, #8]
   160cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   160d0:	andeq	fp, r0, r6, asr #10
   160d4:	ldr	r0, [pc, #4080]	; 170cc <bt_compidtostr@@Base+0x8e08>
   160d8:	add	r0, pc, r0
   160dc:	str	r0, [sp, #8]
   160e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   160e4:	andeq	fp, r0, lr, lsr r5
   160e8:	ldr	r0, [pc, #4080]	; 170e0 <bt_compidtostr@@Base+0x8e1c>
   160ec:	add	r0, pc, r0
   160f0:	str	r0, [sp, #8]
   160f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   160f8:	andeq	fp, r0, r2, asr #10
   160fc:	ldr	r0, [pc, #4080]	; 170f4 <bt_compidtostr@@Base+0x8e30>
   16100:	add	r0, pc, r0
   16104:	str	r0, [sp, #8]
   16108:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1610c:	andeq	fp, r0, r4, asr #10
   16110:	ldr	r0, [pc, #4080]	; 17108 <bt_compidtostr@@Base+0x8e44>
   16114:	add	r0, pc, r0
   16118:	str	r0, [sp, #8]
   1611c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16120:	andeq	fp, r0, r7, asr #10
   16124:	ldr	r0, [pc, #4080]	; 1711c <bt_compidtostr@@Base+0x8e58>
   16128:	add	r0, pc, r0
   1612c:	str	r0, [sp, #8]
   16130:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16134:	andeq	fp, r0, lr, lsr r5
   16138:	ldr	r0, [pc, #4080]	; 17130 <bt_compidtostr@@Base+0x8e6c>
   1613c:	add	r0, pc, r0
   16140:	str	r0, [sp, #8]
   16144:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16148:	andeq	fp, r0, pc, lsr r5
   1614c:	ldr	r0, [pc, #4080]	; 17144 <bt_compidtostr@@Base+0x8e80>
   16150:	add	r0, pc, r0
   16154:	str	r0, [sp, #8]
   16158:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1615c:	andeq	fp, r0, r1, ror #10
   16160:	ldr	r0, [pc, #4080]	; 17158 <bt_compidtostr@@Base+0x8e94>
   16164:	add	r0, pc, r0
   16168:	str	r0, [sp, #8]
   1616c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16170:	andeq	fp, r0, sp, asr r5
   16174:	ldr	r0, [pc, #4080]	; 1716c <bt_compidtostr@@Base+0x8ea8>
   16178:	add	r0, pc, r0
   1617c:	str	r0, [sp, #8]
   16180:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16184:	andeq	fp, r0, r5, asr r5
   16188:	ldr	r0, [pc, #4080]	; 17180 <bt_compidtostr@@Base+0x8ebc>
   1618c:	add	r0, pc, r0
   16190:	str	r0, [sp, #8]
   16194:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16198:	andeq	fp, r0, r3, asr r5
   1619c:	ldr	r0, [pc, #4080]	; 17194 <bt_compidtostr@@Base+0x8ed0>
   161a0:	add	r0, pc, r0
   161a4:	str	r0, [sp, #8]
   161a8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   161ac:	andeq	fp, r0, r2, asr r5
   161b0:	ldr	r0, [pc, #4080]	; 171a8 <bt_compidtostr@@Base+0x8ee4>
   161b4:	add	r0, pc, r0
   161b8:	str	r0, [sp, #8]
   161bc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   161c0:	andeq	fp, r0, r0, ror #10
   161c4:	ldr	r0, [pc, #4080]	; 171bc <bt_compidtostr@@Base+0x8ef8>
   161c8:	add	r0, pc, r0
   161cc:	str	r0, [sp, #8]
   161d0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   161d4:	andeq	fp, r0, r5, ror #10
   161d8:	ldr	r0, [pc, #4080]	; 171d0 <bt_compidtostr@@Base+0x8f0c>
   161dc:	add	r0, pc, r0
   161e0:	str	r0, [sp, #8]
   161e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   161e8:	andeq	fp, r0, pc, ror #10
   161ec:	ldr	r0, [pc, #4080]	; 171e4 <bt_compidtostr@@Base+0x8f20>
   161f0:	add	r0, pc, r0
   161f4:	str	r0, [sp, #8]
   161f8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   161fc:	andeq	fp, r0, r3, lsl #11
   16200:	ldr	r0, [pc, #4080]	; 171f8 <bt_compidtostr@@Base+0x8f34>
   16204:	add	r0, pc, r0
   16208:	str	r0, [sp, #8]
   1620c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16210:	andeq	fp, r0, r9, ror r5
   16214:	ldr	r0, [pc, #4080]	; 1720c <bt_compidtostr@@Base+0x8f48>
   16218:	add	r0, pc, r0
   1621c:	str	r0, [sp, #8]
   16220:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16224:	andeq	fp, r0, r0, ror r5
   16228:	ldr	r0, [pc, #4080]	; 17220 <bt_compidtostr@@Base+0x8f5c>
   1622c:	add	r0, pc, r0
   16230:	str	r0, [sp, #8]
   16234:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16238:	andeq	fp, r0, r6, ror #10
   1623c:	ldr	r0, [pc, #4080]	; 17234 <bt_compidtostr@@Base+0x8f70>
   16240:	add	r0, pc, r0
   16244:	str	r0, [sp, #8]
   16248:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1624c:	andeq	fp, r0, r6, ror #10
   16250:	ldr	r0, [pc, #4080]	; 17248 <bt_compidtostr@@Base+0x8f84>
   16254:	add	r0, pc, r0
   16258:	str	r0, [sp, #8]
   1625c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16260:	andeq	fp, r0, r3, ror #10
   16264:	ldr	r0, [pc, #4080]	; 1725c <bt_compidtostr@@Base+0x8f98>
   16268:	add	r0, pc, r0
   1626c:	str	r0, [sp, #8]
   16270:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16274:	andeq	fp, r0, r3, ror #10
   16278:	ldr	r0, [pc, #4080]	; 17270 <bt_compidtostr@@Base+0x8fac>
   1627c:	add	r0, pc, r0
   16280:	str	r0, [sp, #8]
   16284:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16288:	andeq	fp, r0, sl, asr r5
   1628c:	ldr	r0, [pc, #4080]	; 17284 <bt_compidtostr@@Base+0x8fc0>
   16290:	add	r0, pc, r0
   16294:	str	r0, [sp, #8]
   16298:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1629c:	andeq	fp, r0, r3, asr r5
   162a0:	ldr	r0, [pc, #4080]	; 17298 <bt_compidtostr@@Base+0x8fd4>
   162a4:	add	r0, pc, r0
   162a8:	str	r0, [sp, #8]
   162ac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   162b0:	andeq	fp, r0, r2, asr r5
   162b4:	ldr	r0, [pc, #4080]	; 172ac <bt_compidtostr@@Base+0x8fe8>
   162b8:	add	r0, pc, r0
   162bc:	str	r0, [sp, #8]
   162c0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   162c4:	andeq	fp, r0, fp, asr #10
   162c8:	ldr	r0, [pc, #4080]	; 172c0 <bt_compidtostr@@Base+0x8ffc>
   162cc:	add	r0, pc, r0
   162d0:	str	r0, [sp, #8]
   162d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   162d8:	andeq	fp, r0, r1, asr r5
   162dc:	ldr	r0, [pc, #4080]	; 172d4 <bt_compidtostr@@Base+0x9010>
   162e0:	add	r0, pc, r0
   162e4:	str	r0, [sp, #8]
   162e8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   162ec:	andeq	fp, r0, r8, asr r5
   162f0:	ldr	r0, [pc, #4080]	; 172e8 <bt_compidtostr@@Base+0x9024>
   162f4:	add	r0, pc, r0
   162f8:	str	r0, [sp, #8]
   162fc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16300:	andeq	fp, r0, pc, asr r5
   16304:	ldr	r0, [pc, #4080]	; 172fc <bt_compidtostr@@Base+0x9038>
   16308:	add	r0, pc, r0
   1630c:	str	r0, [sp, #8]
   16310:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16314:	andeq	fp, r0, r5, ror #10
   16318:	ldr	r0, [pc, #4080]	; 17310 <bt_compidtostr@@Base+0x904c>
   1631c:	add	r0, pc, r0
   16320:	str	r0, [sp, #8]
   16324:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16328:	andeq	fp, r0, pc, asr r5
   1632c:	ldr	r0, [pc, #4080]	; 17324 <bt_compidtostr@@Base+0x9060>
   16330:	add	r0, pc, r0
   16334:	str	r0, [sp, #8]
   16338:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1633c:	andeq	fp, r0, r2, asr r5
   16340:	andeq	fp, r0, pc, asr r5
   16344:	ldr	r0, [pc, #4092]	; 17348 <bt_compidtostr@@Base+0x9084>
   16348:	add	r0, pc, r0
   1634c:	str	r0, [sp, #8]
   16350:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16354:	andeq	fp, r0, lr, asr r5
   16358:	ldr	r0, [pc, #4092]	; 1735c <bt_compidtostr@@Base+0x9098>
   1635c:	add	r0, pc, r0
   16360:	str	r0, [sp, #8]
   16364:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16368:	andeq	fp, r0, r3, asr r5
   1636c:	ldr	r0, [pc, #4092]	; 17370 <bt_compidtostr@@Base+0x90ac>
   16370:	add	r0, pc, r0
   16374:	str	r0, [sp, #8]
   16378:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1637c:	andeq	fp, r0, ip, asr r5
   16380:	ldr	r0, [pc, #4092]	; 17384 <bt_compidtostr@@Base+0x90c0>
   16384:	add	r0, pc, r0
   16388:	str	r0, [sp, #8]
   1638c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16390:	andeq	fp, r0, lr, asr r5
   16394:	ldr	r0, [pc, #4092]	; 17398 <bt_compidtostr@@Base+0x90d4>
   16398:	add	r0, pc, r0
   1639c:	str	r0, [sp, #8]
   163a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   163a4:	andeq	fp, r0, r2, asr r5
   163a8:	ldr	r0, [pc, #4092]	; 173ac <bt_compidtostr@@Base+0x90e8>
   163ac:	add	r0, pc, r0
   163b0:	str	r0, [sp, #8]
   163b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   163b8:	andeq	fp, r0, sp, asr #10
   163bc:	ldr	r0, [pc, #4092]	; 173c0 <bt_compidtostr@@Base+0x90fc>
   163c0:	add	r0, pc, r0
   163c4:	str	r0, [sp, #8]
   163c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   163cc:	andeq	fp, r0, r4, asr #10
   163d0:	ldr	r0, [pc, #4092]	; 173d4 <bt_compidtostr@@Base+0x9110>
   163d4:	add	r0, pc, r0
   163d8:	str	r0, [sp, #8]
   163dc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   163e0:	andeq	fp, r0, sp, lsr r5
   163e4:	ldr	r0, [pc, #4092]	; 173e8 <bt_compidtostr@@Base+0x9124>
   163e8:	add	r0, pc, r0
   163ec:	str	r0, [sp, #8]
   163f0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   163f4:	andeq	fp, r0, lr, lsr r5
   163f8:	ldr	r0, [pc, #4092]	; 173fc <bt_compidtostr@@Base+0x9138>
   163fc:	add	r0, pc, r0
   16400:	str	r0, [sp, #8]
   16404:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16408:	andeq	fp, r0, ip, lsr r5
   1640c:	ldr	r0, [pc, #4092]	; 17410 <bt_compidtostr@@Base+0x914c>
   16410:	add	r0, pc, r0
   16414:	str	r0, [sp, #8]
   16418:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1641c:	andeq	fp, r0, r5, lsr r5
   16420:	ldr	r0, [pc, #4092]	; 17424 <bt_compidtostr@@Base+0x9160>
   16424:	add	r0, pc, r0
   16428:	str	r0, [sp, #8]
   1642c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16430:	andeq	fp, r0, r8, lsr #10
   16434:	ldr	r0, [pc, #4092]	; 17438 <bt_compidtostr@@Base+0x9174>
   16438:	add	r0, pc, r0
   1643c:	str	r0, [sp, #8]
   16440:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16444:	andeq	fp, r0, r4, lsr #10
   16448:	ldr	r0, [pc, #4092]	; 1744c <bt_compidtostr@@Base+0x9188>
   1644c:	add	r0, pc, r0
   16450:	str	r0, [sp, #8]
   16454:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16458:	andeq	fp, r0, r9, lsr #10
   1645c:	ldr	r0, [pc, #4092]	; 17460 <bt_compidtostr@@Base+0x919c>
   16460:	add	r0, pc, r0
   16464:	str	r0, [sp, #8]
   16468:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1646c:	andeq	fp, r0, r6, lsr #10
   16470:	ldr	r0, [pc, #4092]	; 17474 <bt_compidtostr@@Base+0x91b0>
   16474:	add	r0, pc, r0
   16478:	str	r0, [sp, #8]
   1647c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16480:	andeq	fp, r0, r9, lsr #10
   16484:	ldr	r0, [pc, #4092]	; 17488 <bt_compidtostr@@Base+0x91c4>
   16488:	add	r0, pc, r0
   1648c:	str	r0, [sp, #8]
   16490:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16494:	andeq	fp, r0, r5, lsr #10
   16498:	ldr	r0, [pc, #4092]	; 1749c <bt_compidtostr@@Base+0x91d8>
   1649c:	add	r0, pc, r0
   164a0:	str	r0, [sp, #8]
   164a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   164a8:	andeq	fp, r0, sp, lsr #10
   164ac:	ldr	r0, [pc, #4092]	; 174b0 <bt_compidtostr@@Base+0x91ec>
   164b0:	add	r0, pc, r0
   164b4:	str	r0, [sp, #8]
   164b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   164bc:	andeq	fp, r0, r4, lsr #10
   164c0:	ldr	r0, [pc, #4092]	; 174c4 <bt_compidtostr@@Base+0x9200>
   164c4:	add	r0, pc, r0
   164c8:	str	r0, [sp, #8]
   164cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   164d0:	andeq	fp, r0, r7, lsr #10
   164d4:	ldr	r0, [pc, #4092]	; 174d8 <bt_compidtostr@@Base+0x9214>
   164d8:	add	r0, pc, r0
   164dc:	str	r0, [sp, #8]
   164e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   164e4:	andeq	fp, r0, r0, lsr #10
   164e8:	ldr	r0, [pc, #4092]	; 174ec <bt_compidtostr@@Base+0x9228>
   164ec:	add	r0, pc, r0
   164f0:	str	r0, [sp, #8]
   164f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   164f8:	andeq	fp, r0, r2, lsr #10
   164fc:	ldr	r0, [pc, #4092]	; 17500 <bt_compidtostr@@Base+0x923c>
   16500:	add	r0, pc, r0
   16504:	str	r0, [sp, #8]
   16508:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1650c:	andeq	fp, r0, r2, lsr #10
   16510:	ldr	r0, [pc, #4092]	; 17514 <bt_compidtostr@@Base+0x9250>
   16514:	add	r0, pc, r0
   16518:	str	r0, [sp, #8]
   1651c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16520:	andeq	fp, r0, pc, lsl r5
   16524:	ldr	r0, [pc, #4092]	; 17528 <bt_compidtostr@@Base+0x9264>
   16528:	add	r0, pc, r0
   1652c:	str	r0, [sp, #8]
   16530:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16534:	andeq	fp, r0, r4, lsr #10
   16538:	ldr	r0, [pc, #4092]	; 1753c <bt_compidtostr@@Base+0x9278>
   1653c:	add	r0, pc, r0
   16540:	str	r0, [sp, #8]
   16544:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16548:	andeq	fp, r0, r1, lsr #10
   1654c:	ldr	r0, [pc, #4092]	; 17550 <bt_compidtostr@@Base+0x928c>
   16550:	add	r0, pc, r0
   16554:	str	r0, [sp, #8]
   16558:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1655c:	andeq	fp, r0, r2, lsr #10
   16560:	ldr	r0, [pc, #4092]	; 17564 <bt_compidtostr@@Base+0x92a0>
   16564:	add	r0, pc, r0
   16568:	str	r0, [sp, #8]
   1656c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16570:	andeq	fp, r0, r5, lsl r5
   16574:	ldr	r0, [pc, #4092]	; 17578 <bt_compidtostr@@Base+0x92b4>
   16578:	add	r0, pc, r0
   1657c:	str	r0, [sp, #8]
   16580:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16584:	andeq	fp, r0, ip, lsl #10
   16588:	ldr	r0, [pc, #4092]	; 1758c <bt_compidtostr@@Base+0x92c8>
   1658c:	add	r0, pc, r0
   16590:	str	r0, [sp, #8]
   16594:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16598:	andeq	fp, r0, r8, lsr #10
   1659c:	ldr	r0, [pc, #4092]	; 175a0 <bt_compidtostr@@Base+0x92dc>
   165a0:	add	r0, pc, r0
   165a4:	str	r0, [sp, #8]
   165a8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   165ac:	andeq	fp, r0, r1, lsr r5
   165b0:	ldr	r0, [pc, #4092]	; 175b4 <bt_compidtostr@@Base+0x92f0>
   165b4:	add	r0, pc, r0
   165b8:	str	r0, [sp, #8]
   165bc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   165c0:	andeq	fp, r0, r4, lsr #10
   165c4:	ldr	r0, [pc, #4092]	; 175c8 <bt_compidtostr@@Base+0x9304>
   165c8:	add	r0, pc, r0
   165cc:	str	r0, [sp, #8]
   165d0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   165d4:	andeq	fp, r0, r6, lsr #10
   165d8:	ldr	r0, [pc, #4092]	; 175dc <bt_compidtostr@@Base+0x9318>
   165dc:	add	r0, pc, r0
   165e0:	str	r0, [sp, #8]
   165e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   165e8:	andeq	fp, r0, r4, lsr r5
   165ec:	ldr	r0, [pc, #4092]	; 175f0 <bt_compidtostr@@Base+0x932c>
   165f0:	add	r0, pc, r0
   165f4:	str	r0, [sp, #8]
   165f8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   165fc:	andeq	fp, r0, r5, asr #10
   16600:	ldr	r0, [pc, #4092]	; 17604 <bt_compidtostr@@Base+0x9340>
   16604:	add	r0, pc, r0
   16608:	str	r0, [sp, #8]
   1660c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16610:	andeq	fp, r0, sl, lsr r5
   16614:	ldr	r0, [pc, #4092]	; 17618 <bt_compidtostr@@Base+0x9354>
   16618:	add	r0, pc, r0
   1661c:	str	r0, [sp, #8]
   16620:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16624:	andeq	fp, r0, r4, lsr r5
   16628:	ldr	r0, [pc, #4092]	; 1762c <bt_compidtostr@@Base+0x9368>
   1662c:	add	r0, pc, r0
   16630:	str	r0, [sp, #8]
   16634:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16638:	andeq	fp, r0, lr, lsr #10
   1663c:	ldr	r0, [pc, #4092]	; 17640 <bt_compidtostr@@Base+0x937c>
   16640:	add	r0, pc, r0
   16644:	str	r0, [sp, #8]
   16648:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1664c:	andeq	fp, r0, r9, lsr #10
   16650:	ldr	r0, [pc, #4092]	; 17654 <bt_compidtostr@@Base+0x9390>
   16654:	add	r0, pc, r0
   16658:	str	r0, [sp, #8]
   1665c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16660:	andeq	fp, r0, r1, lsr #10
   16664:	ldr	r0, [pc, #4092]	; 17668 <bt_compidtostr@@Base+0x93a4>
   16668:	add	r0, pc, r0
   1666c:	str	r0, [sp, #8]
   16670:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16674:	andeq	fp, r0, r0, lsr #10
   16678:	ldr	r0, [pc, #4092]	; 1767c <bt_compidtostr@@Base+0x93b8>
   1667c:	add	r0, pc, r0
   16680:	str	r0, [sp, #8]
   16684:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16688:	andeq	fp, r0, ip, lsr r5
   1668c:	ldr	r0, [pc, #4092]	; 17690 <bt_compidtostr@@Base+0x93cc>
   16690:	add	r0, pc, r0
   16694:	str	r0, [sp, #8]
   16698:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1669c:	andeq	fp, r0, r3, lsr r5
   166a0:	ldr	r0, [pc, #4092]	; 176a4 <bt_compidtostr@@Base+0x93e0>
   166a4:	add	r0, pc, r0
   166a8:	str	r0, [sp, #8]
   166ac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   166b0:	andeq	fp, r0, sp, lsr #10
   166b4:	ldr	r0, [pc, #4092]	; 176b8 <bt_compidtostr@@Base+0x93f4>
   166b8:	add	r0, pc, r0
   166bc:	str	r0, [sp, #8]
   166c0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   166c4:	andeq	fp, r0, sl, lsr #10
   166c8:	ldr	r0, [pc, #4092]	; 176cc <bt_compidtostr@@Base+0x9408>
   166cc:	add	r0, pc, r0
   166d0:	str	r0, [sp, #8]
   166d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   166d8:	andeq	fp, r0, ip, lsr #10
   166dc:	ldr	r0, [pc, #4092]	; 176e0 <bt_compidtostr@@Base+0x941c>
   166e0:	add	r0, pc, r0
   166e4:	str	r0, [sp, #8]
   166e8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   166ec:	andeq	fp, r0, sp, lsr #10
   166f0:	ldr	r0, [pc, #4092]	; 176f4 <bt_compidtostr@@Base+0x9430>
   166f4:	add	r0, pc, r0
   166f8:	str	r0, [sp, #8]
   166fc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16700:	andeq	fp, r0, r4, lsr #10
   16704:	ldr	r0, [pc, #4092]	; 17708 <bt_compidtostr@@Base+0x9444>
   16708:	add	r0, pc, r0
   1670c:	str	r0, [sp, #8]
   16710:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16714:	andeq	fp, r0, sl, lsl r5
   16718:	ldr	r0, [pc, #4092]	; 1771c <bt_compidtostr@@Base+0x9458>
   1671c:	add	r0, pc, r0
   16720:	str	r0, [sp, #8]
   16724:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16728:	andeq	fp, r0, r2, lsl r5
   1672c:	ldr	r0, [pc, #4092]	; 17730 <bt_compidtostr@@Base+0x946c>
   16730:	add	r0, pc, r0
   16734:	str	r0, [sp, #8]
   16738:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1673c:	andeq	fp, r0, sl, lsl #10
   16740:	andeq	fp, r0, r9, lsl #10
   16744:	ldr	r0, [pc, #4088]	; 17744 <bt_compidtostr@@Base+0x9480>
   16748:	add	r0, pc, r0
   1674c:	str	r0, [sp, #8]
   16750:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16754:	andeq	fp, r0, sl, lsl #10
   16758:	ldr	r0, [pc, #4088]	; 17758 <bt_compidtostr@@Base+0x9494>
   1675c:	add	r0, pc, r0
   16760:	str	r0, [sp, #8]
   16764:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16768:	andeq	fp, r0, r6, lsl #10
   1676c:	ldr	r0, [pc, #4088]	; 1776c <bt_compidtostr@@Base+0x94a8>
   16770:	add	r0, pc, r0
   16774:	str	r0, [sp, #8]
   16778:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1677c:	andeq	fp, r0, r7, lsl #10
   16780:	ldr	r0, [pc, #4088]	; 17780 <bt_compidtostr@@Base+0x94bc>
   16784:	add	r0, pc, r0
   16788:	str	r0, [sp, #8]
   1678c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16790:	andeq	fp, r0, r4, lsl #10
   16794:	ldr	r0, [pc, #4088]	; 17794 <bt_compidtostr@@Base+0x94d0>
   16798:	add	r0, pc, r0
   1679c:	str	r0, [sp, #8]
   167a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   167a4:	strdeq	fp, [r0], -sl
   167a8:	ldr	r0, [pc, #4088]	; 177a8 <bt_compidtostr@@Base+0x94e4>
   167ac:	add	r0, pc, r0
   167b0:	str	r0, [sp, #8]
   167b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   167b8:	strdeq	fp, [r0], -r0
   167bc:	ldr	r0, [pc, #4088]	; 177bc <bt_compidtostr@@Base+0x94f8>
   167c0:	add	r0, pc, r0
   167c4:	str	r0, [sp, #8]
   167c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   167cc:	strdeq	fp, [r0], -r0
   167d0:	ldr	r0, [pc, #4088]	; 177d0 <bt_compidtostr@@Base+0x950c>
   167d4:	add	r0, pc, r0
   167d8:	str	r0, [sp, #8]
   167dc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   167e0:	strdeq	fp, [r0], -r1
   167e4:	ldr	r0, [pc, #4088]	; 177e4 <bt_compidtostr@@Base+0x9520>
   167e8:	add	r0, pc, r0
   167ec:	str	r0, [sp, #8]
   167f0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   167f4:	strdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   167f8:	ldr	r0, [pc, #4088]	; 177f8 <bt_compidtostr@@Base+0x9534>
   167fc:	add	r0, pc, r0
   16800:	str	r0, [sp, #8]
   16804:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16808:	andeq	fp, r0, r5, lsl #10
   1680c:	ldr	r0, [pc, #4088]	; 1780c <bt_compidtostr@@Base+0x9548>
   16810:	add	r0, pc, r0
   16814:	str	r0, [sp, #8]
   16818:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1681c:	andeq	fp, r0, r7, lsl #10
   16820:	ldr	r0, [pc, #4088]	; 17820 <bt_compidtostr@@Base+0x955c>
   16824:	add	r0, pc, r0
   16828:	str	r0, [sp, #8]
   1682c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16830:	andeq	fp, r0, r6, lsl #10
   16834:	ldr	r0, [pc, #4088]	; 17834 <bt_compidtostr@@Base+0x9570>
   16838:	add	r0, pc, r0
   1683c:	str	r0, [sp, #8]
   16840:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16844:	andeq	fp, r0, r9, lsl #10
   16848:	ldr	r0, [pc, #4088]	; 17848 <bt_compidtostr@@Base+0x9584>
   1684c:	add	r0, pc, r0
   16850:	str	r0, [sp, #8]
   16854:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16858:	andeq	fp, r0, r1, lsl #10
   1685c:	ldr	r0, [pc, #4088]	; 1785c <bt_compidtostr@@Base+0x9598>
   16860:	add	r0, pc, r0
   16864:	str	r0, [sp, #8]
   16868:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1686c:	strdeq	fp, [r0], -r7
   16870:	ldr	r0, [pc, #4088]	; 17870 <bt_compidtostr@@Base+0x95ac>
   16874:	add	r0, pc, r0
   16878:	str	r0, [sp, #8]
   1687c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16880:	andeq	fp, r0, r1, lsl #10
   16884:	ldr	r0, [pc, #4088]	; 17884 <bt_compidtostr@@Base+0x95c0>
   16888:	add	r0, pc, r0
   1688c:	str	r0, [sp, #8]
   16890:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16894:	strdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   16898:	ldr	r0, [pc, #4088]	; 17898 <bt_compidtostr@@Base+0x95d4>
   1689c:	add	r0, pc, r0
   168a0:	str	r0, [sp, #8]
   168a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   168a8:	andeq	fp, r0, r8, lsl #10
   168ac:	ldr	r0, [pc, #4088]	; 178ac <bt_compidtostr@@Base+0x95e8>
   168b0:	add	r0, pc, r0
   168b4:	str	r0, [sp, #8]
   168b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   168bc:	andeq	fp, r0, r0, lsl #10
   168c0:	ldr	r0, [pc, #4088]	; 178c0 <bt_compidtostr@@Base+0x95fc>
   168c4:	add	r0, pc, r0
   168c8:	str	r0, [sp, #8]
   168cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   168d0:	strdeq	fp, [r0], -r3
   168d4:	ldr	r0, [pc, #4088]	; 178d4 <bt_compidtostr@@Base+0x9610>
   168d8:	add	r0, pc, r0
   168dc:	str	r0, [sp, #8]
   168e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   168e4:	andeq	fp, r0, ip, lsl r5
   168e8:	ldr	r0, [pc, #4088]	; 178e8 <bt_compidtostr@@Base+0x9624>
   168ec:	add	r0, pc, r0
   168f0:	str	r0, [sp, #8]
   168f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   168f8:	andeq	fp, r0, r8, lsr #10
   168fc:	ldr	r0, [pc, #4088]	; 178fc <bt_compidtostr@@Base+0x9638>
   16900:	add	r0, pc, r0
   16904:	str	r0, [sp, #8]
   16908:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1690c:	andeq	fp, r0, r7, lsr r5
   16910:	ldr	r0, [pc, #4088]	; 17910 <bt_compidtostr@@Base+0x964c>
   16914:	add	r0, pc, r0
   16918:	str	r0, [sp, #8]
   1691c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16920:	andeq	fp, r0, lr, lsr r5
   16924:	ldr	r0, [pc, #4088]	; 17924 <bt_compidtostr@@Base+0x9660>
   16928:	add	r0, pc, r0
   1692c:	str	r0, [sp, #8]
   16930:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16934:	andeq	fp, r0, ip, lsr r5
   16938:	ldr	r0, [pc, #4088]	; 17938 <bt_compidtostr@@Base+0x9674>
   1693c:	add	r0, pc, r0
   16940:	str	r0, [sp, #8]
   16944:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16948:	andeq	fp, r0, r1, asr #10
   1694c:	ldr	r0, [pc, #4088]	; 1794c <bt_compidtostr@@Base+0x9688>
   16950:	add	r0, pc, r0
   16954:	str	r0, [sp, #8]
   16958:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1695c:	andeq	fp, r0, r5, lsr r5
   16960:	ldr	r0, [pc, #4088]	; 17960 <bt_compidtostr@@Base+0x969c>
   16964:	add	r0, pc, r0
   16968:	str	r0, [sp, #8]
   1696c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16970:	andeq	fp, r0, sp, lsr #10
   16974:	ldr	r0, [pc, #4088]	; 17974 <bt_compidtostr@@Base+0x96b0>
   16978:	add	r0, pc, r0
   1697c:	str	r0, [sp, #8]
   16980:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16984:	andeq	fp, r0, r4, lsr r5
   16988:	ldr	r0, [pc, #4088]	; 17988 <bt_compidtostr@@Base+0x96c4>
   1698c:	add	r0, pc, r0
   16990:	str	r0, [sp, #8]
   16994:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16998:	andeq	fp, r0, lr, lsr #10
   1699c:	ldr	r0, [pc, #4088]	; 1799c <bt_compidtostr@@Base+0x96d8>
   169a0:	add	r0, pc, r0
   169a4:	str	r0, [sp, #8]
   169a8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   169ac:	andeq	fp, r0, r4, lsr #10
   169b0:	ldr	r0, [pc, #4088]	; 179b0 <bt_compidtostr@@Base+0x96ec>
   169b4:	add	r0, pc, r0
   169b8:	str	r0, [sp, #8]
   169bc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   169c0:	andeq	fp, r0, r0, lsr #10
   169c4:	ldr	r0, [pc, #4088]	; 179c4 <bt_compidtostr@@Base+0x9700>
   169c8:	add	r0, pc, r0
   169cc:	str	r0, [sp, #8]
   169d0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   169d4:	andeq	fp, r0, r6, lsr #10
   169d8:	ldr	r0, [pc, #4088]	; 179d8 <bt_compidtostr@@Base+0x9714>
   169dc:	add	r0, pc, r0
   169e0:	str	r0, [sp, #8]
   169e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   169e8:	andeq	fp, r0, r1, lsr #10
   169ec:	ldr	r0, [pc, #4088]	; 179ec <bt_compidtostr@@Base+0x9728>
   169f0:	add	r0, pc, r0
   169f4:	str	r0, [sp, #8]
   169f8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   169fc:	andeq	fp, r0, r4, lsl r5
   16a00:	ldr	r0, [pc, #4088]	; 17a00 <bt_compidtostr@@Base+0x973c>
   16a04:	add	r0, pc, r0
   16a08:	str	r0, [sp, #8]
   16a0c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a10:	andeq	fp, r0, r4, lsl r5
   16a14:	ldr	r0, [pc, #4088]	; 17a14 <bt_compidtostr@@Base+0x9750>
   16a18:	add	r0, pc, r0
   16a1c:	str	r0, [sp, #8]
   16a20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a24:	andeq	fp, r0, r8, lsl #10
   16a28:	ldr	r0, [pc, #4088]	; 17a28 <bt_compidtostr@@Base+0x9764>
   16a2c:	add	r0, pc, r0
   16a30:	str	r0, [sp, #8]
   16a34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a38:	andeq	fp, r0, r6, lsl r5
   16a3c:	ldr	r0, [pc, #4088]	; 17a3c <bt_compidtostr@@Base+0x9778>
   16a40:	add	r0, pc, r0
   16a44:	str	r0, [sp, #8]
   16a48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a4c:	andeq	fp, r0, r1, lsr #10
   16a50:	ldr	r0, [pc, #4088]	; 17a50 <bt_compidtostr@@Base+0x978c>
   16a54:	add	r0, pc, r0
   16a58:	str	r0, [sp, #8]
   16a5c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a60:	andeq	fp, r0, fp, lsl r5
   16a64:	ldr	r0, [pc, #4088]	; 17a64 <bt_compidtostr@@Base+0x97a0>
   16a68:	add	r0, pc, r0
   16a6c:	str	r0, [sp, #8]
   16a70:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a74:	andeq	fp, r0, r6, lsl r5
   16a78:	ldr	r0, [pc, #4088]	; 17a78 <bt_compidtostr@@Base+0x97b4>
   16a7c:	add	r0, pc, r0
   16a80:	str	r0, [sp, #8]
   16a84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a88:	andeq	fp, r0, r4, lsl r5
   16a8c:	ldr	r0, [pc, #4088]	; 17a8c <bt_compidtostr@@Base+0x97c8>
   16a90:	add	r0, pc, r0
   16a94:	str	r0, [sp, #8]
   16a98:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16a9c:	andeq	fp, r0, r3, lsl r5
   16aa0:	ldr	r0, [pc, #4088]	; 17aa0 <bt_compidtostr@@Base+0x97dc>
   16aa4:	add	r0, pc, r0
   16aa8:	str	r0, [sp, #8]
   16aac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ab0:	andeq	fp, r0, fp, lsl #10
   16ab4:	ldr	r0, [pc, #4088]	; 17ab4 <bt_compidtostr@@Base+0x97f0>
   16ab8:	add	r0, pc, r0
   16abc:	str	r0, [sp, #8]
   16ac0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ac4:	andeq	fp, r0, pc, lsl #10
   16ac8:	ldr	r0, [pc, #4088]	; 17ac8 <bt_compidtostr@@Base+0x9804>
   16acc:	add	r0, pc, r0
   16ad0:	str	r0, [sp, #8]
   16ad4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ad8:	andeq	fp, r0, r4, lsl #10
   16adc:	ldr	r0, [pc, #4088]	; 17adc <bt_compidtostr@@Base+0x9818>
   16ae0:	add	r0, pc, r0
   16ae4:	str	r0, [sp, #8]
   16ae8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16aec:	andeq	fp, r0, r0, lsl #10
   16af0:	ldr	r0, [pc, #4088]	; 17af0 <bt_compidtostr@@Base+0x982c>
   16af4:	add	r0, pc, r0
   16af8:	str	r0, [sp, #8]
   16afc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b00:	strdeq	fp, [r0], -r3
   16b04:	ldr	r0, [pc, #4072]	; 17af4 <bt_compidtostr@@Base+0x9830>
   16b08:	add	r0, pc, r0
   16b0c:	str	r0, [sp, #8]
   16b10:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b14:	strdeq	fp, [r0], -lr
   16b18:	ldr	r0, [pc, #4080]	; 17b10 <bt_compidtostr@@Base+0x984c>
   16b1c:	add	r0, pc, r0
   16b20:	str	r0, [sp, #8]
   16b24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b28:	strdeq	fp, [r0], -r6
   16b2c:	ldr	r0, [pc, #4064]	; 17b14 <bt_compidtostr@@Base+0x9850>
   16b30:	add	r0, pc, r0
   16b34:	str	r0, [sp, #8]
   16b38:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b3c:	strdeq	fp, [r0], -r7
   16b40:	andeq	fp, r0, r9, lsl #10
   16b44:	ldr	r0, [pc, #4044]	; 17b18 <bt_compidtostr@@Base+0x9854>
   16b48:	add	r0, pc, r0
   16b4c:	str	r0, [sp, #8]
   16b50:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b54:	andeq	fp, r0, r2, lsl #10
   16b58:	ldr	r0, [pc, #4028]	; 17b1c <bt_compidtostr@@Base+0x9858>
   16b5c:	add	r0, pc, r0
   16b60:	str	r0, [sp, #8]
   16b64:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b68:	strdeq	fp, [r0], -r6
   16b6c:	ldr	r0, [pc, #4012]	; 17b20 <bt_compidtostr@@Base+0x985c>
   16b70:	add	r0, pc, r0
   16b74:	str	r0, [sp, #8]
   16b78:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b7c:	andeq	fp, r0, pc, ror #9
   16b80:	ldr	r0, [pc, #3996]	; 17b24 <bt_compidtostr@@Base+0x9860>
   16b84:	add	r0, pc, r0
   16b88:	str	r0, [sp, #8]
   16b8c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16b90:	andeq	fp, r0, r6, lsl r5
   16b94:	ldr	r0, [pc, #3980]	; 17b28 <bt_compidtostr@@Base+0x9864>
   16b98:	add	r0, pc, r0
   16b9c:	str	r0, [sp, #8]
   16ba0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ba4:	andeq	fp, r0, r2, lsl r5
   16ba8:	ldr	r0, [pc, #3964]	; 17b2c <bt_compidtostr@@Base+0x9868>
   16bac:	add	r0, pc, r0
   16bb0:	str	r0, [sp, #8]
   16bb4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16bb8:	andeq	fp, r0, r2, lsl r5
   16bbc:	ldr	r0, [pc, #3948]	; 17b30 <bt_compidtostr@@Base+0x986c>
   16bc0:	add	r0, pc, r0
   16bc4:	str	r0, [sp, #8]
   16bc8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16bcc:	andeq	fp, r0, pc, lsl #10
   16bd0:	ldr	r0, [pc, #3932]	; 17b34 <bt_compidtostr@@Base+0x9870>
   16bd4:	add	r0, pc, r0
   16bd8:	str	r0, [sp, #8]
   16bdc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16be0:	andeq	fp, r0, r2, lsl #10
   16be4:	ldr	r0, [pc, #3916]	; 17b38 <bt_compidtostr@@Base+0x9874>
   16be8:	add	r0, pc, r0
   16bec:	str	r0, [sp, #8]
   16bf0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16bf4:	strdeq	fp, [r0], -r8
   16bf8:	ldr	r0, [pc, #3900]	; 17b3c <bt_compidtostr@@Base+0x9878>
   16bfc:	add	r0, pc, r0
   16c00:	str	r0, [sp, #8]
   16c04:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c08:	strdeq	fp, [r0], -r9
   16c0c:	ldr	r0, [pc, #3884]	; 17b40 <bt_compidtostr@@Base+0x987c>
   16c10:	add	r0, pc, r0
   16c14:	str	r0, [sp, #8]
   16c18:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c1c:	strdeq	fp, [r0], -r9
   16c20:	ldr	r0, [pc, #3868]	; 17b44 <bt_compidtostr@@Base+0x9880>
   16c24:	add	r0, pc, r0
   16c28:	str	r0, [sp, #8]
   16c2c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c30:	strdeq	fp, [r0], -lr
   16c34:	ldr	r0, [pc, #3852]	; 17b48 <bt_compidtostr@@Base+0x9884>
   16c38:	add	r0, pc, r0
   16c3c:	str	r0, [sp, #8]
   16c40:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c44:	strdeq	fp, [r0], -ip
   16c48:	ldr	r0, [pc, #3836]	; 17b4c <bt_compidtostr@@Base+0x9888>
   16c4c:	add	r0, pc, r0
   16c50:	str	r0, [sp, #8]
   16c54:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c58:	strdeq	fp, [r0], -ip
   16c5c:	ldr	r0, [pc, #3820]	; 17b50 <bt_compidtostr@@Base+0x988c>
   16c60:	add	r0, pc, r0
   16c64:	str	r0, [sp, #8]
   16c68:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c6c:	andeq	fp, r0, r3, lsl #10
   16c70:	ldr	r0, [pc, #3804]	; 17b54 <bt_compidtostr@@Base+0x9890>
   16c74:	add	r0, pc, r0
   16c78:	str	r0, [sp, #8]
   16c7c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c80:	strdeq	fp, [r0], -sl
   16c84:	ldr	r0, [pc, #3788]	; 17b58 <bt_compidtostr@@Base+0x9894>
   16c88:	add	r0, pc, r0
   16c8c:	str	r0, [sp, #8]
   16c90:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16c94:	andeq	fp, r0, pc, ror #9
   16c98:	ldr	r0, [pc, #3772]	; 17b5c <bt_compidtostr@@Base+0x9898>
   16c9c:	add	r0, pc, r0
   16ca0:	str	r0, [sp, #8]
   16ca4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ca8:	andeq	fp, r0, sl, ror #9
   16cac:	ldr	r0, [pc, #3756]	; 17b60 <bt_compidtostr@@Base+0x989c>
   16cb0:	add	r0, pc, r0
   16cb4:	str	r0, [sp, #8]
   16cb8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16cbc:	andeq	fp, r0, r3, ror #9
   16cc0:	ldr	r0, [pc, #3740]	; 17b64 <bt_compidtostr@@Base+0x98a0>
   16cc4:	add	r0, pc, r0
   16cc8:	str	r0, [sp, #8]
   16ccc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16cd0:	ldrdeq	fp, [r0], -r7
   16cd4:	ldr	r0, [pc, #3724]	; 17b68 <bt_compidtostr@@Base+0x98a4>
   16cd8:	add	r0, pc, r0
   16cdc:	str	r0, [sp, #8]
   16ce0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ce4:	ldrdeq	fp, [r0], -r3
   16ce8:	ldr	r0, [pc, #3708]	; 17b6c <bt_compidtostr@@Base+0x98a8>
   16cec:	add	r0, pc, r0
   16cf0:	str	r0, [sp, #8]
   16cf4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16cf8:	ldrdeq	fp, [r0], -r8
   16cfc:	ldr	r0, [pc, #3692]	; 17b70 <bt_compidtostr@@Base+0x98ac>
   16d00:	add	r0, pc, r0
   16d04:	str	r0, [sp, #8]
   16d08:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d0c:	ldrdeq	fp, [r0], -r0
   16d10:	ldr	r0, [pc, #3676]	; 17b74 <bt_compidtostr@@Base+0x98b0>
   16d14:	add	r0, pc, r0
   16d18:	str	r0, [sp, #8]
   16d1c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d20:	andeq	fp, r0, fp, asr #9
   16d24:	ldr	r0, [pc, #3660]	; 17b78 <bt_compidtostr@@Base+0x98b4>
   16d28:	add	r0, pc, r0
   16d2c:	str	r0, [sp, #8]
   16d30:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d34:	andeq	fp, r0, r4, asr #9
   16d38:	ldr	r0, [pc, #3644]	; 17b7c <bt_compidtostr@@Base+0x98b8>
   16d3c:	add	r0, pc, r0
   16d40:	str	r0, [sp, #8]
   16d44:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d48:			; <UNDEFINED> instruction: 0x0000b4ba
   16d4c:	ldr	r0, [pc, #3628]	; 17b80 <bt_compidtostr@@Base+0x98bc>
   16d50:	add	r0, pc, r0
   16d54:	str	r0, [sp, #8]
   16d58:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d5c:			; <UNDEFINED> instruction: 0x0000b4b1
   16d60:	ldr	r0, [pc, #3612]	; 17b84 <bt_compidtostr@@Base+0x98c0>
   16d64:	add	r0, pc, r0
   16d68:	str	r0, [sp, #8]
   16d6c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d70:	andeq	fp, r0, fp, lsr #9
   16d74:	ldr	r0, [pc, #3596]	; 17b88 <bt_compidtostr@@Base+0x98c4>
   16d78:	add	r0, pc, r0
   16d7c:	str	r0, [sp, #8]
   16d80:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d84:	muleq	r0, sp, r4
   16d88:	ldr	r0, [pc, #3580]	; 17b8c <bt_compidtostr@@Base+0x98c8>
   16d8c:	add	r0, pc, r0
   16d90:	str	r0, [sp, #8]
   16d94:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16d98:	muleq	r0, r9, r4
   16d9c:	ldr	r0, [pc, #3564]	; 17b90 <bt_compidtostr@@Base+0x98cc>
   16da0:	add	r0, pc, r0
   16da4:	str	r0, [sp, #8]
   16da8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16dac:	andeq	fp, r0, pc, lsl #9
   16db0:	ldr	r0, [pc, #3548]	; 17b94 <bt_compidtostr@@Base+0x98d0>
   16db4:	add	r0, pc, r0
   16db8:	str	r0, [sp, #8]
   16dbc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16dc0:	muleq	r0, r7, r4
   16dc4:	ldr	r0, [pc, #3532]	; 17b98 <bt_compidtostr@@Base+0x98d4>
   16dc8:	add	r0, pc, r0
   16dcc:	str	r0, [sp, #8]
   16dd0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16dd4:	muleq	r0, r1, r4
   16dd8:	ldr	r0, [pc, #3516]	; 17b9c <bt_compidtostr@@Base+0x98d8>
   16ddc:	add	r0, pc, r0
   16de0:	str	r0, [sp, #8]
   16de4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16de8:	muleq	r0, r2, r4
   16dec:	ldr	r0, [pc, #3500]	; 17ba0 <bt_compidtostr@@Base+0x98dc>
   16df0:	add	r0, pc, r0
   16df4:	str	r0, [sp, #8]
   16df8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16dfc:	muleq	r0, r7, r4
   16e00:	ldr	r0, [pc, #3484]	; 17ba4 <bt_compidtostr@@Base+0x98e0>
   16e04:	add	r0, pc, r0
   16e08:	str	r0, [sp, #8]
   16e0c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e10:	muleq	r0, r6, r4
   16e14:	ldr	r0, [pc, #3468]	; 17ba8 <bt_compidtostr@@Base+0x98e4>
   16e18:	add	r0, pc, r0
   16e1c:	str	r0, [sp, #8]
   16e20:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e24:	muleq	r0, r6, r4
   16e28:	ldr	r0, [pc, #3452]	; 17bac <bt_compidtostr@@Base+0x98e8>
   16e2c:	add	r0, pc, r0
   16e30:	str	r0, [sp, #8]
   16e34:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e38:	muleq	r0, r9, r4
   16e3c:	ldr	r0, [pc, #4084]	; 17e38 <bt_compidtostr@@Base+0x9b74>
   16e40:	add	r0, pc, r0
   16e44:	str	r0, [sp, #8]
   16e48:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e4c:	muleq	r0, ip, r4
   16e50:	ldr	r0, [pc, #4060]	; 17e34 <bt_compidtostr@@Base+0x9b70>
   16e54:	add	r0, pc, r0
   16e58:	str	r0, [sp, #8]
   16e5c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e60:	muleq	r0, pc, r4	; <UNPREDICTABLE>
   16e64:	ldr	r0, [pc, #4036]	; 17e30 <bt_compidtostr@@Base+0x9b6c>
   16e68:	add	r0, pc, r0
   16e6c:	str	r0, [sp, #8]
   16e70:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e74:	muleq	r0, r4, r4
   16e78:	ldr	r0, [pc, #4012]	; 17e2c <bt_compidtostr@@Base+0x9b68>
   16e7c:	add	r0, pc, r0
   16e80:	str	r0, [sp, #8]
   16e84:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e88:	andeq	fp, r0, r6, lsl #9
   16e8c:	ldr	r0, [pc, #3988]	; 17e28 <bt_compidtostr@@Base+0x9b64>
   16e90:	add	r0, pc, r0
   16e94:	str	r0, [sp, #8]
   16e98:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16e9c:	andeq	fp, r0, r7, lsl #9
   16ea0:	ldr	r0, [pc, #3964]	; 17e24 <bt_compidtostr@@Base+0x9b60>
   16ea4:	add	r0, pc, r0
   16ea8:	str	r0, [sp, #8]
   16eac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16eb0:	andeq	fp, r0, lr, lsr #9
   16eb4:	ldr	r0, [pc, #3940]	; 17e20 <bt_compidtostr@@Base+0x9b5c>
   16eb8:	add	r0, pc, r0
   16ebc:	str	r0, [sp, #8]
   16ec0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ec4:	andeq	fp, r0, ip, lsr #9
   16ec8:	ldr	r0, [pc, #3916]	; 17e1c <bt_compidtostr@@Base+0x9b58>
   16ecc:	add	r0, pc, r0
   16ed0:	str	r0, [sp, #8]
   16ed4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ed8:			; <UNDEFINED> instruction: 0x0000b4b5
   16edc:	ldr	r0, [pc, #3892]	; 17e18 <bt_compidtostr@@Base+0x9b54>
   16ee0:	add	r0, pc, r0
   16ee4:	str	r0, [sp, #8]
   16ee8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16eec:	andeq	fp, r0, lr, lsr #9
   16ef0:	ldr	r0, [pc, #3868]	; 17e14 <bt_compidtostr@@Base+0x9b50>
   16ef4:	add	r0, pc, r0
   16ef8:	str	r0, [sp, #8]
   16efc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f00:	andeq	fp, r0, r4, lsr #9
   16f04:	ldr	r0, [pc, #3844]	; 17e10 <bt_compidtostr@@Base+0x9b4c>
   16f08:	add	r0, pc, r0
   16f0c:	str	r0, [sp, #8]
   16f10:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f14:	muleq	r0, ip, r4
   16f18:	ldr	r0, [pc, #3820]	; 17e0c <bt_compidtostr@@Base+0x9b48>
   16f1c:	add	r0, pc, r0
   16f20:	str	r0, [sp, #8]
   16f24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f28:	muleq	r0, r6, r4
   16f2c:	ldr	r0, [pc, #3796]	; 17e08 <bt_compidtostr@@Base+0x9b44>
   16f30:	add	r0, pc, r0
   16f34:	str	r0, [sp, #8]
   16f38:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f3c:	muleq	r0, fp, r4
   16f40:	ldr	r0, [pc, #3772]	; 17e04 <bt_compidtostr@@Base+0x9b40>
   16f44:	add	r0, pc, r0
   16f48:	str	r0, [sp, #8]
   16f4c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f50:	muleq	r0, r9, r4
   16f54:	ldr	r0, [pc, #3748]	; 17e00 <bt_compidtostr@@Base+0x9b3c>
   16f58:	add	r0, pc, r0
   16f5c:	str	r0, [sp, #8]
   16f60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f64:	muleq	r0, r7, r4
   16f68:	ldr	r0, [pc, #3724]	; 17dfc <bt_compidtostr@@Base+0x9b38>
   16f6c:	add	r0, pc, r0
   16f70:	str	r0, [sp, #8]
   16f74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f78:	muleq	r0, r8, r4
   16f7c:	ldr	r0, [pc, #3700]	; 17df8 <bt_compidtostr@@Base+0x9b34>
   16f80:	add	r0, pc, r0
   16f84:	str	r0, [sp, #8]
   16f88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16f8c:	muleq	r0, sp, r4
   16f90:	ldr	r0, [pc, #3676]	; 17df4 <bt_compidtostr@@Base+0x9b30>
   16f94:	add	r0, pc, r0
   16f98:	str	r0, [sp, #8]
   16f9c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16fa0:	muleq	r0, r3, r4
   16fa4:	ldr	r0, [pc, #3652]	; 17df0 <bt_compidtostr@@Base+0x9b2c>
   16fa8:	add	r0, pc, r0
   16fac:	str	r0, [sp, #8]
   16fb0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16fb4:	andeq	fp, r0, r9, lsl #9
   16fb8:	ldr	r0, [pc, #3628]	; 17dec <bt_compidtostr@@Base+0x9b28>
   16fbc:	add	r0, pc, r0
   16fc0:	str	r0, [sp, #8]
   16fc4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16fc8:	andeq	fp, r0, r3, lsl #9
   16fcc:	ldr	r0, [pc, #3604]	; 17de8 <bt_compidtostr@@Base+0x9b24>
   16fd0:	add	r0, pc, r0
   16fd4:	str	r0, [sp, #8]
   16fd8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16fdc:	andeq	fp, r0, sp, ror r4
   16fe0:	ldr	r0, [pc, #3580]	; 17de4 <bt_compidtostr@@Base+0x9b20>
   16fe4:	add	r0, pc, r0
   16fe8:	str	r0, [sp, #8]
   16fec:	b	17b04 <bt_compidtostr@@Base+0x9840>
   16ff0:	andeq	fp, r0, fp, lsl #9
   16ff4:	ldr	r0, [pc, #3556]	; 17de0 <bt_compidtostr@@Base+0x9b1c>
   16ff8:	add	r0, pc, r0
   16ffc:	str	r0, [sp, #8]
   17000:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17004:	andeq	fp, r0, sl, lsl #9
   17008:	ldr	r0, [pc, #3532]	; 17ddc <bt_compidtostr@@Base+0x9b18>
   1700c:	add	r0, pc, r0
   17010:	str	r0, [sp, #8]
   17014:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17018:	andeq	fp, r0, ip, lsl #9
   1701c:	ldr	r0, [pc, #3508]	; 17dd8 <bt_compidtostr@@Base+0x9b14>
   17020:	add	r0, pc, r0
   17024:	str	r0, [sp, #8]
   17028:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1702c:	andeq	fp, r0, ip, lsl #9
   17030:	ldr	r0, [pc, #3484]	; 17dd4 <bt_compidtostr@@Base+0x9b10>
   17034:	add	r0, pc, r0
   17038:	str	r0, [sp, #8]
   1703c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17040:	andeq	fp, r0, fp, lsl #9
   17044:	ldr	r0, [pc, #3460]	; 17dd0 <bt_compidtostr@@Base+0x9b0c>
   17048:	add	r0, pc, r0
   1704c:	str	r0, [sp, #8]
   17050:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17054:	muleq	r0, r2, r4
   17058:	ldr	r0, [pc, #3436]	; 17dcc <bt_compidtostr@@Base+0x9b08>
   1705c:	add	r0, pc, r0
   17060:	str	r0, [sp, #8]
   17064:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17068:	andeq	fp, r0, fp, lsl #9
   1706c:	ldr	r0, [pc, #3412]	; 17dc8 <bt_compidtostr@@Base+0x9b04>
   17070:	add	r0, pc, r0
   17074:	str	r0, [sp, #8]
   17078:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1707c:	andeq	fp, r0, r3, lsl #9
   17080:	ldr	r0, [pc, #3388]	; 17dc4 <bt_compidtostr@@Base+0x9b00>
   17084:	add	r0, pc, r0
   17088:	str	r0, [sp, #8]
   1708c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17090:	andeq	fp, r0, fp, ror r4
   17094:	ldr	r0, [pc, #3364]	; 17dc0 <bt_compidtostr@@Base+0x9afc>
   17098:	add	r0, pc, r0
   1709c:	str	r0, [sp, #8]
   170a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   170a4:	andeq	fp, r0, r4, lsl #9
   170a8:	ldr	r0, [pc, #3340]	; 17dbc <bt_compidtostr@@Base+0x9af8>
   170ac:	add	r0, pc, r0
   170b0:	str	r0, [sp, #8]
   170b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   170b8:	andeq	fp, r0, fp, lsl #9
   170bc:	ldr	r0, [pc, #3316]	; 17db8 <bt_compidtostr@@Base+0x9af4>
   170c0:	add	r0, pc, r0
   170c4:	str	r0, [sp, #8]
   170c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   170cc:	andeq	fp, r0, r5, lsl #9
   170d0:	ldr	r0, [pc, #3292]	; 17db4 <bt_compidtostr@@Base+0x9af0>
   170d4:	add	r0, pc, r0
   170d8:	str	r0, [sp, #8]
   170dc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   170e0:	andeq	fp, r0, r2, lsl #9
   170e4:	ldr	r0, [pc, #3268]	; 17db0 <bt_compidtostr@@Base+0x9aec>
   170e8:	add	r0, pc, r0
   170ec:	str	r0, [sp, #8]
   170f0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   170f4:	andeq	fp, r0, r4, lsl #9
   170f8:	ldr	r0, [pc, #3244]	; 17dac <bt_compidtostr@@Base+0x9ae8>
   170fc:	add	r0, pc, r0
   17100:	str	r0, [sp, #8]
   17104:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17108:	muleq	r0, sl, r4
   1710c:	ldr	r0, [pc, #3220]	; 17da8 <bt_compidtostr@@Base+0x9ae4>
   17110:	add	r0, pc, r0
   17114:	str	r0, [sp, #8]
   17118:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1711c:	muleq	r0, ip, r4
   17120:	ldr	r0, [pc, #3196]	; 17da4 <bt_compidtostr@@Base+0x9ae0>
   17124:	add	r0, pc, r0
   17128:	str	r0, [sp, #8]
   1712c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17130:			; <UNDEFINED> instruction: 0x0000b4be
   17134:	ldr	r0, [pc, #3172]	; 17da0 <bt_compidtostr@@Base+0x9adc>
   17138:	add	r0, pc, r0
   1713c:	str	r0, [sp, #8]
   17140:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17144:			; <UNDEFINED> instruction: 0x0000b4b9
   17148:	ldr	r0, [pc, #3148]	; 17d9c <bt_compidtostr@@Base+0x9ad8>
   1714c:	add	r0, pc, r0
   17150:	str	r0, [sp, #8]
   17154:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17158:	andeq	fp, r0, r2, asr #9
   1715c:	ldr	r0, [pc, #3124]	; 17d98 <bt_compidtostr@@Base+0x9ad4>
   17160:	add	r0, pc, r0
   17164:	str	r0, [sp, #8]
   17168:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1716c:	ldrdeq	fp, [r0], -r6
   17170:	ldr	r0, [pc, #3100]	; 17d94 <bt_compidtostr@@Base+0x9ad0>
   17174:	add	r0, pc, r0
   17178:	str	r0, [sp, #8]
   1717c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17180:	ldrdeq	fp, [r0], -r0
   17184:	ldr	r0, [pc, #3076]	; 17d90 <bt_compidtostr@@Base+0x9acc>
   17188:	add	r0, pc, r0
   1718c:	str	r0, [sp, #8]
   17190:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17194:	andeq	fp, r0, pc, asr #9
   17198:	ldr	r0, [pc, #3052]	; 17d8c <bt_compidtostr@@Base+0x9ac8>
   1719c:	add	r0, pc, r0
   171a0:	str	r0, [sp, #8]
   171a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   171a8:	andeq	fp, r0, lr, asr #9
   171ac:	ldr	r0, [pc, #3028]	; 17d88 <bt_compidtostr@@Base+0x9ac4>
   171b0:	add	r0, pc, r0
   171b4:	str	r0, [sp, #8]
   171b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   171bc:	ldrdeq	fp, [r0], -r2
   171c0:	ldr	r0, [pc, #3004]	; 17d84 <bt_compidtostr@@Base+0x9ac0>
   171c4:	add	r0, pc, r0
   171c8:	str	r0, [sp, #8]
   171cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   171d0:	ldrdeq	fp, [r0], -r2
   171d4:	ldr	r0, [pc, #2980]	; 17d80 <bt_compidtostr@@Base+0x9abc>
   171d8:	add	r0, pc, r0
   171dc:	str	r0, [sp, #8]
   171e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   171e4:	andeq	fp, r0, sp, ror #9
   171e8:	ldr	r0, [pc, #2956]	; 17d7c <bt_compidtostr@@Base+0x9ab8>
   171ec:	add	r0, pc, r0
   171f0:	str	r0, [sp, #8]
   171f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   171f8:	ldrdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   171fc:	ldr	r0, [pc, #2932]	; 17d78 <bt_compidtostr@@Base+0x9ab4>
   17200:	add	r0, pc, r0
   17204:	str	r0, [sp, #8]
   17208:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1720c:	andeq	fp, r0, lr, asr #9
   17210:	ldr	r0, [pc, #2908]	; 17d74 <bt_compidtostr@@Base+0x9ab0>
   17214:	add	r0, pc, r0
   17218:	str	r0, [sp, #8]
   1721c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17220:	andeq	fp, r0, r7, asr #9
   17224:	ldr	r0, [pc, #2884]	; 17d70 <bt_compidtostr@@Base+0x9aac>
   17228:	add	r0, pc, r0
   1722c:	str	r0, [sp, #8]
   17230:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17234:			; <UNDEFINED> instruction: 0x0000b4bf
   17238:	ldr	r0, [pc, #2860]	; 17d6c <bt_compidtostr@@Base+0x9aa8>
   1723c:	add	r0, pc, r0
   17240:	str	r0, [sp, #8]
   17244:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17248:	andeq	fp, r0, r1, asr #9
   1724c:	ldr	r0, [pc, #2836]	; 17d68 <bt_compidtostr@@Base+0x9aa4>
   17250:	add	r0, pc, r0
   17254:	str	r0, [sp, #8]
   17258:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1725c:			; <UNDEFINED> instruction: 0x0000b4b9
   17260:	ldr	r0, [pc, #2812]	; 17d64 <bt_compidtostr@@Base+0x9aa0>
   17264:	add	r0, pc, r0
   17268:	str	r0, [sp, #8]
   1726c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17270:			; <UNDEFINED> instruction: 0x0000b4b7
   17274:	ldr	r0, [pc, #2788]	; 17d60 <bt_compidtostr@@Base+0x9a9c>
   17278:	add	r0, pc, r0
   1727c:	str	r0, [sp, #8]
   17280:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17284:			; <UNDEFINED> instruction: 0x0000b4b2
   17288:	ldr	r0, [pc, #2764]	; 17d5c <bt_compidtostr@@Base+0x9a98>
   1728c:	add	r0, pc, r0
   17290:	str	r0, [sp, #8]
   17294:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17298:			; <UNDEFINED> instruction: 0x0000b4b9
   1729c:	ldr	r0, [pc, #2740]	; 17d58 <bt_compidtostr@@Base+0x9a94>
   172a0:	add	r0, pc, r0
   172a4:	str	r0, [sp, #8]
   172a8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   172ac:	andeq	fp, r0, sp, lsr #9
   172b0:	ldr	r0, [pc, #2716]	; 17d54 <bt_compidtostr@@Base+0x9a90>
   172b4:	add	r0, pc, r0
   172b8:	str	r0, [sp, #8]
   172bc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   172c0:			; <UNDEFINED> instruction: 0x0000b4b2
   172c4:	ldr	r0, [pc, #2692]	; 17d50 <bt_compidtostr@@Base+0x9a8c>
   172c8:	add	r0, pc, r0
   172cc:	str	r0, [sp, #8]
   172d0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   172d4:	andeq	fp, r0, r7, lsr #9
   172d8:	ldr	r0, [pc, #2668]	; 17d4c <bt_compidtostr@@Base+0x9a88>
   172dc:	add	r0, pc, r0
   172e0:	str	r0, [sp, #8]
   172e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   172e8:	andeq	fp, r0, lr, lsr #9
   172ec:	ldr	r0, [pc, #2644]	; 17d48 <bt_compidtostr@@Base+0x9a84>
   172f0:	add	r0, pc, r0
   172f4:	str	r0, [sp, #8]
   172f8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   172fc:			; <UNDEFINED> instruction: 0x0000b4b5
   17300:	ldr	r0, [pc, #2620]	; 17d44 <bt_compidtostr@@Base+0x9a80>
   17304:	add	r0, pc, r0
   17308:	str	r0, [sp, #8]
   1730c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17310:	andeq	fp, r0, r3, asr #9
   17314:	ldr	r0, [pc, #2596]	; 17d40 <bt_compidtostr@@Base+0x9a7c>
   17318:	add	r0, pc, r0
   1731c:	str	r0, [sp, #8]
   17320:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17324:	andeq	fp, r0, r5, asr #9
   17328:	ldr	r0, [pc, #2572]	; 17d3c <bt_compidtostr@@Base+0x9a78>
   1732c:	add	r0, pc, r0
   17330:	str	r0, [sp, #8]
   17334:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17338:	ldr	r0, [pc, #2552]	; 17d38 <bt_compidtostr@@Base+0x9a74>
   1733c:	add	r0, pc, r0
   17340:	str	r0, [sp, #8]
   17344:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17348:	andeq	fp, r0, r6, asr #9
   1734c:	ldr	r0, [pc, #2528]	; 17d34 <bt_compidtostr@@Base+0x9a70>
   17350:	add	r0, pc, r0
   17354:	str	r0, [sp, #8]
   17358:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1735c:	andeq	fp, r0, r9, asr #9
   17360:	ldr	r0, [pc, #2504]	; 17d30 <bt_compidtostr@@Base+0x9a6c>
   17364:	add	r0, pc, r0
   17368:	str	r0, [sp, #8]
   1736c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17370:	andeq	fp, r0, r7, asr #9
   17374:	ldr	r0, [pc, #2480]	; 17d2c <bt_compidtostr@@Base+0x9a68>
   17378:	add	r0, pc, r0
   1737c:	str	r0, [sp, #8]
   17380:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17384:			; <UNDEFINED> instruction: 0x0000b4be
   17388:	ldr	r0, [pc, #2456]	; 17d28 <bt_compidtostr@@Base+0x9a64>
   1738c:	add	r0, pc, r0
   17390:	str	r0, [sp, #8]
   17394:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17398:	andeq	fp, r0, r6, asr #9
   1739c:	ldr	r0, [pc, #2432]	; 17d24 <bt_compidtostr@@Base+0x9a60>
   173a0:	add	r0, pc, r0
   173a4:	str	r0, [sp, #8]
   173a8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   173ac:	andeq	fp, r0, r1, asr #9
   173b0:	ldr	r0, [pc, #2408]	; 17d20 <bt_compidtostr@@Base+0x9a5c>
   173b4:	add	r0, pc, r0
   173b8:	str	r0, [sp, #8]
   173bc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   173c0:	andeq	fp, r0, pc, ror #9
   173c4:	ldr	r0, [pc, #2384]	; 17d1c <bt_compidtostr@@Base+0x9a58>
   173c8:	add	r0, pc, r0
   173cc:	str	r0, [sp, #8]
   173d0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   173d4:	andeq	fp, r0, r2, ror #9
   173d8:	ldr	r0, [pc, #2360]	; 17d18 <bt_compidtostr@@Base+0x9a54>
   173dc:	add	r0, pc, r0
   173e0:	str	r0, [sp, #8]
   173e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   173e8:	andeq	fp, r0, r3, ror #9
   173ec:	ldr	r0, [pc, #2336]	; 17d14 <bt_compidtostr@@Base+0x9a50>
   173f0:	add	r0, pc, r0
   173f4:	str	r0, [sp, #8]
   173f8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   173fc:	andeq	fp, r0, fp, ror #9
   17400:	ldr	r0, [pc, #2312]	; 17d10 <bt_compidtostr@@Base+0x9a4c>
   17404:	add	r0, pc, r0
   17408:	str	r0, [sp, #8]
   1740c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17410:	strdeq	fp, [r0], -r4
   17414:	ldr	r0, [pc, #2288]	; 17d0c <bt_compidtostr@@Base+0x9a48>
   17418:	add	r0, pc, r0
   1741c:	str	r0, [sp, #8]
   17420:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17424:	strdeq	fp, [r0], -r0
   17428:	ldr	r0, [pc, #2264]	; 17d08 <bt_compidtostr@@Base+0x9a44>
   1742c:	add	r0, pc, r0
   17430:	str	r0, [sp, #8]
   17434:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17438:	andeq	fp, r0, sp, ror #9
   1743c:	ldr	r0, [pc, #2240]	; 17d04 <bt_compidtostr@@Base+0x9a40>
   17440:	add	r0, pc, r0
   17444:	str	r0, [sp, #8]
   17448:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1744c:	andeq	fp, r0, ip, ror #9
   17450:	ldr	r0, [pc, #2216]	; 17d00 <bt_compidtostr@@Base+0x9a3c>
   17454:	add	r0, pc, r0
   17458:	str	r0, [sp, #8]
   1745c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17460:	andeq	fp, r0, r8, ror #9
   17464:	ldr	r0, [pc, #2192]	; 17cfc <bt_compidtostr@@Base+0x9a38>
   17468:	add	r0, pc, r0
   1746c:	str	r0, [sp, #8]
   17470:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17474:	andeq	fp, r0, pc, ror #9
   17478:	ldr	r0, [pc, #2168]	; 17cf8 <bt_compidtostr@@Base+0x9a34>
   1747c:	add	r0, pc, r0
   17480:	str	r0, [sp, #8]
   17484:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17488:	strdeq	fp, [r0], -r0
   1748c:	ldr	r0, [pc, #2144]	; 17cf4 <bt_compidtostr@@Base+0x9a30>
   17490:	add	r0, pc, r0
   17494:	str	r0, [sp, #8]
   17498:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1749c:	andeq	fp, r0, lr, ror #9
   174a0:	ldr	r0, [pc, #2120]	; 17cf0 <bt_compidtostr@@Base+0x9a2c>
   174a4:	add	r0, pc, r0
   174a8:	str	r0, [sp, #8]
   174ac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   174b0:	andeq	fp, r0, sp, ror #9
   174b4:	ldr	r0, [pc, #2096]	; 17cec <bt_compidtostr@@Base+0x9a28>
   174b8:	add	r0, pc, r0
   174bc:	str	r0, [sp, #8]
   174c0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   174c4:	andeq	fp, r0, r5, ror #9
   174c8:	ldr	r0, [pc, #2072]	; 17ce8 <bt_compidtostr@@Base+0x9a24>
   174cc:	add	r0, pc, r0
   174d0:	str	r0, [sp, #8]
   174d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   174d8:	ldrdeq	fp, [r0], -lr
   174dc:	ldr	r0, [pc, #2048]	; 17ce4 <bt_compidtostr@@Base+0x9a20>
   174e0:	add	r0, pc, r0
   174e4:	str	r0, [sp, #8]
   174e8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   174ec:	ldrdeq	fp, [r0], -r6
   174f0:	ldr	r0, [pc, #2024]	; 17ce0 <bt_compidtostr@@Base+0x9a1c>
   174f4:	add	r0, pc, r0
   174f8:	str	r0, [sp, #8]
   174fc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17500:	ldrdeq	fp, [r0], -r3
   17504:	ldr	r0, [pc, #2000]	; 17cdc <bt_compidtostr@@Base+0x9a18>
   17508:	add	r0, pc, r0
   1750c:	str	r0, [sp, #8]
   17510:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17514:	ldrdeq	fp, [r0], -r3
   17518:	ldr	r0, [pc, #1976]	; 17cd8 <bt_compidtostr@@Base+0x9a14>
   1751c:	add	r0, pc, r0
   17520:	str	r0, [sp, #8]
   17524:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17528:	ldrdeq	fp, [r0], -r6
   1752c:	ldr	r0, [pc, #1952]	; 17cd4 <bt_compidtostr@@Base+0x9a10>
   17530:	add	r0, pc, r0
   17534:	str	r0, [sp, #8]
   17538:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1753c:	ldrdeq	fp, [r0], -r0
   17540:	ldr	r0, [pc, #1928]	; 17cd0 <bt_compidtostr@@Base+0x9a0c>
   17544:	add	r0, pc, r0
   17548:	str	r0, [sp, #8]
   1754c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17550:	ldrdeq	fp, [r0], -r9
   17554:	ldr	r0, [pc, #1904]	; 17ccc <bt_compidtostr@@Base+0x9a08>
   17558:	add	r0, pc, r0
   1755c:	str	r0, [sp, #8]
   17560:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17564:	ldrdeq	fp, [r0], -r9
   17568:	ldr	r0, [pc, #1880]	; 17cc8 <bt_compidtostr@@Base+0x9a04>
   1756c:	add	r0, pc, r0
   17570:	str	r0, [sp, #8]
   17574:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17578:	andeq	fp, r0, r1, ror #9
   1757c:	ldr	r0, [pc, #1856]	; 17cc4 <bt_compidtostr@@Base+0x9a00>
   17580:	add	r0, pc, r0
   17584:	str	r0, [sp, #8]
   17588:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1758c:	strdeq	fp, [r0], -r9
   17590:	ldr	r0, [pc, #1832]	; 17cc0 <bt_compidtostr@@Base+0x99fc>
   17594:	add	r0, pc, r0
   17598:	str	r0, [sp, #8]
   1759c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   175a0:	strdeq	fp, [r0], -r2
   175a4:	ldr	r0, [pc, #1808]	; 17cbc <bt_compidtostr@@Base+0x99f8>
   175a8:	add	r0, pc, r0
   175ac:	str	r0, [sp, #8]
   175b0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   175b4:	andeq	fp, r0, sl, lsl #10
   175b8:	ldr	r0, [pc, #1784]	; 17cb8 <bt_compidtostr@@Base+0x99f4>
   175bc:	add	r0, pc, r0
   175c0:	str	r0, [sp, #8]
   175c4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   175c8:	andeq	fp, r0, fp, lsl #10
   175cc:	ldr	r0, [pc, #1760]	; 17cb4 <bt_compidtostr@@Base+0x99f0>
   175d0:	add	r0, pc, r0
   175d4:	str	r0, [sp, #8]
   175d8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   175dc:	andeq	fp, r0, r7, lsl #10
   175e0:	ldr	r0, [pc, #1736]	; 17cb0 <bt_compidtostr@@Base+0x99ec>
   175e4:	add	r0, pc, r0
   175e8:	str	r0, [sp, #8]
   175ec:	b	17b04 <bt_compidtostr@@Base+0x9840>
   175f0:	andeq	fp, r0, sl, lsl #10
   175f4:	ldr	r0, [pc, #1712]	; 17cac <bt_compidtostr@@Base+0x99e8>
   175f8:	add	r0, pc, r0
   175fc:	str	r0, [sp, #8]
   17600:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17604:	andeq	fp, r0, r8, lsl #10
   17608:	ldr	r0, [pc, #1688]	; 17ca8 <bt_compidtostr@@Base+0x99e4>
   1760c:	add	r0, pc, r0
   17610:	str	r0, [sp, #8]
   17614:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17618:	andeq	fp, r0, r6, lsl #10
   1761c:	ldr	r0, [pc, #1664]	; 17ca4 <bt_compidtostr@@Base+0x99e0>
   17620:	add	r0, pc, r0
   17624:	str	r0, [sp, #8]
   17628:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1762c:	strdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   17630:	ldr	r0, [pc, #1640]	; 17ca0 <bt_compidtostr@@Base+0x99dc>
   17634:	add	r0, pc, r0
   17638:	str	r0, [sp, #8]
   1763c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17640:	strdeq	fp, [r0], -r5
   17644:	ldr	r0, [pc, #1616]	; 17c9c <bt_compidtostr@@Base+0x99d8>
   17648:	add	r0, pc, r0
   1764c:	str	r0, [sp, #8]
   17650:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17654:	strdeq	fp, [r0], -r6
   17658:	ldr	r0, [pc, #1592]	; 17c98 <bt_compidtostr@@Base+0x99d4>
   1765c:	add	r0, pc, r0
   17660:	str	r0, [sp, #8]
   17664:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17668:	strdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   1766c:	ldr	r0, [pc, #1568]	; 17c94 <bt_compidtostr@@Base+0x99d0>
   17670:	add	r0, pc, r0
   17674:	str	r0, [sp, #8]
   17678:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1767c:	strdeq	fp, [r0], -r5
   17680:	ldr	r0, [pc, #1544]	; 17c90 <bt_compidtostr@@Base+0x99cc>
   17684:	add	r0, pc, r0
   17688:	str	r0, [sp, #8]
   1768c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17690:	andeq	fp, r0, ip, ror #9
   17694:	ldr	r0, [pc, #1520]	; 17c8c <bt_compidtostr@@Base+0x99c8>
   17698:	add	r0, pc, r0
   1769c:	str	r0, [sp, #8]
   176a0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   176a4:	andeq	fp, r0, r0, ror #9
   176a8:	ldr	r0, [pc, #1496]	; 17c88 <bt_compidtostr@@Base+0x99c4>
   176ac:	add	r0, pc, r0
   176b0:	str	r0, [sp, #8]
   176b4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   176b8:	andeq	fp, r0, sl, ror #9
   176bc:	ldr	r0, [pc, #1472]	; 17c84 <bt_compidtostr@@Base+0x99c0>
   176c0:	add	r0, pc, r0
   176c4:	str	r0, [sp, #8]
   176c8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   176cc:	ldrdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   176d0:	ldr	r0, [pc, #1448]	; 17c80 <bt_compidtostr@@Base+0x99bc>
   176d4:	add	r0, pc, r0
   176d8:	str	r0, [sp, #8]
   176dc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   176e0:	ldrdeq	fp, [r0], -sl
   176e4:	ldr	r0, [pc, #1424]	; 17c7c <bt_compidtostr@@Base+0x99b8>
   176e8:	add	r0, pc, r0
   176ec:	str	r0, [sp, #8]
   176f0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   176f4:	ldrdeq	fp, [r0], -r1
   176f8:	ldr	r0, [pc, #1400]	; 17c78 <bt_compidtostr@@Base+0x99b4>
   176fc:	add	r0, pc, r0
   17700:	str	r0, [sp, #8]
   17704:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17708:	andeq	fp, r0, fp, asr #9
   1770c:	ldr	r0, [pc, #1376]	; 17c74 <bt_compidtostr@@Base+0x99b0>
   17710:	add	r0, pc, r0
   17714:	str	r0, [sp, #8]
   17718:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1771c:	andeq	fp, r0, r9, asr #9
   17720:	ldr	r0, [pc, #1352]	; 17c70 <bt_compidtostr@@Base+0x99ac>
   17724:	add	r0, pc, r0
   17728:	str	r0, [sp, #8]
   1772c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17730:			; <UNDEFINED> instruction: 0x0000b4bf
   17734:	ldr	r0, [pc, #1328]	; 17c6c <bt_compidtostr@@Base+0x99a8>
   17738:	add	r0, pc, r0
   1773c:	str	r0, [sp, #8]
   17740:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17744:	andeq	fp, r0, r3, asr #9
   17748:	ldr	r0, [pc, #1304]	; 17c68 <bt_compidtostr@@Base+0x99a4>
   1774c:	add	r0, pc, r0
   17750:	str	r0, [sp, #8]
   17754:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17758:			; <UNDEFINED> instruction: 0x0000b4bd
   1775c:	ldr	r0, [pc, #1280]	; 17c64 <bt_compidtostr@@Base+0x99a0>
   17760:	add	r0, pc, r0
   17764:	str	r0, [sp, #8]
   17768:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1776c:			; <UNDEFINED> instruction: 0x0000b4bc
   17770:	ldr	r0, [pc, #1256]	; 17c60 <bt_compidtostr@@Base+0x999c>
   17774:	add	r0, pc, r0
   17778:	str	r0, [sp, #8]
   1777c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17780:	andeq	fp, r0, r1, asr #9
   17784:	ldr	r0, [pc, #1232]	; 17c5c <bt_compidtostr@@Base+0x9998>
   17788:	add	r0, pc, r0
   1778c:	str	r0, [sp, #8]
   17790:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17794:	andeq	fp, r0, r8, asr #9
   17798:	ldr	r0, [pc, #1208]	; 17c58 <bt_compidtostr@@Base+0x9994>
   1779c:	add	r0, pc, r0
   177a0:	str	r0, [sp, #8]
   177a4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   177a8:	andeq	fp, r0, pc, asr #9
   177ac:	ldr	r0, [pc, #1184]	; 17c54 <bt_compidtostr@@Base+0x9990>
   177b0:	add	r0, pc, r0
   177b4:	str	r0, [sp, #8]
   177b8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   177bc:	ldrdeq	fp, [r0], -r1
   177c0:	ldr	r0, [pc, #1160]	; 17c50 <bt_compidtostr@@Base+0x998c>
   177c4:	add	r0, pc, r0
   177c8:	str	r0, [sp, #8]
   177cc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   177d0:	ldrdeq	fp, [r0], -r0
   177d4:	ldr	r0, [pc, #1136]	; 17c4c <bt_compidtostr@@Base+0x9988>
   177d8:	add	r0, pc, r0
   177dc:	str	r0, [sp, #8]
   177e0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   177e4:	ldrdeq	fp, [r0], -r0
   177e8:	ldr	r0, [pc, #1112]	; 17c48 <bt_compidtostr@@Base+0x9984>
   177ec:	add	r0, pc, r0
   177f0:	str	r0, [sp, #8]
   177f4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   177f8:	andeq	fp, r0, r3, asr #9
   177fc:	ldr	r0, [pc, #1088]	; 17c44 <bt_compidtostr@@Base+0x9980>
   17800:	add	r0, pc, r0
   17804:	str	r0, [sp, #8]
   17808:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1780c:	andeq	fp, r0, r4, asr #9
   17810:	ldr	r0, [pc, #1064]	; 17c40 <bt_compidtostr@@Base+0x997c>
   17814:	add	r0, pc, r0
   17818:	str	r0, [sp, #8]
   1781c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17820:			; <UNDEFINED> instruction: 0x0000b4bd
   17824:	ldr	r0, [pc, #1040]	; 17c3c <bt_compidtostr@@Base+0x9978>
   17828:	add	r0, pc, r0
   1782c:	str	r0, [sp, #8]
   17830:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17834:			; <UNDEFINED> instruction: 0x0000b4b5
   17838:	ldr	r0, [pc, #1016]	; 17c38 <bt_compidtostr@@Base+0x9974>
   1783c:	add	r0, pc, r0
   17840:	str	r0, [sp, #8]
   17844:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17848:			; <UNDEFINED> instruction: 0x0000b4b2
   1784c:	ldr	r0, [pc, #992]	; 17c34 <bt_compidtostr@@Base+0x9970>
   17850:	add	r0, pc, r0
   17854:	str	r0, [sp, #8]
   17858:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1785c:			; <UNDEFINED> instruction: 0x0000b4b9
   17860:	ldr	r0, [pc, #968]	; 17c30 <bt_compidtostr@@Base+0x996c>
   17864:	add	r0, pc, r0
   17868:	str	r0, [sp, #8]
   1786c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17870:	andeq	fp, r0, pc, lsr #9
   17874:	ldr	r0, [pc, #944]	; 17c2c <bt_compidtostr@@Base+0x9968>
   17878:	add	r0, pc, r0
   1787c:	str	r0, [sp, #8]
   17880:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17884:	andeq	fp, r0, pc, lsr #9
   17888:	ldr	r0, [pc, #920]	; 17c28 <bt_compidtostr@@Base+0x9964>
   1788c:	add	r0, pc, r0
   17890:	str	r0, [sp, #8]
   17894:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17898:			; <UNDEFINED> instruction: 0x0000b4b1
   1789c:	ldr	r0, [pc, #896]	; 17c24 <bt_compidtostr@@Base+0x9960>
   178a0:	add	r0, pc, r0
   178a4:	str	r0, [sp, #8]
   178a8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   178ac:	andeq	fp, r0, r9, lsr #9
   178b0:	ldr	r0, [pc, #872]	; 17c20 <bt_compidtostr@@Base+0x995c>
   178b4:	add	r0, pc, r0
   178b8:	str	r0, [sp, #8]
   178bc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   178c0:	andeq	fp, r0, r6, lsr #9
   178c4:	ldr	r0, [pc, #848]	; 17c1c <bt_compidtostr@@Base+0x9958>
   178c8:	add	r0, pc, r0
   178cc:	str	r0, [sp, #8]
   178d0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   178d4:			; <UNDEFINED> instruction: 0x0000b4b9
   178d8:	ldr	r0, [pc, #824]	; 17c18 <bt_compidtostr@@Base+0x9954>
   178dc:	add	r0, pc, r0
   178e0:	str	r0, [sp, #8]
   178e4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   178e8:			; <UNDEFINED> instruction: 0x0000b4b7
   178ec:	ldr	r0, [pc, #800]	; 17c14 <bt_compidtostr@@Base+0x9950>
   178f0:	add	r0, pc, r0
   178f4:	str	r0, [sp, #8]
   178f8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   178fc:			; <UNDEFINED> instruction: 0x0000b4b0
   17900:	ldr	r0, [pc, #776]	; 17c10 <bt_compidtostr@@Base+0x994c>
   17904:	add	r0, pc, r0
   17908:	str	r0, [sp, #8]
   1790c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17910:	andeq	fp, r0, r8, lsr #9
   17914:	ldr	r0, [pc, #752]	; 17c0c <bt_compidtostr@@Base+0x9948>
   17918:	add	r0, pc, r0
   1791c:	str	r0, [sp, #8]
   17920:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17924:	andeq	fp, r0, sl, lsr #9
   17928:	ldr	r0, [pc, #728]	; 17c08 <bt_compidtostr@@Base+0x9944>
   1792c:	add	r0, pc, r0
   17930:	str	r0, [sp, #8]
   17934:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17938:	muleq	r0, sp, r4
   1793c:	ldr	r0, [pc, #704]	; 17c04 <bt_compidtostr@@Base+0x9940>
   17940:	add	r0, pc, r0
   17944:	str	r0, [sp, #8]
   17948:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1794c:	muleq	r0, ip, r4
   17950:	ldr	r0, [pc, #680]	; 17c00 <bt_compidtostr@@Base+0x993c>
   17954:	add	r0, pc, r0
   17958:	str	r0, [sp, #8]
   1795c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17960:	muleq	r0, ip, r4
   17964:	ldr	r0, [pc, #656]	; 17bfc <bt_compidtostr@@Base+0x9938>
   17968:	add	r0, pc, r0
   1796c:	str	r0, [sp, #8]
   17970:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17974:	muleq	r0, r2, r4
   17978:	ldr	r0, [pc, #632]	; 17bf8 <bt_compidtostr@@Base+0x9934>
   1797c:	add	r0, pc, r0
   17980:	str	r0, [sp, #8]
   17984:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17988:	andeq	fp, r0, r8, lsl #9
   1798c:	ldr	r0, [pc, #608]	; 17bf4 <bt_compidtostr@@Base+0x9930>
   17990:	add	r0, pc, r0
   17994:	str	r0, [sp, #8]
   17998:	b	17b04 <bt_compidtostr@@Base+0x9840>
   1799c:	andeq	fp, r0, fp, lsl #9
   179a0:	ldr	r0, [pc, #584]	; 17bf0 <bt_compidtostr@@Base+0x992c>
   179a4:	add	r0, pc, r0
   179a8:	str	r0, [sp, #8]
   179ac:	b	17b04 <bt_compidtostr@@Base+0x9840>
   179b0:	muleq	r0, r1, r4
   179b4:	ldr	r0, [pc, #560]	; 17bec <bt_compidtostr@@Base+0x9928>
   179b8:	add	r0, pc, r0
   179bc:	str	r0, [sp, #8]
   179c0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   179c4:	muleq	r0, r3, r4
   179c8:	ldr	r0, [pc, #536]	; 17be8 <bt_compidtostr@@Base+0x9924>
   179cc:	add	r0, pc, r0
   179d0:	str	r0, [sp, #8]
   179d4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   179d8:	andeq	fp, r0, sl, lsl #9
   179dc:	ldr	r0, [pc, #512]	; 17be4 <bt_compidtostr@@Base+0x9920>
   179e0:	add	r0, pc, r0
   179e4:	str	r0, [sp, #8]
   179e8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   179ec:	andeq	fp, r0, r3, lsl #9
   179f0:	ldr	r0, [pc, #488]	; 17be0 <bt_compidtostr@@Base+0x991c>
   179f4:	add	r0, pc, r0
   179f8:	str	r0, [sp, #8]
   179fc:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a00:	andeq	fp, r0, sp, ror r4
   17a04:	ldr	r0, [pc, #464]	; 17bdc <bt_compidtostr@@Base+0x9918>
   17a08:	add	r0, pc, r0
   17a0c:	str	r0, [sp, #8]
   17a10:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a14:	andeq	fp, r0, r0, ror r4
   17a18:	ldr	r0, [pc, #440]	; 17bd8 <bt_compidtostr@@Base+0x9914>
   17a1c:	add	r0, pc, r0
   17a20:	str	r0, [sp, #8]
   17a24:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a28:	andeq	fp, r0, pc, ror #8
   17a2c:	ldr	r0, [pc, #416]	; 17bd4 <bt_compidtostr@@Base+0x9910>
   17a30:	add	r0, pc, r0
   17a34:	str	r0, [sp, #8]
   17a38:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a3c:	andeq	sl, r0, r2, asr #16
   17a40:	ldr	r0, [pc, #392]	; 17bd0 <bt_compidtostr@@Base+0x990c>
   17a44:	add	r0, pc, r0
   17a48:	str	r0, [sp, #8]
   17a4c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a50:	andeq	fp, r0, r1, asr r4
   17a54:	ldr	r0, [pc, #368]	; 17bcc <bt_compidtostr@@Base+0x9908>
   17a58:	add	r0, pc, r0
   17a5c:	str	r0, [sp, #8]
   17a60:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a64:	andeq	fp, r0, lr, asr #8
   17a68:	ldr	r0, [pc, #344]	; 17bc8 <bt_compidtostr@@Base+0x9904>
   17a6c:	add	r0, pc, r0
   17a70:	str	r0, [sp, #8]
   17a74:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a78:	andeq	fp, r0, r2, asr r4
   17a7c:	ldr	r0, [pc, #320]	; 17bc4 <bt_compidtostr@@Base+0x9900>
   17a80:	add	r0, pc, r0
   17a84:	str	r0, [sp, #8]
   17a88:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17a8c:	andeq	fp, r0, r8, asr #8
   17a90:	ldr	r0, [pc, #296]	; 17bc0 <bt_compidtostr@@Base+0x98fc>
   17a94:	add	r0, pc, r0
   17a98:	str	r0, [sp, #8]
   17a9c:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17aa0:	andeq	fp, r0, fp, asr #8
   17aa4:	ldr	r0, [pc, #272]	; 17bbc <bt_compidtostr@@Base+0x98f8>
   17aa8:	add	r0, pc, r0
   17aac:	str	r0, [sp, #8]
   17ab0:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17ab4:	andeq	fp, r0, r2, asr #8
   17ab8:	ldr	r0, [pc, #248]	; 17bb8 <bt_compidtostr@@Base+0x98f4>
   17abc:	add	r0, pc, r0
   17ac0:	str	r0, [sp, #8]
   17ac4:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17ac8:	andeq	fp, r0, sl, asr #8
   17acc:	ldr	r0, [pc, #224]	; 17bb4 <bt_compidtostr@@Base+0x98f0>
   17ad0:	add	r0, pc, r0
   17ad4:	str	r0, [sp, #8]
   17ad8:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17adc:	andeq	fp, r0, r6, asr #8
   17ae0:	ldr	r0, [pc, #200]	; 17bb0 <bt_compidtostr@@Base+0x98ec>
   17ae4:	add	r0, pc, r0
   17ae8:	str	r0, [sp, #8]
   17aec:	b	17b04 <bt_compidtostr@@Base+0x9840>
   17af0:	andeq	fp, r0, fp, asr #8
   17af4:	andeq	fp, r0, fp, asr #8
   17af8:	ldr	r0, [pc, #828]	; 17e3c <bt_compidtostr@@Base+0x9b78>
   17afc:	add	r0, pc, r0
   17b00:	str	r0, [sp, #8]
   17b04:	ldr	r0, [sp, #8]
   17b08:	add	sp, sp, #12
   17b0c:	bx	lr
   17b10:	andeq	fp, r0, r5, asr r4
   17b14:	andeq	fp, r0, fp, asr #8
   17b18:	andeq	fp, r0, r5, asr #8
   17b1c:	andeq	fp, r0, sp, asr #8
   17b20:	andeq	fp, r0, ip, asr #8
   17b24:	andeq	fp, r0, r0, asr #8
   17b28:	andeq	fp, r0, r4, lsr r4
   17b2c:	andeq	fp, r0, r7, lsr #8
   17b30:	andeq	fp, r0, r1, lsr #8
   17b34:	andeq	fp, r0, r2, lsr #8
   17b38:	andeq	fp, r0, r8, lsr #8
   17b3c:	andeq	fp, r0, r4, lsr #8
   17b40:	andeq	fp, r0, sl, lsr #8
   17b44:	andeq	fp, r0, sp, lsr #8
   17b48:	andeq	fp, r0, r4, lsr #8
   17b4c:	andeq	fp, r0, r3, lsr r4
   17b50:	andeq	fp, r0, r8, lsr r4
   17b54:	andeq	fp, r0, sl, lsr r4
   17b58:	andeq	fp, r0, sl, lsr r4
   17b5c:	andeq	fp, r0, ip, lsr r4
   17b60:	andeq	fp, r0, r9, lsr r4
   17b64:	andeq	fp, r0, r4, lsr r4
   17b68:	andeq	fp, r0, r5, lsr r4
   17b6c:	andeq	fp, r0, r0, asr #8
   17b70:	andeq	fp, r0, r8, lsr r4
   17b74:	andeq	fp, r0, r6, lsr r4
   17b78:	andeq	fp, r0, r6, lsr #8
   17b7c:	andeq	fp, r0, r4, lsr #8
   17b80:	andeq	fp, r0, r8, lsl r4
   17b84:	andeq	fp, r0, r8, lsl r4
   17b88:	andeq	fp, r0, r2, lsl r4
   17b8c:	andeq	fp, r0, pc, lsl #8
   17b90:	andeq	fp, r0, r6, lsl #8
   17b94:	andeq	fp, r0, r9, lsl #8
   17b98:	andeq	fp, r0, r8, lsl #8
   17b9c:	andeq	fp, r0, lr, lsl r4
   17ba0:	andeq	fp, r0, lr, lsl r4
   17ba4:	andeq	fp, r0, r7, lsl r4
   17ba8:	andeq	fp, r0, lr, lsl #8
   17bac:	andeq	fp, r0, fp, lsl #8
   17bb0:	andeq	fp, r0, r7, lsl r3
   17bb4:	andeq	fp, r0, ip, lsl #6
   17bb8:	andeq	fp, r0, lr, lsl #6
   17bbc:	andeq	fp, r0, r3, lsl r3
   17bc0:	andeq	fp, r0, ip, lsl r3
   17bc4:	andeq	fp, r0, fp, lsr #6
   17bc8:	andeq	fp, r0, r0, lsr r3
   17bcc:	andeq	fp, r0, r5, lsr r3
   17bd0:	andeq	fp, r0, r1, asr #6
   17bd4:	andeq	fp, r0, sl, lsr r3
   17bd8:	andeq	fp, r0, r0, asr #6
   17bdc:	andeq	fp, r0, ip, lsr r3
   17be0:	andeq	fp, r0, r5, lsr r3
   17be4:	andeq	fp, r0, r7, lsr #6
   17be8:	andeq	fp, r0, r0, lsr #6
   17bec:	andeq	fp, r0, fp, lsr #6
   17bf0:	andeq	fp, r0, r4, lsr r3
   17bf4:	andeq	fp, r0, r0, lsr r3
   17bf8:	andeq	fp, r0, r5, lsr r3
   17bfc:	andeq	fp, r0, sp, lsr r3
   17c00:	andeq	fp, r0, r7, lsr r3
   17c04:	andeq	fp, r0, pc, lsr #6
   17c08:	andeq	fp, r0, r4, lsr r3
   17c0c:	andeq	fp, r0, sl, lsr r3
   17c10:	andeq	fp, r0, r8, lsr r3
   17c14:	andeq	fp, r0, r0, asr #6
   17c18:	andeq	fp, r0, pc, lsr r3
   17c1c:	andeq	fp, r0, r6, asr #6
   17c20:	andeq	fp, r0, r9, asr #6
   17c24:	andeq	fp, r0, r3, asr #6
   17c28:	andeq	fp, r0, r1, asr r3
   17c2c:	andeq	fp, r0, r4, asr r3
   17c30:	andeq	fp, r0, r6, asr r3
   17c34:	andeq	fp, r0, r5, asr r3
   17c38:	andeq	fp, r0, sl, asr r3
   17c3c:	andeq	fp, r0, r1, ror #6
   17c40:	andeq	fp, r0, sl, ror #6
   17c44:	andeq	fp, r0, r7, asr r3
   17c48:	andeq	fp, r0, r7, asr #6
   17c4c:	andeq	fp, r0, r3, asr #6
   17c50:	andeq	fp, r0, r4, asr #6
   17c54:	andeq	fp, r0, r1, asr r3
   17c58:	andeq	fp, r0, r9, asr r3
   17c5c:	andeq	fp, r0, fp, asr r3
   17c60:	andeq	fp, r0, r4, ror #6
   17c64:	andeq	fp, r0, ip, asr r3
   17c68:	andeq	fp, r0, r7, asr #6
   17c6c:	andeq	fp, r0, r4, asr #6
   17c70:	andeq	fp, r0, r5, asr #6
   17c74:	andeq	fp, r0, pc, lsr r3
   17c78:	andeq	fp, r0, r9, asr #6
   17c7c:	andeq	fp, r0, lr, asr #6
   17c80:	andeq	fp, r0, r5, asr r3
   17c84:	andeq	fp, r0, r8, asr r3
   17c88:	andeq	fp, r0, ip, asr r3
   17c8c:	andeq	fp, r0, r7, ror #6
   17c90:	andeq	fp, r0, sl, ror #6
   17c94:	andeq	fp, r0, r8, ror #6
   17c98:	andeq	fp, r0, sp, ror #6
   17c9c:	andeq	fp, r0, fp, ror #6
   17ca0:	andeq	fp, r0, r1, ror #6
   17ca4:	andeq	fp, r0, r8, ror #6
   17ca8:	andeq	fp, r0, r0, ror r3
   17cac:	andeq	fp, r0, r9, ror r3
   17cb0:	andeq	fp, r0, lr, ror r3
   17cb4:	andeq	fp, r0, sl, ror r3
   17cb8:	andeq	fp, r0, r6, ror r3
   17cbc:	andeq	fp, r0, pc, ror r3
   17cc0:	andeq	fp, r0, r4, ror r3
   17cc4:	andeq	fp, r0, r8, ror r3
   17cc8:	andeq	fp, r0, r8, ror r3
   17ccc:	andeq	fp, r0, ip, ror #6
   17cd0:	andeq	fp, r0, r7, ror r3
   17cd4:	andeq	fp, r0, r4, ror r3
   17cd8:	andeq	fp, r0, r3, ror r3
   17cdc:	andeq	fp, r0, pc, ror #6
   17ce0:	andeq	fp, r0, r6, ror r3
   17ce4:	andeq	fp, r0, r1, ror r3
   17ce8:	andeq	fp, r0, r3, ror r3
   17cec:	andeq	fp, r0, r2, ror r3
   17cf0:	andeq	fp, r0, r0, ror r3
   17cf4:	andeq	fp, r0, sp, ror r3
   17cf8:	andeq	fp, r0, r4, lsl #7
   17cfc:	andeq	fp, r0, r3, lsl #7
   17d00:	andeq	fp, r0, sp, ror #6
   17d04:	andeq	fp, r0, sl, ror #6
   17d08:	andeq	fp, r0, pc, ror #6
   17d0c:	andeq	fp, r0, r7, ror r3
   17d10:	andeq	fp, r0, r4, lsl #7
   17d14:	andeq	fp, r0, fp, lsl #7
   17d18:	andeq	fp, r0, sp, lsl #7
   17d1c:	andeq	fp, r0, r2, lsl #7
   17d20:	andeq	fp, r0, sl, ror r3
   17d24:	andeq	fp, r0, r0, ror r3
   17d28:	andeq	fp, r0, r5, ror r3
   17d2c:	andeq	fp, r0, ip, ror #6
   17d30:	andeq	fp, r0, r2, ror r3
   17d34:	andeq	fp, r0, r2, lsl #7
   17d38:	andeq	fp, r0, fp, lsl #7
   17d3c:	andeq	fp, r0, r0, lsl #7
   17d40:	andeq	fp, r0, r4, lsl #7
   17d44:	andeq	fp, r0, sl, lsl #7
   17d48:	muleq	r0, r1, r3
   17d4c:	muleq	r0, fp, r3
   17d50:	andeq	fp, r0, r3, lsr #7
   17d54:	muleq	r0, r1, r3
   17d58:	muleq	r0, r6, r3
   17d5c:	andeq	fp, r0, ip, lsl #7
   17d60:	andeq	fp, r0, ip, lsl #7
   17d64:	muleq	r0, r0, r3
   17d68:	andeq	fp, r0, pc, lsl #7
   17d6c:	muleq	r0, r1, r3
   17d70:	muleq	r0, r1, r3
   17d74:	andeq	fp, r0, r7, lsl #7
   17d78:	andeq	fp, r0, r9, lsl #7
   17d7c:	andeq	fp, r0, r7, ror r3
   17d80:	andeq	fp, r0, r6, lsl #7
   17d84:	andeq	fp, r0, r8, lsl #7
   17d88:	andeq	fp, r0, fp, lsl #7
   17d8c:	andeq	fp, r0, pc, lsl #7
   17d90:	muleq	r0, r8, r3
   17d94:	andeq	fp, r0, r3, lsr #7
   17d98:	muleq	r0, ip, r3
   17d9c:	andeq	fp, r0, r1, lsr #7
   17da0:			; <UNDEFINED> instruction: 0x0000b3b1
   17da4:			; <UNDEFINED> instruction: 0x0000b3b6
   17da8:			; <UNDEFINED> instruction: 0x0000b3ba
   17dac:	andeq	fp, r0, r2, asr #7
   17db0:	andeq	fp, r0, r6, asr #7
   17db4:	andeq	fp, r0, pc, asr #7
   17db8:	ldrdeq	fp, [r0], -r7
   17dbc:	andeq	fp, r0, r6, ror #7
   17dc0:	andeq	fp, r0, r6, ror #7
   17dc4:	andeq	fp, r0, r4, ror #7
   17dc8:	andeq	fp, r0, r3, ror #7
   17dcc:	andeq	fp, r0, r5, ror #7
   17dd0:	andeq	fp, r0, ip, ror #7
   17dd4:	andeq	fp, r0, sp, asr #7
   17dd8:	andeq	fp, r0, pc, asr #7
   17ddc:	andeq	fp, r0, pc, asr #7
   17de0:	andeq	fp, r0, ip, asr #7
   17de4:	andeq	fp, r0, lr, asr #7
   17de8:	andeq	fp, r0, sp, asr #7
   17dec:	ldrdeq	fp, [r0], -r5
   17df0:	ldrdeq	fp, [r0], -sl
   17df4:	andeq	fp, r0, r0, ror #7
   17df8:	ldrdeq	fp, [r0], -ip
   17dfc:	ldrdeq	fp, [r0], -lr
   17e00:	andeq	fp, r0, sl, ror #7
   17e04:	ldrdeq	fp, [r0], -r2
   17e08:	ldrdeq	fp, [r0], -r5
   17e0c:	andeq	fp, r0, r0, ror #7
   17e10:	andeq	fp, r0, sp, asr #7
   17e14:	ldrdeq	fp, [r0], -r7
   17e18:	ldrdeq	fp, [r0], -r9
   17e1c:	ldrdeq	fp, [r0], -pc	; <UNPREDICTABLE>
   17e20:	andeq	fp, r0, r2, ror #7
   17e24:	andeq	fp, r0, lr, ror #7
   17e28:	strdeq	fp, [r0], -r1
   17e2c:	strdeq	fp, [r0], -r9
   17e30:	strdeq	fp, [r0], -sp
   17e34:	andeq	fp, r0, r1, lsl #8
   17e38:	andeq	fp, r0, lr, lsl #8
   17e3c:	andeq	fp, r0, ip, lsl #6

00017e40 <btbb_pcap_open@@Base>:
   17e40:	push	{fp, lr}
   17e44:	mov	fp, sp
   17e48:	sub	sp, sp, #48	; 0x30
   17e4c:	ldr	r3, [pc, #148]	; 17ee8 <btbb_pcap_open@@Base+0xa8>
   17e50:	add	r3, pc, r3
   17e54:	ldr	ip, [pc, #144]	; 17eec <btbb_pcap_open@@Base+0xac>
   17e58:	str	r0, [fp, #-8]
   17e5c:	str	r1, [fp, #-12]
   17e60:	str	r2, [fp, #-16]
   17e64:	str	ip, [sp, #8]
   17e68:	movw	r0, #2
   17e6c:	strh	r0, [sp, #12]
   17e70:	movw	r0, #4
   17e74:	strh	r0, [sp, #14]
   17e78:	movw	r0, #0
   17e7c:	str	r0, [sp, #16]
   17e80:	str	r0, [sp, #20]
   17e84:	ldr	r0, [fp, #-16]
   17e88:	str	r0, [sp, #24]
   17e8c:	ldr	r0, [fp, #-12]
   17e90:	str	r0, [sp, #28]
   17e94:	ldr	r0, [fp, #-8]
   17e98:	mov	r1, r3
   17e9c:	bl	2594 <fopen@plt>
   17ea0:	str	r0, [sp, #4]
   17ea4:	ldr	r0, [sp, #4]
   17ea8:	movw	r1, #0
   17eac:	cmp	r0, r1
   17eb0:	bne	17ec0 <btbb_pcap_open@@Base+0x80>
   17eb4:	movw	r0, #0
   17eb8:	str	r0, [fp, #-4]
   17ebc:	b	17edc <btbb_pcap_open@@Base+0x9c>
   17ec0:	add	r0, sp, #8
   17ec4:	ldr	r3, [sp, #4]
   17ec8:	movw	r1, #24
   17ecc:	movw	r2, #1
   17ed0:	bl	26e4 <fwrite@plt>
   17ed4:	ldr	r1, [sp, #4]
   17ed8:	str	r1, [fp, #-4]
   17edc:	ldr	r0, [fp, #-4]
   17ee0:	mov	sp, fp
   17ee4:	pop	{fp, pc}
   17ee8:	andeq	sl, r0, r5, asr #31
   17eec:			; <UNDEFINED> instruction: 0xa1b23c4d

00017ef0 <btbb_pcap_create_file@@Base>:
   17ef0:	push	{fp, lr}
   17ef4:	mov	fp, sp
   17ef8:	sub	sp, sp, #24
   17efc:	str	r0, [fp, #-8]
   17f00:	str	r1, [sp, #12]
   17f04:	movw	r0, #0
   17f08:	str	r0, [sp, #8]
   17f0c:	movw	r0, #4
   17f10:	bl	2744 <malloc@plt>
   17f14:	str	r0, [sp, #4]
   17f18:	ldr	r0, [sp, #4]
   17f1c:	movw	r1, #0
   17f20:	cmp	r0, r1
   17f24:	beq	17f94 <btbb_pcap_create_file@@Base+0xa4>
   17f28:	ldr	r0, [sp, #4]
   17f2c:	movw	r1, #0
   17f30:	and	r1, r1, #255	; 0xff
   17f34:	movw	r2, #4
   17f38:	bl	284c <memset@plt>
   17f3c:	ldr	r0, [fp, #-8]
   17f40:	movw	r1, #255	; 0xff
   17f44:	movw	r2, #400	; 0x190
   17f48:	bl	2660 <btbb_pcap_open@plt>
   17f4c:	ldr	r1, [sp, #4]
   17f50:	str	r0, [r1]
   17f54:	ldr	r0, [sp, #4]
   17f58:	ldr	r0, [r0]
   17f5c:	movw	r1, #0
   17f60:	cmp	r0, r1
   17f64:	beq	17f78 <btbb_pcap_create_file@@Base+0x88>
   17f68:	ldr	r0, [sp, #4]
   17f6c:	ldr	r1, [sp, #12]
   17f70:	str	r0, [r1]
   17f74:	b	17f90 <btbb_pcap_create_file@@Base+0xa0>
   17f78:	ldr	r0, [pc, #72]	; 17fc8 <btbb_pcap_create_file@@Base+0xd8>
   17f7c:	add	r0, pc, r0
   17f80:	bl	26b4 <perror@plt>
   17f84:	mvn	r0, #1
   17f88:	str	r0, [sp, #8]
   17f8c:	b	17fac <btbb_pcap_create_file@@Base+0xbc>
   17f90:	b	17fa0 <btbb_pcap_create_file@@Base+0xb0>
   17f94:	mvn	r0, #2
   17f98:	str	r0, [sp, #8]
   17f9c:	b	17fac <btbb_pcap_create_file@@Base+0xbc>
   17fa0:	ldr	r0, [sp, #8]
   17fa4:	str	r0, [fp, #-4]
   17fa8:	b	17fbc <btbb_pcap_create_file@@Base+0xcc>
   17fac:	ldr	r0, [sp, #4]
   17fb0:	bl	26fc <btbb_pcap_close@plt>
   17fb4:	ldr	r1, [sp, #8]
   17fb8:	str	r1, [fp, #-4]
   17fbc:	ldr	r0, [fp, #-4]
   17fc0:	mov	sp, fp
   17fc4:	pop	{fp, pc}
   17fc8:	muleq	r0, fp, lr

00017fcc <btbb_pcap_close@@Base>:
   17fcc:	push	{fp, lr}
   17fd0:	mov	fp, sp
   17fd4:	sub	sp, sp, #8
   17fd8:	str	r0, [sp]
   17fdc:	ldr	r0, [sp]
   17fe0:	movw	r1, #0
   17fe4:	cmp	r0, r1
   17fe8:	beq	1800c <btbb_pcap_close@@Base+0x40>
   17fec:	ldr	r0, [sp]
   17ff0:	ldr	r0, [r0]
   17ff4:	movw	r1, #0
   17ff8:	cmp	r0, r1
   17ffc:	beq	1800c <btbb_pcap_close@@Base+0x40>
   18000:	ldr	r0, [sp]
   18004:	ldr	r0, [r0]
   18008:	bl	28b8 <fclose@plt>
   1800c:	ldr	r0, [sp]
   18010:	movw	r1, #0
   18014:	cmp	r0, r1
   18018:	beq	18030 <btbb_pcap_close@@Base+0x64>
   1801c:	ldr	r0, [sp]
   18020:	bl	25d0 <free@plt>
   18024:	movw	r0, #0
   18028:	str	r0, [sp, #4]
   1802c:	b	18038 <btbb_pcap_close@@Base+0x6c>
   18030:	mvn	r0, #0
   18034:	str	r0, [sp, #4]
   18038:	ldr	r0, [sp, #4]
   1803c:	mov	sp, fp
   18040:	pop	{fp, pc}

00018044 <btbb_pcap_dump@@Base>:
   18044:	push	{fp, lr}
   18048:	mov	fp, sp
   1804c:	sub	sp, sp, #24
   18050:	str	r0, [fp, #-4]
   18054:	str	r1, [fp, #-8]
   18058:	str	r2, [sp, #12]
   1805c:	ldr	r0, [fp, #-8]
   18060:	ldr	r3, [fp, #-4]
   18064:	movw	r1, #16
   18068:	movw	r2, #1
   1806c:	bl	26e4 <fwrite@plt>
   18070:	ldr	r1, [sp, #12]
   18074:	ldr	r2, [fp, #-8]
   18078:	ldr	r2, [r2, #8]
   1807c:	ldr	r3, [fp, #-4]
   18080:	str	r0, [sp, #8]
   18084:	mov	r0, r1
   18088:	mov	r1, r2
   1808c:	movw	r2, #1
   18090:	bl	26e4 <fwrite@plt>
   18094:	ldr	r1, [fp, #-4]
   18098:	str	r0, [sp, #4]
   1809c:	mov	r0, r1
   180a0:	bl	25ac <fflush@plt>
   180a4:	mov	sp, fp
   180a8:	pop	{fp, pc}

000180ac <btbb_pcap_append_packet@@Base>:
   180ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   180b0:	add	fp, sp, #28
   180b4:	sub	sp, sp, #540	; 0x21c
   180b8:	ldr	r1, [fp, #24]
   180bc:	ldr	ip, [fp, #20]
   180c0:	ldr	lr, [fp, #16]
   180c4:	ldr	r4, [fp, #12]
   180c8:	ldr	r5, [fp, #8]
   180cc:	str	r0, [fp, #-40]	; 0xffffffd8
   180d0:	str	r3, [fp, #-44]	; 0xffffffd4
   180d4:	str	r2, [fp, #-48]	; 0xffffffd0
   180d8:	strb	r5, [fp, #-49]	; 0xffffffcf
   180dc:	strb	r4, [fp, #-50]	; 0xffffffce
   180e0:	strb	ip, [fp, #-51]	; 0xffffffcd
   180e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   180e8:	movw	r2, #0
   180ec:	cmp	r0, r2
   180f0:	beq	1832c <btbb_pcap_append_packet@@Base+0x280>
   180f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   180f8:	ldr	r0, [r0]
   180fc:	movw	r1, #0
   18100:	cmp	r0, r1
   18104:	beq	1832c <btbb_pcap_append_packet@@Base+0x280>
   18108:	ldrsb	r0, [fp, #-50]	; 0xffffffce
   1810c:	ldrsb	r1, [fp, #-49]	; 0xffffffcf
   18110:	ldr	r2, [fp, #16]
   18114:	mvn	r3, #0
   18118:	subs	r2, r2, r3
   1811c:	movwne	r2, #1
   18120:	mov	r3, #4
   18124:	orr	r3, r3, r2, lsl #4
   18128:	lsl	r2, r2, #4
   1812c:	cmp	r0, r1
   18130:	movlt	r2, r3
   18134:	orr	r0, r2, #3
   18138:	ldrb	r1, [fp, #-51]	; 0xffffffcd
   1813c:	orr	r2, r2, #131	; 0x83
   18140:	cmp	r1, #255	; 0xff
   18144:	movne	r0, r2
   18148:	strh	r0, [fp, #-54]	; 0xffffffca
   1814c:	ldr	r0, [fp, #24]
   18150:	bl	27a4 <btbb_packet_get_payload_length@plt>
   18154:	str	r0, [fp, #-60]	; 0xffffffc4
   18158:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1815c:	mov	r1, sp
   18160:	str	r1, [fp, #-64]	; 0xffffffc0
   18164:	add	r1, r0, #7
   18168:	bic	r1, r1, #7
   1816c:	mov	r2, sp
   18170:	sub	r1, r2, r1
   18174:	mov	sp, r1
   18178:	str	r0, [fp, #-68]	; 0xffffffbc
   1817c:	ldr	r0, [fp, #24]
   18180:	str	r1, [fp, #-512]	; 0xfffffe00
   18184:	bl	257c <btbb_get_payload_packed@plt>
   18188:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1818c:	movw	r2, #400	; 0x190
   18190:	cmp	r2, r1
   18194:	bcs	181a4 <btbb_pcap_append_packet@@Base+0xf8>
   18198:	movw	r0, #400	; 0x190
   1819c:	str	r0, [fp, #-516]	; 0xfffffdfc
   181a0:	b	181ac <btbb_pcap_append_packet@@Base+0x100>
   181a4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   181a8:	str	r0, [fp, #-516]	; 0xfffffdfc
   181ac:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   181b0:	str	r0, [fp, #-60]	; 0xffffffc4
   181b4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   181b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181bc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   181c0:	ldr	r1, [fp, #24]
   181c4:	str	r0, [fp, #-520]	; 0xfffffdf8
   181c8:	mov	r0, r1
   181cc:	str	r2, [fp, #-524]	; 0xfffffdf4
   181d0:	str	r3, [fp, #-528]	; 0xfffffdf0
   181d4:	bl	28e8 <btbb_packet_get_channel@plt>
   181d8:	ldrb	r1, [fp, #-49]	; 0xffffffcf
   181dc:	ldrb	r2, [fp, #-50]	; 0xffffffce
   181e0:	ldr	r3, [fp, #24]
   181e4:	str	r0, [fp, #-532]	; 0xfffffdec
   181e8:	mov	r0, r3
   181ec:	str	r1, [fp, #-536]	; 0xfffffde8
   181f0:	str	r2, [fp, #-540]	; 0xfffffde4
   181f4:	bl	25e8 <btbb_packet_get_ac_errors@plt>
   181f8:	ldr	r1, [fp, #24]
   181fc:	str	r0, [fp, #-544]	; 0xfffffde0
   18200:	mov	r0, r1
   18204:	bl	281c <btbb_packet_get_transport@plt>
   18208:	ldr	r1, [fp, #24]
   1820c:	str	r0, [fp, #-548]	; 0xfffffddc
   18210:	mov	r0, r1
   18214:	bl	25dc <btbb_packet_get_modulation@plt>
   18218:	ldr	r1, [fp, #24]
   1821c:	str	r0, [fp, #-552]	; 0xfffffdd8
   18220:	mov	r0, r1
   18224:	bl	2870 <btbb_packet_get_lap@plt>
   18228:	ldr	r1, [fp, #16]
   1822c:	ldrb	r2, [fp, #-51]	; 0xffffffcd
   18230:	ldr	r3, [fp, #24]
   18234:	str	r0, [fp, #-556]	; 0xfffffdd4
   18238:	mov	r0, r3
   1823c:	str	r1, [fp, #-560]	; 0xfffffdd0
   18240:	str	r2, [fp, #-564]	; 0xfffffdcc
   18244:	bl	27d4 <btbb_packet_get_header_packed@plt>
   18248:	ldrh	r1, [fp, #-54]	; 0xffffffca
   1824c:	sub	sp, sp, #64	; 0x40
   18250:	mov	r2, sp
   18254:	ldr	r3, [fp, #-512]	; 0xfffffe00
   18258:	str	r3, [r2, #56]	; 0x38
   1825c:	uxth	r1, r1
   18260:	str	r1, [r2, #52]	; 0x34
   18264:	str	r0, [r2, #48]	; 0x30
   18268:	ldr	r0, [fp, #-564]	; 0xfffffdcc
   1826c:	uxtb	r1, r0
   18270:	str	r1, [r2, #44]	; 0x2c
   18274:	ldr	r1, [fp, #-560]	; 0xfffffdd0
   18278:	str	r1, [r2, #40]	; 0x28
   1827c:	ldr	ip, [fp, #-556]	; 0xfffffdd4
   18280:	str	ip, [r2, #36]	; 0x24
   18284:	mov	lr, #0
   18288:	str	lr, [r2, #32]
   1828c:	str	lr, [r2, #28]
   18290:	ldr	r4, [fp, #-552]	; 0xfffffdd8
   18294:	uxtb	r5, r4
   18298:	str	r5, [r2, #24]
   1829c:	ldr	r5, [fp, #-548]	; 0xfffffddc
   182a0:	uxtb	r6, r5
   182a4:	str	r6, [r2, #20]
   182a8:	ldr	r6, [fp, #-544]	; 0xfffffde0
   182ac:	uxtb	r7, r6
   182b0:	str	r7, [r2, #16]
   182b4:	ldr	r7, [fp, #-540]	; 0xfffffde4
   182b8:	sxtb	r8, r7
   182bc:	str	r8, [r2, #12]
   182c0:	ldr	r8, [fp, #-536]	; 0xfffffde8
   182c4:	sxtb	r9, r8
   182c8:	str	r9, [r2, #8]
   182cc:	ldr	r9, [fp, #-532]	; 0xfffffdec
   182d0:	uxtb	sl, r9
   182d4:	str	sl, [r2, #4]
   182d8:	ldr	sl, [fp, #-520]	; 0xfffffdf8
   182dc:	str	sl, [r2]
   182e0:	sub	r0, fp, #508	; 0x1fc
   182e4:	mov	r1, lr
   182e8:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   182ec:	ldr	r3, [fp, #-528]	; 0xfffffdf0
   182f0:	bl	18340 <btbb_pcap_append_packet@@Base+0x294>
   182f4:	add	sp, sp, #64	; 0x40
   182f8:	sub	r0, fp, #508	; 0x1fc
   182fc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18300:	ldr	r1, [r1]
   18304:	add	r2, r0, #16
   18308:	str	r0, [fp, #-568]	; 0xfffffdc8
   1830c:	mov	r0, r1
   18310:	ldr	r1, [fp, #-568]	; 0xfffffdc8
   18314:	bl	2768 <btbb_pcap_dump@plt>
   18318:	movw	r0, #0
   1831c:	str	r0, [fp, #-36]	; 0xffffffdc
   18320:	ldr	r0, [fp, #-64]	; 0xffffffc0
   18324:	mov	sp, r0
   18328:	b	18334 <btbb_pcap_append_packet@@Base+0x288>
   1832c:	mvn	r0, #0
   18330:	str	r0, [fp, #-36]	; 0xffffffdc
   18334:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18338:	sub	sp, fp, #28
   1833c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18340:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18344:	add	fp, sp, #28
   18348:	sub	sp, sp, #108	; 0x6c
   1834c:	ldr	ip, [fp, #64]	; 0x40
   18350:	ldr	lr, [fp, #60]	; 0x3c
   18354:	ldr	r4, [fp, #56]	; 0x38
   18358:	ldr	r5, [fp, #52]	; 0x34
   1835c:	ldr	r6, [fp, #48]	; 0x30
   18360:	ldr	r7, [fp, #44]	; 0x2c
   18364:	ldr	r8, [fp, #40]	; 0x28
   18368:	ldr	r9, [fp, #36]	; 0x24
   1836c:	ldr	sl, [fp, #32]
   18370:	str	r0, [sp, #60]	; 0x3c
   18374:	ldr	r0, [fp, #28]
   18378:	str	r0, [sp, #56]	; 0x38
   1837c:	ldr	r0, [fp, #24]
   18380:	str	r0, [sp, #52]	; 0x34
   18384:	ldr	r0, [fp, #20]
   18388:	str	r0, [sp, #48]	; 0x30
   1838c:	ldr	r0, [fp, #16]
   18390:	str	r0, [sp, #44]	; 0x2c
   18394:	ldr	r0, [fp, #12]
   18398:	str	r0, [sp, #40]	; 0x28
   1839c:	ldr	r0, [fp, #8]
   183a0:	str	r0, [sp, #36]	; 0x24
   183a4:	ldr	r0, [sp, #60]	; 0x3c
   183a8:	str	r0, [fp, #-32]	; 0xffffffe0
   183ac:	str	r1, [fp, #-36]	; 0xffffffdc
   183b0:	str	r3, [fp, #-44]	; 0xffffffd4
   183b4:	str	r2, [fp, #-48]	; 0xffffffd0
   183b8:	ldr	r1, [sp, #40]	; 0x28
   183bc:	strb	r1, [fp, #-49]	; 0xffffffcf
   183c0:	ldr	r2, [sp, #44]	; 0x2c
   183c4:	strb	r2, [fp, #-50]	; 0xffffffce
   183c8:	ldr	r3, [sp, #48]	; 0x30
   183cc:	strb	r3, [fp, #-51]	; 0xffffffcd
   183d0:	ldr	r0, [sp, #52]	; 0x34
   183d4:	strb	r0, [fp, #-52]	; 0xffffffcc
   183d8:	ldr	r0, [sp, #56]	; 0x38
   183dc:	strb	r0, [fp, #-53]	; 0xffffffcb
   183e0:	strb	sl, [fp, #-54]	; 0xffffffca
   183e4:	strb	r9, [fp, #-55]	; 0xffffffc9
   183e8:	strh	r8, [fp, #-58]	; 0xffffffc6
   183ec:	strb	r5, [fp, #-59]	; 0xffffffc5
   183f0:	strh	lr, [fp, #-62]	; 0xffffffc2
   183f4:	ldr	lr, [fp, #8]
   183f8:	add	lr, lr, #22
   183fc:	str	lr, [sp, #68]	; 0x44
   18400:	ldr	lr, [fp, #48]	; 0x30
   18404:	bic	lr, lr, #-16777216	; 0xff000000
   18408:	ldrb	r5, [fp, #-59]	; 0xffffffc5
   1840c:	orr	lr, lr, r5, lsl #24
   18410:	str	lr, [sp, #64]	; 0x40
   18414:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18418:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1841c:	movw	lr, #51712	; 0xca00
   18420:	movt	lr, #15258	; 0x3b9a
   18424:	mov	r5, #0
   18428:	mov	r2, lr
   1842c:	mov	r3, r5
   18430:	str	ip, [sp, #32]
   18434:	str	r4, [sp, #28]
   18438:	str	r6, [sp, #24]
   1843c:	str	r7, [sp, #20]
   18440:	str	lr, [sp, #16]
   18444:	str	r5, [sp, #12]
   18448:	bl	1aab8 <lell_pcapng_close@@Base+0x19c>
   1844c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18450:	str	r0, [r1]
   18454:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18458:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1845c:	ldr	r2, [sp, #16]
   18460:	ldr	r3, [sp, #12]
   18464:	bl	1aab8 <lell_pcapng_close@@Base+0x19c>
   18468:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1846c:	str	r2, [r3, #4]
   18470:	ldr	r2, [sp, #68]	; 0x44
   18474:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18478:	str	r2, [r3, #8]
   1847c:	ldr	r2, [sp, #68]	; 0x44
   18480:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18484:	str	r2, [r3, #12]
   18488:	ldrb	r2, [fp, #-49]	; 0xffffffcf
   1848c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18490:	strb	r2, [r3, #16]
   18494:	ldrb	r2, [fp, #-50]	; 0xffffffce
   18498:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1849c:	strb	r2, [r3, #17]
   184a0:	ldrb	r2, [fp, #-51]	; 0xffffffcd
   184a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   184a8:	strb	r2, [r3, #18]
   184ac:	ldrb	r2, [fp, #-52]	; 0xffffffcc
   184b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   184b4:	strb	r2, [r3, #19]
   184b8:	ldrb	r2, [fp, #-53]	; 0xffffffcb
   184bc:	lsl	r2, r2, #4
   184c0:	ldrb	r3, [fp, #-54]	; 0xffffffca
   184c4:	orr	r2, r2, r3
   184c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   184cc:	strb	r2, [r3, #20]
   184d0:	ldrb	r2, [fp, #-55]	; 0xffffffc9
   184d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   184d8:	strb	r2, [r3, #21]
   184dc:	ldrh	r2, [fp, #-58]	; 0xffffffc6
   184e0:	str	r0, [sp, #8]
   184e4:	mov	r0, r2
   184e8:	str	r1, [sp, #4]
   184ec:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   184f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   184f4:	strh	r0, [r1, #22]
   184f8:	ldr	r0, [fp, #44]	; 0x2c
   184fc:	bl	18c48 <lell_pcap_append_ppi_packet@@Base+0x240>
   18500:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18504:	str	r0, [r1, #24]
   18508:	ldr	r0, [sp, #64]	; 0x40
   1850c:	bl	18c48 <lell_pcap_append_ppi_packet@@Base+0x240>
   18510:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18514:	str	r0, [r1, #28]
   18518:	ldr	r0, [fp, #56]	; 0x38
   1851c:	bl	18c48 <lell_pcap_append_ppi_packet@@Base+0x240>
   18520:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18524:	str	r0, [r1, #32]
   18528:	ldrh	r0, [fp, #-62]	; 0xffffffc2
   1852c:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   18530:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18534:	strh	r0, [r1, #36]	; 0x24
   18538:	ldr	r0, [fp, #8]
   1853c:	cmp	r0, #0
   18540:	beq	185b0 <btbb_pcap_append_packet@@Base+0x504>
   18544:	ldr	r0, [fp, #8]
   18548:	cmp	r0, #400	; 0x190
   1854c:	bhi	18554 <btbb_pcap_append_packet@@Base+0x4a8>
   18550:	b	18574 <btbb_pcap_append_packet@@Base+0x4c8>
   18554:	ldr	r0, [pc, #124]	; 185d8 <btbb_pcap_append_packet@@Base+0x52c>
   18558:	add	r0, pc, r0
   1855c:	ldr	r1, [pc, #120]	; 185dc <btbb_pcap_append_packet@@Base+0x530>
   18560:	add	r1, pc, r1
   18564:	ldr	r2, [pc, #116]	; 185e0 <btbb_pcap_append_packet@@Base+0x534>
   18568:	add	r3, pc, r2
   1856c:	movw	r2, #162	; 0xa2
   18570:	bl	296c <__assert_fail@plt>
   18574:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18578:	add	r0, r0, #16
   1857c:	add	r0, r0, #22
   18580:	ldr	r1, [fp, #64]	; 0x40
   18584:	ldr	r2, [fp, #8]
   18588:	bl	25f4 <memcpy@plt>
   1858c:	movw	r0, #32
   18590:	uxth	r0, r0
   18594:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   18598:	uxth	r0, r0
   1859c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   185a0:	ldrh	r2, [r1, #36]	; 0x24
   185a4:	orr	r0, r2, r0
   185a8:	strh	r0, [r1, #36]	; 0x24
   185ac:	b	185d0 <btbb_pcap_append_packet@@Base+0x524>
   185b0:	movw	r0, #65503	; 0xffdf
   185b4:	uxth	r0, r0
   185b8:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   185bc:	uxth	r0, r0
   185c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   185c4:	ldrh	r2, [r1, #36]	; 0x24
   185c8:	and	r0, r2, r0
   185cc:	strh	r0, [r1, #36]	; 0x24
   185d0:	sub	sp, fp, #28
   185d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185d8:	andeq	sl, r0, fp, asr #17
   185dc:	strdeq	sl, [r0], -r8
   185e0:	andeq	sl, r0, r8, lsr r9

000185e4 <lell_pcap_create_file@@Base>:
   185e4:	push	{fp, lr}
   185e8:	mov	fp, sp
   185ec:	sub	sp, sp, #8
   185f0:	str	r0, [sp, #4]
   185f4:	str	r1, [sp]
   185f8:	ldr	r0, [sp, #4]
   185fc:	ldr	r2, [sp]
   18600:	movw	r1, #256	; 0x100
   18604:	bl	18610 <lell_pcap_create_file@@Base+0x2c>
   18608:	mov	sp, fp
   1860c:	pop	{fp, pc}
   18610:	push	{fp, lr}
   18614:	mov	fp, sp
   18618:	sub	sp, sp, #24
   1861c:	str	r0, [fp, #-8]
   18620:	str	r1, [sp, #12]
   18624:	str	r2, [sp, #8]
   18628:	movw	r0, #0
   1862c:	str	r0, [sp, #4]
   18630:	movw	r0, #12
   18634:	bl	2744 <malloc@plt>
   18638:	str	r0, [sp]
   1863c:	ldr	r0, [sp]
   18640:	movw	r1, #0
   18644:	cmp	r0, r1
   18648:	beq	186b8 <lell_pcap_create_file@@Base+0xd4>
   1864c:	ldr	r0, [sp]
   18650:	movw	r1, #0
   18654:	and	r1, r1, #255	; 0xff
   18658:	movw	r2, #12
   1865c:	bl	284c <memset@plt>
   18660:	ldr	r0, [fp, #-8]
   18664:	ldr	r1, [sp, #12]
   18668:	movw	r2, #400	; 0x190
   1866c:	bl	2660 <btbb_pcap_open@plt>
   18670:	ldr	r1, [sp]
   18674:	str	r0, [r1]
   18678:	ldr	r0, [sp]
   1867c:	ldr	r0, [r0]
   18680:	movw	r1, #0
   18684:	cmp	r0, r1
   18688:	beq	186a8 <lell_pcap_create_file@@Base+0xc4>
   1868c:	ldr	r0, [sp, #12]
   18690:	ldr	r1, [sp]
   18694:	str	r0, [r1, #4]
   18698:	ldr	r0, [sp]
   1869c:	ldr	r1, [sp, #8]
   186a0:	str	r0, [r1]
   186a4:	b	186b4 <lell_pcap_create_file@@Base+0xd0>
   186a8:	mvn	r0, #1
   186ac:	str	r0, [sp, #4]
   186b0:	b	186d0 <lell_pcap_create_file@@Base+0xec>
   186b4:	b	186c4 <lell_pcap_create_file@@Base+0xe0>
   186b8:	mvn	r0, #2
   186bc:	str	r0, [sp, #4]
   186c0:	b	186d0 <lell_pcap_create_file@@Base+0xec>
   186c4:	ldr	r0, [sp, #4]
   186c8:	str	r0, [fp, #-4]
   186cc:	b	186e0 <lell_pcap_create_file@@Base+0xfc>
   186d0:	ldr	r0, [sp]
   186d4:	bl	2648 <lell_pcap_close@plt>
   186d8:	ldr	r1, [sp, #4]
   186dc:	str	r1, [fp, #-4]
   186e0:	ldr	r0, [fp, #-4]
   186e4:	mov	sp, fp
   186e8:	pop	{fp, pc}

000186ec <lell_pcap_ppi_create_file@@Base>:
   186ec:	push	{fp, lr}
   186f0:	mov	fp, sp
   186f4:	sub	sp, sp, #16
   186f8:	str	r0, [fp, #-4]
   186fc:	str	r1, [sp, #8]
   18700:	str	r2, [sp, #4]
   18704:	ldr	r0, [fp, #-4]
   18708:	ldr	r2, [sp, #4]
   1870c:	movw	r1, #192	; 0xc0
   18710:	bl	18610 <lell_pcap_create_file@@Base+0x2c>
   18714:	str	r0, [sp]
   18718:	ldr	r0, [sp]
   1871c:	cmp	r0, #0
   18720:	bne	18734 <lell_pcap_ppi_create_file@@Base+0x48>
   18724:	ldr	r0, [sp, #8]
   18728:	ldr	r1, [sp, #4]
   1872c:	ldr	r1, [r1]
   18730:	strb	r0, [r1, #8]
   18734:	ldr	r0, [sp]
   18738:	mov	sp, fp
   1873c:	pop	{fp, pc}

00018740 <lell_pcap_append_packet@@Base>:
   18740:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18744:	add	fp, sp, #24
   18748:	sub	sp, sp, #352	; 0x160
   1874c:	ldr	r1, [fp, #20]
   18750:	ldr	ip, [fp, #16]
   18754:	ldr	lr, [fp, #12]
   18758:	ldr	r4, [fp, #8]
   1875c:	str	r0, [fp, #-32]	; 0xffffffe0
   18760:	str	r3, [fp, #-36]	; 0xffffffdc
   18764:	str	r2, [fp, #-40]	; 0xffffffd8
   18768:	strb	r4, [fp, #-41]	; 0xffffffd7
   1876c:	strb	lr, [fp, #-42]	; 0xffffffd6
   18770:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18774:	movw	r2, #0
   18778:	cmp	r0, r2
   1877c:	beq	1889c <lell_pcap_append_packet@@Base+0x15c>
   18780:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18784:	ldr	r0, [r0]
   18788:	movw	r1, #0
   1878c:	cmp	r0, r1
   18790:	beq	1889c <lell_pcap_append_packet@@Base+0x15c>
   18794:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18798:	ldr	r0, [r0, #4]
   1879c:	cmp	r0, #256	; 0x100
   187a0:	bne	1889c <lell_pcap_append_packet@@Base+0x15c>
   187a4:	ldrsb	r0, [fp, #-42]	; 0xffffffd6
   187a8:	ldrsb	r1, [fp, #-41]	; 0xffffffd7
   187ac:	ldr	r2, [fp, #20]
   187b0:	str	r0, [sp, #44]	; 0x2c
   187b4:	mov	r0, r2
   187b8:	str	r1, [sp, #40]	; 0x28
   187bc:	bl	25a0 <lell_packet_is_data@plt>
   187c0:	clz	r0, r0
   187c4:	lsr	r0, r0, #5
   187c8:	mov	r1, #4
   187cc:	orr	r1, r1, r0, lsl #4
   187d0:	lsl	r0, r0, #4
   187d4:	ldr	r2, [sp, #44]	; 0x2c
   187d8:	ldr	r3, [sp, #40]	; 0x28
   187dc:	cmp	r2, r3
   187e0:	movlt	r0, r1
   187e4:	orr	r0, r0, #35	; 0x23
   187e8:	strh	r0, [fp, #-44]	; 0xffffffd4
   187ec:	ldr	r2, [fp, #-40]	; 0xffffffd8
   187f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   187f4:	ldr	r0, [fp, #20]
   187f8:	ldr	r0, [r0, #72]	; 0x48
   187fc:	add	r0, r0, #4
   18800:	add	r0, r0, #2
   18804:	add	r0, r0, #3
   18808:	ldr	r1, [fp, #20]
   1880c:	ldrb	r1, [r1, #69]	; 0x45
   18810:	ldrb	ip, [fp, #-41]	; 0xffffffd7
   18814:	ldrb	lr, [fp, #-42]	; 0xffffffd6
   18818:	ldr	r4, [fp, #20]
   1881c:	ldr	r4, [r4, #92]	; 0x5c
   18820:	ldr	r5, [fp, #16]
   18824:	ldrh	r6, [fp, #-44]	; 0xffffffd4
   18828:	ldr	r7, [fp, #20]
   1882c:	mov	r8, sp
   18830:	str	r7, [r8, #28]
   18834:	uxth	r6, r6
   18838:	str	r6, [r8, #24]
   1883c:	str	r5, [r8, #20]
   18840:	uxtb	r4, r4
   18844:	str	r4, [r8, #16]
   18848:	sxtb	lr, lr
   1884c:	str	lr, [r8, #12]
   18850:	sxtb	ip, ip
   18854:	str	ip, [r8, #8]
   18858:	uxtb	r1, r1
   1885c:	str	r1, [r8, #4]
   18860:	str	r0, [r8]
   18864:	add	r0, sp, #48	; 0x30
   18868:	mov	r1, #0
   1886c:	bl	188b0 <lell_pcap_append_packet@@Base+0x170>
   18870:	add	r0, sp, #48	; 0x30
   18874:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18878:	ldr	r1, [r1]
   1887c:	add	r2, r0, #16
   18880:	str	r0, [sp, #36]	; 0x24
   18884:	mov	r0, r1
   18888:	ldr	r1, [sp, #36]	; 0x24
   1888c:	bl	2768 <btbb_pcap_dump@plt>
   18890:	movw	r0, #0
   18894:	str	r0, [fp, #-28]	; 0xffffffe4
   18898:	b	188a4 <lell_pcap_append_packet@@Base+0x164>
   1889c:	mvn	r0, #0
   188a0:	str	r0, [fp, #-28]	; 0xffffffe4
   188a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   188a8:	sub	sp, fp, #24
   188ac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   188b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   188b4:	add	fp, sp, #24
   188b8:	sub	sp, sp, #48	; 0x30
   188bc:	ldr	ip, [fp, #36]	; 0x24
   188c0:	ldr	lr, [fp, #32]
   188c4:	ldr	r4, [fp, #28]
   188c8:	ldr	r5, [fp, #24]
   188cc:	ldr	r6, [fp, #20]
   188d0:	ldr	r7, [fp, #16]
   188d4:	ldr	r8, [fp, #12]
   188d8:	ldr	r9, [fp, #8]
   188dc:	str	r0, [fp, #-28]	; 0xffffffe4
   188e0:	str	r1, [fp, #-32]	; 0xffffffe0
   188e4:	str	r3, [sp, #36]	; 0x24
   188e8:	str	r2, [sp, #32]
   188ec:	strb	r8, [sp, #31]
   188f0:	strb	r7, [sp, #30]
   188f4:	strb	r6, [sp, #29]
   188f8:	strb	r5, [sp, #28]
   188fc:	strh	lr, [sp, #26]
   18900:	ldr	r0, [fp, #8]
   18904:	movw	r1, #255	; 0xff
   18908:	cmp	r1, r0
   1890c:	bcs	1891c <lell_pcap_append_packet@@Base+0x1dc>
   18910:	movw	r0, #255	; 0xff
   18914:	str	r0, [sp, #16]
   18918:	b	18924 <lell_pcap_append_packet@@Base+0x1e4>
   1891c:	ldr	r0, [fp, #8]
   18920:	str	r0, [sp, #16]
   18924:	ldr	r0, [sp, #16]
   18928:	str	r0, [sp, #20]
   1892c:	ldr	r0, [sp, #32]
   18930:	ldr	r1, [sp, #36]	; 0x24
   18934:	movw	r2, #51712	; 0xca00
   18938:	movt	r2, #15258	; 0x3b9a
   1893c:	mov	r3, #0
   18940:	str	r2, [sp, #12]
   18944:	str	r3, [sp, #8]
   18948:	bl	1aab8 <lell_pcapng_close@@Base+0x19c>
   1894c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18950:	str	r0, [r1]
   18954:	ldr	r0, [sp, #32]
   18958:	ldr	r1, [sp, #36]	; 0x24
   1895c:	ldr	r2, [sp, #12]
   18960:	ldr	r3, [sp, #8]
   18964:	bl	1aab8 <lell_pcapng_close@@Base+0x19c>
   18968:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1896c:	str	r2, [r3, #4]
   18970:	ldr	r2, [fp, #8]
   18974:	add	r2, r2, #10
   18978:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1897c:	str	r2, [r3, #8]
   18980:	ldr	r2, [sp, #20]
   18984:	add	r2, r2, #10
   18988:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1898c:	str	r2, [r3, #12]
   18990:	ldrb	r2, [sp, #31]
   18994:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18998:	strb	r2, [r3, #16]
   1899c:	ldrb	r2, [sp, #30]
   189a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   189a4:	strb	r2, [r3, #17]
   189a8:	ldrb	r2, [sp, #29]
   189ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   189b0:	strb	r2, [r3, #18]
   189b4:	ldrb	r2, [sp, #28]
   189b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   189bc:	strb	r2, [r3, #19]
   189c0:	ldr	r2, [fp, #28]
   189c4:	str	r0, [sp, #4]
   189c8:	mov	r0, r2
   189cc:	str	r1, [sp]
   189d0:	bl	18c48 <lell_pcap_append_ppi_packet@@Base+0x240>
   189d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   189d8:	str	r0, [r1, #20]
   189dc:	ldrh	r0, [sp, #26]
   189e0:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   189e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   189e8:	strh	r0, [r1, #24]
   189ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   189f0:	add	r0, r0, #26
   189f4:	ldr	r1, [fp, #36]	; 0x24
   189f8:	ldr	r2, [sp, #20]
   189fc:	bl	25f4 <memcpy@plt>
   18a00:	sub	sp, fp, #24
   18a04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00018a08 <lell_pcap_append_ppi_packet@@Base>:
   18a08:	push	{r4, r5, r6, sl, fp, lr}
   18a0c:	add	fp, sp, #16
   18a10:	sub	sp, sp, #352	; 0x160
   18a14:	ldr	r1, [fp, #28]
   18a18:	ldr	ip, [fp, #24]
   18a1c:	ldr	lr, [fp, #20]
   18a20:	ldr	r4, [fp, #16]
   18a24:	ldr	r5, [fp, #12]
   18a28:	ldr	r6, [fp, #8]
   18a2c:	str	r0, [fp, #-24]	; 0xffffffe8
   18a30:	str	r3, [fp, #-28]	; 0xffffffe4
   18a34:	str	r2, [fp, #-32]	; 0xffffffe0
   18a38:	strb	r6, [fp, #-33]	; 0xffffffdf
   18a3c:	strb	r5, [fp, #-34]	; 0xffffffde
   18a40:	strb	r4, [fp, #-35]	; 0xffffffdd
   18a44:	strb	lr, [fp, #-36]	; 0xffffffdc
   18a48:	strb	ip, [fp, #-37]	; 0xffffffdb
   18a4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a50:	movw	r2, #0
   18a54:	cmp	r0, r2
   18a58:	beq	18c20 <lell_pcap_append_ppi_packet@@Base+0x218>
   18a5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a60:	ldr	r0, [r0]
   18a64:	movw	r1, #0
   18a68:	cmp	r0, r1
   18a6c:	beq	18c20 <lell_pcap_append_ppi_packet@@Base+0x218>
   18a70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a74:	ldr	r0, [r0, #4]
   18a78:	cmp	r0, #192	; 0xc0
   18a7c:	bne	18c20 <lell_pcap_append_ppi_packet@@Base+0x218>
   18a80:	mov	r0, #24
   18a84:	strh	r0, [sp, #34]	; 0x22
   18a88:	ldr	r0, [fp, #28]
   18a8c:	bl	27ec <lell_get_channel_k@plt>
   18a90:	mov	r1, r0
   18a94:	lsl	r0, r0, #1
   18a98:	movw	r2, #2402	; 0x962
   18a9c:	add	r0, r0, r2
   18aa0:	strh	r0, [sp, #32]
   18aa4:	ldr	r0, [fp, #28]
   18aa8:	ldr	r0, [r0, #72]	; 0x48
   18aac:	add	r0, r0, #4
   18ab0:	add	r0, r0, #2
   18ab4:	add	r0, r0, #3
   18ab8:	str	r0, [sp, #28]
   18abc:	ldr	r0, [sp, #28]
   18ac0:	movw	r2, #255	; 0xff
   18ac4:	cmp	r2, r0
   18ac8:	bcs	18ad8 <lell_pcap_append_ppi_packet@@Base+0xd0>
   18acc:	movw	r0, #255	; 0xff
   18ad0:	str	r0, [sp, #20]
   18ad4:	b	18ae0 <lell_pcap_append_ppi_packet@@Base+0xd8>
   18ad8:	ldr	r0, [sp, #28]
   18adc:	str	r0, [sp, #20]
   18ae0:	ldr	r0, [sp, #20]
   18ae4:	str	r0, [sp, #24]
   18ae8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18aec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18af0:	movw	r2, #51712	; 0xca00
   18af4:	movt	r2, #15258	; 0x3b9a
   18af8:	mov	r3, #0
   18afc:	str	r2, [sp, #16]
   18b00:	str	r3, [sp, #12]
   18b04:	bl	1aab8 <lell_pcapng_close@@Base+0x19c>
   18b08:	str	r0, [sp, #36]	; 0x24
   18b0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18b10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18b14:	ldr	r2, [sp, #16]
   18b18:	ldr	r3, [sp, #12]
   18b1c:	bl	1aab8 <lell_pcapng_close@@Base+0x19c>
   18b20:	str	r2, [sp, #40]	; 0x28
   18b24:	ldr	r2, [sp, #24]
   18b28:	add	r2, r2, #24
   18b2c:	str	r2, [sp, #44]	; 0x2c
   18b30:	ldr	r2, [sp, #28]
   18b34:	add	r2, r2, #24
   18b38:	str	r2, [sp, #48]	; 0x30
   18b3c:	movw	r2, #0
   18b40:	strb	r2, [sp, #52]	; 0x34
   18b44:	strb	r2, [sp, #53]	; 0x35
   18b48:	movw	r2, #24
   18b4c:	uxth	r2, r2
   18b50:	str	r0, [sp, #8]
   18b54:	mov	r0, r2
   18b58:	str	r1, [sp, #4]
   18b5c:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   18b60:	strh	r0, [sp, #54]	; 0x36
   18b64:	movw	r0, #147	; 0x93
   18b68:	bl	18c48 <lell_pcap_append_ppi_packet@@Base+0x240>
   18b6c:	str	r0, [sp, #56]	; 0x38
   18b70:	movw	r0, #30006	; 0x7536
   18b74:	uxth	r0, r0
   18b78:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   18b7c:	strh	r0, [sp, #60]	; 0x3c
   18b80:	movw	r0, #12
   18b84:	uxth	r0, r0
   18b88:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   18b8c:	strh	r0, [sp, #62]	; 0x3e
   18b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b94:	ldrb	r0, [r0, #8]
   18b98:	strb	r0, [sp, #64]	; 0x40
   18b9c:	ldrh	r0, [sp, #32]
   18ba0:	bl	18c34 <lell_pcap_append_ppi_packet@@Base+0x22c>
   18ba4:	strh	r0, [sp, #65]	; 0x41
   18ba8:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   18bac:	strb	r0, [sp, #67]	; 0x43
   18bb0:	ldr	r0, [fp, #28]
   18bb4:	ldr	r0, [r0, #76]	; 0x4c
   18bb8:	bl	18c48 <lell_pcap_append_ppi_packet@@Base+0x240>
   18bbc:	add	r1, sp, #36	; 0x24
   18bc0:	str	r0, [sp, #68]	; 0x44
   18bc4:	ldrb	r0, [fp, #-35]	; 0xffffffdd
   18bc8:	strb	r0, [sp, #72]	; 0x48
   18bcc:	ldrb	r0, [fp, #-34]	; 0xffffffde
   18bd0:	strb	r0, [sp, #73]	; 0x49
   18bd4:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   18bd8:	strb	r0, [sp, #74]	; 0x4a
   18bdc:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   18be0:	strb	r0, [sp, #75]	; 0x4b
   18be4:	add	r0, r1, #40	; 0x28
   18be8:	ldr	r2, [fp, #28]
   18bec:	ldr	r3, [sp, #24]
   18bf0:	str	r1, [sp]
   18bf4:	mov	r1, r2
   18bf8:	mov	r2, r3
   18bfc:	bl	25f4 <memcpy@plt>
   18c00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c04:	ldr	r0, [r0]
   18c08:	ldr	r1, [sp]
   18c0c:	add	r2, r1, #16
   18c10:	bl	2768 <btbb_pcap_dump@plt>
   18c14:	movw	r0, #0
   18c18:	str	r0, [fp, #-20]	; 0xffffffec
   18c1c:	b	18c28 <lell_pcap_append_ppi_packet@@Base+0x220>
   18c20:	mvn	r0, #0
   18c24:	str	r0, [fp, #-20]	; 0xffffffec
   18c28:	ldr	r0, [fp, #-20]	; 0xffffffec
   18c2c:	sub	sp, fp, #16
   18c30:	pop	{r4, r5, r6, sl, fp, pc}
   18c34:	sub	sp, sp, #4
   18c38:	strh	r0, [sp, #2]
   18c3c:	ldrh	r0, [sp, #2]
   18c40:	add	sp, sp, #4
   18c44:	bx	lr
   18c48:	sub	sp, sp, #4
   18c4c:	str	r0, [sp]
   18c50:	ldr	r0, [sp]
   18c54:	add	sp, sp, #4
   18c58:	bx	lr

00018c5c <lell_pcap_close@@Base>:
   18c5c:	push	{fp, lr}
   18c60:	mov	fp, sp
   18c64:	sub	sp, sp, #8
   18c68:	str	r0, [sp]
   18c6c:	ldr	r0, [sp]
   18c70:	movw	r1, #0
   18c74:	cmp	r0, r1
   18c78:	beq	18c9c <lell_pcap_close@@Base+0x40>
   18c7c:	ldr	r0, [sp]
   18c80:	ldr	r0, [r0]
   18c84:	movw	r1, #0
   18c88:	cmp	r0, r1
   18c8c:	beq	18c9c <lell_pcap_close@@Base+0x40>
   18c90:	ldr	r0, [sp]
   18c94:	ldr	r0, [r0]
   18c98:	bl	28b8 <fclose@plt>
   18c9c:	ldr	r0, [sp]
   18ca0:	movw	r1, #0
   18ca4:	cmp	r0, r1
   18ca8:	beq	18cc0 <lell_pcap_close@@Base+0x64>
   18cac:	ldr	r0, [sp]
   18cb0:	bl	25d0 <free@plt>
   18cb4:	movw	r0, #0
   18cb8:	str	r0, [sp, #4]
   18cbc:	b	18cc8 <lell_pcap_close@@Base+0x6c>
   18cc0:	mvn	r0, #0
   18cc4:	str	r0, [sp, #4]
   18cc8:	ldr	r0, [sp, #4]
   18ccc:	mov	sp, fp
   18cd0:	pop	{fp, pc}

00018cd4 <pcapng_create@@Base>:
   18cd4:	push	{r4, r5, fp, lr}
   18cd8:	add	fp, sp, #8
   18cdc:	sub	sp, sp, #176	; 0xb0
   18ce0:	ldr	ip, [fp, #20]
   18ce4:	ldr	lr, [fp, #16]
   18ce8:	ldr	r4, [fp, #12]
   18cec:	ldr	r5, [fp, #8]
   18cf0:	str	r0, [fp, #-12]
   18cf4:	str	r1, [fp, #-16]
   18cf8:	str	r2, [fp, #-20]	; 0xffffffec
   18cfc:	str	r3, [fp, #-24]	; 0xffffffe8
   18d00:	strh	r5, [fp, #-26]	; 0xffffffe6
   18d04:	movw	r0, #0
   18d08:	str	r0, [fp, #-32]	; 0xffffffe0
   18d0c:	str	ip, [sp, #80]	; 0x50
   18d10:	str	lr, [sp, #76]	; 0x4c
   18d14:	str	r4, [sp, #72]	; 0x48
   18d18:	bl	2804 <getpagesize@plt>
   18d1c:	str	r0, [fp, #-36]	; 0xffffffdc
   18d20:	movw	r0, #0
   18d24:	str	r0, [fp, #-40]	; 0xffffffd8
   18d28:	mvn	r1, #0
   18d2c:	str	r1, [fp, #-44]	; 0xffffffd4
   18d30:	ldr	r1, [fp, #-12]
   18d34:	str	r0, [r1, #4]
   18d38:	ldr	r1, [fp, #-12]
   18d3c:	str	r0, [r1, #16]
   18d40:	ldr	r1, [fp, #-12]
   18d44:	str	r0, [r1, #24]
   18d48:	ldr	r1, [fp, #-12]
   18d4c:	str	r0, [r1, #20]
   18d50:	ldr	r1, [fp, #-12]
   18d54:	str	r0, [r1, #12]
   18d58:	ldr	r1, [fp, #-12]
   18d5c:	str	r0, [r1, #8]
   18d60:	ldr	r0, [fp, #-16]
   18d64:	movw	r1, #194	; 0xc2
   18d68:	movw	r2, #432	; 0x1b0
   18d6c:	bl	2780 <open@plt>
   18d70:	ldr	r1, [fp, #-12]
   18d74:	str	r0, [r1]
   18d78:	ldr	r0, [fp, #-12]
   18d7c:	ldr	r0, [r0]
   18d80:	cmn	r0, #1
   18d84:	bne	18e24 <pcapng_create@@Base+0x150>
   18d88:	bl	2828 <__errno_location@plt>
   18d8c:	ldr	r0, [r0]
   18d90:	sub	r0, r0, #12
   18d94:	cmp	r0, #16
   18d98:	str	r0, [sp, #68]	; 0x44
   18d9c:	bhi	18e18 <pcapng_create@@Base+0x144>
   18da0:	add	r0, pc, #8
   18da4:	ldr	r1, [sp, #68]	; 0x44
   18da8:	ldr	r2, [r0, r1, lsl #2]
   18dac:	add	pc, r0, r2
   18db0:	andeq	r0, r0, ip, asr r0
   18db4:	andeq	r0, r0, r8, rrx
   18db8:	andeq	r0, r0, r8, rrx
   18dbc:	andeq	r0, r0, r8, rrx
   18dc0:	andeq	r0, r0, r8, rrx
   18dc4:	andeq	r0, r0, r4, asr #32
   18dc8:	andeq	r0, r0, r8, rrx
   18dcc:	andeq	r0, r0, r8, rrx
   18dd0:	andeq	r0, r0, r8, rrx
   18dd4:	andeq	r0, r0, r8, rrx
   18dd8:	andeq	r0, r0, r8, rrx
   18ddc:	andeq	r0, r0, r0, asr r0
   18de0:	andeq	r0, r0, r0, asr r0
   18de4:	andeq	r0, r0, r8, rrx
   18de8:	andeq	r0, r0, r8, rrx
   18dec:	andeq	r0, r0, r8, rrx
   18df0:	andeq	r0, r0, ip, asr r0
   18df4:	movw	r0, #3
   18df8:	str	r0, [fp, #-32]	; 0xffffffe0
   18dfc:	b	18e20 <pcapng_create@@Base+0x14c>
   18e00:	movw	r0, #4
   18e04:	str	r0, [fp, #-32]	; 0xffffffe0
   18e08:	b	18e20 <pcapng_create@@Base+0x14c>
   18e0c:	movw	r0, #5
   18e10:	str	r0, [fp, #-32]	; 0xffffffe0
   18e14:	b	18e20 <pcapng_create@@Base+0x14c>
   18e18:	movw	r0, #2
   18e1c:	str	r0, [fp, #-32]	; 0xffffffe0
   18e20:	b	18e24 <pcapng_create@@Base+0x150>
   18e24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e28:	cmp	r0, #0
   18e2c:	bne	18fe4 <pcapng_create@@Base+0x310>
   18e30:	ldr	r0, [pc, #1856]	; 19578 <pcapng_create@@Base+0x8a4>
   18e34:	add	r0, pc, r0
   18e38:	sub	r1, fp, #72	; 0x48
   18e3c:	mov	r2, r1
   18e40:	str	r0, [sp, #64]	; 0x40
   18e44:	mov	r0, r2
   18e48:	ldr	r2, [sp, #64]	; 0x40
   18e4c:	str	r1, [sp, #60]	; 0x3c
   18e50:	mov	r1, r2
   18e54:	movw	r3, #24
   18e58:	mov	r2, r3
   18e5c:	str	r3, [sp, #56]	; 0x38
   18e60:	bl	25f4 <memcpy@plt>
   18e64:	ldr	r0, [fp, #-12]
   18e68:	ldr	r1, [sp, #56]	; 0x38
   18e6c:	str	r1, [r0, #8]
   18e70:	ldr	r0, [fp, #-12]
   18e74:	ldr	r0, [r0]
   18e78:	ldr	r2, [sp, #60]	; 0x3c
   18e7c:	mov	r1, r2
   18e80:	ldr	r2, [sp, #56]	; 0x38
   18e84:	bl	2894 <write@plt>
   18e88:	str	r0, [fp, #-44]	; 0xffffffd4
   18e8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18e90:	cmn	r0, #1
   18e94:	movw	r0, #0
   18e98:	str	r0, [sp, #52]	; 0x34
   18e9c:	beq	18ee8 <pcapng_create@@Base+0x214>
   18ea0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ea4:	movw	r1, #0
   18ea8:	cmp	r0, r1
   18eac:	movw	r0, #0
   18eb0:	str	r0, [sp, #52]	; 0x34
   18eb4:	beq	18ee8 <pcapng_create@@Base+0x214>
   18eb8:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ebc:	ldrh	r0, [r0]
   18ec0:	cmp	r0, #0
   18ec4:	movw	r0, #0
   18ec8:	str	r0, [sp, #52]	; 0x34
   18ecc:	beq	18ee8 <pcapng_create@@Base+0x214>
   18ed0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ed4:	ldrh	r0, [r0, #2]
   18ed8:	cmp	r0, #0
   18edc:	movw	r0, #0
   18ee0:	movne	r0, #1
   18ee4:	str	r0, [sp, #52]	; 0x34
   18ee8:	ldr	r0, [sp, #52]	; 0x34
   18eec:	tst	r0, #1
   18ef0:	beq	18fd4 <pcapng_create@@Base+0x300>
   18ef4:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ef8:	ldrh	r0, [r0, #2]
   18efc:	add	r0, r0, #3
   18f00:	lsr	r0, r0, #2
   18f04:	lsl	r0, r0, #2
   18f08:	str	r0, [fp, #-76]	; 0xffffffb4
   18f0c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   18f10:	ldr	r1, [fp, #-20]	; 0xffffffec
   18f14:	ldrh	r1, [r1, #2]
   18f18:	sub	r0, r0, r1
   18f1c:	str	r0, [fp, #-40]	; 0xffffffd8
   18f20:	ldr	r0, [fp, #-12]
   18f24:	ldr	r0, [r0]
   18f28:	ldr	r1, [fp, #-20]	; 0xffffffec
   18f2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18f30:	ldrh	r2, [r2, #2]
   18f34:	add	r2, r2, #4
   18f38:	bl	2894 <write@plt>
   18f3c:	str	r0, [fp, #-44]	; 0xffffffd4
   18f40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18f44:	cmp	r0, #0
   18f48:	movw	r0, #0
   18f4c:	str	r0, [sp, #48]	; 0x30
   18f50:	bls	18f68 <pcapng_create@@Base+0x294>
   18f54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18f58:	cmn	r0, #1
   18f5c:	movw	r0, #0
   18f60:	movne	r0, #1
   18f64:	str	r0, [sp, #48]	; 0x30
   18f68:	ldr	r0, [sp, #48]	; 0x30
   18f6c:	tst	r0, #1
   18f70:	beq	18fa4 <pcapng_create@@Base+0x2d0>
   18f74:	ldr	r0, [pc, #1548]	; 19588 <pcapng_create@@Base+0x8b4>
   18f78:	add	r1, pc, r0
   18f7c:	ldr	r0, [fp, #-12]
   18f80:	ldr	r0, [r0]
   18f84:	movw	r2, #1
   18f88:	bl	2894 <write@plt>
   18f8c:	str	r0, [fp, #-44]	; 0xffffffd4
   18f90:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18f94:	mvn	r1, #0
   18f98:	add	r0, r0, r1
   18f9c:	str	r0, [fp, #-40]	; 0xffffffd8
   18fa0:	b	18f40 <pcapng_create@@Base+0x26c>
   18fa4:	ldr	r0, [fp, #-20]	; 0xffffffec
   18fa8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   18fac:	add	r1, r1, #4
   18fb0:	add	r0, r0, r1
   18fb4:	str	r0, [fp, #-20]	; 0xffffffec
   18fb8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   18fbc:	add	r0, r0, #4
   18fc0:	ldr	r1, [fp, #-12]
   18fc4:	ldr	r2, [r1, #8]
   18fc8:	add	r0, r2, r0
   18fcc:	str	r0, [r1, #8]
   18fd0:	b	18e8c <pcapng_create@@Base+0x1b8>
   18fd4:	ldr	r0, [fp, #-12]
   18fd8:	ldr	r0, [r0, #8]
   18fdc:	ldr	r1, [fp, #-12]
   18fe0:	str	r0, [r1, #12]
   18fe4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18fe8:	cmn	r0, #1
   18fec:	bne	18ffc <pcapng_create@@Base+0x328>
   18ff0:	movw	r0, #6
   18ff4:	str	r0, [fp, #-32]	; 0xffffffe0
   18ff8:	b	190fc <pcapng_create@@Base+0x428>
   18ffc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19000:	ldr	r1, [fp, #-12]
   19004:	ldr	r1, [r1, #8]
   19008:	add	r1, r1, #4
   1900c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19010:	add	r1, r1, r2
   19014:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19018:	add	r1, r1, r2
   1901c:	sub	r1, r1, #1
   19020:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19024:	udiv	r1, r1, r2
   19028:	mul	r0, r0, r1
   1902c:	ldr	r1, [fp, #-12]
   19030:	ldr	r1, [r1, #8]
   19034:	sub	r0, r0, r1
   19038:	str	r0, [fp, #-40]	; 0xffffffd8
   1903c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19040:	ldr	r1, [fp, #-12]
   19044:	ldr	r2, [r1, #8]
   19048:	add	r0, r2, r0
   1904c:	str	r0, [r1, #8]
   19050:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19054:	cmp	r0, #0
   19058:	movw	r0, #0
   1905c:	str	r0, [sp, #44]	; 0x2c
   19060:	bls	19078 <pcapng_create@@Base+0x3a4>
   19064:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19068:	cmn	r0, #1
   1906c:	movw	r0, #0
   19070:	movne	r0, #1
   19074:	str	r0, [sp, #44]	; 0x2c
   19078:	ldr	r0, [sp, #44]	; 0x2c
   1907c:	tst	r0, #1
   19080:	beq	190b4 <pcapng_create@@Base+0x3e0>
   19084:	ldr	r0, [pc, #1264]	; 1957c <pcapng_create@@Base+0x8a8>
   19088:	add	r1, pc, r0
   1908c:	ldr	r0, [fp, #-12]
   19090:	ldr	r0, [r0]
   19094:	movw	r2, #1
   19098:	bl	2894 <write@plt>
   1909c:	str	r0, [fp, #-44]	; 0xffffffd4
   190a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   190a4:	mvn	r1, #0
   190a8:	add	r0, r0, r1
   190ac:	str	r0, [fp, #-40]	; 0xffffffd8
   190b0:	b	19050 <pcapng_create@@Base+0x37c>
   190b4:	ldr	r0, [fp, #-12]
   190b8:	ldr	r1, [r0, #8]
   190bc:	ldr	r0, [fp, #-12]
   190c0:	ldr	r0, [r0]
   190c4:	movw	r2, #0
   190c8:	str	r0, [sp, #40]	; 0x28
   190cc:	mov	r0, r2
   190d0:	movw	r3, #3
   190d4:	str	r2, [sp, #36]	; 0x24
   190d8:	mov	r2, r3
   190dc:	movw	r3, #1
   190e0:	ldr	ip, [sp, #40]	; 0x28
   190e4:	str	ip, [sp]
   190e8:	ldr	lr, [sp, #36]	; 0x24
   190ec:	str	lr, [sp, #4]
   190f0:	bl	27c8 <mmap@plt>
   190f4:	ldr	r1, [fp, #-12]
   190f8:	str	r0, [r1, #4]
   190fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19100:	cmp	r0, #0
   19104:	bne	192f4 <pcapng_create@@Base+0x620>
   19108:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1910c:	cmn	r0, #1
   19110:	bne	19120 <pcapng_create@@Base+0x44c>
   19114:	movw	r0, #6
   19118:	str	r0, [fp, #-32]	; 0xffffffe0
   1911c:	b	192f0 <pcapng_create@@Base+0x61c>
   19120:	ldr	r0, [fp, #-12]
   19124:	ldr	r0, [r0, #4]
   19128:	mvn	r1, #0
   1912c:	cmp	r0, r1
   19130:	bne	19140 <pcapng_create@@Base+0x46c>
   19134:	movw	r0, #7
   19138:	str	r0, [fp, #-32]	; 0xffffffe0
   1913c:	b	192ec <pcapng_create@@Base+0x618>
   19140:	movw	r0, #1
   19144:	str	r0, [sp, #92]	; 0x5c
   19148:	movw	r0, #0
   1914c:	str	r0, [sp, #96]	; 0x60
   19150:	ldrh	r0, [fp, #-26]	; 0xffffffe6
   19154:	strh	r0, [sp, #100]	; 0x64
   19158:	movw	r0, #0
   1915c:	strh	r0, [sp, #102]	; 0x66
   19160:	ldr	r0, [fp, #12]
   19164:	str	r0, [sp, #104]	; 0x68
   19168:	ldr	r0, [fp, #-12]
   1916c:	movw	r1, #16
   19170:	str	r1, [r0, #20]
   19174:	ldr	r0, [fp, #-12]
   19178:	ldr	r0, [r0]
   1917c:	add	r2, sp, #92	; 0x5c
   19180:	str	r1, [sp, #32]
   19184:	mov	r1, r2
   19188:	ldr	r2, [sp, #32]
   1918c:	bl	2894 <write@plt>
   19190:	str	r0, [fp, #-44]	; 0xffffffd4
   19194:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19198:	cmn	r0, #1
   1919c:	movw	r0, #0
   191a0:	str	r0, [sp, #28]
   191a4:	beq	191f0 <pcapng_create@@Base+0x51c>
   191a8:	ldr	r0, [fp, #16]
   191ac:	movw	r1, #0
   191b0:	cmp	r0, r1
   191b4:	movw	r0, #0
   191b8:	str	r0, [sp, #28]
   191bc:	beq	191f0 <pcapng_create@@Base+0x51c>
   191c0:	ldr	r0, [fp, #16]
   191c4:	ldrh	r0, [r0]
   191c8:	cmp	r0, #0
   191cc:	movw	r0, #0
   191d0:	str	r0, [sp, #28]
   191d4:	beq	191f0 <pcapng_create@@Base+0x51c>
   191d8:	ldr	r0, [fp, #16]
   191dc:	ldrh	r0, [r0, #2]
   191e0:	cmp	r0, #0
   191e4:	movw	r0, #0
   191e8:	movne	r0, #1
   191ec:	str	r0, [sp, #28]
   191f0:	ldr	r0, [sp, #28]
   191f4:	tst	r0, #1
   191f8:	beq	192dc <pcapng_create@@Base+0x608>
   191fc:	ldr	r0, [fp, #16]
   19200:	ldrh	r0, [r0, #2]
   19204:	add	r0, r0, #3
   19208:	lsr	r0, r0, #2
   1920c:	lsl	r0, r0, #2
   19210:	str	r0, [sp, #88]	; 0x58
   19214:	ldr	r0, [sp, #88]	; 0x58
   19218:	ldr	r1, [fp, #16]
   1921c:	ldrh	r1, [r1, #2]
   19220:	sub	r0, r0, r1
   19224:	str	r0, [fp, #-40]	; 0xffffffd8
   19228:	ldr	r0, [fp, #-12]
   1922c:	ldr	r0, [r0]
   19230:	ldr	r1, [fp, #16]
   19234:	ldr	r2, [fp, #16]
   19238:	ldrh	r2, [r2, #2]
   1923c:	add	r2, r2, #4
   19240:	bl	2894 <write@plt>
   19244:	str	r0, [fp, #-44]	; 0xffffffd4
   19248:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1924c:	cmp	r0, #0
   19250:	movw	r0, #0
   19254:	str	r0, [sp, #24]
   19258:	bls	19270 <pcapng_create@@Base+0x59c>
   1925c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19260:	cmn	r0, #1
   19264:	movw	r0, #0
   19268:	movne	r0, #1
   1926c:	str	r0, [sp, #24]
   19270:	ldr	r0, [sp, #24]
   19274:	tst	r0, #1
   19278:	beq	192ac <pcapng_create@@Base+0x5d8>
   1927c:	ldr	r0, [pc, #764]	; 19580 <pcapng_create@@Base+0x8ac>
   19280:	add	r1, pc, r0
   19284:	ldr	r0, [fp, #-12]
   19288:	ldr	r0, [r0]
   1928c:	movw	r2, #1
   19290:	bl	2894 <write@plt>
   19294:	str	r0, [fp, #-44]	; 0xffffffd4
   19298:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1929c:	mvn	r1, #0
   192a0:	add	r0, r0, r1
   192a4:	str	r0, [fp, #-40]	; 0xffffffd8
   192a8:	b	19248 <pcapng_create@@Base+0x574>
   192ac:	ldr	r0, [fp, #16]
   192b0:	ldr	r1, [sp, #88]	; 0x58
   192b4:	add	r1, r1, #4
   192b8:	add	r0, r0, r1
   192bc:	str	r0, [fp, #16]
   192c0:	ldr	r0, [sp, #88]	; 0x58
   192c4:	add	r0, r0, #4
   192c8:	ldr	r1, [fp, #-12]
   192cc:	ldr	r2, [r1, #20]
   192d0:	add	r0, r2, r0
   192d4:	str	r0, [r1, #20]
   192d8:	b	19194 <pcapng_create@@Base+0x4c0>
   192dc:	ldr	r0, [fp, #-12]
   192e0:	ldr	r0, [r0, #20]
   192e4:	ldr	r1, [fp, #-12]
   192e8:	str	r0, [r1, #24]
   192ec:	b	192f0 <pcapng_create@@Base+0x61c>
   192f0:	b	192f4 <pcapng_create@@Base+0x620>
   192f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   192f8:	cmp	r0, #0
   192fc:	bne	19424 <pcapng_create@@Base+0x750>
   19300:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19304:	cmn	r0, #1
   19308:	bne	19318 <pcapng_create@@Base+0x644>
   1930c:	movw	r0, #6
   19310:	str	r0, [fp, #-32]	; 0xffffffe0
   19314:	b	19420 <pcapng_create@@Base+0x74c>
   19318:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1931c:	ldr	r1, [fp, #-12]
   19320:	ldr	r1, [r1, #20]
   19324:	add	r1, r1, #4
   19328:	ldr	r2, [fp, #20]
   1932c:	add	r1, r1, r2
   19330:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19334:	add	r1, r1, r2
   19338:	sub	r1, r1, #1
   1933c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19340:	udiv	r1, r1, r2
   19344:	mul	r0, r0, r1
   19348:	ldr	r1, [fp, #-12]
   1934c:	ldr	r1, [r1, #20]
   19350:	sub	r0, r0, r1
   19354:	str	r0, [fp, #-40]	; 0xffffffd8
   19358:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1935c:	ldr	r1, [fp, #-12]
   19360:	ldr	r2, [r1, #20]
   19364:	add	r0, r2, r0
   19368:	str	r0, [r1, #20]
   1936c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19370:	cmp	r0, #0
   19374:	movw	r0, #0
   19378:	str	r0, [sp, #20]
   1937c:	bls	19394 <pcapng_create@@Base+0x6c0>
   19380:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19384:	cmn	r0, #1
   19388:	movw	r0, #0
   1938c:	movne	r0, #1
   19390:	str	r0, [sp, #20]
   19394:	ldr	r0, [sp, #20]
   19398:	tst	r0, #1
   1939c:	beq	193d0 <pcapng_create@@Base+0x6fc>
   193a0:	ldr	r0, [pc, #476]	; 19584 <pcapng_create@@Base+0x8b0>
   193a4:	add	r1, pc, r0
   193a8:	ldr	r0, [fp, #-12]
   193ac:	ldr	r0, [r0]
   193b0:	movw	r2, #1
   193b4:	bl	2894 <write@plt>
   193b8:	str	r0, [fp, #-44]	; 0xffffffd4
   193bc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   193c0:	mvn	r1, #0
   193c4:	add	r0, r0, r1
   193c8:	str	r0, [fp, #-40]	; 0xffffffd8
   193cc:	b	1936c <pcapng_create@@Base+0x698>
   193d0:	ldr	r0, [fp, #-12]
   193d4:	ldr	r1, [r0, #20]
   193d8:	ldr	r0, [fp, #-12]
   193dc:	ldr	r0, [r0]
   193e0:	ldr	r2, [fp, #-12]
   193e4:	ldr	r2, [r2, #8]
   193e8:	movw	r3, #0
   193ec:	str	r0, [sp, #16]
   193f0:	mov	r0, r3
   193f4:	movw	r3, #3
   193f8:	str	r2, [sp, #12]
   193fc:	mov	r2, r3
   19400:	movw	r3, #1
   19404:	ldr	ip, [sp, #16]
   19408:	str	ip, [sp]
   1940c:	ldr	lr, [sp, #12]
   19410:	str	lr, [sp, #4]
   19414:	bl	27c8 <mmap@plt>
   19418:	ldr	r1, [fp, #-12]
   1941c:	str	r0, [r1, #16]
   19420:	b	19424 <pcapng_create@@Base+0x750>
   19424:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19428:	cmp	r0, #0
   1942c:	bne	19558 <pcapng_create@@Base+0x884>
   19430:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19434:	cmn	r0, #1
   19438:	bne	19448 <pcapng_create@@Base+0x774>
   1943c:	movw	r0, #6
   19440:	str	r0, [fp, #-32]	; 0xffffffe0
   19444:	b	19554 <pcapng_create@@Base+0x880>
   19448:	ldr	r0, [fp, #-12]
   1944c:	ldr	r0, [r0, #16]
   19450:	mvn	r1, #0
   19454:	cmp	r0, r1
   19458:	bne	19468 <pcapng_create@@Base+0x794>
   1945c:	movw	r0, #7
   19460:	str	r0, [fp, #-32]	; 0xffffffe0
   19464:	b	19550 <pcapng_create@@Base+0x87c>
   19468:	ldr	r0, [fp, #-12]
   1946c:	ldr	r1, [r0, #4]
   19470:	ldr	r0, [r0, #12]
   19474:	add	r0, r1, r0
   19478:	str	r0, [sp, #84]	; 0x54
   1947c:	ldr	r0, [fp, #-12]
   19480:	ldr	r1, [r0, #8]
   19484:	ldr	r0, [r0, #12]
   19488:	sub	r0, r1, r0
   1948c:	sub	r0, r0, #12
   19490:	ldr	r1, [pc, #244]	; 1958c <pcapng_create@@Base+0x8b8>
   19494:	add	r1, pc, r1
   19498:	strh	r0, [r1, #2]
   1949c:	ldr	r0, [sp, #84]	; 0x54
   194a0:	ldr	r2, [pc, #232]	; 19590 <pcapng_create@@Base+0x8bc>
   194a4:	ldr	r2, [pc, r2]
   194a8:	str	r2, [r0]
   194ac:	ldr	r0, [fp, #-12]
   194b0:	ldr	r2, [r0, #4]
   194b4:	ldr	r0, [r0, #8]
   194b8:	str	r0, [r2, #4]
   194bc:	ldr	r0, [fp, #-12]
   194c0:	ldr	r2, [r0, #4]
   194c4:	ldr	r0, [r0, #8]
   194c8:	bic	r3, r0, #3
   194cc:	add	r2, r3, r2
   194d0:	str	r0, [r2, #-4]
   194d4:	ldr	r0, [fp, #-12]
   194d8:	ldr	r2, [r0, #20]
   194dc:	ldr	r0, [r0, #24]
   194e0:	sub	r0, r2, r0
   194e4:	sub	r0, r0, #12
   194e8:	strh	r0, [r1, #2]
   194ec:	ldr	r0, [fp, #-12]
   194f0:	ldr	r1, [r0, #16]
   194f4:	ldr	r0, [r0, #24]
   194f8:	add	r0, r1, r0
   194fc:	str	r0, [sp, #84]	; 0x54
   19500:	ldr	r0, [sp, #84]	; 0x54
   19504:	ldr	r1, [pc, #136]	; 19594 <pcapng_create@@Base+0x8c0>
   19508:	ldr	r1, [pc, r1]
   1950c:	str	r1, [r0]
   19510:	ldr	r0, [fp, #-12]
   19514:	ldr	r1, [r0, #16]
   19518:	ldr	r0, [r0, #20]
   1951c:	str	r0, [r1, #4]
   19520:	ldr	r0, [fp, #-12]
   19524:	ldr	r1, [r0, #16]
   19528:	ldr	r0, [r0, #20]
   1952c:	bic	r2, r0, #3
   19530:	add	r1, r2, r1
   19534:	str	r0, [r1, #-4]
   19538:	ldr	r0, [fp, #-12]
   1953c:	ldr	r1, [r0, #4]
   19540:	ldr	r0, [r0, #20]
   19544:	mov	r2, #0
   19548:	str	r2, [r1, #20]
   1954c:	str	r0, [r1, #16]
   19550:	b	19554 <pcapng_create@@Base+0x880>
   19554:	b	19558 <pcapng_create@@Base+0x884>
   19558:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1955c:	cmp	r0, #0
   19560:	beq	1956c <pcapng_create@@Base+0x898>
   19564:	ldr	r0, [fp, #-12]
   19568:	bl	2918 <pcapng_close@plt>
   1956c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19570:	sub	sp, fp, #8
   19574:	pop	{r4, r5, fp, pc}
   19578:	andeq	sl, r0, ip, lsr #3
   1957c:	andeq	r9, r0, r0, ror pc
   19580:	andeq	r9, r0, r8, ror sp
   19584:	andeq	r9, r0, r4, asr ip
   19588:	andeq	sl, r0, r0, lsl #1
   1958c:	andeq	sl, r1, r0, asr #27
   19590:			; <UNDEFINED> instruction: 0x0001adb0
   19594:	andeq	sl, r1, ip, asr #26

00019598 <pcapng_close@@Base>:
   19598:	push	{fp, lr}
   1959c:	mov	fp, sp
   195a0:	sub	sp, sp, #8
   195a4:	str	r0, [sp, #4]
   195a8:	ldr	r0, [sp, #4]
   195ac:	ldr	r0, [r0, #16]
   195b0:	movw	r1, #0
   195b4:	cmp	r0, r1
   195b8:	beq	195e4 <pcapng_close@@Base+0x4c>
   195bc:	ldr	r0, [sp, #4]
   195c0:	ldr	r0, [r0, #16]
   195c4:	mvn	r1, #0
   195c8:	cmp	r0, r1
   195cc:	beq	195e4 <pcapng_close@@Base+0x4c>
   195d0:	ldr	r0, [sp, #4]
   195d4:	ldr	r0, [r0, #16]
   195d8:	ldr	r1, [sp, #4]
   195dc:	ldr	r1, [r1, #20]
   195e0:	bl	28d0 <munmap@plt>
   195e4:	ldr	r0, [sp, #4]
   195e8:	ldr	r0, [r0, #4]
   195ec:	movw	r1, #0
   195f0:	cmp	r0, r1
   195f4:	beq	19620 <pcapng_close@@Base+0x88>
   195f8:	ldr	r0, [sp, #4]
   195fc:	ldr	r0, [r0, #4]
   19600:	mvn	r1, #0
   19604:	cmp	r0, r1
   19608:	beq	19620 <pcapng_close@@Base+0x88>
   1960c:	ldr	r0, [sp, #4]
   19610:	ldr	r0, [r0, #4]
   19614:	ldr	r1, [sp, #4]
   19618:	ldr	r1, [r1, #8]
   1961c:	bl	28d0 <munmap@plt>
   19620:	ldr	r0, [sp, #4]
   19624:	ldr	r0, [r0]
   19628:	cmn	r0, #1
   1962c:	beq	1963c <pcapng_close@@Base+0xa4>
   19630:	ldr	r0, [sp, #4]
   19634:	ldr	r0, [r0]
   19638:	bl	2960 <close@plt>
   1963c:	movw	r0, #0
   19640:	mov	sp, fp
   19644:	pop	{fp, pc}

00019648 <pcapng_append_section_option@@Base>:
   19648:	push	{fp, lr}
   1964c:	mov	fp, sp
   19650:	sub	sp, sp, #24
   19654:	str	r0, [fp, #-4]
   19658:	str	r1, [fp, #-8]
   1965c:	movw	r0, #0
   19660:	str	r0, [sp, #12]
   19664:	ldr	r1, [fp, #-4]
   19668:	cmp	r1, r0
   1966c:	beq	197a0 <pcapng_append_section_option@@Base+0x158>
   19670:	ldr	r0, [fp, #-4]
   19674:	ldr	r0, [r0]
   19678:	cmn	r0, #1
   1967c:	beq	197a0 <pcapng_append_section_option@@Base+0x158>
   19680:	ldr	r0, [fp, #-4]
   19684:	ldr	r0, [r0, #4]
   19688:	movw	r1, #0
   1968c:	cmp	r0, r1
   19690:	beq	19794 <pcapng_append_section_option@@Base+0x14c>
   19694:	ldr	r0, [fp, #-4]
   19698:	ldr	r0, [r0, #4]
   1969c:	mvn	r1, #0
   196a0:	cmp	r0, r1
   196a4:	beq	19794 <pcapng_append_section_option@@Base+0x14c>
   196a8:	ldr	r0, [fp, #-4]
   196ac:	ldr	r0, [r0, #12]
   196b0:	cmp	r0, #0
   196b4:	beq	19794 <pcapng_append_section_option@@Base+0x14c>
   196b8:	ldr	r0, [fp, #-8]
   196bc:	movw	r1, #0
   196c0:	cmp	r0, r1
   196c4:	beq	19794 <pcapng_append_section_option@@Base+0x14c>
   196c8:	ldr	r0, [pc, #228]	; 197b4 <pcapng_append_section_option@@Base+0x16c>
   196cc:	add	r0, pc, r0
   196d0:	ldr	r1, [fp, #-8]
   196d4:	ldrh	r1, [r1, #2]
   196d8:	add	r1, r1, #4
   196dc:	str	r1, [sp, #8]
   196e0:	ldr	r1, [fp, #-4]
   196e4:	ldr	r2, [r1, #4]
   196e8:	ldr	r1, [r1, #12]
   196ec:	add	r1, r2, r1
   196f0:	str	r1, [sp, #4]
   196f4:	ldr	r1, [sp, #4]
   196f8:	ldr	r2, [fp, #-8]
   196fc:	ldr	r3, [sp, #8]
   19700:	str	r0, [sp]
   19704:	mov	r0, r1
   19708:	mov	r1, r2
   1970c:	mov	r2, r3
   19710:	bl	25f4 <memcpy@plt>
   19714:	ldr	r1, [sp, #8]
   19718:	add	r1, r1, #3
   1971c:	lsr	r1, r1, #2
   19720:	lsl	r1, r1, #2
   19724:	ldr	r2, [fp, #-4]
   19728:	ldr	r3, [r2, #12]
   1972c:	add	r1, r3, r1
   19730:	str	r1, [r2, #12]
   19734:	ldr	r1, [fp, #-4]
   19738:	ldr	r1, [r1, #4]
   1973c:	ldr	r2, [fp, #-4]
   19740:	ldr	r2, [r2, #12]
   19744:	add	r1, r1, r2
   19748:	str	r1, [sp, #4]
   1974c:	ldr	r1, [fp, #-4]
   19750:	ldr	r1, [r1, #8]
   19754:	ldr	r2, [fp, #-4]
   19758:	ldr	r2, [r2, #12]
   1975c:	sub	r1, r1, r2
   19760:	sub	r1, r1, #12
   19764:	ldr	r2, [sp]
   19768:	strh	r1, [r2, #2]
   1976c:	ldr	r1, [sp, #4]
   19770:	ldrb	r3, [r2]
   19774:	strb	r3, [r1]
   19778:	ldrb	r3, [r2, #1]
   1977c:	strb	r3, [r1, #1]
   19780:	ldrb	r3, [r2, #2]
   19784:	strb	r3, [r1, #2]
   19788:	ldrb	r3, [r2, #3]
   1978c:	strb	r3, [r1, #3]
   19790:	b	1979c <pcapng_append_section_option@@Base+0x154>
   19794:	movw	r0, #5
   19798:	str	r0, [sp, #12]
   1979c:	b	197a8 <pcapng_append_section_option@@Base+0x160>
   197a0:	movw	r0, #1
   197a4:	str	r0, [sp, #12]
   197a8:	ldr	r0, [sp, #12]
   197ac:	mov	sp, fp
   197b0:	pop	{fp, pc}
   197b4:	andeq	sl, r1, r8, lsl #23

000197b8 <pcapng_append_interface_option@@Base>:
   197b8:	push	{fp, lr}
   197bc:	mov	fp, sp
   197c0:	sub	sp, sp, #24
   197c4:	str	r0, [fp, #-4]
   197c8:	str	r1, [fp, #-8]
   197cc:	movw	r0, #0
   197d0:	str	r0, [sp, #12]
   197d4:	ldr	r1, [fp, #-4]
   197d8:	cmp	r1, r0
   197dc:	beq	19910 <pcapng_append_interface_option@@Base+0x158>
   197e0:	ldr	r0, [fp, #-4]
   197e4:	ldr	r0, [r0]
   197e8:	cmn	r0, #1
   197ec:	beq	19910 <pcapng_append_interface_option@@Base+0x158>
   197f0:	ldr	r0, [fp, #-4]
   197f4:	ldr	r0, [r0, #16]
   197f8:	movw	r1, #0
   197fc:	cmp	r0, r1
   19800:	beq	19904 <pcapng_append_interface_option@@Base+0x14c>
   19804:	ldr	r0, [fp, #-4]
   19808:	ldr	r0, [r0, #16]
   1980c:	mvn	r1, #0
   19810:	cmp	r0, r1
   19814:	beq	19904 <pcapng_append_interface_option@@Base+0x14c>
   19818:	ldr	r0, [fp, #-4]
   1981c:	ldr	r0, [r0, #24]
   19820:	cmp	r0, #0
   19824:	beq	19904 <pcapng_append_interface_option@@Base+0x14c>
   19828:	ldr	r0, [fp, #-8]
   1982c:	movw	r1, #0
   19830:	cmp	r0, r1
   19834:	beq	19904 <pcapng_append_interface_option@@Base+0x14c>
   19838:	ldr	r0, [pc, #228]	; 19924 <pcapng_append_interface_option@@Base+0x16c>
   1983c:	add	r0, pc, r0
   19840:	ldr	r1, [fp, #-8]
   19844:	ldrh	r1, [r1, #2]
   19848:	add	r1, r1, #4
   1984c:	str	r1, [sp, #8]
   19850:	ldr	r1, [fp, #-4]
   19854:	ldr	r2, [r1, #16]
   19858:	ldr	r1, [r1, #24]
   1985c:	add	r1, r2, r1
   19860:	str	r1, [sp, #4]
   19864:	ldr	r1, [sp, #4]
   19868:	ldr	r2, [fp, #-8]
   1986c:	ldr	r3, [sp, #8]
   19870:	str	r0, [sp]
   19874:	mov	r0, r1
   19878:	mov	r1, r2
   1987c:	mov	r2, r3
   19880:	bl	25f4 <memcpy@plt>
   19884:	ldr	r1, [sp, #8]
   19888:	add	r1, r1, #3
   1988c:	lsr	r1, r1, #2
   19890:	lsl	r1, r1, #2
   19894:	ldr	r2, [fp, #-4]
   19898:	ldr	r3, [r2, #24]
   1989c:	add	r1, r3, r1
   198a0:	str	r1, [r2, #24]
   198a4:	ldr	r1, [fp, #-4]
   198a8:	ldr	r1, [r1, #16]
   198ac:	ldr	r2, [fp, #-4]
   198b0:	ldr	r2, [r2, #24]
   198b4:	add	r1, r1, r2
   198b8:	str	r1, [sp, #4]
   198bc:	ldr	r1, [fp, #-4]
   198c0:	ldr	r1, [r1, #20]
   198c4:	ldr	r2, [fp, #-4]
   198c8:	ldr	r2, [r2, #24]
   198cc:	sub	r1, r1, r2
   198d0:	sub	r1, r1, #12
   198d4:	ldr	r2, [sp]
   198d8:	strh	r1, [r2, #2]
   198dc:	ldr	r1, [sp, #4]
   198e0:	ldrb	r3, [r2]
   198e4:	strb	r3, [r1]
   198e8:	ldrb	r3, [r2, #1]
   198ec:	strb	r3, [r1, #1]
   198f0:	ldrb	r3, [r2, #2]
   198f4:	strb	r3, [r1, #2]
   198f8:	ldrb	r3, [r2, #3]
   198fc:	strb	r3, [r1, #3]
   19900:	b	1990c <pcapng_append_interface_option@@Base+0x154>
   19904:	movw	r0, #5
   19908:	str	r0, [sp, #12]
   1990c:	b	19918 <pcapng_append_interface_option@@Base+0x160>
   19910:	movw	r0, #1
   19914:	str	r0, [sp, #12]
   19918:	ldr	r0, [sp, #12]
   1991c:	mov	sp, fp
   19920:	pop	{fp, pc}
   19924:	andeq	sl, r1, r8, lsl sl

00019928 <pcapng_append_packet@@Base>:
   19928:	push	{fp, lr}
   1992c:	mov	fp, sp
   19930:	sub	sp, sp, #24
   19934:	str	r0, [fp, #-4]
   19938:	str	r1, [fp, #-8]
   1993c:	movw	r0, #0
   19940:	str	r0, [sp, #12]
   19944:	ldr	r1, [fp, #-4]
   19948:	cmp	r1, r0
   1994c:	beq	199c4 <pcapng_append_packet@@Base+0x9c>
   19950:	ldr	r0, [fp, #-4]
   19954:	ldr	r0, [r0]
   19958:	cmn	r0, #1
   1995c:	beq	199c4 <pcapng_append_packet@@Base+0x9c>
   19960:	ldr	r0, [fp, #-8]
   19964:	ldr	r0, [r0, #4]
   19968:	str	r0, [sp, #8]
   1996c:	ldr	r0, [fp, #-4]
   19970:	ldr	r0, [r0]
   19974:	ldr	r1, [fp, #-8]
   19978:	ldr	r2, [sp, #8]
   1997c:	bl	2894 <write@plt>
   19980:	str	r0, [sp, #4]
   19984:	ldr	r0, [sp, #4]
   19988:	cmn	r0, #1
   1998c:	bne	1999c <pcapng_append_packet@@Base+0x74>
   19990:	movw	r0, #6
   19994:	str	r0, [sp, #4]
   19998:	b	199c0 <pcapng_append_packet@@Base+0x98>
   1999c:	ldr	r0, [sp, #8]
   199a0:	ldr	r1, [fp, #-4]
   199a4:	ldr	r1, [r1, #4]
   199a8:	ldr	r2, [r1, #16]
   199ac:	ldr	r3, [r1, #20]
   199b0:	adds	r0, r2, r0
   199b4:	adc	r2, r3, #0
   199b8:	str	r0, [r1, #16]
   199bc:	str	r2, [r1, #20]
   199c0:	b	199cc <pcapng_append_packet@@Base+0xa4>
   199c4:	movw	r0, #1
   199c8:	str	r0, [sp, #12]
   199cc:	ldr	r0, [sp, #12]
   199d0:	mov	sp, fp
   199d4:	pop	{fp, pc}

000199d8 <btbb_pcapng_create_file@@Base>:
   199d8:	push	{r4, r5, fp, lr}
   199dc:	add	fp, sp, #8
   199e0:	sub	sp, sp, #296	; 0x128
   199e4:	str	r0, [fp, #-12]
   199e8:	str	r1, [fp, #-16]
   199ec:	str	r2, [fp, #-20]	; 0xffffffec
   199f0:	movw	r0, #0
   199f4:	str	r0, [fp, #-24]	; 0xffffffe8
   199f8:	movw	r0, #28
   199fc:	bl	2744 <malloc@plt>
   19a00:	str	r0, [fp, #-28]	; 0xffffffe4
   19a04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19a08:	movw	r1, #0
   19a0c:	cmp	r0, r1
   19a10:	beq	19ad4 <btbb_pcapng_create_file@@Base+0xfc>
   19a14:	movw	r0, #0
   19a18:	str	r0, [fp, #-32]	; 0xffffffe0
   19a1c:	add	r1, sp, #12
   19a20:	str	r0, [sp, #8]
   19a24:	mov	r0, r1
   19a28:	movw	r1, #0
   19a2c:	and	r1, r1, #255	; 0xff
   19a30:	movw	r2, #260	; 0x104
   19a34:	bl	284c <memset@plt>
   19a38:	movw	r0, #3
   19a3c:	strh	r0, [sp, #12]
   19a40:	ldr	r0, [fp, #-16]
   19a44:	ldr	r1, [sp, #8]
   19a48:	cmp	r0, r1
   19a4c:	beq	19a90 <btbb_pcapng_create_file@@Base+0xb8>
   19a50:	add	r0, sp, #12
   19a54:	add	r0, r0, #4
   19a58:	ldr	r1, [fp, #-16]
   19a5c:	movw	r2, #256	; 0x100
   19a60:	bl	2858 <strncpy@plt>
   19a64:	movw	r1, #0
   19a68:	strb	r1, [sp, #271]	; 0x10f
   19a6c:	add	r1, sp, #12
   19a70:	add	r2, r1, #4
   19a74:	str	r0, [sp, #4]
   19a78:	mov	r0, r2
   19a7c:	str	r1, [sp]
   19a80:	bl	27b0 <strlen@plt>
   19a84:	strh	r0, [sp, #14]
   19a88:	ldr	r0, [sp]
   19a8c:	str	r0, [fp, #-32]	; 0xffffffe0
   19a90:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19a94:	ldr	r1, [fp, #-12]
   19a98:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19a9c:	bl	19ae8 <btbb_pcapng_create_file@@Base+0x110>
   19aa0:	movw	r1, #0
   19aa4:	sub	r0, r1, r0
   19aa8:	str	r0, [fp, #-24]	; 0xffffffe8
   19aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ab0:	cmp	r0, #0
   19ab4:	bne	19ac8 <btbb_pcapng_create_file@@Base+0xf0>
   19ab8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19abc:	ldr	r1, [fp, #-20]	; 0xffffffec
   19ac0:	str	r0, [r1]
   19ac4:	b	19ad0 <btbb_pcapng_create_file@@Base+0xf8>
   19ac8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19acc:	bl	25d0 <free@plt>
   19ad0:	b	19adc <btbb_pcapng_create_file@@Base+0x104>
   19ad4:	mvn	r0, #4
   19ad8:	str	r0, [fp, #-24]	; 0xffffffe8
   19adc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ae0:	sub	sp, fp, #8
   19ae4:	pop	{r4, r5, fp, pc}
   19ae8:	push	{fp, lr}
   19aec:	mov	fp, sp
   19af0:	sub	sp, sp, #56	; 0x38
   19af4:	str	r0, [fp, #-4]
   19af8:	str	r1, [fp, #-8]
   19afc:	str	r2, [fp, #-12]
   19b00:	movw	r0, #0
   19b04:	str	r0, [fp, #-16]
   19b08:	ldr	r0, [fp, #-4]
   19b0c:	ldr	r1, [fp, #-8]
   19b10:	str	r0, [fp, #-20]	; 0xffffffec
   19b14:	str	r1, [fp, #-24]	; 0xffffffe8
   19b18:	bl	2804 <getpagesize@plt>
   19b1c:	ldr	r1, [fp, #-12]
   19b20:	str	r0, [sp, #28]
   19b24:	str	r1, [sp, #24]
   19b28:	bl	2804 <getpagesize@plt>
   19b2c:	ldr	r1, [pc, #128]	; 19bb4 <btbb_pcapng_create_file@@Base+0x1dc>
   19b30:	ldr	r2, [pc, r1]
   19b34:	ldr	r1, [fp, #-20]	; 0xffffffec
   19b38:	str	r0, [sp, #20]
   19b3c:	mov	r0, r1
   19b40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19b44:	ldr	r3, [sp, #28]
   19b48:	movw	ip, #255	; 0xff
   19b4c:	uxth	ip, ip
   19b50:	str	ip, [sp]
   19b54:	movw	ip, #400	; 0x190
   19b58:	str	ip, [sp, #4]
   19b5c:	ldr	ip, [sp, #24]
   19b60:	str	ip, [sp, #8]
   19b64:	ldr	lr, [sp, #20]
   19b68:	str	lr, [sp, #12]
   19b6c:	bl	2684 <pcapng_create@plt>
   19b70:	str	r0, [fp, #-16]
   19b74:	ldr	r0, [fp, #-16]
   19b78:	cmp	r0, #0
   19b7c:	bne	19ba8 <btbb_pcapng_create_file@@Base+0x1d0>
   19b80:	ldr	r0, [fp, #-4]
   19b84:	ldr	r1, [fp, #-12]
   19b88:	bl	1a958 <lell_pcapng_close@@Base+0x3c>
   19b8c:	str	r0, [fp, #-16]
   19b90:	ldr	r0, [fp, #-16]
   19b94:	cmp	r0, #0
   19b98:	beq	19ba4 <btbb_pcapng_create_file@@Base+0x1cc>
   19b9c:	ldr	r0, [fp, #-4]
   19ba0:	bl	2918 <pcapng_close@plt>
   19ba4:	b	19ba8 <btbb_pcapng_create_file@@Base+0x1d0>
   19ba8:	ldr	r0, [fp, #-16]
   19bac:	mov	sp, fp
   19bb0:	pop	{fp, pc}
   19bb4:	andeq	sl, r1, r8, asr r6

00019bb8 <btbb_pcapng_append_packet@@Base>:
   19bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19bbc:	add	fp, sp, #28
   19bc0:	sub	sp, sp, #556	; 0x22c
   19bc4:	ldr	r1, [fp, #24]
   19bc8:	ldr	ip, [fp, #20]
   19bcc:	ldr	lr, [fp, #16]
   19bd0:	ldr	r4, [fp, #12]
   19bd4:	ldr	r5, [fp, #8]
   19bd8:	str	r0, [fp, #-36]	; 0xffffffdc
   19bdc:	str	r3, [fp, #-44]	; 0xffffffd4
   19be0:	str	r2, [fp, #-48]	; 0xffffffd0
   19be4:	strb	r5, [fp, #-49]	; 0xffffffcf
   19be8:	strb	r4, [fp, #-50]	; 0xffffffce
   19bec:	strb	ip, [fp, #-51]	; 0xffffffcd
   19bf0:	ldrsb	r0, [fp, #-50]	; 0xffffffce
   19bf4:	ldrsb	r2, [fp, #-49]	; 0xffffffcf
   19bf8:	ldr	r3, [fp, #16]
   19bfc:	mvn	ip, #0
   19c00:	subs	r3, r3, ip
   19c04:	movwne	r3, #1
   19c08:	mov	ip, #4
   19c0c:	orr	ip, ip, r3, lsl #4
   19c10:	lsl	r3, r3, #4
   19c14:	cmp	r0, r2
   19c18:	movlt	r3, ip
   19c1c:	orr	r0, r3, #3
   19c20:	ldrb	r2, [fp, #-51]	; 0xffffffcd
   19c24:	orr	r3, r3, #131	; 0x83
   19c28:	cmp	r2, #255	; 0xff
   19c2c:	movne	r0, r3
   19c30:	strh	r0, [fp, #-54]	; 0xffffffca
   19c34:	ldr	r0, [fp, #24]
   19c38:	str	r1, [fp, #-524]	; 0xfffffdf4
   19c3c:	str	lr, [fp, #-528]	; 0xfffffdf0
   19c40:	bl	27a4 <btbb_packet_get_payload_length@plt>
   19c44:	str	r0, [fp, #-60]	; 0xffffffc4
   19c48:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19c4c:	mov	r1, sp
   19c50:	str	r1, [fp, #-64]	; 0xffffffc0
   19c54:	add	r1, r0, #7
   19c58:	bic	r1, r1, #7
   19c5c:	mov	r2, sp
   19c60:	sub	r1, r2, r1
   19c64:	mov	sp, r1
   19c68:	str	r0, [fp, #-68]	; 0xffffffbc
   19c6c:	ldr	r0, [fp, #24]
   19c70:	str	r1, [fp, #-532]	; 0xfffffdec
   19c74:	bl	257c <btbb_get_payload_packed@plt>
   19c78:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19c7c:	movw	r2, #400	; 0x190
   19c80:	cmp	r2, r1
   19c84:	bge	19c94 <btbb_pcapng_append_packet@@Base+0xdc>
   19c88:	movw	r0, #400	; 0x190
   19c8c:	str	r0, [fp, #-536]	; 0xfffffde8
   19c90:	b	19c9c <btbb_pcapng_append_packet@@Base+0xe4>
   19c94:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19c98:	str	r0, [fp, #-536]	; 0xfffffde8
   19c9c:	ldr	r0, [fp, #-536]	; 0xfffffde8
   19ca0:	str	r0, [fp, #-60]	; 0xffffffc4
   19ca4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   19ca8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19cac:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19cb0:	ldr	r1, [fp, #24]
   19cb4:	str	r0, [fp, #-540]	; 0xfffffde4
   19cb8:	mov	r0, r1
   19cbc:	str	r2, [fp, #-544]	; 0xfffffde0
   19cc0:	str	r3, [fp, #-548]	; 0xfffffddc
   19cc4:	bl	28e8 <btbb_packet_get_channel@plt>
   19cc8:	ldrb	r1, [fp, #-49]	; 0xffffffcf
   19ccc:	ldrb	r2, [fp, #-50]	; 0xffffffce
   19cd0:	ldr	r3, [fp, #24]
   19cd4:	str	r0, [fp, #-552]	; 0xfffffdd8
   19cd8:	mov	r0, r3
   19cdc:	str	r1, [fp, #-556]	; 0xfffffdd4
   19ce0:	str	r2, [fp, #-560]	; 0xfffffdd0
   19ce4:	bl	25e8 <btbb_packet_get_ac_errors@plt>
   19ce8:	ldr	r1, [fp, #24]
   19cec:	str	r0, [fp, #-564]	; 0xfffffdcc
   19cf0:	mov	r0, r1
   19cf4:	bl	281c <btbb_packet_get_transport@plt>
   19cf8:	ldr	r1, [fp, #24]
   19cfc:	str	r0, [fp, #-568]	; 0xfffffdc8
   19d00:	mov	r0, r1
   19d04:	bl	25dc <btbb_packet_get_modulation@plt>
   19d08:	ldr	r1, [fp, #24]
   19d0c:	str	r0, [fp, #-572]	; 0xfffffdc4
   19d10:	mov	r0, r1
   19d14:	bl	2870 <btbb_packet_get_lap@plt>
   19d18:	ldr	r1, [fp, #16]
   19d1c:	ldrb	r2, [fp, #-51]	; 0xffffffcd
   19d20:	ldr	r3, [fp, #24]
   19d24:	str	r0, [fp, #-576]	; 0xfffffdc0
   19d28:	mov	r0, r3
   19d2c:	str	r1, [fp, #-580]	; 0xfffffdbc
   19d30:	str	r2, [fp, #-584]	; 0xfffffdb8
   19d34:	bl	27d4 <btbb_packet_get_header_packed@plt>
   19d38:	ldrh	r1, [fp, #-54]	; 0xffffffca
   19d3c:	sub	sp, sp, #64	; 0x40
   19d40:	mov	r2, sp
   19d44:	ldr	r3, [fp, #-532]	; 0xfffffdec
   19d48:	str	r3, [r2, #56]	; 0x38
   19d4c:	uxth	r1, r1
   19d50:	str	r1, [r2, #52]	; 0x34
   19d54:	str	r0, [r2, #48]	; 0x30
   19d58:	ldr	r0, [fp, #-584]	; 0xfffffdb8
   19d5c:	uxtb	r1, r0
   19d60:	str	r1, [r2, #44]	; 0x2c
   19d64:	ldr	r1, [fp, #-580]	; 0xfffffdbc
   19d68:	str	r1, [r2, #40]	; 0x28
   19d6c:	ldr	ip, [fp, #-576]	; 0xfffffdc0
   19d70:	str	ip, [r2, #36]	; 0x24
   19d74:	mov	lr, #0
   19d78:	str	lr, [r2, #32]
   19d7c:	str	lr, [r2, #28]
   19d80:	ldr	r4, [fp, #-572]	; 0xfffffdc4
   19d84:	uxtb	r5, r4
   19d88:	str	r5, [r2, #24]
   19d8c:	ldr	r5, [fp, #-568]	; 0xfffffdc8
   19d90:	uxtb	r6, r5
   19d94:	str	r6, [r2, #20]
   19d98:	ldr	r6, [fp, #-564]	; 0xfffffdcc
   19d9c:	uxtb	r7, r6
   19da0:	str	r7, [r2, #16]
   19da4:	ldr	r7, [fp, #-560]	; 0xfffffdd0
   19da8:	sxtb	r8, r7
   19dac:	str	r8, [r2, #12]
   19db0:	ldr	r8, [fp, #-556]	; 0xfffffdd4
   19db4:	sxtb	r9, r8
   19db8:	str	r9, [r2, #8]
   19dbc:	ldr	r9, [fp, #-552]	; 0xfffffdd8
   19dc0:	uxtb	sl, r9
   19dc4:	str	sl, [r2, #4]
   19dc8:	ldr	sl, [fp, #-540]	; 0xfffffde4
   19dcc:	str	sl, [r2]
   19dd0:	sub	r0, fp, #520	; 0x208
   19dd4:	mov	r1, lr
   19dd8:	ldr	r2, [fp, #-544]	; 0xfffffde0
   19ddc:	ldr	r3, [fp, #-548]	; 0xfffffddc
   19de0:	bl	19e0c <btbb_pcapng_append_packet@@Base+0x254>
   19de4:	add	sp, sp, #64	; 0x40
   19de8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19dec:	sub	r1, fp, #520	; 0x208
   19df0:	bl	1a0d4 <btbb_pcapng_append_packet@@Base+0x51c>
   19df4:	movw	r1, #0
   19df8:	sub	r0, r1, r0
   19dfc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   19e00:	mov	sp, r1
   19e04:	sub	sp, fp, #28
   19e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e10:	add	fp, sp, #28
   19e14:	sub	sp, sp, #92	; 0x5c
   19e18:	ldr	ip, [fp, #64]	; 0x40
   19e1c:	ldr	lr, [fp, #60]	; 0x3c
   19e20:	ldr	r4, [fp, #56]	; 0x38
   19e24:	ldr	r5, [fp, #52]	; 0x34
   19e28:	ldr	r6, [fp, #48]	; 0x30
   19e2c:	ldr	r7, [fp, #44]	; 0x2c
   19e30:	ldr	r8, [fp, #40]	; 0x28
   19e34:	ldr	r9, [fp, #36]	; 0x24
   19e38:	ldr	sl, [fp, #32]
   19e3c:	str	r0, [sp, #40]	; 0x28
   19e40:	ldr	r0, [fp, #28]
   19e44:	str	r0, [sp, #36]	; 0x24
   19e48:	ldr	r0, [fp, #24]
   19e4c:	str	r0, [sp, #32]
   19e50:	ldr	r0, [fp, #20]
   19e54:	str	r0, [sp, #28]
   19e58:	ldr	r0, [fp, #16]
   19e5c:	str	r0, [sp, #24]
   19e60:	ldr	r0, [fp, #12]
   19e64:	str	r0, [sp, #20]
   19e68:	ldr	r0, [fp, #8]
   19e6c:	str	r0, [sp, #16]
   19e70:	ldr	r0, [sp, #40]	; 0x28
   19e74:	str	r0, [fp, #-32]	; 0xffffffe0
   19e78:	str	r1, [fp, #-36]	; 0xffffffdc
   19e7c:	str	r3, [fp, #-44]	; 0xffffffd4
   19e80:	str	r2, [fp, #-48]	; 0xffffffd0
   19e84:	ldr	r1, [sp, #20]
   19e88:	strb	r1, [fp, #-49]	; 0xffffffcf
   19e8c:	ldr	r2, [sp, #24]
   19e90:	strb	r2, [fp, #-50]	; 0xffffffce
   19e94:	ldr	r3, [sp, #28]
   19e98:	strb	r3, [fp, #-51]	; 0xffffffcd
   19e9c:	ldr	r0, [sp, #32]
   19ea0:	strb	r0, [fp, #-52]	; 0xffffffcc
   19ea4:	ldr	r0, [sp, #36]	; 0x24
   19ea8:	strb	r0, [fp, #-53]	; 0xffffffcb
   19eac:	strb	sl, [fp, #-54]	; 0xffffffca
   19eb0:	strb	r9, [fp, #-55]	; 0xffffffc9
   19eb4:	strh	r8, [fp, #-58]	; 0xffffffc6
   19eb8:	strb	r5, [fp, #-59]	; 0xffffffc5
   19ebc:	strh	lr, [sp, #58]	; 0x3a
   19ec0:	ldr	lr, [fp, #8]
   19ec4:	add	lr, lr, #22
   19ec8:	str	lr, [sp, #52]	; 0x34
   19ecc:	ldr	lr, [sp, #52]	; 0x34
   19ed0:	add	lr, lr, #39	; 0x27
   19ed4:	bic	lr, lr, #3
   19ed8:	str	lr, [sp, #48]	; 0x30
   19edc:	ldr	lr, [fp, #48]	; 0x30
   19ee0:	bic	lr, lr, #-16777216	; 0xff000000
   19ee4:	ldrb	r5, [fp, #-59]	; 0xffffffc5
   19ee8:	orr	lr, lr, r5, lsl #24
   19eec:	str	lr, [sp, #44]	; 0x2c
   19ef0:	ldr	lr, [fp, #-32]	; 0xffffffe0
   19ef4:	mov	r5, #6
   19ef8:	str	r5, [lr]
   19efc:	ldr	lr, [sp, #48]	; 0x30
   19f00:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f04:	str	lr, [r5, #4]
   19f08:	ldr	lr, [fp, #-36]	; 0xffffffdc
   19f0c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f10:	str	lr, [r5, #8]
   19f14:	ldr	lr, [fp, #-44]	; 0xffffffd4
   19f18:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f1c:	str	lr, [r5, #12]
   19f20:	ldr	lr, [fp, #-48]	; 0xffffffd0
   19f24:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f28:	str	lr, [r5, #16]
   19f2c:	ldr	lr, [sp, #52]	; 0x34
   19f30:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f34:	str	lr, [r5, #20]
   19f38:	ldr	lr, [sp, #52]	; 0x34
   19f3c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f40:	str	lr, [r5, #24]
   19f44:	ldrb	lr, [fp, #-49]	; 0xffffffcf
   19f48:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f4c:	strb	lr, [r5, #28]
   19f50:	ldrb	lr, [fp, #-50]	; 0xffffffce
   19f54:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f58:	strb	lr, [r5, #29]
   19f5c:	ldrb	lr, [fp, #-51]	; 0xffffffcd
   19f60:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f64:	strb	lr, [r5, #30]
   19f68:	ldrb	lr, [fp, #-52]	; 0xffffffcc
   19f6c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f70:	strb	lr, [r5, #31]
   19f74:	ldrb	lr, [fp, #-53]	; 0xffffffcb
   19f78:	lsl	lr, lr, #4
   19f7c:	ldrb	r5, [fp, #-54]	; 0xffffffca
   19f80:	orr	lr, lr, r5
   19f84:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f88:	strb	lr, [r5, #32]
   19f8c:	ldrb	lr, [fp, #-55]	; 0xffffffc9
   19f90:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19f94:	strb	lr, [r5, #33]	; 0x21
   19f98:	ldrh	r0, [fp, #-58]	; 0xffffffc6
   19f9c:	str	ip, [sp, #12]
   19fa0:	str	r4, [sp, #8]
   19fa4:	str	r6, [sp, #4]
   19fa8:	str	r7, [sp]
   19fac:	bl	1aa90 <lell_pcapng_close@@Base+0x174>
   19fb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19fb4:	strh	r0, [r1, #34]	; 0x22
   19fb8:	ldr	r0, [fp, #44]	; 0x2c
   19fbc:	bl	1aaa4 <lell_pcapng_close@@Base+0x188>
   19fc0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19fc4:	str	r0, [r1, #36]	; 0x24
   19fc8:	ldr	r0, [sp, #44]	; 0x2c
   19fcc:	bl	1aaa4 <lell_pcapng_close@@Base+0x188>
   19fd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19fd4:	str	r0, [r1, #40]	; 0x28
   19fd8:	ldr	r0, [fp, #56]	; 0x38
   19fdc:	bl	1aaa4 <lell_pcapng_close@@Base+0x188>
   19fe0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19fe4:	str	r0, [r1, #44]	; 0x2c
   19fe8:	ldrh	r0, [sp, #58]	; 0x3a
   19fec:	bl	1aa90 <lell_pcapng_close@@Base+0x174>
   19ff0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19ff4:	strh	r0, [r1, #48]	; 0x30
   19ff8:	ldr	r0, [fp, #8]
   19ffc:	cmp	r0, #0
   1a000:	beq	1a070 <btbb_pcapng_append_packet@@Base+0x4b8>
   1a004:	ldr	r0, [fp, #8]
   1a008:	cmp	r0, #400	; 0x190
   1a00c:	bhi	1a014 <btbb_pcapng_append_packet@@Base+0x45c>
   1a010:	b	1a034 <btbb_pcapng_append_packet@@Base+0x47c>
   1a014:	ldr	r0, [pc, #172]	; 1a0c8 <btbb_pcapng_append_packet@@Base+0x510>
   1a018:	add	r0, pc, r0
   1a01c:	ldr	r1, [pc, #168]	; 1a0cc <btbb_pcapng_append_packet@@Base+0x514>
   1a020:	add	r1, pc, r1
   1a024:	ldr	r2, [pc, #164]	; 1a0d0 <btbb_pcapng_append_packet@@Base+0x518>
   1a028:	add	r3, pc, r2
   1a02c:	movw	r2, #221	; 0xdd
   1a030:	bl	296c <__assert_fail@plt>
   1a034:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a038:	add	r0, r0, #28
   1a03c:	add	r0, r0, #22
   1a040:	ldr	r1, [fp, #64]	; 0x40
   1a044:	ldr	r2, [fp, #8]
   1a048:	bl	25f4 <memcpy@plt>
   1a04c:	movw	r0, #32
   1a050:	uxth	r0, r0
   1a054:	bl	1aa90 <lell_pcapng_close@@Base+0x174>
   1a058:	uxth	r0, r0
   1a05c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a060:	ldrh	r2, [r1, #48]	; 0x30
   1a064:	orr	r0, r2, r0
   1a068:	strh	r0, [r1, #48]	; 0x30
   1a06c:	b	1a090 <btbb_pcapng_append_packet@@Base+0x4d8>
   1a070:	movw	r0, #65503	; 0xffdf
   1a074:	uxth	r0, r0
   1a078:	bl	1aa90 <lell_pcapng_close@@Base+0x174>
   1a07c:	uxth	r0, r0
   1a080:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a084:	ldrh	r2, [r1, #48]	; 0x30
   1a088:	and	r0, r2, r0
   1a08c:	strh	r0, [r1, #48]	; 0x30
   1a090:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a094:	ldr	r1, [sp, #48]	; 0x30
   1a098:	bic	r1, r1, #3
   1a09c:	add	r0, r1, r0
   1a0a0:	mov	r1, #0
   1a0a4:	str	r1, [r0, #-8]
   1a0a8:	ldr	r0, [sp, #48]	; 0x30
   1a0ac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a0b0:	mvn	r2, #0
   1a0b4:	add	r2, r2, r0, lsr #2
   1a0b8:	add	r1, r1, r2, lsl #2
   1a0bc:	str	r0, [r1]
   1a0c0:	sub	sp, fp, #28
   1a0c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0c8:	andeq	r8, r0, fp, lsl #28
   1a0cc:	strdeq	r8, [r0], -r1
   1a0d0:	andeq	r9, r0, r6, lsr r0
   1a0d4:	push	{fp, lr}
   1a0d8:	mov	fp, sp
   1a0dc:	sub	sp, sp, #8
   1a0e0:	str	r0, [sp, #4]
   1a0e4:	str	r1, [sp]
   1a0e8:	ldr	r0, [sp, #4]
   1a0ec:	ldr	r1, [sp]
   1a0f0:	bl	2810 <pcapng_append_packet@plt>
   1a0f4:	mov	sp, fp
   1a0f8:	pop	{fp, pc}

0001a0fc <btbb_pcapng_record_bdaddr@@Base>:
   1a0fc:	push	{fp, lr}
   1a100:	mov	fp, sp
   1a104:	sub	sp, sp, #32
   1a108:	ldr	r1, [fp, #12]
   1a10c:	ldr	ip, [fp, #8]
   1a110:	str	r0, [fp, #-4]
   1a114:	str	r3, [sp, #20]
   1a118:	str	r2, [sp, #16]
   1a11c:	strb	ip, [sp, #15]
   1a120:	strb	r1, [sp, #14]
   1a124:	ldr	r0, [fp, #-4]
   1a128:	ldr	r2, [sp, #16]
   1a12c:	ldr	r3, [sp, #20]
   1a130:	ldrb	r1, [sp, #15]
   1a134:	ldrb	ip, [sp, #14]
   1a138:	uxtb	ip, ip
   1a13c:	mov	lr, sp
   1a140:	str	ip, [lr, #4]
   1a144:	uxtb	r1, r1
   1a148:	str	r1, [lr]
   1a14c:	bl	1a160 <btbb_pcapng_record_bdaddr@@Base+0x64>
   1a150:	movw	r1, #0
   1a154:	sub	r0, r1, r0
   1a158:	mov	sp, fp
   1a15c:	pop	{fp, pc}
   1a160:	push	{fp, lr}
   1a164:	mov	fp, sp
   1a168:	sub	sp, sp, #32
   1a16c:	ldr	r1, [fp, #12]
   1a170:	ldr	ip, [fp, #8]
   1a174:	str	r0, [fp, #-4]
   1a178:	str	r3, [sp, #20]
   1a17c:	str	r2, [sp, #16]
   1a180:	strb	ip, [sp, #15]
   1a184:	strb	r1, [sp, #14]
   1a188:	movw	r0, #54080	; 0xd340
   1a18c:	strh	r0, [sp]
   1a190:	mov	r0, #12
   1a194:	strh	r0, [sp, #2]
   1a198:	ldrb	r0, [sp, #16]
   1a19c:	strb	r0, [sp, #4]
   1a1a0:	ldrb	r0, [sp, #17]
   1a1a4:	strb	r0, [sp, #5]
   1a1a8:	ldrb	r0, [sp, #18]
   1a1ac:	strb	r0, [sp, #6]
   1a1b0:	ldrb	r0, [sp, #19]
   1a1b4:	strb	r0, [sp, #7]
   1a1b8:	ldrb	r0, [sp, #20]
   1a1bc:	strb	r0, [sp, #8]
   1a1c0:	ldrb	r0, [sp, #21]
   1a1c4:	strb	r0, [sp, #9]
   1a1c8:	ldrb	r0, [sp, #15]
   1a1cc:	strb	r0, [sp, #10]
   1a1d0:	ldrb	r0, [sp, #14]
   1a1d4:	strb	r0, [sp, #11]
   1a1d8:	ldr	r0, [fp, #-4]
   1a1dc:	mov	r1, sp
   1a1e0:	bl	25c4 <pcapng_append_interface_option@plt>
   1a1e4:	mov	sp, fp
   1a1e8:	pop	{fp, pc}

0001a1ec <btbb_pcapng_record_btclock@@Base>:
   1a1ec:	push	{r4, r5, r6, r7, fp, lr}
   1a1f0:	add	fp, sp, #16
   1a1f4:	sub	sp, sp, #48	; 0x30
   1a1f8:	ldr	r1, [fp, #12]
   1a1fc:	ldr	ip, [fp, #8]
   1a200:	ldr	lr, [fp, #20]
   1a204:	ldr	r4, [fp, #16]
   1a208:	str	r0, [fp, #-20]	; 0xffffffec
   1a20c:	str	r3, [sp, #36]	; 0x24
   1a210:	str	r2, [sp, #32]
   1a214:	str	r1, [sp, #28]
   1a218:	str	ip, [sp, #24]
   1a21c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a220:	ldr	r2, [sp, #32]
   1a224:	ldr	r3, [sp, #36]	; 0x24
   1a228:	ldr	r1, [sp, #24]
   1a22c:	ldr	ip, [sp, #28]
   1a230:	ldr	r5, [fp, #16]
   1a234:	ldr	r6, [fp, #20]
   1a238:	mov	r7, sp
   1a23c:	str	r6, [r7, #12]
   1a240:	str	r5, [r7, #8]
   1a244:	str	ip, [r7, #4]
   1a248:	str	r1, [r7]
   1a24c:	str	lr, [sp, #20]
   1a250:	str	r4, [sp, #16]
   1a254:	bl	1a268 <btbb_pcapng_record_btclock@@Base+0x7c>
   1a258:	movw	r1, #0
   1a25c:	sub	r0, r1, r0
   1a260:	sub	sp, fp, #16
   1a264:	pop	{r4, r5, r6, r7, fp, pc}
   1a268:	push	{r4, sl, fp, lr}
   1a26c:	add	fp, sp, #8
   1a270:	sub	sp, sp, #56	; 0x38
   1a274:	ldr	r1, [fp, #12]
   1a278:	ldr	ip, [fp, #8]
   1a27c:	ldr	lr, [fp, #20]
   1a280:	ldr	r4, [fp, #16]
   1a284:	str	r0, [fp, #-12]
   1a288:	str	r3, [fp, #-20]	; 0xffffffec
   1a28c:	str	r2, [fp, #-24]	; 0xffffffe8
   1a290:	str	r1, [sp, #36]	; 0x24
   1a294:	str	ip, [sp, #32]
   1a298:	movw	r0, #54081	; 0xd341
   1a29c:	strh	r0, [sp, #8]
   1a2a0:	mov	r0, #24
   1a2a4:	strh	r0, [sp, #10]
   1a2a8:	ldr	r0, [sp, #32]
   1a2ac:	ldr	r1, [sp, #36]	; 0x24
   1a2b0:	str	r1, [sp, #16]
   1a2b4:	str	r0, [sp, #12]
   1a2b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a2bc:	str	lr, [sp, #4]
   1a2c0:	str	r4, [sp]
   1a2c4:	bl	1aaa4 <lell_pcapng_close@@Base+0x188>
   1a2c8:	str	r0, [sp, #20]
   1a2cc:	ldr	r0, [fp, #16]
   1a2d0:	str	r0, [sp, #24]
   1a2d4:	ldr	r0, [fp, #20]
   1a2d8:	str	r0, [sp, #28]
   1a2dc:	ldr	r0, [fp, #-12]
   1a2e0:	add	r1, sp, #8
   1a2e4:	bl	25c4 <pcapng_append_interface_option@plt>
   1a2e8:	sub	sp, fp, #8
   1a2ec:	pop	{r4, sl, fp, pc}

0001a2f0 <btbb_pcapng_close@@Base>:
   1a2f0:	push	{fp, lr}
   1a2f4:	mov	fp, sp
   1a2f8:	sub	sp, sp, #8
   1a2fc:	str	r0, [sp, #4]
   1a300:	ldr	r0, [sp, #4]
   1a304:	bl	2918 <pcapng_close@plt>
   1a308:	ldr	r1, [sp, #4]
   1a30c:	movw	r2, #0
   1a310:	cmp	r1, r2
   1a314:	beq	1a320 <btbb_pcapng_close@@Base+0x30>
   1a318:	ldr	r0, [sp, #4]
   1a31c:	bl	25d0 <free@plt>
   1a320:	mvn	r0, #0
   1a324:	mov	sp, fp
   1a328:	pop	{fp, pc}

0001a32c <lell_pcapng_create_file@@Base>:
   1a32c:	push	{r4, r5, fp, lr}
   1a330:	add	fp, sp, #8
   1a334:	sub	sp, sp, #296	; 0x128
   1a338:	str	r0, [fp, #-12]
   1a33c:	str	r1, [fp, #-16]
   1a340:	str	r2, [fp, #-20]	; 0xffffffec
   1a344:	movw	r0, #0
   1a348:	str	r0, [fp, #-24]	; 0xffffffe8
   1a34c:	movw	r0, #28
   1a350:	bl	2744 <malloc@plt>
   1a354:	str	r0, [fp, #-28]	; 0xffffffe4
   1a358:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a35c:	movw	r1, #0
   1a360:	cmp	r0, r1
   1a364:	beq	1a428 <lell_pcapng_create_file@@Base+0xfc>
   1a368:	movw	r0, #0
   1a36c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a370:	add	r1, sp, #12
   1a374:	str	r0, [sp, #8]
   1a378:	mov	r0, r1
   1a37c:	movw	r1, #0
   1a380:	and	r1, r1, #255	; 0xff
   1a384:	movw	r2, #260	; 0x104
   1a388:	bl	284c <memset@plt>
   1a38c:	movw	r0, #3
   1a390:	strh	r0, [sp, #12]
   1a394:	ldr	r0, [fp, #-16]
   1a398:	ldr	r1, [sp, #8]
   1a39c:	cmp	r0, r1
   1a3a0:	beq	1a3e4 <lell_pcapng_create_file@@Base+0xb8>
   1a3a4:	add	r0, sp, #12
   1a3a8:	add	r0, r0, #4
   1a3ac:	ldr	r1, [fp, #-16]
   1a3b0:	movw	r2, #256	; 0x100
   1a3b4:	bl	2858 <strncpy@plt>
   1a3b8:	movw	r1, #0
   1a3bc:	strb	r1, [sp, #271]	; 0x10f
   1a3c0:	add	r1, sp, #12
   1a3c4:	add	r2, r1, #4
   1a3c8:	str	r0, [sp, #4]
   1a3cc:	mov	r0, r2
   1a3d0:	str	r1, [sp]
   1a3d4:	bl	27b0 <strlen@plt>
   1a3d8:	strh	r0, [sp, #14]
   1a3dc:	ldr	r0, [sp]
   1a3e0:	str	r0, [fp, #-32]	; 0xffffffe0
   1a3e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a3e8:	ldr	r1, [fp, #-12]
   1a3ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a3f0:	bl	1a43c <lell_pcapng_create_file@@Base+0x110>
   1a3f4:	movw	r1, #0
   1a3f8:	sub	r0, r1, r0
   1a3fc:	str	r0, [fp, #-24]	; 0xffffffe8
   1a400:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a404:	cmp	r0, #0
   1a408:	bne	1a41c <lell_pcapng_create_file@@Base+0xf0>
   1a40c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a410:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a414:	str	r0, [r1]
   1a418:	b	1a424 <lell_pcapng_create_file@@Base+0xf8>
   1a41c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a420:	bl	25d0 <free@plt>
   1a424:	b	1a430 <lell_pcapng_create_file@@Base+0x104>
   1a428:	mvn	r0, #4
   1a42c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a430:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a434:	sub	sp, fp, #8
   1a438:	pop	{r4, r5, fp, pc}
   1a43c:	push	{fp, lr}
   1a440:	mov	fp, sp
   1a444:	sub	sp, sp, #56	; 0x38
   1a448:	str	r0, [fp, #-4]
   1a44c:	str	r1, [fp, #-8]
   1a450:	str	r2, [fp, #-12]
   1a454:	movw	r0, #0
   1a458:	str	r0, [fp, #-16]
   1a45c:	ldr	r0, [fp, #-4]
   1a460:	ldr	r1, [fp, #-8]
   1a464:	str	r0, [fp, #-20]	; 0xffffffec
   1a468:	str	r1, [fp, #-24]	; 0xffffffe8
   1a46c:	bl	2804 <getpagesize@plt>
   1a470:	ldr	r1, [fp, #-12]
   1a474:	str	r0, [sp, #28]
   1a478:	str	r1, [sp, #24]
   1a47c:	bl	2804 <getpagesize@plt>
   1a480:	ldr	r1, [pc, #128]	; 1a508 <lell_pcapng_create_file@@Base+0x1dc>
   1a484:	ldr	r2, [pc, r1]
   1a488:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a48c:	str	r0, [sp, #20]
   1a490:	mov	r0, r1
   1a494:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a498:	ldr	r3, [sp, #28]
   1a49c:	movw	ip, #256	; 0x100
   1a4a0:	uxth	ip, ip
   1a4a4:	str	ip, [sp]
   1a4a8:	movw	ip, #64	; 0x40
   1a4ac:	str	ip, [sp, #4]
   1a4b0:	ldr	ip, [sp, #24]
   1a4b4:	str	ip, [sp, #8]
   1a4b8:	ldr	lr, [sp, #20]
   1a4bc:	str	lr, [sp, #12]
   1a4c0:	bl	2684 <pcapng_create@plt>
   1a4c4:	str	r0, [fp, #-16]
   1a4c8:	ldr	r0, [fp, #-16]
   1a4cc:	cmp	r0, #0
   1a4d0:	bne	1a4fc <lell_pcapng_create_file@@Base+0x1d0>
   1a4d4:	ldr	r0, [fp, #-4]
   1a4d8:	ldr	r1, [fp, #-12]
   1a4dc:	bl	1a958 <lell_pcapng_close@@Base+0x3c>
   1a4e0:	str	r0, [fp, #-16]
   1a4e4:	ldr	r0, [fp, #-16]
   1a4e8:	cmp	r0, #0
   1a4ec:	beq	1a4f8 <lell_pcapng_create_file@@Base+0x1cc>
   1a4f0:	ldr	r0, [fp, #-4]
   1a4f4:	bl	2918 <pcapng_close@plt>
   1a4f8:	b	1a4fc <lell_pcapng_create_file@@Base+0x1d0>
   1a4fc:	ldr	r0, [fp, #-16]
   1a500:	mov	sp, fp
   1a504:	pop	{fp, pc}
   1a508:	andeq	r9, r1, r4, lsl #26

0001a50c <lell_pcapng_append_packet@@Base>:
   1a50c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a510:	add	fp, sp, #24
   1a514:	sub	sp, sp, #376	; 0x178
   1a518:	ldr	r1, [fp, #20]
   1a51c:	ldr	ip, [fp, #16]
   1a520:	ldr	lr, [fp, #12]
   1a524:	ldr	r4, [fp, #8]
   1a528:	str	r0, [fp, #-28]	; 0xffffffe4
   1a52c:	str	r3, [fp, #-36]	; 0xffffffdc
   1a530:	str	r2, [fp, #-40]	; 0xffffffd8
   1a534:	strb	r4, [fp, #-41]	; 0xffffffd7
   1a538:	strb	lr, [fp, #-42]	; 0xffffffd6
   1a53c:	ldrsb	r0, [fp, #-42]	; 0xffffffd6
   1a540:	ldrsb	r2, [fp, #-41]	; 0xffffffd7
   1a544:	ldr	r3, [fp, #20]
   1a548:	str	r0, [sp, #44]	; 0x2c
   1a54c:	mov	r0, r3
   1a550:	str	r1, [sp, #40]	; 0x28
   1a554:	str	ip, [sp, #36]	; 0x24
   1a558:	str	r2, [sp, #32]
   1a55c:	bl	25a0 <lell_packet_is_data@plt>
   1a560:	clz	r0, r0
   1a564:	lsr	r0, r0, #5
   1a568:	mov	r1, #4
   1a56c:	orr	r1, r1, r0, lsl #4
   1a570:	lsl	r0, r0, #4
   1a574:	ldr	r2, [sp, #44]	; 0x2c
   1a578:	ldr	r3, [sp, #32]
   1a57c:	cmp	r2, r3
   1a580:	movlt	r0, r1
   1a584:	orr	r0, r0, #35	; 0x23
   1a588:	strh	r0, [fp, #-44]	; 0xffffffd4
   1a58c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a590:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a594:	ldr	r0, [fp, #20]
   1a598:	ldr	r0, [r0, #72]	; 0x48
   1a59c:	add	r0, r0, #9
   1a5a0:	ldr	r1, [fp, #20]
   1a5a4:	ldrb	r1, [r1, #69]	; 0x45
   1a5a8:	ldrb	ip, [fp, #-41]	; 0xffffffd7
   1a5ac:	ldrb	lr, [fp, #-42]	; 0xffffffd6
   1a5b0:	ldr	r4, [fp, #20]
   1a5b4:	ldr	r4, [r4, #92]	; 0x5c
   1a5b8:	ldr	r5, [fp, #16]
   1a5bc:	ldrh	r6, [fp, #-44]	; 0xffffffd4
   1a5c0:	ldr	r7, [fp, #20]
   1a5c4:	mov	r8, sp
   1a5c8:	str	r7, [r8, #28]
   1a5cc:	uxth	r6, r6
   1a5d0:	str	r6, [r8, #24]
   1a5d4:	str	r5, [r8, #20]
   1a5d8:	uxtb	r4, r4
   1a5dc:	str	r4, [r8, #16]
   1a5e0:	sxtb	lr, lr
   1a5e4:	str	lr, [r8, #12]
   1a5e8:	sxtb	ip, ip
   1a5ec:	str	ip, [r8, #8]
   1a5f0:	uxtb	r1, r1
   1a5f4:	str	r1, [r8, #4]
   1a5f8:	str	r0, [r8]
   1a5fc:	add	r0, sp, #52	; 0x34
   1a600:	mov	r1, #0
   1a604:	bl	1a674 <lell_pcapng_append_packet@@Base+0x168>
   1a608:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a60c:	add	r1, sp, #52	; 0x34
   1a610:	bl	1a810 <lell_pcapng_append_packet@@Base+0x304>
   1a614:	movw	r1, #0
   1a618:	sub	r0, r1, r0
   1a61c:	str	r0, [sp, #48]	; 0x30
   1a620:	ldr	r0, [sp, #48]	; 0x30
   1a624:	cmp	r0, #0
   1a628:	bne	1a668 <lell_pcapng_append_packet@@Base+0x15c>
   1a62c:	ldr	r0, [fp, #20]
   1a630:	bl	25a0 <lell_packet_is_data@plt>
   1a634:	cmp	r0, #0
   1a638:	bne	1a668 <lell_pcapng_append_packet@@Base+0x15c>
   1a63c:	ldr	r0, [fp, #20]
   1a640:	ldrb	r0, [r0, #80]	; 0x50
   1a644:	cmp	r0, #5
   1a648:	bne	1a668 <lell_pcapng_append_packet@@Base+0x15c>
   1a64c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a650:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a654:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a658:	ldr	r1, [fp, #20]
   1a65c:	mov	ip, sp
   1a660:	str	r1, [ip]
   1a664:	bl	27e0 <lell_pcapng_record_connect_req@plt>
   1a668:	ldr	r0, [sp, #48]	; 0x30
   1a66c:	sub	sp, fp, #24
   1a670:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a674:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a678:	add	fp, sp, #24
   1a67c:	sub	sp, sp, #32
   1a680:	ldr	ip, [fp, #36]	; 0x24
   1a684:	ldr	lr, [fp, #32]
   1a688:	ldr	r4, [fp, #28]
   1a68c:	ldr	r5, [fp, #24]
   1a690:	ldr	r6, [fp, #20]
   1a694:	ldr	r7, [fp, #16]
   1a698:	ldr	r8, [fp, #12]
   1a69c:	ldr	r9, [fp, #8]
   1a6a0:	str	r0, [sp, #28]
   1a6a4:	str	r1, [sp, #24]
   1a6a8:	str	r3, [sp, #20]
   1a6ac:	str	r2, [sp, #16]
   1a6b0:	strb	r8, [sp, #15]
   1a6b4:	strb	r7, [sp, #14]
   1a6b8:	strb	r6, [sp, #13]
   1a6bc:	strb	r5, [sp, #12]
   1a6c0:	strh	lr, [sp, #10]
   1a6c4:	ldr	r0, [fp, #8]
   1a6c8:	add	r0, r0, #10
   1a6cc:	str	r0, [sp, #4]
   1a6d0:	ldr	r0, [sp, #4]
   1a6d4:	add	r0, r0, #39	; 0x27
   1a6d8:	lsr	r0, r0, #2
   1a6dc:	lsl	r0, r0, #2
   1a6e0:	str	r0, [sp]
   1a6e4:	ldr	r0, [fp, #8]
   1a6e8:	cmp	r0, #255	; 0xff
   1a6ec:	bhi	1a6f4 <lell_pcapng_append_packet@@Base+0x1e8>
   1a6f0:	b	1a714 <lell_pcapng_append_packet@@Base+0x208>
   1a6f4:	ldr	r0, [pc, #264]	; 1a804 <lell_pcapng_append_packet@@Base+0x2f8>
   1a6f8:	add	r0, pc, r0
   1a6fc:	ldr	r1, [pc, #260]	; 1a808 <lell_pcapng_append_packet@@Base+0x2fc>
   1a700:	add	r1, pc, r1
   1a704:	ldr	r2, [pc, #256]	; 1a80c <lell_pcapng_append_packet@@Base+0x300>
   1a708:	add	r3, pc, r2
   1a70c:	movw	r2, #441	; 0x1b9
   1a710:	bl	296c <__assert_fail@plt>
   1a714:	ldr	r0, [sp, #28]
   1a718:	mov	r1, #6
   1a71c:	str	r1, [r0]
   1a720:	ldr	r0, [sp]
   1a724:	ldr	r1, [sp, #28]
   1a728:	str	r0, [r1, #4]
   1a72c:	ldr	r0, [sp, #24]
   1a730:	ldr	r1, [sp, #28]
   1a734:	str	r0, [r1, #8]
   1a738:	ldr	r0, [sp, #20]
   1a73c:	ldr	r1, [sp, #28]
   1a740:	str	r0, [r1, #12]
   1a744:	ldr	r0, [sp, #16]
   1a748:	ldr	r1, [sp, #28]
   1a74c:	str	r0, [r1, #16]
   1a750:	ldr	r0, [sp, #4]
   1a754:	ldr	r1, [sp, #28]
   1a758:	str	r0, [r1, #20]
   1a75c:	ldr	r0, [sp, #4]
   1a760:	ldr	r1, [sp, #28]
   1a764:	str	r0, [r1, #24]
   1a768:	ldrb	r0, [sp, #15]
   1a76c:	ldr	r1, [sp, #28]
   1a770:	strb	r0, [r1, #28]
   1a774:	ldrb	r0, [sp, #14]
   1a778:	ldr	r1, [sp, #28]
   1a77c:	strb	r0, [r1, #29]
   1a780:	ldrb	r0, [sp, #13]
   1a784:	ldr	r1, [sp, #28]
   1a788:	strb	r0, [r1, #30]
   1a78c:	ldrb	r0, [sp, #12]
   1a790:	ldr	r1, [sp, #28]
   1a794:	strb	r0, [r1, #31]
   1a798:	ldr	r0, [fp, #28]
   1a79c:	bl	1aaa4 <lell_pcapng_close@@Base+0x188>
   1a7a0:	ldr	r1, [sp, #28]
   1a7a4:	str	r0, [r1, #32]
   1a7a8:	ldrh	r0, [sp, #10]
   1a7ac:	bl	1aa90 <lell_pcapng_close@@Base+0x174>
   1a7b0:	ldr	r1, [sp, #28]
   1a7b4:	strh	r0, [r1, #36]	; 0x24
   1a7b8:	ldr	r0, [sp, #28]
   1a7bc:	add	r0, r0, #38	; 0x26
   1a7c0:	ldr	r1, [fp, #36]	; 0x24
   1a7c4:	ldr	r2, [fp, #8]
   1a7c8:	bl	25f4 <memcpy@plt>
   1a7cc:	ldr	r1, [sp, #28]
   1a7d0:	ldr	r2, [sp]
   1a7d4:	bic	r2, r2, #3
   1a7d8:	add	r1, r2, r1
   1a7dc:	mov	r2, #0
   1a7e0:	str	r2, [r1, #-8]
   1a7e4:	ldr	r1, [sp]
   1a7e8:	ldr	r2, [sp, #28]
   1a7ec:	mvn	r3, #0
   1a7f0:	add	r3, r3, r1, lsr #2
   1a7f4:	add	r2, r2, r3, lsl #2
   1a7f8:	str	r1, [r2]
   1a7fc:	sub	sp, fp, #24
   1a800:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a804:	andeq	r8, r0, r2, lsr #21
   1a808:	andeq	r8, r0, r1, lsl r9
   1a80c:	andeq	r8, r0, fp, lsr #21
   1a810:	push	{fp, lr}
   1a814:	mov	fp, sp
   1a818:	sub	sp, sp, #8
   1a81c:	str	r0, [sp, #4]
   1a820:	str	r1, [sp]
   1a824:	ldr	r0, [sp, #4]
   1a828:	ldr	r1, [sp]
   1a82c:	bl	2810 <pcapng_append_packet@plt>
   1a830:	mov	sp, fp
   1a834:	pop	{fp, pc}

0001a838 <lell_pcapng_record_connect_req@@Base>:
   1a838:	push	{fp, lr}
   1a83c:	mov	fp, sp
   1a840:	sub	sp, sp, #24
   1a844:	ldr	r1, [fp, #8]
   1a848:	str	r0, [fp, #-4]
   1a84c:	str	r3, [sp, #12]
   1a850:	str	r2, [sp, #8]
   1a854:	ldr	r0, [fp, #-4]
   1a858:	ldr	r2, [sp, #8]
   1a85c:	ldr	r3, [sp, #12]
   1a860:	ldr	ip, [fp, #8]
   1a864:	mov	lr, sp
   1a868:	str	ip, [lr]
   1a86c:	str	r1, [sp, #4]
   1a870:	bl	1a884 <lell_pcapng_record_connect_req@@Base+0x4c>
   1a874:	movw	r1, #0
   1a878:	sub	r0, r1, r0
   1a87c:	mov	sp, fp
   1a880:	pop	{fp, pc}
   1a884:	push	{fp, lr}
   1a888:	mov	fp, sp
   1a88c:	sub	sp, sp, #72	; 0x48
   1a890:	ldr	r1, [fp, #8]
   1a894:	str	r0, [fp, #-4]
   1a898:	str	r3, [fp, #-12]
   1a89c:	str	r2, [fp, #-16]
   1a8a0:	movw	r0, #54144	; 0xd380
   1a8a4:	strh	r0, [sp, #8]
   1a8a8:	mov	r0, #46	; 0x2e
   1a8ac:	strh	r0, [sp, #10]
   1a8b0:	add	r0, sp, #8
   1a8b4:	add	r2, r0, #4
   1a8b8:	add	r3, r0, #30
   1a8bc:	vmov.i32	q8, #0	; 0x00000000
   1a8c0:	vst1.8	{d16-d17}, [r3]
   1a8c4:	add	r0, r0, #20
   1a8c8:	vst1.8	{d16-d17}, [r0]
   1a8cc:	vst1.8	{d16-d17}, [r2]
   1a8d0:	ldr	r0, [fp, #-16]
   1a8d4:	ldr	r2, [fp, #-12]
   1a8d8:	str	r2, [sp, #16]
   1a8dc:	str	r0, [sp, #12]
   1a8e0:	add	r0, sp, #8
   1a8e4:	add	r2, r0, #4
   1a8e8:	add	r2, r2, #8
   1a8ec:	ldr	r3, [fp, #8]
   1a8f0:	str	r0, [sp, #4]
   1a8f4:	mov	r0, r2
   1a8f8:	str	r1, [sp]
   1a8fc:	mov	r1, r3
   1a900:	movw	r2, #34	; 0x22
   1a904:	bl	25f4 <memcpy@plt>
   1a908:	ldr	r0, [fp, #-4]
   1a90c:	ldr	r1, [sp, #4]
   1a910:	bl	25c4 <pcapng_append_interface_option@plt>
   1a914:	mov	sp, fp
   1a918:	pop	{fp, pc}

0001a91c <lell_pcapng_close@@Base>:
   1a91c:	push	{fp, lr}
   1a920:	mov	fp, sp
   1a924:	sub	sp, sp, #8
   1a928:	str	r0, [sp, #4]
   1a92c:	ldr	r0, [sp, #4]
   1a930:	bl	2918 <pcapng_close@plt>
   1a934:	ldr	r1, [sp, #4]
   1a938:	movw	r2, #0
   1a93c:	cmp	r1, r2
   1a940:	beq	1a94c <lell_pcapng_close@@Base+0x30>
   1a944:	ldr	r0, [sp, #4]
   1a948:	bl	25d0 <free@plt>
   1a94c:	mvn	r0, #0
   1a950:	mov	sp, fp
   1a954:	pop	{fp, pc}
   1a958:	push	{fp, lr}
   1a95c:	mov	fp, sp
   1a960:	sub	sp, sp, #40	; 0x28
   1a964:	str	r0, [fp, #-4]
   1a968:	str	r1, [fp, #-8]
   1a96c:	movw	r0, #0
   1a970:	str	r0, [fp, #-12]
   1a974:	str	r0, [fp, #-16]
   1a978:	ldr	r0, [fp, #-16]
   1a97c:	cmp	r0, #0
   1a980:	movw	r0, #0
   1a984:	str	r0, [sp, #4]
   1a988:	bne	1a9d4 <lell_pcapng_close@@Base+0xb8>
   1a98c:	ldr	r0, [fp, #-8]
   1a990:	movw	r1, #0
   1a994:	cmp	r0, r1
   1a998:	movw	r0, #0
   1a99c:	str	r0, [sp, #4]
   1a9a0:	beq	1a9d4 <lell_pcapng_close@@Base+0xb8>
   1a9a4:	ldr	r0, [fp, #-8]
   1a9a8:	ldrh	r0, [r0]
   1a9ac:	cmp	r0, #0
   1a9b0:	movw	r0, #0
   1a9b4:	str	r0, [sp, #4]
   1a9b8:	beq	1a9d4 <lell_pcapng_close@@Base+0xb8>
   1a9bc:	ldr	r0, [fp, #-8]
   1a9c0:	ldrh	r0, [r0, #2]
   1a9c4:	cmp	r0, #0
   1a9c8:	movw	r0, #0
   1a9cc:	movne	r0, #1
   1a9d0:	str	r0, [sp, #4]
   1a9d4:	ldr	r0, [sp, #4]
   1a9d8:	tst	r0, #1
   1a9dc:	beq	1aa34 <lell_pcapng_close@@Base+0x118>
   1a9e0:	ldr	r0, [fp, #-8]
   1a9e4:	ldrh	r0, [r0]
   1a9e8:	cmp	r0, #9
   1a9ec:	bne	1a9fc <lell_pcapng_close@@Base+0xe0>
   1a9f0:	movw	r0, #1
   1a9f4:	str	r0, [fp, #-16]
   1a9f8:	b	1aa30 <lell_pcapng_close@@Base+0x114>
   1a9fc:	ldr	r0, [fp, #-8]
   1aa00:	ldrh	r0, [r0, #2]
   1aa04:	add	r0, r0, #3
   1aa08:	lsr	r0, r0, #2
   1aa0c:	lsl	r0, r0, #2
   1aa10:	add	r0, r0, #4
   1aa14:	str	r0, [sp, #20]
   1aa18:	ldr	r0, [fp, #-8]
   1aa1c:	ldr	r1, [sp, #20]
   1aa20:	add	r0, r0, r1
   1aa24:	str	r0, [sp, #16]
   1aa28:	ldr	r0, [sp, #16]
   1aa2c:	str	r0, [fp, #-8]
   1aa30:	b	1a978 <lell_pcapng_close@@Base+0x5c>
   1aa34:	ldr	r0, [fp, #-16]
   1aa38:	cmp	r0, #0
   1aa3c:	bne	1aa80 <lell_pcapng_close@@Base+0x164>
   1aa40:	ldr	r0, [pc, #68]	; 1aa8c <lell_pcapng_close@@Base+0x170>
   1aa44:	add	r0, pc, r0
   1aa48:	ldrb	r1, [r0]
   1aa4c:	strb	r1, [sp, #8]
   1aa50:	ldrb	r1, [r0, #1]
   1aa54:	strb	r1, [sp, #9]
   1aa58:	ldrb	r1, [r0, #2]
   1aa5c:	strb	r1, [sp, #10]
   1aa60:	ldrb	r1, [r0, #3]
   1aa64:	strb	r1, [sp, #11]
   1aa68:	ldrb	r0, [r0, #4]
   1aa6c:	strb	r0, [sp, #12]
   1aa70:	ldr	r0, [fp, #-4]
   1aa74:	add	r1, sp, #8
   1aa78:	bl	25c4 <pcapng_append_interface_option@plt>
   1aa7c:	str	r0, [fp, #-12]
   1aa80:	ldr	r0, [fp, #-12]
   1aa84:	mov	sp, fp
   1aa88:	pop	{fp, pc}
   1aa8c:	andeq	r8, r0, r8, asr #11
   1aa90:	sub	sp, sp, #4
   1aa94:	strh	r0, [sp, #2]
   1aa98:	ldrh	r0, [sp, #2]
   1aa9c:	add	sp, sp, #4
   1aaa0:	bx	lr
   1aaa4:	sub	sp, sp, #4
   1aaa8:	str	r0, [sp]
   1aaac:	ldr	r0, [sp]
   1aab0:	add	sp, sp, #4
   1aab4:	bx	lr
   1aab8:	cmp	r3, #0
   1aabc:	cmpeq	r2, #0
   1aac0:	bne	1aad8 <lell_pcapng_close@@Base+0x1bc>
   1aac4:	cmp	r1, #0
   1aac8:	cmpeq	r0, #0
   1aacc:	mvnne	r1, #0
   1aad0:	mvnne	r0, #0
   1aad4:	b	1aaf4 <lell_pcapng_close@@Base+0x1d8>
   1aad8:	sub	sp, sp, #8
   1aadc:	push	{sp, lr}
   1aae0:	bl	1ab04 <lell_pcapng_close@@Base+0x1e8>
   1aae4:	ldr	lr, [sp, #4]
   1aae8:	add	sp, sp, #8
   1aaec:	pop	{r2, r3}
   1aaf0:	bx	lr
   1aaf4:	push	{r1, lr}
   1aaf8:	mov	r0, #8
   1aafc:	bl	2540 <raise@plt>
   1ab00:	pop	{r1, pc}
   1ab04:	cmp	r1, r3
   1ab08:	cmpeq	r0, r2
   1ab0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab10:	mov	r4, r0
   1ab14:	movcc	r0, #0
   1ab18:	mov	r5, r1
   1ab1c:	ldr	lr, [sp, #36]	; 0x24
   1ab20:	movcc	r1, r0
   1ab24:	bcc	1ac20 <lell_pcapng_close@@Base+0x304>
   1ab28:	cmp	r3, #0
   1ab2c:	clzeq	ip, r2
   1ab30:	clzne	ip, r3
   1ab34:	addeq	ip, ip, #32
   1ab38:	cmp	r5, #0
   1ab3c:	clzeq	r1, r4
   1ab40:	addeq	r1, r1, #32
   1ab44:	clzne	r1, r5
   1ab48:	sub	ip, ip, r1
   1ab4c:	sub	sl, ip, #32
   1ab50:	lsl	r9, r3, ip
   1ab54:	rsb	fp, ip, #32
   1ab58:	orr	r9, r9, r2, lsl sl
   1ab5c:	orr	r9, r9, r2, lsr fp
   1ab60:	lsl	r8, r2, ip
   1ab64:	cmp	r5, r9
   1ab68:	cmpeq	r4, r8
   1ab6c:	movcc	r0, #0
   1ab70:	movcc	r1, r0
   1ab74:	bcc	1ab90 <lell_pcapng_close@@Base+0x274>
   1ab78:	mov	r0, #1
   1ab7c:	subs	r4, r4, r8
   1ab80:	lsl	r1, r0, sl
   1ab84:	orr	r1, r1, r0, lsr fp
   1ab88:	lsl	r0, r0, ip
   1ab8c:	sbc	r5, r5, r9
   1ab90:	cmp	ip, #0
   1ab94:	beq	1ac20 <lell_pcapng_close@@Base+0x304>
   1ab98:	lsr	r6, r8, #1
   1ab9c:	orr	r6, r6, r9, lsl #31
   1aba0:	lsr	r7, r9, #1
   1aba4:	mov	r2, ip
   1aba8:	b	1abcc <lell_pcapng_close@@Base+0x2b0>
   1abac:	subs	r3, r4, r6
   1abb0:	sbc	r8, r5, r7
   1abb4:	adds	r3, r3, r3
   1abb8:	adc	r8, r8, r8
   1abbc:	adds	r4, r3, #1
   1abc0:	adc	r5, r8, #0
   1abc4:	subs	r2, r2, #1
   1abc8:	beq	1abe8 <lell_pcapng_close@@Base+0x2cc>
   1abcc:	cmp	r5, r7
   1abd0:	cmpeq	r4, r6
   1abd4:	bcs	1abac <lell_pcapng_close@@Base+0x290>
   1abd8:	adds	r4, r4, r4
   1abdc:	adc	r5, r5, r5
   1abe0:	subs	r2, r2, #1
   1abe4:	bne	1abcc <lell_pcapng_close@@Base+0x2b0>
   1abe8:	lsr	r3, r4, ip
   1abec:	orr	r3, r3, r5, lsl fp
   1abf0:	lsr	r2, r5, ip
   1abf4:	orr	r3, r3, r5, lsr sl
   1abf8:	adds	r0, r0, r4
   1abfc:	mov	r4, r3
   1ac00:	lsl	r3, r2, ip
   1ac04:	orr	r3, r3, r4, lsl sl
   1ac08:	lsl	ip, r4, ip
   1ac0c:	orr	r3, r3, r4, lsr fp
   1ac10:	adc	r1, r1, r5
   1ac14:	subs	r0, r0, ip
   1ac18:	mov	r5, r2
   1ac1c:	sbc	r1, r1, r3
   1ac20:	cmp	lr, #0
   1ac24:	strdne	r4, [lr]
   1ac28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .fini:

0001ac2c <.fini>:
   1ac2c:	push	{r3, lr}
   1ac30:	pop	{r3, pc}
