[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_sw_r_ex_rs2",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_r_dmem_dat_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_sw_r_stall_sig",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_r_dmem_dat_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_r_dmem_dat_req",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_sw_halt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_w_dmem_dat_req",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_sw_halt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_r_imem_dat_req",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_sw_w_waitrequest_sig",
      "~KyogenRVCpu|KyogenRVCpu>io_sw_w_datawaitreq_sig",
      "~KyogenRVCpu|KyogenRVCpu>io_r_dmem_dat_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_dmem_add_addr",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_sw_w_add",
      "~KyogenRVCpu|KyogenRVCpu>io_sw_halt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_w_dmem_dat_data",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_sw_w_dat",
      "~KyogenRVCpu|KyogenRVCpu>io_sw_halt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_sw_r_wb_rf_wdata",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_r_dmem_dat_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_sw_g_dat",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_sw_halt",
      "~KyogenRVCpu|KyogenRVCpu>io_sw_g_add"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~KyogenRVCpu|KyogenRVCpu>io_sw_r_ex_rs1",
    "sources":[
      "~KyogenRVCpu|KyogenRVCpu>io_r_dmem_dat_data"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"fpga/chisel_generated"
  }
]