// Seed: 427793810
module module_0 ();
  wire id_1;
  wire id_2;
  tri0 id_3 = 1;
  assign module_2.id_16 = 0;
  wire id_4;
  assign id_4 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4
);
  logic id_6;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0
    , id_24,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input supply0 id_12,
    output supply0 id_13
    , id_25,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input uwire id_18,
    output wor id_19,
    input tri0 id_20,
    output tri1 id_21,
    output wor id_22
);
  wire id_26;
  module_0 modCall_1 ();
  wire [1 : 1] id_27;
  assign {id_7, -1 == 1} = id_10 ? id_20 : id_20;
endmodule
