<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Aug 14 15:06:49 2023" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk_0" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="col_indices_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_col_indices_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="col_indices"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_m_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="n_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="nnz_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_nnz_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="nnz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="row_indices_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_row_indices_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="row_indices"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="values_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_values_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="values"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="x_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_x_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="x"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="y_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_y_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_0_start" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_done" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_idle" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_ready" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_0_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_0_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_0_0_awvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_0_0_awready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_0_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_0_0_wlast" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_0_0_wvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_0_0_wready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_0_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_0_0_bvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_0_0_bready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_0_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_0_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_0_0_arvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_0_0_arready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_0_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_0_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_0_0_rlast" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_0_0_rvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_0_0_rready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_0_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_1_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_1_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_1_0_awvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_1_0_awready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_1_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_1_0_wlast" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_1_0_wvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_1_0_wready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_1_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_1_0_bvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_1_0_bready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_1_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_1_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_1_0_arvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_1_0_arready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_1_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_1_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_1_0_rlast" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_gmem_1_0_rvalid" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_gmem_1_0_rready" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spmv_kernel_0" PORT="m_axi_gmem_1_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_0" NAME="ap_ctrl_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_0_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_0_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_0_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_0_ready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="spmv_kernel_0_m_axi_gmem_0" DATAWIDTH="32" NAME="m_axi_gmem_0_0" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_0_0_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_0_0_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_0_0_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_0_0_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_0_0_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_0_0_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_0_0_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_0_0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_0_0_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_0_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_0_0_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_0_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_0_0_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_0_0_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_0_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_0_0_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_0_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_0_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_0_0_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_0_0_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_0_0_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_0_0_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_0_0_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_0_0_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_0_0_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_0_0_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_0_0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_0_0_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_0_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_0_0_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_0_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_0_0_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_0_0_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_0_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_0_0_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="spmv_kernel_0_m_axi_gmem_1" DATAWIDTH="32" NAME="m_axi_gmem_1_0" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_1_0_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_1_0_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_1_0_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_1_0_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_1_0_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_1_0_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_1_0_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_1_0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_1_0_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_1_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_1_0_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_1_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_1_0_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_1_0_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_1_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_1_0_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_1_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_1_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_1_0_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_1_0_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_1_0_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_1_0_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_1_0_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_1_0_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_1_0_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_1_0_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_1_0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_1_0_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_1_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_1_0_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_1_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_1_0_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_1_0_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_1_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_1_0_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="0" FULLNAME="/spmv_kernel_0" HWVERSION="0.0" INSTANCE="spmv_kernel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="spmv_kernel" VLNV="xilinx.com:hls:spmv_kernel:0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM_0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM_0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM_1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_spmv_kernel_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="26"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="spmv_kernel_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_0_AWVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_0_AWREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_0_WLAST" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_0_WVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_0_WREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_0_BVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_0_BREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_0_ARVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_0_ARREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_0_RLAST" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_0_RVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_0_RREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_0_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_1_AWVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_1_AWREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_1_WLAST" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_1_WVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_1_WREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_1_BVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_1_BREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_1_ARVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_1_ARREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_1_RLAST" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_1_RVALID" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_1_RREADY" SIGIS="undef" SIGNAME="spmv_kernel_0_m_axi_gmem_1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axi_gmem_1_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="values" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_values_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="values_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="col_indices" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_col_indices_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="col_indices_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="row_indices" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_row_indices_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="row_indices_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="x" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_x_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="x_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="y" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_y_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_m_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nnz" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_nnz_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="nnz_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_0" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="spmv_kernel_0_m_axi_gmem_0" DATAWIDTH="32" NAME="m_axi_gmem_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_0_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_0_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_0_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="spmv_kernel_0_m_axi_gmem_1" DATAWIDTH="32" NAME="m_axi_gmem_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_1_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_1_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_1_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_1_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_1_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_1_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_1_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_1_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_1_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_1_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_1_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_1_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_1_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_1_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_1_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_1_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_1_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_1_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_1_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
