{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@107:127@HdlStmProcess", "    up_wack_r = up_wack_r | up_wack_s[j];\n    up_rdata_r = up_rdata_r | up_rdata_s[j];\n  end\nend\n\nalways @(negedge up_rstn or posedge up_clk) begin\n  if (up_rstn == 0) begin\n    up_rdata <= 'd0;\n    up_rack <= 'd0;\n    up_wack <= 'd0;\n  end else begin\n    up_rdata <= up_rdata_r;\n    up_rack <= up_rack_r;\n    up_wack <= up_wack_r;\n  end\nend\n\nup_adc_common #(.ID(ID)) i_up_adc_common (\n  .mmcm_rst (),\n  .adc_clk (adc_clk),\n  .adc_rst (adc_rst),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[112, "always @(negedge up_rstn or posedge up_clk) begin\n"], [113, "  if (up_rstn == 0) begin\n"], [114, "    up_rdata <= 'd0;\n"], [115, "    up_rack <= 'd0;\n"], [116, "    up_wack <= 'd0;\n"], [117, "  end else begin\n"], [118, "    up_rdata <= up_rdata_r;\n"], [119, "    up_rack <= up_rack_r;\n"], [120, "    up_wack <= up_wack_r;\n"], [122, "end\n"]], "Add": [[120, "  always @(negedge up_rstn or posedge up_clk) begin\n"], [120, "    if (up_rstn == 0) begin\n"], [120, "      up_rdata <= 'd0;\n"], [120, "      up_rack <= 'd0;\n"], [120, "      up_wack <= 'd0;\n"], [120, "    end else begin\n"], [120, "      up_rdata <= up_rdata_r;\n"], [120, "      up_rack <= up_rack_r;\n"], [120, "      up_wack <= up_wack_r;\n"], [120, "    end\n"]]}}