@incollection{harrisharris,
    title = {7 - Microarchitecture},
    editor = {Sarah L. Harris and David Harris},
    booktitle = {Digital Design and Computer Architecture},
    publisher = {Morgan Kaufmann},
    pages = {392-497},
    year = {2022},
    isbn = {978-0-12-820064-3},
    doi = {https://doi.org/10.1016/B978-0-12-820064-3.00007-6},
    url = {https://www.sciencedirect.com/science/article/pii/B9780128200643000076},
    author = {Sarah L. Harris and David Harris},
    keywords = {microarchitecture, single-cycle, multicycle, pipelined, processor, RISC-V, hazards, advanced microarchitecture}
}

@MISC {stackoverflow,
    TITLE = {Verilog - Synthesize High Speed Leading Zero Count},
    AUTHOR = {TEMLIB},
    HOWPUBLISHED = {Electrical Engineering Stack Exchange},
    URL = {https://electronics.stackexchange.com/q/196992}
}

@misc{riscv,
  author = {Neela Gala and Marc Karasek},
  title = {RISC-V Architecture Test SIG},
  year = {2023},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\url{https://github.com/riscv-non-isa/riscv-arch-test}},
}

@misc{forceriscv,
  author = {Futurewei Technologies Inc.},
  title = {FORCE-RISCV},
  year = {2022},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\url{https://github.com/openhwgroup/force-riscv}},
}

@misc{spikeriscv,
  author = {RISC-V International},
  title = {Spike, a RISC-V ISA Simulator},
  year = {2023},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\url{https://github.com/riscv-software-src/riscv-isa-sim}},
}

@misc{shah2019yosysnextpnr,
      title={Yosys+nextpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs}, 
      author={David Shah and Eddie Hung and Clifford Wolf and Serge Bazanski and Dan Gisselquist and Miodrag MilanoviÄ‡},
      year={2019},
      eprint={1903.10407},
      archivePrefix={arXiv},
      primaryClass={cs.DC}
}

@misc{verilator,
  author={Wilson Snyder},
  title={Verilator, open-source SystemVerilog simulator and lint system },
  year={2023},
  publisher={Veripool},
  howpublished={\url{https://www.veripool.org/verilator/}}
}
