WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1263985 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1263985 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 5679866 heartbeat IPC: 1.761 cumulative IPC: 1.132 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 13809726 heartbeat IPC: 1.23 cumulative IPC: 1.196 (Simulation time: 00 hr 04 min 38 sec)
Simulation finished CPU 0 instructions: 20000003 cycles: 16931980 cumulative IPC: 1.181 (Simulation time: 00 hr 05 min 37 sec)
Simulation complete CPU 0 instructions: 20000003 cycles: 16931980 cumulative IPC: 1.181 (Simulation time: 00 hr 05 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/641.leela_s-149B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.181 instructions: 20000003 cycles: 16931980
CPU 0 Branch Prediction Accuracy: 88.52% MPKI: 19.93 Average ROB Occupancy at Mispredict: 16.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.105
BRANCH_INDIRECT: 0.0238
BRANCH_CONDITIONAL: 19.7
BRANCH_DIRECT_CALL: 0.0141
BRANCH_INDIRECT_CALL: 0.0089
BRANCH_RETURN: 0.0417

LLC TOTAL        ACCESS:     120078 HIT:      95225 MISS:      24853
LLC LOAD         ACCESS:      43665 HIT:      26257 MISS:      17408
LLC RFO          ACCESS:      32958 HIT:      25615 MISS:       7343
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      43269 HIT:      43269 MISS:          0
LLC TRANSLATION  ACCESS:        186 HIT:         84 MISS:        102
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 176.3 cycles
cpu0_DTLB TOTAL        ACCESS:    4919518 HIT:    4897392 MISS:      22126
cpu0_DTLB LOAD         ACCESS:    4919518 HIT:    4897392 MISS:      22126
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.625 cycles
cpu0_ITLB TOTAL        ACCESS:     737299 HIT:     736510 MISS:        789
cpu0_ITLB LOAD         ACCESS:     737299 HIT:     736510 MISS:        789
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 17.71 cycles
cpu0_L1D TOTAL        ACCESS:    6489250 HIT:    5739938 MISS:     749312
cpu0_L1D LOAD         ACCESS:    3647022 HIT:    3341599 MISS:     305423
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2841756 HIT:    2398154 MISS:     443602
cpu0_L1D TRANSLATION  ACCESS:        472 HIT:        185 MISS:        287
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.951 cycles
cpu0_L1I TOTAL        ACCESS:     831107 HIT:     820738 MISS:      10369
cpu0_L1I LOAD         ACCESS:     831107 HIT:     820738 MISS:      10369
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 17.94 cycles
cpu0_L2C TOTAL        ACCESS:     246868 HIT:     169957 MISS:      76911
cpu0_L2C LOAD         ACCESS:     102358 HIT:      58693 MISS:      43665
cpu0_L2C RFO          ACCESS:      59679 HIT:      26721 MISS:      32958
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      84544 HIT:      84442 MISS:        102
cpu0_L2C TRANSLATION  ACCESS:        287 HIT:        101 MISS:        186
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 77.28 cycles
cpu0_STLB TOTAL        ACCESS:      10272 HIT:       9801 MISS:        471
cpu0_STLB LOAD         ACCESS:      10272 HIT:       9801 MISS:        471
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 265 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19189
  ROW_BUFFER_MISS:       5664
 AVG DBUS CONGESTED CYCLE: 3.949
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          2
