Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 16 13:46:23 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 led_driver_inst/cyc_counter_module/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led_driver_inst/cyc_counter_module/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.056ns (24.612%)  route 3.235ns (75.388%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.614     5.122    led_driver_inst/cyc_counter_module/clk_100mhz_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  led_driver_inst/cyc_counter_module/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  led_driver_inst/cyc_counter_module/count_out_reg[1]/Q
                         net (fo=8, routed)           1.125     6.703    led_driver_inst/cyc_counter_module/cyc_counter[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.150     6.853 f  led_driver_inst/cyc_counter_module/count_out[0]_i_11/O
                         net (fo=1, routed)           0.816     7.668    led_driver_inst/cyc_counter_module/count_out[0]_i_11_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.326     7.994 r  led_driver_inst/cyc_counter_module/count_out[0]_i_6/O
                         net (fo=1, routed)           0.435     8.429    led_driver_inst/cyc_counter_module/count_out[0]_i_6_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.553 r  led_driver_inst/cyc_counter_module/count_out[0]_i_1__0/O
                         net (fo=13, routed)          0.860     9.412    led_driver_inst/cyc_counter_module/count_out[0]_i_1__0_n_0
    SLICE_X61Y68         FDRE                                         r  led_driver_inst/cyc_counter_module/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.827    led_driver_inst/cyc_counter_module/clk_100mhz_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  led_driver_inst/cyc_counter_module/count_out_reg[0]/C
                         clock pessimism              0.295    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y68         FDRE (Setup_fdre_C_R)       -0.429    14.657    led_driver_inst/cyc_counter_module/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.245    




