// Seed: 1501625975
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = 1;
  wor  id_2 = 1'h0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3,
    output wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wor id_7
);
  id_9(
      .id_0(1'b0)
  ); module_0();
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9,
    input tri0 id_10,
    output wand id_11,
    output wor id_12
);
  assign id_12 = id_6 - id_4;
  module_0();
  wire id_14;
endmodule
