DTLB_LOAD_MISSES.ANY
"DTLB_LOAD_MISSES.WALK_CO
MPLETED"
DTLB_LOAD_MISSES.STLB_HIT
UOPS_ISSUED.ANY
"UOPS_ISSUED.STALLED_CYCLE
S"
LOAD_DISPATCH.RS
LOAD_DISPATCH.MOB
L2_RQSTS.MISS
L2_RQSTS.REFERENCES
L2_RQSTS.RFOS
L3_LAT_CACHE.REFERENCE
L3_LAT_CACHE.MISS
"CPU_CLK_UNHALTED.THREAD
_P"
L1D_ALL_REF.ANY
DTLB_MISSES.ANY
L1I.HITS
L1I.MISSES
L1I.CYCLES_STALLED
ITLB_MISSES.ANY
ILD_STALL.ANY
ITLB_FLUSH
"BR_MISP_RETIRED.ALL_BRAN
CHES"
INST_RETIRED.ANY_P
"BR_INST_RETIRED.ALL_BRAN
CHES"
MEM_LOAD_RETIRED.L3_MISS
RESOURCE_STALLS.RS_FULL
L2_LINES_OUT.ANY
UNC_L3_LINES_OUT.ANY



08H     01H      
08H     02H   
08H 	10H   
0EH  	01H      
0EH	01H
13H 	01H   
13H 	04H   
24H 	AAH   
24H 	FFH   
24H 	0CH   
2EH 	4FH   
2EH 	41H   
3CH 	00H   
43H	01H
49H    	01H        
80H 	01H   
80H 	02H   
80H 	04H   
85H 	01H   
87H 	0FH   
AEH 	01H   
C5H  	00H      
C0H 	00H   
C4H  	00H     
CBH 	10H   
A2H    	04H     
F2H 	0FH   
0BH 	1FH   
