Information: Updating design information... (UID-85)
Warning: Design 'registerfile_generic_n_bit32_data_bit64' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : registerfile_generic_n_bit32_data_bit64
Version: Z-2007.03-SP1
Date   : Wed May  2 14:20:45 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: RESET (input port)
  Endpoint: OUT1_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registerfile_generic_n_bit32_data_bit64
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock (input port clock) (rise edge)     0.00       0.00
  input external delay                     0.00       0.00 f
  RESET (in)                               0.00       0.00 f
  U51005/ZN (INV_X1)                       0.04       0.04 r
  U51180/Z (CLKBUF_X1)                     0.07       0.11 r
  U45466/ZN (AND3_X1)                      0.09       0.19 r
  U45771/ZN (INV_X1)                       0.07       0.26 f
  U45464/ZN (NOR3_X1)                      0.18       0.45 r
  U48458/ZN (AND2_X1)                      0.08       0.53 r
  U45811/Z (BUF_X1)                        0.10       0.63 r
  U49245/ZN (AOI22_X1)                     0.04       0.67 f
  U49244/ZN (OAI221_X1)                    0.04       0.71 r
  U48730/ZN (NOR4_X1)                      0.03       0.74 f
  U50748/ZN (NAND4_X1)                     0.04       0.77 r
  OUT1_reg[0]/D (DFF_X1)                   0.01       0.78 r
  data arrival time                                   0.78

  clock CLK (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  OUT1_reg[0]/CK (DFF_X1)                  0.00       2.00 r
  library setup time                      -0.03       1.97
  data required time                                  1.97
  -----------------------------------------------------------
  data required time                                  1.97
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.18


1
