Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 21 05:10:29 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 71 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.758       -9.243                      2                  697        0.153        0.000                      0                  697        4.500        0.000                       0                   278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.758       -9.243                      2                  697        0.153        0.000                      0                  697        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.758ns,  Total Violation       -9.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 9.796ns (66.526%)  route 4.929ns (33.474%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=89, routed)          0.681     6.278    vga_sync_unit/y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  vga_sync_unit/hitEnemy5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.402    ats/ec2/hitEnemy4__1_1[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  ats/ec2/hitEnemy5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ats/ec2/hitEnemy5_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.191 r  ats/ec2/hitEnemy5_carry__1/O[2]
                         net (fo=71, routed)          0.941     8.132    ats/ec2/hitEnemy5_carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214    12.346 r  ats/ec2/hitEnemy4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.348    ats/ec2/hitEnemy4__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.866 r  ats/ec2/hitEnemy4__1/P[0]
                         net (fo=2, routed)           0.961    14.828    ats/ec2/hitEnemy4__1_n_105
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.952 r  ats/ec2/hitEnemy3__44_carry_i_3/O
                         net (fo=1, routed)           0.000    14.952    ats/ec2/hitEnemy3__44_carry_i_3_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  ats/ec2/hitEnemy3__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    ats/ec2/hitEnemy3__44_carry_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.836 r  ats/ec2/hitEnemy3__44_carry__0/O[1]
                         net (fo=1, routed)           0.573    16.408    ats/ec2/hitEnemy4__5[21]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    16.711 r  ats/ec2/hitEnemy3__89_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.711    ats/ec2/hitEnemy3__89_carry__4_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.354 f  ats/ec2/hitEnemy3__89_carry__4/O[3]
                         net (fo=1, routed)           0.769    18.123    ats/ec2/rgb_reg3__0[23]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.307    18.430 f  ats/ec2/hitEnemy_i_6/O
                         net (fo=1, routed)           0.573    19.003    ats/ec2/hitEnemy_i_6_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.124    19.127 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=1, routed)           0.154    19.281    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.124    19.405 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=4, routed)           0.275    19.680    ats/ec2/hitEnemy4__3_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    19.804 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.804    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.435    14.776    ats/ec2/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.031    15.046    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -19.804    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.484ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.494ns  (logic 9.882ns (68.180%)  route 4.612ns (31.820%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.560     5.081    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=83, routed)          0.799     6.336    vga_sync_unit/y[3]
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.460 r  vga_sync_unit/hitEnemy5_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.460    ats/ec1/hitEnemy4__1_1[0]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.992 r  ats/ec1/hitEnemy5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    ats/ec1/hitEnemy5_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.231 r  ats/ec1/hitEnemy5_carry__1/O[2]
                         net (fo=71, routed)          1.006     8.237    ats/ec1/hitEnemy5_carry__1_n_5
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    12.451 r  ats/ec1/hitEnemy4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.453    ats/ec1/hitEnemy4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.971 r  ats/ec1/hitEnemy4__1/P[0]
                         net (fo=2, routed)           0.821    14.792    ats/ec1/hitEnemy4__1_n_105
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.299 r  ats/ec1/hitEnemy3__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.299    ats/ec1/hitEnemy3__44_carry_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  ats/ec1/hitEnemy3__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.413    ats/ec1/hitEnemy3__44_carry__0_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.747 r  ats/ec1/hitEnemy3__44_carry__1/O[1]
                         net (fo=1, routed)           0.558    16.306    ats/ec1/hitEnemy4__5[25]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.303    16.609 r  ats/ec1/hitEnemy3__89_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    16.609    ats/ec1/hitEnemy3__89_carry__5_i_3__0_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.159 r  ats/ec1/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.159    ats/ec1/hitEnemy3__89_carry__5_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.472 f  ats/ec1/hitEnemy3__89_carry__6/O[3]
                         net (fo=1, routed)           0.306    17.777    ats/ec1/rgb_reg33_out[31]
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.306    18.083 f  ats/ec1/hitEnemy_i_7__0/O
                         net (fo=1, routed)           0.641    18.725    ats/ec1/hitEnemy_i_7__0_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    18.849 f  ats/ec1/hitEnemy_i_4__0/O
                         net (fo=1, routed)           0.303    19.152    ats/ec1/hitEnemy_i_4__0_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.276 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.175    19.451    ats/ec1/hitEnemy_reg_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    19.575 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.575    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X14Y12         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.446    14.787    ats/ec1/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)        0.079    15.091    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -19.575    
  -------------------------------------------------------------------
                         slack                                 -4.484    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 1.841ns (20.324%)  route 7.217ns (79.676%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=86, routed)          3.374     8.971    vga_sync_unit/x[1]
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.150     9.121 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.777     9.898    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326    10.224 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.339    11.563    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    11.687 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           1.054    12.740    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.124    12.864 r  vga_sync_unit/fontAddress_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.864    cred/t3/fontRow_reg_1[2]
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.244 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.244    cred/t3/fontAddress_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.463 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.674    14.138    cred/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y9          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.478    14.819    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    14.306    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 1.654ns (18.547%)  route 7.264ns (81.453%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.560     5.081    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=123, routed)         2.985     8.584    vga_sync_unit/x[3]
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.708 r  vga_sync_unit/pixel_i_5__12/O
                         net (fo=2, routed)           1.339    10.047    vga_sync_unit/pixel_i_5__12_n_0
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  vga_sync_unit/fontAddress_carry_i_5__3/O
                         net (fo=5, routed)           0.870    11.041    vga_sync_unit/fontAddress_carry_i_5__3_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=3, routed)           0.974    12.139    vga_sync_unit/h_count_reg_reg[5]_6[0]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.124    12.263 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.263    menu/spare/S[3]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.664 r  menu/spare/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.664    menu/spare/fontAddress_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.903 r  menu/spare/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.096    13.999    menu/item/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y15         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.488    14.829    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    14.309    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.666ns (18.757%)  route 7.216ns (81.243%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=86, routed)          3.374     8.971    vga_sync_unit/x[1]
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.150     9.121 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.777     9.898    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326    10.224 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.339    11.563    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    11.687 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           1.054    12.740    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.153    12.893 r  vga_sync_unit/fontAddress_carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    12.893    cred/t3/fontRow_reg_0[2]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    13.288 r  cred/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.673    13.961    cred/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y9          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.478    14.819    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    14.294    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.751ns (19.682%)  route 7.145ns (80.318%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.560     5.081    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=123, routed)         2.985     8.584    vga_sync_unit/x[3]
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.708 r  vga_sync_unit/pixel_i_5__12/O
                         net (fo=2, routed)           1.339    10.047    vga_sync_unit/pixel_i_5__12_n_0
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  vga_sync_unit/fontAddress_carry_i_5__3/O
                         net (fo=5, routed)           0.870    11.041    vga_sync_unit/fontAddress_carry_i_5__3_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=3, routed)           0.974    12.139    vga_sync_unit/h_count_reg_reg[5]_6[0]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.124    12.263 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.263    menu/spare/S[3]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.664 r  menu/spare/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.664    menu/spare/fontAddress_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.778 r  menu/spare/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.778    menu/spare/fontAddress_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.000 r  menu/spare/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.977    13.978    menu/item/FontRom/ADDRBWRADDR[8]
    RAMB18_X0Y15         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.488    14.829    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    14.312    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 1.492ns (16.857%)  route 7.359ns (83.143%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=86, routed)          3.374     8.971    vga_sync_unit/x[1]
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.150     9.121 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.777     9.898    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326    10.224 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.339    11.563    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    11.687 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           1.054    12.740    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.124    12.864 r  vga_sync_unit/fontAddress_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.864    cred/t3/fontRow_reg_1[2]
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    13.114 r  cred/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.816    13.930    cred/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y9          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.478    14.819    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    14.300    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.053ns (23.217%)  route 6.790ns (76.783%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.561     5.082    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=86, routed)          2.301     7.902    vga_sync_unit/x[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.026 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.233     9.258    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.150     9.408 r  vga_sync_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.633    11.041    vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.348    11.389 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.809    12.199    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.323 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.323    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.873 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.873    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.112 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.813    13.925    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.478    14.819    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.299    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 1.749ns (19.783%)  route 7.092ns (80.217%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.560     5.081    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=123, routed)         2.985     8.584    vga_sync_unit/x[3]
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.708 r  vga_sync_unit/pixel_i_5__12/O
                         net (fo=2, routed)           1.339    10.047    vga_sync_unit/pixel_i_5__12_n_0
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  vga_sync_unit/fontAddress_carry_i_5__3/O
                         net (fo=5, routed)           0.870    11.041    vga_sync_unit/fontAddress_carry_i_5__3_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=3, routed)           0.974    12.139    vga_sync_unit/h_count_reg_reg[5]_6[0]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.124    12.263 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.263    menu/spare/S[3]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.664 r  menu/spare/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.664    menu/spare/fontAddress_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.998 r  menu/spare/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.924    13.922    menu/item/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y15         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.488    14.829    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    14.308    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 2.148ns (24.419%)  route 6.648ns (75.581%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.561     5.082    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=86, routed)          2.301     7.902    vga_sync_unit/x[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.026 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.233     9.258    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.150     9.408 r  vga_sync_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.633    11.041    vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.348    11.389 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.809    12.199    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.323 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.323    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.873 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.873    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.672    13.879    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.478    14.819    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.298    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 menu/nolabel_line53/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/nolabel_line53/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.583     1.466    menu/nolabel_line53/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  menu/nolabel_line53/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  menu/nolabel_line53/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.726    menu/nolabel_line53/rightshiftreg_reg_n_0_[1]
    SLICE_X3Y21          FDRE                                         r  menu/nolabel_line53/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.854     1.981    menu/nolabel_line53/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  menu/nolabel_line53/rightshiftreg_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.070     1.573    menu/nolabel_line53/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 menu/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.583     1.466    menu/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  menu/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  menu/counter_reg[14]/Q
                         net (fo=3, routed)           0.130     1.737    menu/receiver_unit/S[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  menu/receiver_unit/transmit_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    menu/receiver_unit_n_0
    SLICE_X2Y25          FDRE                                         r  menu/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.850     1.977    menu/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  menu/transmit_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120     1.598    menu/transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 menu/receiver_unit/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/receiver_unit/rxshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.586     1.469    menu/receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  menu/receiver_unit/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  menu/receiver_unit/rxshiftreg_reg[8]/Q
                         net (fo=2, routed)           0.128     1.738    menu/receiver_unit/RxData[7]
    SLICE_X2Y28          FDRE                                         r  menu/receiver_unit/rxshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.854     1.981    menu/receiver_unit/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  menu/receiver_unit/rxshiftreg_reg[7]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.063     1.545    menu/receiver_unit/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 menu/nolabel_line53/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/nolabel_line53/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.397%)  route 0.144ns (50.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.583     1.466    menu/nolabel_line53/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  menu/nolabel_line53/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  menu/nolabel_line53/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.144     1.752    menu/nolabel_line53/rightshiftreg_reg_n_0_[7]
    SLICE_X3Y22          FDRE                                         r  menu/nolabel_line53/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.853     1.980    menu/nolabel_line53/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  menu/nolabel_line53/rightshiftreg_reg[6]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.055     1.557    menu/nolabel_line53/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.548%)  route 0.321ns (69.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_sync_unit/v_count_reg_reg[1]_replica_1/Q
                         net (fo=11, routed)          0.321     1.907    ats/t1/FontRom/y[1]_repN_1_alias
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.877     2.005    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.710    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  rgb_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.761    cred/rgb_reg[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.806 r  cred/rgb_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    cred_n_10
    SLICE_X2Y19          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121     1.591    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ats/TxData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.336%)  route 0.151ns (41.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.589     1.472    ats/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  ats/TxData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ats/TxData_reg[1]/Q
                         net (fo=2, routed)           0.151     1.788    ats/nolabel_line59/Q[1]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.048     1.836 r  ats/nolabel_line59/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    ats/nolabel_line59/p_0_in[5]
    SLICE_X6Y17          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.856     1.983    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.131     1.615    ats/nolabel_line59/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ats/receiver_unit/samplecounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.190ns (51.873%)  route 0.176ns (48.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.589     1.472    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  ats/receiver_unit/samplecounter_reg[0]/Q
                         net (fo=7, routed)           0.176     1.789    ats/receiver_unit/samplecounter_reg_n_0_[0]
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.049     1.838 r  ats/receiver_unit/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.838    ats/receiver_unit/nextstate_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ats/receiver_unit/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.861     1.988    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  ats/receiver_unit/nextstate_reg/C
                         clock pessimism             -0.478     1.510    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.107     1.617    ats/receiver_unit/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.701%)  route 0.350ns (71.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.560     1.443    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga_sync_unit/v_count_reg_reg[0]_replica_1/Q
                         net (fo=11, routed)          0.350     1.934    ats/t1/FontRom/y[0]_repN_1_alias
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.877     2.005    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.710    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ats/TxData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.589     1.472    ats/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  ats/TxData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ats/TxData_reg[1]/Q
                         net (fo=2, routed)           0.151     1.788    ats/nolabel_line59/Q[1]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  ats/nolabel_line59/rightshiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    ats/nolabel_line59/p_0_in[2]
    SLICE_X6Y17          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.856     1.983    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     1.605    ats/nolabel_line59/rightshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  menu/fight/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  menu/fight/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12  ats/ec1/hitEnemy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y46  ats/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  ats/newHealth_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  ats/newHealth_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  ats/newHealth_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y35  ats/newHealth_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y35  ats/newHealth_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y35  ats/newHealth_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y35  ats/newHealth_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y35  menu/fight/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15   ats/TxData_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15   ats/TxData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15   ats/TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15   ats/TxData_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   ats/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   ats/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   ats/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   ats/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y17   ats/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y17   ats/counter_reg[13]/C



