Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 19:33:56 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_control_sets -verbose -file MyDesign_wrapper_control_sets_placed.rpt
| Design       : MyDesign_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------+------------------+------------------+----------------+
|              Clock Signal             |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------+------------------+------------------+----------------+
|  sysclk_IBUF                          |                            |                  |                1 |              1 |
|  MyDesign_i/multiplexer_4x1_0/U0/out1 |                            |                  |                1 |              4 |
|  MyDesign_i/clock_scaler1_0/U0/clk_o  | MyDesign_i/inverter_0/out1 | rst_IBUF         |                1 |              4 |
|  sysclk_IBUF                          |                            | rst_IBUF         |                7 |             18 |
+---------------------------------------+----------------------------+------------------+------------------+----------------+


