// Seed: 3015062578
module module_0 (
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input id_5
    , id_6,
    input logic id_7,
    output logic id_8,
    input logic id_9
);
  logic id_10 = (id_3);
  assign id_5 = id_7;
  assign id_5 = 1;
  assign id_4 = {1, id_8, id_1 - 1};
  always id_9 = id_8 == id_3[1+:1];
  assign id_10 = 1;
endmodule
