library IEEE;
use IEEE.numeric_bit.all;

architecture alu_test_bench of testbench is
	
	component alu_test IS
		port(Tcode_op : in  unsigned(2 downto 0);
			 Top1     : in  unsigned(15 downto 0);
			 Top2     : in  unsigned(15 downto 0);
			 Toutput  : out unsigned(15 downto 0));
	end component;
	
	SIGNAL Scode_op : unsigned(2 downto 0);
	SIGNAL Sop1     : unsigned(15 downto 0);
	SIGNAL Sop2     : unsigned(15 downto 0);
	SIGNAL Soutput  : unsigned(15 downto 0);
	  
	FOR dut : alu_test USE ENTITY
	work.alu_compo(archi_alu) PORT MAP
	(code_op <= Tcode_op);
	
begin

	dut : alu_test
		port map(Tcode_op => Scode_op,
			     Top1     => Sop1,
			     Top2     => Sop2,
			     Toutput  => Soutput);
	
	PROCESS
		BEGIN
			Scode_op <= "000";
			Sop1 <= "0000000000000001";
			Sop1 <= "0000000000000001";
			
			WAIT FOR 50 ns;
			ASSERT Soutput = "0000000011111111" REPORT "Erreur1" SEVERITY error;
		
		WAIT;
	END PROCESS;
	
end architecture alu_test_bench;
