MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 0
  DestDataType: 0
  ComputeDataType: 0
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: true
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: true
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 0
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 1
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM2
  SolutionIndex: 2
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM2
  SolutionIndex: 3
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM8
  SolutionIndex: 4
  key: [2, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM2
  SolutionIndex: 5
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM2
  SolutionIndex: 6
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 7
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 8
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 9
  key: [2, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 10
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 11
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 12
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 13
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR1_SU32_SUS256_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 14
  key: [1, 16, 0, 1, 1, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 15
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 16
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 17
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 18
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM2
  SolutionIndex: 19
  key: [1, 16, 0, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 1
  LSPB: 1
  LVCA: 64
  LVCB: 64
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM8
  SolutionIndex: 20
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 1
  LSPB: 1
  LVCA: 64
  LVCB: 64
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM8
  SolutionIndex: 21
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 1
  LSPB: 1
  LVCA: 64
  LVCB: 64
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 22
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 1
  LSPB: 1
  LVCA: 64
  LVCB: 64
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 23
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 1
  LSPB: 1
  LVCA: 64
  LVCB: 64
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_GSU1_K1_NLCA1_PLR1_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 24
  key: [1, 32, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM15
  SolutionIndex: 25
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM15
  SolutionIndex: 26
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM8
  SolutionIndex: 27
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM8
  SolutionIndex: 28
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_GSU1_K1_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 29
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 1
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW4_GSU1_K1_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 30
  key: [1, 32, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 31
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 8
  LSPB: 2
  LVCA: 8
  LVCB: 32
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW2_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 32
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 33
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 8
  LSPB: 2
  LVCA: 8
  LVCB: 32
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW2_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 34
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM8
  SolutionIndex: 35
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM8
  SolutionIndex: 36
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 37
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 38
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 39
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 40
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM8
  SolutionIndex: 41
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 42
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7424
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 1
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR1_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 43
  key: [9, 16, 0, 1, 1, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 44
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 8
  LSPB: 2
  LVCA: 8
  LVCB: 32
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW2_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 45
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 46
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 8
  LSPB: 2
  LVCA: 8
  LVCB: 32
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW2_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 47
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM8
  SolutionIndex: 48
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM8
  SolutionIndex: 49
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 50
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 64
  LSPA: 4
  LSPB: 1
  LVCA: 16
  LVCB: 64
  LVPA: 4
  LVPB: 1
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 14848
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 1
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_GSU1_K1_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 51
  key: [9, 16, 0, 1, 9, 64]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.006944444444444444, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.006944444444444444, mt1: 0.015625, cus: 0.009615384615384616}
  trees:
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 244.0, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1861.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 198.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.90234375, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1871.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1402.5, nextIdxLTE: 7, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 326.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 573.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 417.5, nextIdxLTE: 10, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3381.5, nextIdxLTE: 11, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 2960.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1124.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 2405.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7472222149372101, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1247.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9747596383094788, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1233.5, nextIdxLTE: 18, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2557.5, nextIdxLTE: 19, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1155.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 551.0, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3489.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 466.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 446.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8361110985279083, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1245.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 417.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1635.5, nextIdxLTE: 28, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 2987.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 4, threshold: 0.75, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1545.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9252403974533081, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 397.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 34, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 272.5, nextIdxLTE: 35, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1963.5, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 1765.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9201388657093048, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 268.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.996874988079071, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1654.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1645.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 289.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1727.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 1728.5, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 5, threshold: 0.971512109041214, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9712019264698029, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 2913.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 0
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 244.0, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1861.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 198.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.90234375, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1871.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1402.5, nextIdxLTE: 7, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 326.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 573.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 401.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2254.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 3252.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2411.0, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 416.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9590773582458496, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9883680641651154, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 4, threshold: 0.8541666865348816, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9780971109867096, nextIdxLTE: 19, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.8388888835906982, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 4, threshold: 0.984722226858139, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9652777910232544, nextIdxLTE: 22, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 3750.0, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 3055.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2848.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1296.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9326388835906982, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 523.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 4, threshold: 0.949999988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 417.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9987980723381042, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8944444358348846, nextIdxLTE: 32, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9553977251052856, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8319444358348846, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 257.5, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9249799847602844, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 4, threshold: 0.7416666746139526, nextIdxLTE: 37, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 1725.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3063.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2020.0, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.827777773141861, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 2562.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 322.5, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9180555641651154, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1548.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1727.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 1728.5, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 4, threshold: 0.8936507999897003, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 3294.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 1
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.5083333253860474, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.612500011920929, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 5, threshold: 0.8268229067325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.996874988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 34}
    - {featureIdx: 4, threshold: 0.7541666626930237, nextIdxLTE: 8, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9989583194255829, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 354.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1328.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1839.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 228.0, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1474.5, nextIdxLTE: 15, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1454.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9739111959934235, nextIdxLTE: 17, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1274.0, nextIdxLTE: 18, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 2960.0, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2346.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7909722030162811, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2114.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3357.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 413.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3460.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8319444358348846, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1359.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2240.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1420.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 2677.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7930555641651154, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9867559671401978, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9987980723381042, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9698867499828339, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 4, threshold: 0.9052083194255829, nextIdxLTE: 36, nextIdxGT: 57}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: 37, nextIdxGT: 49}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9701562523841858, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9992897808551788, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1785.0, nextIdxLTE: 42, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9827855825424194, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3758.0, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9735862910747528, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8366666436195374, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1795.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 2533.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 552.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1520.0, nextIdxLTE: 50, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 933.5, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1453.0, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.984375, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 845.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8960317671298981, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3294.0, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1645.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1083.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1070.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 2
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.5083333253860474, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.612500011920929, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 5, threshold: 0.8268229067325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.996874988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 34}
    - {featureIdx: 4, threshold: 0.7541666626930237, nextIdxLTE: 8, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9989583194255829, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 354.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9395833313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2724.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 228.0, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1474.5, nextIdxLTE: 15, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1454.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9739111959934235, nextIdxLTE: 17, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1274.0, nextIdxLTE: 18, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 2960.0, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2346.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7909722030162811, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 4, threshold: 0.9458333551883698, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3357.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 413.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3460.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8319444358348846, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1359.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 401.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1420.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 391.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7930555641651154, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9867559671401978, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9987980723381042, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9698867499828339, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 4, threshold: 0.9052083194255829, nextIdxLTE: 36, nextIdxGT: 57}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: 37, nextIdxGT: 49}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9701562523841858, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9992897808551788, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1785.0, nextIdxLTE: 42, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9827855825424194, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9821463525295258, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9735862910747528, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9717633724212646, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1795.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 2533.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 552.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1520.0, nextIdxLTE: 50, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 933.5, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1453.0, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.984375, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1234.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8960317671298981, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3294.0, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9854393005371094, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1083.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1070.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 228.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1992.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 187.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 5, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3272.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 256.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 4, threshold: 0.9833333492279053, nextIdxLTE: 9, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9520323276519775, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9487179517745972, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9149147868156433, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2371.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2864.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1586.0, nextIdxLTE: 16, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 403.5, nextIdxLTE: 17, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1425.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1386.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2740.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2543.5, nextIdxLTE: 21, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 424.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9590773582458496, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9677083194255829, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 4, threshold: 0.8125, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 1384.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9590277969837189, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9626444578170776, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 3358.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1281.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9809857606887817, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9880514740943909, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2571.5, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2196.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2185.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1977.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1654.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 1789.0, nextIdxLTE: 38, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9609375, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9815340936183929, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 317.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1694.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 313.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 4
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5625, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.828125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 36}
    - {featureIdx: 4, threshold: 0.671527773141861, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 232.5, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 231.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1474.0, nextIdxLTE: 11, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1454.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 295.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9385416805744171, nextIdxLTE: 14, nextIdxGT: 19}
    - {featureIdx: 4, threshold: 0.9604166448116302, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8958333432674408, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 312.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 4, threshold: 0.8111111223697662, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9364583194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3508.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3498.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2146.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2211.5, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 4, threshold: 0.7861111164093018, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2960.0, nextIdxLTE: 25, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 2347.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 439.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.859722226858139, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3316.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9637152850627899, nextIdxLTE: 30, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9526041746139526, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1238.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3278.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9987980723381042, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 3743.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9698867499828339, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 4, threshold: 0.9052083194255829, nextIdxLTE: 38, nextIdxGT: 59}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: 39, nextIdxGT: 51}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9701562523841858, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9992897808551788, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1785.0, nextIdxLTE: 44, nextIdxGT: 48}
    - {featureIdx: 5, threshold: 0.9827855825424194, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3758.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9735862910747528, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2574.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1795.5, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 2533.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9862642884254456, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1520.0, nextIdxLTE: 52, nextIdxGT: 56}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1453.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.984375, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1234.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8960317671298981, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3294.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9854393005371094, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1083.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1070.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 5
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5625, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.828125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 37}
    - {featureIdx: 4, threshold: 0.671527773141861, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 226.5, nextIdxLTE: 8, nextIdxGT: 9}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1474.0, nextIdxLTE: 10, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 1454.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 295.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1161.5, nextIdxLTE: 13, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 1030.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 524.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9660437107086182, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9613715410232544, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 478.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1274.0, nextIdxLTE: 19, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.784722238779068, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 325.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 4, threshold: 0.9749999940395355, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 4, threshold: 0.8125, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2991.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2712.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9466145932674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3360.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3031.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8055555522441864, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2823.5, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 403.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9759615361690521, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.797222226858139, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.996874988079071, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3455.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.966856062412262, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7125000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9698867499828339, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 4, threshold: 0.9052083194255829, nextIdxLTE: 39, nextIdxGT: 60}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: 40, nextIdxGT: 52}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9701562523841858, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9992897808551788, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1785.0, nextIdxLTE: 45, nextIdxGT: 49}
    - {featureIdx: 5, threshold: 0.9827855825424194, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9821463525295258, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9735862910747528, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1559.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1795.5, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 2533.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8600000143051147, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1520.0, nextIdxLTE: 53, nextIdxGT: 57}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1453.0, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.984375, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1234.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8960317671298981, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3294.0, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2165.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1083.0, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1070.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 6
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5625, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 5, threshold: 0.828125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2010.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 37}
    - {featureIdx: 4, threshold: 0.671527773141861, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 4, threshold: 0.9270833432674408, nextIdxLTE: 9, nextIdxGT: 34}
    - {featureIdx: 4, threshold: 0.9034722149372101, nextIdxLTE: 10, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9951637089252472, nextIdxLTE: 11, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.7930555641651154, nextIdxLTE: 12, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 1335.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1404.5, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 334.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3710.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 3725.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 226.5, nextIdxLTE: 18, nextIdxGT: 19}
    - {featureIdx: 4, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9754807949066162, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1476.5, nextIdxLTE: 21, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1450.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1057.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9302556812763214, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 293.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9558035731315613, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 403.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 4, threshold: 0.8986110985279083, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.797222226858139, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1770.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 415.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 1102.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1238.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 376.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 362.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1307.5, nextIdxLTE: 38, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 775.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9993749856948853, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1305.0, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 986.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9693287014961243, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9710491299629211, nextIdxLTE: 44, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 1067.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9812541306018829, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9833148121833801, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 895.5, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 911.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 4, threshold: 0.8895833194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9013888835906982, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9711574018001556, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 5, threshold: 0.9716163873672485, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 2778.5, nextIdxLTE: 55, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 2513.0, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 5, threshold: 0.9791872501373291, nextIdxLTE: 57, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 2678.0, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1917.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8416666388511658, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8137499988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8988095223903656, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 1586.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 7
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 19}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2620.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.6833333373069763, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2395.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.7369791567325592, nextIdxLTE: 7, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 67.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.7239583432674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1045.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3731.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3693.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2818.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 2835.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.981249988079071, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1577.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 3270.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.859375, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1839.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: 52}
    - {featureIdx: 4, threshold: 0.671527773141861, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.894345223903656, nextIdxLTE: 22, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 1522.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1149.5, nextIdxLTE: 24, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 2346.0, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 494.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9191964268684387, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1266.5, nextIdxLTE: 28, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 325.0, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 483.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8291666507720947, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 2422.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2251.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.987500011920929, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 3195.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1929.0, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1777.0, nextIdxLTE: 38, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 335.0, nextIdxLTE: 39, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 1725.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9243100583553314, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 1730.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 338.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9385416805744171, nextIdxLTE: 44, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 357.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.827777773141861, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.96875, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 407.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3985.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9713723957538605, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 277.0, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 2919.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9698867499828339, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 456.5, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9510416686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1344.5, nextIdxLTE: 56, nextIdxGT: 67}
    - {featureIdx: 1, threshold: 771.0, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 986.5, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9141666889190674, nextIdxLTE: 59, nextIdxGT: 64}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 916.5, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 878.0, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1234.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 5, threshold: 0.986990749835968, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9710028171539307, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 2283.5, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2234.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2761.5, nextIdxLTE: 68, nextIdxGT: 80}
    - {featureIdx: 1, threshold: 818.0, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9823794066905975, nextIdxLTE: 70, nextIdxGT: 78}
    - {featureIdx: 5, threshold: 0.9816105663776398, nextIdxLTE: 71, nextIdxGT: 77}
    - {featureIdx: 2, threshold: 2728.5, nextIdxLTE: 72, nextIdxGT: 76}
    - {featureIdx: 0, threshold: 1759.0, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 1, threshold: 781.5, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8678571581840515, nextIdxLTE: 75, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2571.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9722321331501007, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9775000214576721, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8416666388511658, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8262499868869781, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9013888835906982, nextIdxLTE: 81, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 0, threshold: 1524.5, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 0, threshold: 1908.0, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 2, threshold: 3542.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 8
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 50}
    - {featureIdx: 4, threshold: 0.47083333134651184, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 17}
    - {featureIdx: 4, threshold: 0.9166666567325592, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2747.0, nextIdxLTE: 5, nextIdxGT: 8}
    - {featureIdx: 4, threshold: 0.7166666686534882, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1265.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 2395.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5083333253860474, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 1577.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1045.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2835.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2818.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3855.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 76.5, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 2003.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.671527773141861, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.894345223903656, nextIdxLTE: 19, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 2271.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9191964268684387, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1149.5, nextIdxLTE: 22, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 524.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9660437107086182, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9613715410232544, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1266.5, nextIdxLTE: 26, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 325.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 483.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8291666507720947, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2422.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2251.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.987500011920929, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9466145932674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1929.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1777.0, nextIdxLTE: 36, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 335.0, nextIdxLTE: 37, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 1725.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9243100583553314, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1730.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 338.5, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9385416805744171, nextIdxLTE: 42, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9249799847602844, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.827777773141861, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.96875, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 407.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3985.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9713723957538605, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 277.0, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 4, threshold: 0.8333333432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9698867499828339, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 456.5, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9510416686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1344.5, nextIdxLTE: 54, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 771.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 986.5, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9141666889190674, nextIdxLTE: 57, nextIdxGT: 62}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 916.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 878.0, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1234.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 5, threshold: 0.986990749835968, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9710028171539307, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 4, threshold: 0.9906249940395355, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 1069.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2761.5, nextIdxLTE: 66, nextIdxGT: 78}
    - {featureIdx: 1, threshold: 818.0, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9823794066905975, nextIdxLTE: 68, nextIdxGT: 76}
    - {featureIdx: 5, threshold: 0.9816105663776398, nextIdxLTE: 69, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 2728.5, nextIdxLTE: 70, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 1759.0, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 1, threshold: 781.5, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 547.0, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1917.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1761.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8416666388511658, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 521.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9013888835906982, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8913359642028809, nextIdxLTE: -1, nextIdxGT: 80}
    - {featureIdx: 0, threshold: 1524.5, nextIdxLTE: -2, nextIdxGT: 81}
    - {featureIdx: 0, threshold: 1908.0, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 3, threshold: 7.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 9
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2699.0, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.9583333432674408, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 6.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.6666666567325592, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 7, threshold: 0.8875000178813934, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1725.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 10
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3054.5, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.3708333373069763, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2330.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 62.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 63.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 48.0, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1976.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.5291666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.7265625, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 11
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3054.5, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.3708333373069763, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 20.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1413.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9609375, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1397.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 48.0, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1976.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 2013.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 61.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 12
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3054.5, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.3708333373069763, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 20.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1413.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9609375, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1397.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 48.0, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1976.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.5291666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 61.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 13
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 25.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3147.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 44.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2699.0, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 6.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 66.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.6666666567325592, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 7, threshold: 0.8875000178813934, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.5583333373069763, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.4541666656732559, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 15
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2699.0, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 6.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 66.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.6666666567325592, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 7, threshold: 0.8875000178813934, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 38.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.4541666656732559, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 16
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2487.0, nextIdxLTE: 2, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 62.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.4625000059604645, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 44.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3303.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 38.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2020.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 17
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3054.5, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1413.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 20.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2181.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2705.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 38.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 51.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 61.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 48.0, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1976.5, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.5291666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1313.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 52.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 18
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2644.5, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 59.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.1875, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1633.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.6666666567325592, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.90625, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9166666567325592, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 26.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.734375, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3590.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 19
  - tree:
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.5208333134651184, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 9, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.8828125, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7486979067325592, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1546.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 91.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 9, nextIdxGT: 31}
    - {featureIdx: 9, threshold: 0.7527777850627899, nextIdxLTE: 10, nextIdxGT: 26}
    - {featureIdx: 10, threshold: 0.9219835102558136, nextIdxLTE: 11, nextIdxGT: 16}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 9, threshold: 0.7208333313465118, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1849.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2528.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 359.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 568.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.9992897808551788, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2776.0, nextIdxLTE: 19, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 1254.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 10, threshold: 0.9331430196762085, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 9, threshold: 0.7125000059604645, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2477.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1302.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 889.5, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 918.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 776.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 817.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 813.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9350961446762085, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1973.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 842.0, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1900.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1956.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1069.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 37, nextIdxGT: 42}
    - {featureIdx: 9, threshold: 0.9361111223697662, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 10, threshold: 0.9577985405921936, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1289.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9807692170143127, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.9821313917636871, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 10, threshold: 0.9585937559604645, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 20
  - tree:
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.5208333134651184, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 9, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.8828125, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7486979067325592, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 122.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.6927083432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 9, nextIdxGT: 33}
    - {featureIdx: 9, threshold: 0.7527777850627899, nextIdxLTE: 10, nextIdxGT: 26}
    - {featureIdx: 10, threshold: 0.9219835102558136, nextIdxLTE: 11, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 307.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 9, threshold: 0.7208333313465118, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1849.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2528.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 10, threshold: 0.8610491156578064, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 568.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.9992897808551788, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2776.0, nextIdxLTE: 19, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 1254.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1302.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2555.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 10, threshold: 0.9857165217399597, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2695.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 889.5, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 10, threshold: 0.9567708373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 776.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 778.0, nextIdxLTE: 28, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1973.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3893.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 3897.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 10, threshold: 0.9730769395828247, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 10, threshold: 0.9763393104076385, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 34, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 842.0, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 1900.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 9, threshold: 0.9666666686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1069.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 39, nextIdxGT: 44}
    - {featureIdx: 9, threshold: 0.9361111223697662, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 10, threshold: 0.9577985405921936, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 1289.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9807692170143127, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 10, threshold: 0.9821313917636871, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 3001.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 10, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 21
  - tree:
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.5208333134651184, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 9, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.8828125, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7486979067325592, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 122.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.6614583432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 9, nextIdxGT: 35}
    - {featureIdx: 9, threshold: 0.7236111164093018, nextIdxLTE: 10, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.9219835102558136, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 297.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1849.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9901909530162811, nextIdxLTE: 14, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2140.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 9, threshold: 0.7166666686534882, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 773.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7611111104488373, nextIdxLTE: 19, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1865.0, nextIdxLTE: 20, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1437.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1397.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3635.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 725.5, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 3797.0, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 973.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1871.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1917.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1773.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1775.0, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1920.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1919.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.8805555701255798, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 683.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3059.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 842.0, nextIdxLTE: 37, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1900.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 10, threshold: 0.9496372640132904, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1069.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 41, nextIdxGT: 46}
    - {featureIdx: 9, threshold: 0.9361111223697662, nextIdxLTE: 42, nextIdxGT: 44}
    - {featureIdx: 10, threshold: 0.9577985405921936, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9807692170143127, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 10, threshold: 0.9821313917636871, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 3001.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 10, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 22
  - tree:
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.5208333134651184, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 9, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.8828125, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7486979067325592, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 122.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 91.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 9, nextIdxGT: 36}
    - {featureIdx: 9, threshold: 0.7236111164093018, nextIdxLTE: 10, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.9219835102558136, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 297.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1849.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9901909530162811, nextIdxLTE: 14, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2140.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 9, threshold: 0.7166666686534882, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 773.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7611111104488373, nextIdxLTE: 19, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1865.0, nextIdxLTE: 20, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1437.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1397.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3635.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 10, threshold: 0.9715544879436493, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 918.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1871.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1917.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1615.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1617.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 3097.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9114583432674408, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3088.0, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9657670259475708, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 10, threshold: 0.9680397808551788, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 649.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 37, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 842.0, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 1900.0, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 456.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1069.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 42, nextIdxGT: 47}
    - {featureIdx: 9, threshold: 0.9361111223697662, nextIdxLTE: 43, nextIdxGT: 45}
    - {featureIdx: 10, threshold: 0.9577985405921936, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 3508.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9807692170143127, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 10, threshold: 0.9821313917636871, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 10, threshold: 0.9585937559604645, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 23
  - tree:
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.5208333134651184, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 9, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.8828125, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7486979067325592, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 122.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2028.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 9, nextIdxGT: 34}
    - {featureIdx: 9, threshold: 0.7236111164093018, nextIdxLTE: 10, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.9219835102558136, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 297.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 9, threshold: 0.6944444477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9901909530162811, nextIdxLTE: 14, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2140.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 9, threshold: 0.7166666686534882, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 773.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7611111104488373, nextIdxLTE: 19, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1865.0, nextIdxLTE: 20, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1437.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1397.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3635.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 725.5, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 10, threshold: 0.9715544879436493, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1124.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7747395932674408, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 425.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1917.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1773.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1920.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 674.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 687.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1917.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 35, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 842.0, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 1900.0, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 9, threshold: 0.9666666686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1069.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 40, nextIdxGT: 45}
    - {featureIdx: 9, threshold: 0.9361111223697662, nextIdxLTE: 41, nextIdxGT: 43}
    - {featureIdx: 10, threshold: 0.9577985405921936, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3508.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9807692170143127, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 10, threshold: 0.9821313917636871, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 3001.0, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 10, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 24
  - tree:
    - {featureIdx: 1, threshold: 704.5, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 2197.0, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2129.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.7513889074325562, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2044.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 501.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 496.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1401.0, nextIdxLTE: 9, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 3419.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7569444477558136, nextIdxLTE: 11, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.9308894276618958, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2623.5, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 748.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2102.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 10, threshold: 0.9385141134262085, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9361478388309479, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.970703125, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.9731069803237915, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 1046.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1299.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 1000.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2123.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7937500178813934, nextIdxLTE: 24, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1503.5, nextIdxLTE: 25, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 964.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9951923191547394, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 10, threshold: 0.9988782107830048, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9486111104488373, nextIdxLTE: 29, nextIdxGT: 53}
    - {featureIdx: 9, threshold: 0.8847222328186035, nextIdxLTE: 30, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 906.5, nextIdxLTE: 31, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 2665.5, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 10, threshold: 0.9322201013565063, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 10, threshold: 0.9969951808452606, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1705.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 3725.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.831250011920929, nextIdxLTE: 37, nextIdxGT: 39}
    - {featureIdx: 10, threshold: 0.9380580484867096, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 809.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 811.0, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9591346383094788, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 4052.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2004.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.95556640625, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 1595.5, nextIdxLTE: 45, nextIdxGT: 46}
    - {featureIdx: 10, threshold: 0.99951171875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 936.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9734375178813934, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.859375, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9732142686843872, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 10, threshold: 0.9767856895923615, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 10, threshold: 0.9953640103340149, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 2712.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1831.5, nextIdxLTE: 54, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 847.0, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1761.0, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1716.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3629.5, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1704.5, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 807.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9566406309604645, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9505533874034882, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 25
  - tree:
    - {featureIdx: 1, threshold: 704.5, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 2197.0, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2129.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.7513889074325562, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2044.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 501.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9697265625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1401.0, nextIdxLTE: 9, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2714.0, nextIdxLTE: 10, nextIdxGT: 20}
    - {featureIdx: 9, threshold: 0.7736111283302307, nextIdxLTE: 11, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 748.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 774.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.9595209658145905, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9385141134262085, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.970703125, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 1046.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 9, threshold: 0.859722226858139, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9731069803237915, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 10, threshold: 0.9854213297367096, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1344.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1348.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 979.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.7937500178813934, nextIdxLTE: 24, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1503.5, nextIdxLTE: 25, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 964.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9951923191547394, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 895.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9486111104488373, nextIdxLTE: 29, nextIdxGT: 58}
    - {featureIdx: 9, threshold: 0.8847222328186035, nextIdxLTE: 30, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 906.5, nextIdxLTE: 31, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3725.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.93402299284935, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 9, threshold: 0.8236111104488373, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 10, threshold: 0.9380580484867096, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1837.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.940625011920929, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 10, threshold: 0.9798177182674408, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2387.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 10, threshold: 0.9711538553237915, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 810.5, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 2833.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2004.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 4.5, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9458333253860474, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 3793.5, nextIdxLTE: 46, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 1519.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 1767.5, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.8385416567325592, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1640.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1000.5, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 1023.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1670.0, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4001.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9732142686843872, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 10, threshold: 0.9767856895923615, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 10, threshold: 0.9953640103340149, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 9, threshold: 0.9166666567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1831.5, nextIdxLTE: 59, nextIdxGT: 64}
    - {featureIdx: 1, threshold: 860.0, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 833.0, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9708333313465118, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 1704.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 3317.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9566406309604645, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9505533874034882, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 26
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 875.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 1046.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: 30}
    - {featureIdx: 9, threshold: 0.952777773141861, nextIdxLTE: 5, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2458.0, nextIdxLTE: 6, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 2070.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 2050.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8208333253860474, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1695.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2379.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 672.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 10, threshold: 0.9927455484867096, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3410.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3402.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9718191921710968, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 10, threshold: 0.9746845066547394, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 3239.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.925000011920929, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.6972222030162811, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9884548485279083, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2512.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2574.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 10, threshold: 0.9597756564617157, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 10, threshold: 0.9536458253860474, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9888888895511627, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 847.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9833333194255829, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 9, threshold: 0.9736111164093018, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 760.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.8516666889190674, nextIdxLTE: 31, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 2811.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 3725.0, nextIdxLTE: 33, nextIdxGT: 40}
    - {featureIdx: 9, threshold: 0.778124988079071, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 10, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1569.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 862.5, nextIdxLTE: 37, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 2014.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9734375178813934, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 918.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.7666666507720947, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 1002.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9810267984867096, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 1835.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 840.5, nextIdxLTE: 45, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 1989.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 10, threshold: 0.9585937559604645, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 27
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 875.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 2187.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.952777773141861, nextIdxLTE: 4, nextIdxGT: 34}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 2458.0, nextIdxLTE: 6, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 2070.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 2050.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8208333253860474, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1695.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2379.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1521.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9927455484867096, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9742838442325592, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 501.0, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 2874.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2863.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9180555641651154, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8516666889190674, nextIdxLTE: 19, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2811.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 9, threshold: 0.7666666507720947, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3725.0, nextIdxLTE: 22, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1569.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 10, threshold: 0.9538411498069763, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 1923.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9734375178813934, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 854.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2014.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1002.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9810267984867096, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1835.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9374198615550995, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1989.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2387.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 35, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 2955.5, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 810.5, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 924.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 842.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1428.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3084.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 1825.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9888888895511627, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 10, threshold: 0.9713541567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9585937559604645, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9505533874034882, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 28
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 875.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 10, threshold: 0.9815848171710968, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2762.5, nextIdxLTE: 4, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 735.5, nextIdxLTE: 5, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 647.5, nextIdxLTE: 6, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 638.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.737500011920929, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 0.7055555582046509, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 9, threshold: 0.7236111164093018, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1840.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.8291666507720947, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1689.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.94140625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8472222089767456, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8488889038562775, nextIdxLTE: 17, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 929.5, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 1403.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.6930555403232574, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1253.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1295.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 1377.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 953.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 1011.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.94482421875, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1210.0, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 980.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9479166567325592, nextIdxLTE: 29, nextIdxGT: 36}
    - {featureIdx: 9, threshold: 0.9114583432674408, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2601.0, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2528.5, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 858.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1823.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8708333373069763, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2076.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9453125, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 810.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 2652.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9800480604171753, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3411.0, nextIdxLTE: 42, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 3337.5, nextIdxLTE: 43, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 850.5, nextIdxLTE: 44, nextIdxGT: 54}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 45, nextIdxGT: 51}
    - {featureIdx: 9, threshold: 0.9569444358348846, nextIdxLTE: 46, nextIdxGT: 50}
    - {featureIdx: 9, threshold: 0.6972222030162811, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2941.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 1203.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.955078125, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7927083373069763, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 1763.5, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 753.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3310.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9194444417953491, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3402.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 778.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 1514.0, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 9, threshold: 0.8145833313465118, nextIdxLTE: 61, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 820.5, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 10, threshold: 0.9994791746139526, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 64, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 856.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 29
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 875.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 1046.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2762.5, nextIdxLTE: 4, nextIdxGT: 41}
    - {featureIdx: 9, threshold: 0.8488889038562775, nextIdxLTE: 5, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 744.0, nextIdxLTE: 6, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1597.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 9, threshold: 0.737500011920929, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9475911557674408, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 551.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 573.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8291666507720947, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1686.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 602.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 921.0, nextIdxLTE: 16, nextIdxGT: 21}
    - {featureIdx: 9, threshold: 0.6930555403232574, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 1403.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1377.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9399038255214691, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9296875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2106.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2683.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1487.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2574.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1060.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9624999761581421, nextIdxLTE: 27, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 778.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 9, threshold: 0.9114583432674408, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1824.5, nextIdxLTE: 30, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 933.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 10, threshold: 0.9765625, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1707.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 4.5, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.8895833194255829, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 855.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9736111164093018, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 2608.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2543.0, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2318.0, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2297.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 42, nextIdxGT: 56}
    - {featureIdx: 9, threshold: 0.9624999761581421, nextIdxLTE: 43, nextIdxGT: 49}
    - {featureIdx: 9, threshold: 0.7361111044883728, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2941.0, nextIdxLTE: 45, nextIdxGT: 47}
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 799.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9338727593421936, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9334161877632141, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1882.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9350102841854095, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 10, threshold: 0.9520089328289032, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 3262.5, nextIdxLTE: 53, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 2955.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1507.5, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 973.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8191666603088379, nextIdxLTE: 57, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 3661.0, nextIdxLTE: 58, nextIdxGT: 63}
    - {featureIdx: 9, threshold: 0.8062500059604645, nextIdxLTE: 59, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 2828.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3374.0, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 3177.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3895.0, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 9, threshold: 0.7802083194255829, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 1924.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1524.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 30
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 31
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 32
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 33
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 34
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 35
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 36
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 37
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 38
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 39
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 40
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 41
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 42
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 880.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 43
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 44
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 45
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 46
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 880.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 47
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 48
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 880.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 49
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1904.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 50
  - tree:
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1984.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.9900060892105103, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2702.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2088.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1844.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9913983345031738, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 699.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2019.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 51
  region:
  - type: SizeInRange
    index: 0
    value: {min: 1024, max: 2048}
  - type: SizeInRange
    index: 1
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 3
    value: {min: 2048, max: 4096}
