{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694617796843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694617796844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 09:09:56 2023 " "Processing started: Wed Sep 13 09:09:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694617796844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617796844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aluLab3 -c aluLab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aluLab3 -c aluLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617796844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694617797798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694617797799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_nbits " "Found entity 1: sumador_nbits" {  } { { "sumadorNbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617817991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617817991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorCompleto " "Found entity 1: sumadorCompleto" {  } { { "sumadorCompleto.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617817995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617817995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorCompleto " "Found entity 1: restadorCompleto" {  } { { "restadorCompleto.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617817997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617817997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nbits " "Found entity 1: restador_nbits" {  } { { "restador_nbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion_tb " "Found entity 1: multiplicacion_tb" {  } { { "multiplicacion_tb.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/multiplicacion_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_compuerta " "Found entity 1: and_compuerta" {  } { { "and_compuerta.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/and_compuerta.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_compuerta " "Found entity 1: or_compuerta" {  } { { "or_compuerta.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/or_compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_compuerta " "Found entity 1: xor_compuerta" {  } { { "xor_compuerta.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/xor_compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Dividir.sv(12) " "Verilog HDL information at Dividir.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694617818134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividir.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dividir " "Found entity 1: Dividir" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftBit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_display " "Found entity 1: bin_to_display" {  } { { "bin_to_display.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/bin_to_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617818159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617818159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum_result ALU.sv(34) " "Verilog HDL Implicit Net warning at ALU.sv(34): created implicit net for \"sum_result\"" {  } { { "ALU.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A bin_to_display.sv(6) " "Verilog HDL Implicit Net warning at bin_to_display.sv(6): created implicit net for \"A\"" {  } { { "bin_to_display.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/bin_to_display.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B bin_to_display.sv(7) " "Verilog HDL Implicit Net warning at bin_to_display.sv(7): created implicit net for \"B\"" {  } { { "bin_to_display.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/bin_to_display.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C bin_to_display.sv(8) " "Verilog HDL Implicit Net warning at bin_to_display.sv(8): created implicit net for \"C\"" {  } { { "bin_to_display.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/bin_to_display.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D bin_to_display.sv(9) " "Verilog HDL Implicit Net warning at bin_to_display.sv(9): created implicit net for \"D\"" {  } { { "bin_to_display.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/bin_to_display.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694617818589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacion multiplicacion:multiplier " "Elaborating entity \"multiplicacion\" for hierarchy \"multiplicacion:multiplier\"" {  } { { "ALU.sv" "multiplier" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo modulo:mod_operator " "Elaborating entity \"modulo\" for hierarchy \"modulo:mod_operator\"" {  } { { "ALU.sv" "mod_operator" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_compuerta and_compuerta:and_gate " "Elaborating entity \"and_compuerta\" for hierarchy \"and_compuerta:and_gate\"" {  } { { "ALU.sv" "and_gate" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_compuerta or_compuerta:or_gate " "Elaborating entity \"or_compuerta\" for hierarchy \"or_compuerta:or_gate\"" {  } { { "ALU.sv" "or_gate" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_compuerta xor_compuerta:xor_gate " "Elaborating entity \"xor_compuerta\" for hierarchy \"xor_compuerta:xor_gate\"" {  } { { "ALU.sv" "xor_gate" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbits restador_nbits:subtractor " "Elaborating entity \"restador_nbits\" for hierarchy \"restador_nbits:subtractor\"" {  } { { "ALU.sv" "subtractor" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 restador_nbits.sv(28) " "Verilog HDL assignment warning at restador_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "restador_nbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694617818771 "|ALU_TB|ALU:Alu_TEST|restador_nbits:subtractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 restador_nbits.sv(31) " "Verilog HDL assignment warning at restador_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "restador_nbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694617818772 "|ALU_TB|ALU:Alu_TEST|restador_nbits:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorCompleto restador_nbits:subtractor\|restadorCompleto:generateRestador\[0\].f " "Elaborating entity \"restadorCompleto\" for hierarchy \"restador_nbits:subtractor\|restadorCompleto:generateRestador\[0\].f\"" {  } { { "restador_nbits.sv" "generateRestador\[0\].f" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dividir Dividir:divider " "Elaborating entity \"Dividir\" for hierarchy \"Dividir:divider\"" {  } { { "ALU.sv" "divider" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempDivisor Dividir.sv(7) " "Verilog HDL or VHDL warning at Dividir.sv(7): object \"tempDivisor\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694617818804 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempDividendo Dividir.sv(7) " "Verilog HDL or VHDL warning at Dividir.sv(7): object \"tempDividendo\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694617818805 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uno Dividir.sv(9) " "Verilog HDL or VHDL warning at Dividir.sv(9): object \"uno\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694617818805 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cero Dividir.sv(9) " "Verilog HDL or VHDL warning at Dividir.sv(9): object \"cero\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694617818805 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Dividir.sv(26) " "Verilog HDL assignment warning at Dividir.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694617818805 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift Dividir.sv(12) " "Verilog HDL Always Construct warning at Dividir.sv(12): inferring latch(es) for variable \"Shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694617818805 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ShiftRight:shifter " "Elaborating entity \"ShiftRight\" for hierarchy \"ShiftRight:shifter\"" {  } { { "ALU.sv" "shifter" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818807 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 ShiftRight.sv(17) " "Verilog HDL Always Construct warning at ShiftRight.sv(17): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "ShiftRight.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftRight.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694617818809 "|ALU_TB|ALU:Alu_TEST|ShiftRight:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftBit ShiftRight:shifter\|ShiftBit:CrearShift\[0\].sll " "Elaborating entity \"ShiftBit\" for hierarchy \"ShiftRight:shifter\|ShiftBit:CrearShift\[0\].sll\"" {  } { { "ShiftRight.sv" "CrearShift\[0\].sll" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftRight.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_nbits sumador_nbits:adder " "Elaborating entity \"sumador_nbits\" for hierarchy \"sumador_nbits:adder\"" {  } { { "ALU.sv" "adder" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sumadorNbits.sv(25) " "Verilog HDL assignment warning at sumadorNbits.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "sumadorNbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorNbits.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694617818843 "|ALU_TB|ALU:Alu_TEST|sumador_nbits:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorCompleto sumador_nbits:adder\|sumadorCompleto:generateSumador\[0\].sum_instance_i " "Elaborating entity \"sumadorCompleto\" for hierarchy \"sumador_nbits:adder\|sumadorCompleto:generateSumador\[0\].sum_instance_i\"" {  } { { "sumadorNbits.sv" "generateSumador\[0\].sum_instance_i" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorNbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_display bin_to_display:dis1 " "Elaborating entity \"bin_to_display\" for hierarchy \"bin_to_display:dis1\"" {  } { { "ALU.sv" "dis1" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617818850 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo:mod_operator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo:mod_operator\|Mod0\"" {  } { { "modulo.sv" "Mod0" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/modulo.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694617821708 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Dividir:divider\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Dividir:divider\|Div0\"" {  } { { "Dividir.sv" "Div0" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694617821708 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1694617821708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo:mod_operator\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"modulo:mod_operator\|lpm_divide:Mod0\"" {  } { { "modulo.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/modulo.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617822123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo:mod_operator\|lpm_divide:Mod0 " "Instantiated megafunction \"modulo:mod_operator\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822123 ""}  } { { "modulo.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/modulo.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694617822123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617822346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617822346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617822376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617822376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617822402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617822402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dividir:divider\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Dividir:divider\|lpm_divide:Div0\"" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617822491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dividir:divider\|lpm_divide:Div0 " "Instantiated megafunction \"Dividir:divider\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694617822491 ""}  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694617822491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694617822599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617822599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694617822978 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694617823749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/output_files/aluLab3.map.smsg " "Generated suppressed messages file E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/output_files/aluLab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617825569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694617826952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694617826952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694617828526 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694617828526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694617828526 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1694617828526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694617828526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694617828575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 09:10:28 2023 " "Processing ended: Wed Sep 13 09:10:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694617828575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694617828575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694617828575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694617828575 ""}
