INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/add3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add3bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sh_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
