// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kmeans_HH_
#define _kmeans_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1.h"
#include "kmeans_fdiv_32ns_32ns_32_16_1.h"
#include "kmeans_sitofp_32ns_32_6_1.h"
#include "kmeans_fptrunc_64ns_32_2_1.h"
#include "kmeans_fpext_32ns_64_2_1.h"
#include "kmeans_fcmp_32ns_32ns_1_2_1.h"
#include "kmeans_dadd_64ns_64ns_64_5_full_dsp_1.h"
#include "kmeans_mux_42_32_1_1.h"
#include "kmeans_X.h"
#include "kmeans_CONTROL_BUS_s_axi.h"
#include "kmeans_INPUT_r_m_axi.h"
#include "kmeans_OUTPUT_r_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_INPUT_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_R_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_R_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct kmeans : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_INPUT_r_AWVALID;
    sc_in< sc_logic > m_axi_INPUT_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_R_ADDR_WIDTH> > m_axi_INPUT_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_R_ID_WIDTH> > m_axi_INPUT_r_AWID;
    sc_out< sc_lv<8> > m_axi_INPUT_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_R_AWUSER_WIDTH> > m_axi_INPUT_r_AWUSER;
    sc_out< sc_logic > m_axi_INPUT_r_WVALID;
    sc_in< sc_logic > m_axi_INPUT_r_WREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_R_DATA_WIDTH> > m_axi_INPUT_r_WDATA;
    sc_out< sc_uint<C_M_AXI_INPUT_R_DATA_WIDTH/8> > m_axi_INPUT_r_WSTRB;
    sc_out< sc_logic > m_axi_INPUT_r_WLAST;
    sc_out< sc_uint<C_M_AXI_INPUT_R_ID_WIDTH> > m_axi_INPUT_r_WID;
    sc_out< sc_uint<C_M_AXI_INPUT_R_WUSER_WIDTH> > m_axi_INPUT_r_WUSER;
    sc_out< sc_logic > m_axi_INPUT_r_ARVALID;
    sc_in< sc_logic > m_axi_INPUT_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_R_ADDR_WIDTH> > m_axi_INPUT_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_R_ID_WIDTH> > m_axi_INPUT_r_ARID;
    sc_out< sc_lv<8> > m_axi_INPUT_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_R_ARUSER_WIDTH> > m_axi_INPUT_r_ARUSER;
    sc_in< sc_logic > m_axi_INPUT_r_RVALID;
    sc_out< sc_logic > m_axi_INPUT_r_RREADY;
    sc_in< sc_uint<C_M_AXI_INPUT_R_DATA_WIDTH> > m_axi_INPUT_r_RDATA;
    sc_in< sc_logic > m_axi_INPUT_r_RLAST;
    sc_in< sc_uint<C_M_AXI_INPUT_R_ID_WIDTH> > m_axi_INPUT_r_RID;
    sc_in< sc_uint<C_M_AXI_INPUT_R_RUSER_WIDTH> > m_axi_INPUT_r_RUSER;
    sc_in< sc_lv<2> > m_axi_INPUT_r_RRESP;
    sc_in< sc_logic > m_axi_INPUT_r_BVALID;
    sc_out< sc_logic > m_axi_INPUT_r_BREADY;
    sc_in< sc_lv<2> > m_axi_INPUT_r_BRESP;
    sc_in< sc_uint<C_M_AXI_INPUT_R_ID_WIDTH> > m_axi_INPUT_r_BID;
    sc_in< sc_uint<C_M_AXI_INPUT_R_BUSER_WIDTH> > m_axi_INPUT_r_BUSER;
    sc_out< sc_logic > m_axi_OUTPUT_r_AWVALID;
    sc_in< sc_logic > m_axi_OUTPUT_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_ADDR_WIDTH> > m_axi_OUTPUT_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_ID_WIDTH> > m_axi_OUTPUT_r_AWID;
    sc_out< sc_lv<8> > m_axi_OUTPUT_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_OUTPUT_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_OUTPUT_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_OUTPUT_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_OUTPUT_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_OUTPUT_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_OUTPUT_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_OUTPUT_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_AWUSER_WIDTH> > m_axi_OUTPUT_r_AWUSER;
    sc_out< sc_logic > m_axi_OUTPUT_r_WVALID;
    sc_in< sc_logic > m_axi_OUTPUT_r_WREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_DATA_WIDTH> > m_axi_OUTPUT_r_WDATA;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_DATA_WIDTH/8> > m_axi_OUTPUT_r_WSTRB;
    sc_out< sc_logic > m_axi_OUTPUT_r_WLAST;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_ID_WIDTH> > m_axi_OUTPUT_r_WID;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_WUSER_WIDTH> > m_axi_OUTPUT_r_WUSER;
    sc_out< sc_logic > m_axi_OUTPUT_r_ARVALID;
    sc_in< sc_logic > m_axi_OUTPUT_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_ADDR_WIDTH> > m_axi_OUTPUT_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_ID_WIDTH> > m_axi_OUTPUT_r_ARID;
    sc_out< sc_lv<8> > m_axi_OUTPUT_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_OUTPUT_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_OUTPUT_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_OUTPUT_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_OUTPUT_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_OUTPUT_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_OUTPUT_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_OUTPUT_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT_R_ARUSER_WIDTH> > m_axi_OUTPUT_r_ARUSER;
    sc_in< sc_logic > m_axi_OUTPUT_r_RVALID;
    sc_out< sc_logic > m_axi_OUTPUT_r_RREADY;
    sc_in< sc_uint<C_M_AXI_OUTPUT_R_DATA_WIDTH> > m_axi_OUTPUT_r_RDATA;
    sc_in< sc_logic > m_axi_OUTPUT_r_RLAST;
    sc_in< sc_uint<C_M_AXI_OUTPUT_R_ID_WIDTH> > m_axi_OUTPUT_r_RID;
    sc_in< sc_uint<C_M_AXI_OUTPUT_R_RUSER_WIDTH> > m_axi_OUTPUT_r_RUSER;
    sc_in< sc_lv<2> > m_axi_OUTPUT_r_RRESP;
    sc_in< sc_logic > m_axi_OUTPUT_r_BVALID;
    sc_out< sc_logic > m_axi_OUTPUT_r_BREADY;
    sc_in< sc_lv<2> > m_axi_OUTPUT_r_BRESP;
    sc_in< sc_uint<C_M_AXI_OUTPUT_R_ID_WIDTH> > m_axi_OUTPUT_r_BID;
    sc_in< sc_uint<C_M_AXI_OUTPUT_R_BUSER_WIDTH> > m_axi_OUTPUT_r_BUSER;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const8;
    sc_signal< sc_lv<5> > ap_var_for_const9;


    // Module declarations
    kmeans(sc_module_name name);
    SC_HAS_PROCESS(kmeans);

    ~kmeans();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kmeans_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* kmeans_CONTROL_BUS_s_axi_U;
    kmeans_INPUT_r_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_INPUT_R_ID_WIDTH,C_M_AXI_INPUT_R_ADDR_WIDTH,C_M_AXI_INPUT_R_DATA_WIDTH,C_M_AXI_INPUT_R_AWUSER_WIDTH,C_M_AXI_INPUT_R_ARUSER_WIDTH,C_M_AXI_INPUT_R_WUSER_WIDTH,C_M_AXI_INPUT_R_RUSER_WIDTH,C_M_AXI_INPUT_R_BUSER_WIDTH,C_M_AXI_INPUT_R_USER_VALUE,C_M_AXI_INPUT_R_PROT_VALUE,C_M_AXI_INPUT_R_CACHE_VALUE>* kmeans_INPUT_r_m_axi_U;
    kmeans_OUTPUT_r_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_OUTPUT_R_ID_WIDTH,C_M_AXI_OUTPUT_R_ADDR_WIDTH,C_M_AXI_OUTPUT_R_DATA_WIDTH,C_M_AXI_OUTPUT_R_AWUSER_WIDTH,C_M_AXI_OUTPUT_R_ARUSER_WIDTH,C_M_AXI_OUTPUT_R_WUSER_WIDTH,C_M_AXI_OUTPUT_R_RUSER_WIDTH,C_M_AXI_OUTPUT_R_BUSER_WIDTH,C_M_AXI_OUTPUT_R_USER_VALUE,C_M_AXI_OUTPUT_R_PROT_VALUE,C_M_AXI_OUTPUT_R_CACHE_VALUE>* kmeans_OUTPUT_r_m_axi_U;
    kmeans_X* X_U;
    kmeans_X* Y_U;
    kmeans_X* cluster_U;
    kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1;
    kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U2;
    kmeans_fdiv_32ns_32ns_32_16_1<1,16,32,32,32>* kmeans_fdiv_32ns_32ns_32_16_1_U3;
    kmeans_sitofp_32ns_32_6_1<1,6,32,32>* kmeans_sitofp_32ns_32_6_1_U4;
    kmeans_fptrunc_64ns_32_2_1<1,2,64,32>* kmeans_fptrunc_64ns_32_2_1_U5;
    kmeans_fpext_32ns_64_2_1<1,2,32,64>* kmeans_fpext_32ns_64_2_1_U6;
    kmeans_fpext_32ns_64_2_1<1,2,32,64>* kmeans_fpext_32ns_64_2_1_U7;
    kmeans_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* kmeans_fcmp_32ns_32ns_1_2_1_U8;
    kmeans_dadd_64ns_64ns_64_5_full_dsp_1<1,5,64,64,64>* kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9;
    kmeans_mux_42_32_1_1<1,1,32,32,32,32,2,32>* kmeans_mux_42_32_1_1_U10;
    kmeans_mux_42_32_1_1<1,1,32,32,32,32,2,32>* kmeans_mux_42_32_1_1_U11;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<112> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > in_X_prot;
    sc_signal< sc_lv<32> > in_Y_prot;
    sc_signal< sc_lv<32> > in_X;
    sc_signal< sc_lv<32> > in_Y;
    sc_signal< sc_lv<32> > out_cluster;
    sc_signal< sc_logic > INPUT_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > INPUT_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1521;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln25_reg_1507;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln28_reg_1616;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln27_reg_1559;
    sc_signal< sc_logic > OUTPUT_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > icmp_ln36_fu_957_p2;
    sc_signal< sc_logic > OUTPUT_r_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > icmp_ln75_reg_1942;
    sc_signal< sc_lv<1> > icmp_ln75_reg_1942_pp4_iter1_reg;
    sc_signal< sc_logic > OUTPUT_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state120;
    sc_signal< sc_logic > INPUT_r_AWREADY;
    sc_signal< sc_logic > INPUT_r_WREADY;
    sc_signal< sc_logic > INPUT_r_ARVALID;
    sc_signal< sc_logic > INPUT_r_ARREADY;
    sc_signal< sc_lv<32> > INPUT_r_ARADDR;
    sc_signal< sc_lv<32> > INPUT_r_ARLEN;
    sc_signal< sc_logic > INPUT_r_RVALID;
    sc_signal< sc_logic > INPUT_r_RREADY;
    sc_signal< sc_lv<32> > INPUT_r_RDATA;
    sc_signal< sc_logic > INPUT_r_RLAST;
    sc_signal< sc_lv<1> > INPUT_r_RID;
    sc_signal< sc_lv<1> > INPUT_r_RUSER;
    sc_signal< sc_lv<2> > INPUT_r_RRESP;
    sc_signal< sc_logic > INPUT_r_BVALID;
    sc_signal< sc_lv<2> > INPUT_r_BRESP;
    sc_signal< sc_lv<1> > INPUT_r_BID;
    sc_signal< sc_lv<1> > INPUT_r_BUSER;
    sc_signal< sc_logic > OUTPUT_r_AWVALID;
    sc_signal< sc_logic > OUTPUT_r_AWREADY;
    sc_signal< sc_logic > OUTPUT_r_WVALID;
    sc_signal< sc_logic > OUTPUT_r_WREADY;
    sc_signal< sc_logic > OUTPUT_r_ARREADY;
    sc_signal< sc_logic > OUTPUT_r_RVALID;
    sc_signal< sc_lv<32> > OUTPUT_r_RDATA;
    sc_signal< sc_logic > OUTPUT_r_RLAST;
    sc_signal< sc_lv<1> > OUTPUT_r_RID;
    sc_signal< sc_lv<1> > OUTPUT_r_RUSER;
    sc_signal< sc_lv<2> > OUTPUT_r_RRESP;
    sc_signal< sc_logic > OUTPUT_r_BVALID;
    sc_signal< sc_logic > OUTPUT_r_BREADY;
    sc_signal< sc_lv<2> > OUTPUT_r_BRESP;
    sc_signal< sc_lv<1> > OUTPUT_r_BID;
    sc_signal< sc_lv<1> > OUTPUT_r_BUSER;
    sc_signal< sc_lv<8> > phi_ln25_reg_430;
    sc_signal< sc_lv<8> > phi_ln25_reg_430_pp0_iter1_reg;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > phi_ln26_reg_442;
    sc_signal< sc_lv<8> > phi_ln26_reg_442_pp1_iter1_reg;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<3> > phi_ln27_reg_454;
    sc_signal< sc_lv<3> > phi_ln28_reg_465;
    sc_signal< sc_lv<8> > phi_ln75_reg_615;
    sc_signal< sc_lv<32> > X_q0;
    sc_signal< sc_lv<32> > reg_689;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<32> > Y_q0;
    sc_signal< sc_lv<32> > reg_694;
    sc_signal< sc_lv<30> > out_cluster9_reg_1452;
    sc_signal< sc_lv<30> > in_Y7_reg_1457;
    sc_signal< sc_lv<30> > in_X5_reg_1462;
    sc_signal< sc_lv<30> > in_Y_prot3_reg_1467;
    sc_signal< sc_lv<30> > in_X_prot1_reg_1472;
    sc_signal< sc_lv<32> > OUTPUT_addr_reg_1483;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > INPUT_addr_reg_1489;
    sc_signal< sc_lv<32> > INPUT_addr_2_reg_1495;
    sc_signal< sc_lv<32> > INPUT_addr_3_reg_1501;
    sc_signal< sc_lv<1> > icmp_ln25_fu_795_p2;
    sc_signal< sc_lv<1> > icmp_ln25_reg_1507_pp0_iter1_reg;
    sc_signal< sc_lv<8> > add_ln25_fu_801_p2;
    sc_signal< sc_lv<8> > add_ln25_reg_1511;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > INPUT_addr_1_read_reg_1516;
    sc_signal< sc_lv<1> > icmp_ln26_fu_812_p2;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1521_pp1_iter1_reg;
    sc_signal< sc_lv<8> > add_ln26_fu_818_p2;
    sc_signal< sc_lv<8> > add_ln26_reg_1525;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > INPUT_addr_read_reg_1530;
    sc_signal< sc_lv<1> > icmp_ln27_fu_829_p2;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<3> > add_ln27_fu_835_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > trunc_ln27_fu_841_p1;
    sc_signal< sc_lv<2> > trunc_ln27_reg_1568;
    sc_signal< sc_lv<32> > X_prot_3_1_load_reg_1572;
    sc_signal< sc_lv<32> > X_prot_3_3_load_reg_1577;
    sc_signal< sc_lv<32> > X_prot_3_4_load_reg_1582;
    sc_signal< sc_lv<32> > X_prot_3_5_load_reg_1587;
    sc_signal< sc_lv<1> > icmp_ln28_fu_877_p2;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<3> > add_ln28_fu_883_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<2> > trunc_ln28_fu_889_p1;
    sc_signal< sc_lv<2> > trunc_ln28_reg_1625;
    sc_signal< sc_lv<32> > Y_prot_3_1_load_reg_1629;
    sc_signal< sc_lv<32> > Y_prot_3_3_load_reg_1634;
    sc_signal< sc_lv<32> > Y_prot_3_4_load_reg_1639;
    sc_signal< sc_lv<32> > Y_prot_3_5_load_reg_1644;
    sc_signal< bool > ap_block_state41_io;
    sc_signal< sc_lv<4> > it_fu_963_p2;
    sc_signal< sc_lv<4> > it_reg_1709;
    sc_signal< sc_lv<8> > j_fu_975_p2;
    sc_signal< sc_lv<8> > j_reg_1717;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<64> > zext_ln45_fu_981_p1;
    sc_signal< sc_lv<64> > zext_ln45_reg_1722;
    sc_signal< sc_lv<1> > icmp_ln38_fu_969_p2;
    sc_signal< sc_lv<32> > zext_ln43_fu_987_p1;
    sc_signal< sc_lv<32> > zext_ln43_reg_1737;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<3> > i_fu_997_p2;
    sc_signal< sc_lv<3> > i_reg_1745;
    sc_signal< sc_lv<32> > x1_assign_fu_1007_p6;
    sc_signal< sc_lv<32> > x1_assign_reg_1750;
    sc_signal< sc_lv<1> > icmp_ln43_fu_991_p2;
    sc_signal< sc_lv<32> > y1_assign_fu_1021_p6;
    sc_signal< sc_lv<32> > y1_assign_reg_1755;
    sc_signal< sc_lv<32> > grp_fu_626_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_1760;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > grp_fu_630_p2;
    sc_signal< sc_lv<32> > tmp_7_i_reg_1765;
    sc_signal< sc_lv<63> > trunc_ln368_fu_1039_p1;
    sc_signal< sc_lv<63> > trunc_ln368_reg_1770;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<63> > trunc_ln368_1_fu_1047_p1;
    sc_signal< sc_lv<63> > trunc_ln368_1_reg_1775;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<64> > grp_fu_661_p2;
    sc_signal< sc_lv<64> > tmp_i_20_reg_1790;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<32> > grp_fu_647_p1;
    sc_signal< sc_lv<32> > distance_reg_1795;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<32> > min_distance_1_fu_1158_p3;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > belonging_cluster_in_2_fu_1165_p3;
    sc_signal< sc_lv<32> > zext_ln56_fu_1172_p1;
    sc_signal< sc_lv<32> > zext_ln56_reg_1812;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<3> > i_2_fu_1182_p2;
    sc_signal< sc_lv<3> > i_2_reg_1820;
    sc_signal< sc_lv<8> > j_2_fu_1194_p2;
    sc_signal< sc_lv<8> > j_2_reg_1828;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<1> > icmp_ln62_fu_1188_p2;
    sc_signal< sc_lv<1> > icmp_ln90_fu_1207_p2;
    sc_signal< sc_lv<1> > icmp_ln90_reg_1848;
    sc_signal< sc_lv<1> > icmp_ln63_fu_1213_p2;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1852;
    sc_signal< sc_lv<32> > size_1_fu_1224_p3;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_lv<32> > X_clus_1_fu_1231_p3;
    sc_signal< sc_lv<32> > Y_clus_1_fu_1238_p3;
    sc_signal< sc_lv<32> > grp_fu_642_p1;
    sc_signal< sc_lv<32> > tmp_i1_reg_1874;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<32> > grp_fu_636_p2;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_lv<2> > trunc_ln70_fu_1245_p1;
    sc_signal< sc_lv<2> > trunc_ln70_reg_1884;
    sc_signal< sc_lv<1> > icmp_ln70_fu_1249_p2;
    sc_signal< sc_lv<1> > icmp_ln70_reg_1891;
    sc_signal< sc_logic > ap_CS_fsm_state90;
    sc_signal< sc_lv<1> > icmp_ln70_1_fu_1262_p2;
    sc_signal< sc_lv<1> > icmp_ln70_1_reg_1897;
    sc_signal< sc_lv<1> > icmp_ln70_2_fu_1275_p2;
    sc_signal< sc_lv<1> > icmp_ln70_2_reg_1904;
    sc_signal< sc_lv<32> > X_prot_3_12_fu_1280_p3;
    sc_signal< sc_lv<32> > X_prot_3_12_reg_1912;
    sc_signal< sc_lv<32> > X_prot_3_15_fu_1304_p3;
    sc_signal< sc_lv<32> > X_prot_3_15_reg_1917;
    sc_signal< sc_lv<32> > X_prot_3_17_fu_1320_p3;
    sc_signal< sc_lv<32> > X_prot_3_17_reg_1922;
    sc_signal< sc_lv<32> > X_prot_3_18_fu_1328_p3;
    sc_signal< sc_lv<32> > X_prot_3_18_reg_1927;
    sc_signal< sc_lv<32> > tmp_i2_reg_1932;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_logic > ap_CS_fsm_state111;
    sc_signal< sc_lv<1> > icmp_ln75_fu_1435_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state113_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state114_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state115_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state115_io;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<8> > add_ln75_fu_1441_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > cluster_q0;
    sc_signal< sc_lv<32> > cluster_load_reg_1956;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state113;
    sc_signal< sc_lv<7> > X_address0;
    sc_signal< sc_logic > X_ce0;
    sc_signal< sc_logic > X_we0;
    sc_signal< sc_lv<7> > Y_address0;
    sc_signal< sc_logic > Y_ce0;
    sc_signal< sc_logic > Y_we0;
    sc_signal< sc_lv<7> > cluster_address0;
    sc_signal< sc_logic > cluster_ce0;
    sc_signal< sc_logic > cluster_we0;
    sc_signal< sc_lv<8> > ap_phi_mux_phi_ln25_phi_fu_434_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_phi_ln26_phi_fu_446_p4;
    sc_signal< sc_lv<4> > it_0_reg_476;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<1> > icmp_ln56_fu_1176_p2;
    sc_signal< sc_lv<8> > j_0_reg_487;
    sc_signal< sc_lv<3> > belonging_cluster_in_reg_498;
    sc_signal< sc_lv<32> > min_distance_0_reg_509;
    sc_signal< sc_lv<32> > belonging_cluster_in_1_reg_521;
    sc_signal< sc_lv<3> > i_1_reg_534;
    sc_signal< sc_logic > ap_CS_fsm_state112;
    sc_signal< sc_lv<8> > j_1_reg_546;
    sc_signal< sc_lv<32> > ap_phi_mux_taille_assign_phi_fu_561_p4;
    sc_signal< sc_lv<32> > taille_assign_reg_557;
    sc_signal< sc_lv<32> > somme_assign_reg_569;
    sc_signal< sc_lv<32> > somme_assign_1_reg_581;
    sc_signal< sc_lv<32> > X_prot_3_19_reg_593;
    sc_signal< sc_lv<32> > Y_prot_3_19_reg_604;
    sc_signal< sc_lv<64> > zext_ln25_fu_807_p1;
    sc_signal< sc_lv<64> > zext_ln26_fu_824_p1;
    sc_signal< sc_lv<64> > zext_ln63_fu_1200_p1;
    sc_signal< sc_lv<64> > zext_ln75_fu_1447_p1;
    sc_signal< sc_lv<64> > empty_6_fu_749_p1;
    sc_signal< sc_lv<64> > empty_fu_759_p1;
    sc_signal< sc_lv<64> > empty_5_fu_768_p1;
    sc_signal< sc_lv<64> > empty_7_fu_777_p1;
    sc_signal< sc_lv<64> > empty_8_fu_786_p1;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< sc_lv<32> > X_prot_3_1_fu_194;
    sc_signal< sc_lv<32> > X_prot_3_3_fu_198;
    sc_signal< sc_lv<32> > X_prot_3_4_fu_202;
    sc_signal< sc_lv<32> > X_prot_3_5_fu_206;
    sc_signal< sc_lv<32> > Y_prot_3_1_fu_210;
    sc_signal< sc_lv<32> > Y_prot_3_3_fu_214;
    sc_signal< sc_lv<32> > Y_prot_3_4_fu_218;
    sc_signal< sc_lv<32> > Y_prot_3_5_fu_222;
    sc_signal< sc_lv<32> > X_prot_3_7_fu_226;
    sc_signal< sc_lv<32> > X_prot_3_8_fu_230;
    sc_signal< sc_lv<32> > X_prot_3_9_fu_234;
    sc_signal< sc_lv<32> > X_prot_3_2_fu_238;
    sc_signal< sc_lv<32> > Y_prot_3_6_fu_242;
    sc_signal< sc_lv<32> > Y_prot_3_18_fu_1408_p3;
    sc_signal< sc_lv<32> > Y_prot_3_7_fu_246;
    sc_signal< sc_lv<32> > Y_prot_3_17_fu_1401_p3;
    sc_signal< sc_lv<32> > Y_prot_3_8_fu_250;
    sc_signal< sc_lv<32> > Y_prot_3_15_fu_1387_p3;
    sc_signal< sc_lv<32> > Y_prot_3_2_fu_254;
    sc_signal< sc_lv<32> > Y_prot_3_12_fu_1366_p3;
    sc_signal< sc_lv<32> > grp_fu_626_p0;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<32> > grp_fu_630_p0;
    sc_signal< sc_lv<32> > grp_fu_636_p0;
    sc_signal< sc_lv<32> > grp_fu_636_p1;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_CS_fsm_state96;
    sc_signal< sc_lv<32> > grp_fu_642_p0;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<64> > grp_fu_661_p0;
    sc_signal< sc_lv<64> > grp_fu_661_p1;
    sc_signal< sc_lv<2> > trunc_ln45_fu_1003_p1;
    sc_signal< sc_lv<64> > grp_fu_650_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_1035_p1;
    sc_signal< sc_lv<64> > grp_fu_653_p1;
    sc_signal< sc_lv<64> > p_Val2_1_fu_1043_p1;
    sc_signal< sc_lv<64> > p_Result_s_fu_1051_p3;
    sc_signal< sc_lv<64> > p_Result_1_fu_1063_p3;
    sc_signal< sc_lv<32> > bitcast_ln46_fu_1075_p1;
    sc_signal< sc_lv<32> > bitcast_ln46_1_fu_1092_p1;
    sc_signal< sc_lv<8> > tmp_fu_1078_p4;
    sc_signal< sc_lv<23> > trunc_ln46_fu_1088_p1;
    sc_signal< sc_lv<1> > icmp_ln46_1_fu_1116_p2;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1110_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_1096_p4;
    sc_signal< sc_lv<23> > trunc_ln46_1_fu_1106_p1;
    sc_signal< sc_lv<1> > icmp_ln46_3_fu_1134_p2;
    sc_signal< sc_lv<1> > icmp_ln46_2_fu_1128_p2;
    sc_signal< sc_lv<1> > or_ln46_fu_1122_p2;
    sc_signal< sc_lv<1> > or_ln46_1_fu_1140_p2;
    sc_signal< sc_lv<1> > and_ln46_fu_1146_p2;
    sc_signal< sc_lv<1> > grp_fu_656_p2;
    sc_signal< sc_lv<1> > and_ln46_1_fu_1152_p2;
    sc_signal< sc_lv<32> > size_fu_1218_p2;
    sc_signal< sc_lv<32> > X_prot_3_fu_1254_p3;
    sc_signal< sc_lv<32> > X_prot_3_11_fu_1267_p3;
    sc_signal< sc_lv<32> > X_prot_3_13_fu_1288_p3;
    sc_signal< sc_lv<32> > X_prot_3_14_fu_1296_p3;
    sc_signal< sc_lv<32> > X_prot_3_16_fu_1312_p3;
    sc_signal< sc_lv<32> > Y_prot_3_fu_1352_p3;
    sc_signal< sc_lv<32> > Y_prot_3_11_fu_1359_p3;
    sc_signal< sc_lv<32> > Y_prot_3_13_fu_1373_p3;
    sc_signal< sc_lv<32> > Y_prot_3_14_fu_1380_p3;
    sc_signal< sc_lv<32> > Y_prot_3_16_fu_1394_p3;
    sc_signal< sc_lv<2> > grp_fu_626_opcode;
    sc_signal< sc_lv<2> > grp_fu_630_opcode;
    sc_signal< sc_lv<112> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<112> ap_ST_fsm_state1;
    static const sc_lv<112> ap_ST_fsm_state2;
    static const sc_lv<112> ap_ST_fsm_state3;
    static const sc_lv<112> ap_ST_fsm_state4;
    static const sc_lv<112> ap_ST_fsm_state5;
    static const sc_lv<112> ap_ST_fsm_state6;
    static const sc_lv<112> ap_ST_fsm_state7;
    static const sc_lv<112> ap_ST_fsm_state8;
    static const sc_lv<112> ap_ST_fsm_pp0_stage0;
    static const sc_lv<112> ap_ST_fsm_state12;
    static const sc_lv<112> ap_ST_fsm_state13;
    static const sc_lv<112> ap_ST_fsm_state14;
    static const sc_lv<112> ap_ST_fsm_state15;
    static const sc_lv<112> ap_ST_fsm_state16;
    static const sc_lv<112> ap_ST_fsm_state17;
    static const sc_lv<112> ap_ST_fsm_state18;
    static const sc_lv<112> ap_ST_fsm_pp1_stage0;
    static const sc_lv<112> ap_ST_fsm_state22;
    static const sc_lv<112> ap_ST_fsm_state23;
    static const sc_lv<112> ap_ST_fsm_state24;
    static const sc_lv<112> ap_ST_fsm_state25;
    static const sc_lv<112> ap_ST_fsm_state26;
    static const sc_lv<112> ap_ST_fsm_state27;
    static const sc_lv<112> ap_ST_fsm_state28;
    static const sc_lv<112> ap_ST_fsm_pp2_stage0;
    static const sc_lv<112> ap_ST_fsm_state31;
    static const sc_lv<112> ap_ST_fsm_state32;
    static const sc_lv<112> ap_ST_fsm_state33;
    static const sc_lv<112> ap_ST_fsm_state34;
    static const sc_lv<112> ap_ST_fsm_state35;
    static const sc_lv<112> ap_ST_fsm_state36;
    static const sc_lv<112> ap_ST_fsm_state37;
    static const sc_lv<112> ap_ST_fsm_pp3_stage0;
    static const sc_lv<112> ap_ST_fsm_state40;
    static const sc_lv<112> ap_ST_fsm_state41;
    static const sc_lv<112> ap_ST_fsm_state42;
    static const sc_lv<112> ap_ST_fsm_state43;
    static const sc_lv<112> ap_ST_fsm_state44;
    static const sc_lv<112> ap_ST_fsm_state45;
    static const sc_lv<112> ap_ST_fsm_state46;
    static const sc_lv<112> ap_ST_fsm_state47;
    static const sc_lv<112> ap_ST_fsm_state48;
    static const sc_lv<112> ap_ST_fsm_state49;
    static const sc_lv<112> ap_ST_fsm_state50;
    static const sc_lv<112> ap_ST_fsm_state51;
    static const sc_lv<112> ap_ST_fsm_state52;
    static const sc_lv<112> ap_ST_fsm_state53;
    static const sc_lv<112> ap_ST_fsm_state54;
    static const sc_lv<112> ap_ST_fsm_state55;
    static const sc_lv<112> ap_ST_fsm_state56;
    static const sc_lv<112> ap_ST_fsm_state57;
    static const sc_lv<112> ap_ST_fsm_state58;
    static const sc_lv<112> ap_ST_fsm_state59;
    static const sc_lv<112> ap_ST_fsm_state60;
    static const sc_lv<112> ap_ST_fsm_state61;
    static const sc_lv<112> ap_ST_fsm_state62;
    static const sc_lv<112> ap_ST_fsm_state63;
    static const sc_lv<112> ap_ST_fsm_state64;
    static const sc_lv<112> ap_ST_fsm_state65;
    static const sc_lv<112> ap_ST_fsm_state66;
    static const sc_lv<112> ap_ST_fsm_state67;
    static const sc_lv<112> ap_ST_fsm_state68;
    static const sc_lv<112> ap_ST_fsm_state69;
    static const sc_lv<112> ap_ST_fsm_state70;
    static const sc_lv<112> ap_ST_fsm_state71;
    static const sc_lv<112> ap_ST_fsm_state72;
    static const sc_lv<112> ap_ST_fsm_state73;
    static const sc_lv<112> ap_ST_fsm_state74;
    static const sc_lv<112> ap_ST_fsm_state75;
    static const sc_lv<112> ap_ST_fsm_state76;
    static const sc_lv<112> ap_ST_fsm_state77;
    static const sc_lv<112> ap_ST_fsm_state78;
    static const sc_lv<112> ap_ST_fsm_state79;
    static const sc_lv<112> ap_ST_fsm_state80;
    static const sc_lv<112> ap_ST_fsm_state81;
    static const sc_lv<112> ap_ST_fsm_state82;
    static const sc_lv<112> ap_ST_fsm_state83;
    static const sc_lv<112> ap_ST_fsm_state84;
    static const sc_lv<112> ap_ST_fsm_state85;
    static const sc_lv<112> ap_ST_fsm_state86;
    static const sc_lv<112> ap_ST_fsm_state87;
    static const sc_lv<112> ap_ST_fsm_state88;
    static const sc_lv<112> ap_ST_fsm_state89;
    static const sc_lv<112> ap_ST_fsm_state90;
    static const sc_lv<112> ap_ST_fsm_state91;
    static const sc_lv<112> ap_ST_fsm_state92;
    static const sc_lv<112> ap_ST_fsm_state93;
    static const sc_lv<112> ap_ST_fsm_state94;
    static const sc_lv<112> ap_ST_fsm_state95;
    static const sc_lv<112> ap_ST_fsm_state96;
    static const sc_lv<112> ap_ST_fsm_state97;
    static const sc_lv<112> ap_ST_fsm_state98;
    static const sc_lv<112> ap_ST_fsm_state99;
    static const sc_lv<112> ap_ST_fsm_state100;
    static const sc_lv<112> ap_ST_fsm_state101;
    static const sc_lv<112> ap_ST_fsm_state102;
    static const sc_lv<112> ap_ST_fsm_state103;
    static const sc_lv<112> ap_ST_fsm_state104;
    static const sc_lv<112> ap_ST_fsm_state105;
    static const sc_lv<112> ap_ST_fsm_state106;
    static const sc_lv<112> ap_ST_fsm_state107;
    static const sc_lv<112> ap_ST_fsm_state108;
    static const sc_lv<112> ap_ST_fsm_state109;
    static const sc_lv<112> ap_ST_fsm_state110;
    static const sc_lv<112> ap_ST_fsm_state111;
    static const sc_lv<112> ap_ST_fsm_state112;
    static const sc_lv<112> ap_ST_fsm_pp4_stage0;
    static const sc_lv<112> ap_ST_fsm_state116;
    static const sc_lv<112> ap_ST_fsm_state117;
    static const sc_lv<112> ap_ST_fsm_state118;
    static const sc_lv<112> ap_ST_fsm_state119;
    static const sc_lv<112> ap_ST_fsm_state120;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6F;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_INPUT_R_USER_VALUE;
    static const int C_M_AXI_INPUT_R_PROT_VALUE;
    static const int C_M_AXI_INPUT_R_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_OUTPUT_R_USER_VALUE;
    static const int C_M_AXI_OUTPUT_R_PROT_VALUE;
    static const int C_M_AXI_OUTPUT_R_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_47C34F80;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_r_ARADDR();
    void thread_INPUT_r_ARLEN();
    void thread_INPUT_r_ARVALID();
    void thread_INPUT_r_RREADY();
    void thread_INPUT_r_blk_n_AR();
    void thread_INPUT_r_blk_n_R();
    void thread_OUTPUT_r_AWVALID();
    void thread_OUTPUT_r_BREADY();
    void thread_OUTPUT_r_WVALID();
    void thread_OUTPUT_r_blk_n_AW();
    void thread_OUTPUT_r_blk_n_B();
    void thread_OUTPUT_r_blk_n_W();
    void thread_X_address0();
    void thread_X_ce0();
    void thread_X_clus_1_fu_1231_p3();
    void thread_X_prot_3_11_fu_1267_p3();
    void thread_X_prot_3_12_fu_1280_p3();
    void thread_X_prot_3_13_fu_1288_p3();
    void thread_X_prot_3_14_fu_1296_p3();
    void thread_X_prot_3_15_fu_1304_p3();
    void thread_X_prot_3_16_fu_1312_p3();
    void thread_X_prot_3_17_fu_1320_p3();
    void thread_X_prot_3_18_fu_1328_p3();
    void thread_X_prot_3_fu_1254_p3();
    void thread_X_we0();
    void thread_Y_address0();
    void thread_Y_ce0();
    void thread_Y_clus_1_fu_1238_p3();
    void thread_Y_prot_3_11_fu_1359_p3();
    void thread_Y_prot_3_12_fu_1366_p3();
    void thread_Y_prot_3_13_fu_1373_p3();
    void thread_Y_prot_3_14_fu_1380_p3();
    void thread_Y_prot_3_15_fu_1387_p3();
    void thread_Y_prot_3_16_fu_1394_p3();
    void thread_Y_prot_3_17_fu_1401_p3();
    void thread_Y_prot_3_18_fu_1408_p3();
    void thread_Y_prot_3_fu_1352_p3();
    void thread_Y_we0();
    void thread_add_ln25_fu_801_p2();
    void thread_add_ln26_fu_818_p2();
    void thread_add_ln27_fu_835_p2();
    void thread_add_ln28_fu_883_p2();
    void thread_add_ln75_fu_1441_p2();
    void thread_and_ln46_1_fu_1152_p2();
    void thread_and_ln46_fu_1146_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state111();
    void thread_ap_CS_fsm_state112();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state120();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state90();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state96();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state113_pp4_stage0_iter0();
    void thread_ap_block_state114_pp4_stage0_iter1();
    void thread_ap_block_state115_io();
    void thread_ap_block_state115_pp4_stage0_iter2();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state29_pp2_stage0_iter0();
    void thread_ap_block_state30_pp2_stage0_iter1();
    void thread_ap_block_state38_pp3_stage0_iter0();
    void thread_ap_block_state39_pp3_stage0_iter1();
    void thread_ap_block_state41_io();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp4_exit_iter0_state113();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_phi_ln25_phi_fu_434_p4();
    void thread_ap_phi_mux_phi_ln26_phi_fu_446_p4();
    void thread_ap_phi_mux_taille_assign_phi_fu_561_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_belonging_cluster_in_2_fu_1165_p3();
    void thread_bitcast_ln46_1_fu_1092_p1();
    void thread_bitcast_ln46_fu_1075_p1();
    void thread_cluster_address0();
    void thread_cluster_ce0();
    void thread_cluster_we0();
    void thread_empty_5_fu_768_p1();
    void thread_empty_6_fu_749_p1();
    void thread_empty_7_fu_777_p1();
    void thread_empty_8_fu_786_p1();
    void thread_empty_fu_759_p1();
    void thread_grp_fu_626_opcode();
    void thread_grp_fu_626_p0();
    void thread_grp_fu_630_opcode();
    void thread_grp_fu_630_p0();
    void thread_grp_fu_636_p0();
    void thread_grp_fu_636_p1();
    void thread_grp_fu_642_p0();
    void thread_grp_fu_661_p0();
    void thread_grp_fu_661_p1();
    void thread_i_2_fu_1182_p2();
    void thread_i_fu_997_p2();
    void thread_icmp_ln25_fu_795_p2();
    void thread_icmp_ln26_fu_812_p2();
    void thread_icmp_ln27_fu_829_p2();
    void thread_icmp_ln28_fu_877_p2();
    void thread_icmp_ln36_fu_957_p2();
    void thread_icmp_ln38_fu_969_p2();
    void thread_icmp_ln43_fu_991_p2();
    void thread_icmp_ln46_1_fu_1116_p2();
    void thread_icmp_ln46_2_fu_1128_p2();
    void thread_icmp_ln46_3_fu_1134_p2();
    void thread_icmp_ln46_fu_1110_p2();
    void thread_icmp_ln56_fu_1176_p2();
    void thread_icmp_ln62_fu_1188_p2();
    void thread_icmp_ln63_fu_1213_p2();
    void thread_icmp_ln70_1_fu_1262_p2();
    void thread_icmp_ln70_2_fu_1275_p2();
    void thread_icmp_ln70_fu_1249_p2();
    void thread_icmp_ln75_fu_1435_p2();
    void thread_icmp_ln90_fu_1207_p2();
    void thread_it_fu_963_p2();
    void thread_j_2_fu_1194_p2();
    void thread_j_fu_975_p2();
    void thread_min_distance_1_fu_1158_p3();
    void thread_or_ln46_1_fu_1140_p2();
    void thread_or_ln46_fu_1122_p2();
    void thread_p_Result_1_fu_1063_p3();
    void thread_p_Result_s_fu_1051_p3();
    void thread_p_Val2_1_fu_1043_p1();
    void thread_p_Val2_s_fu_1035_p1();
    void thread_size_1_fu_1224_p3();
    void thread_size_fu_1218_p2();
    void thread_tmp_6_fu_1096_p4();
    void thread_tmp_fu_1078_p4();
    void thread_trunc_ln27_fu_841_p1();
    void thread_trunc_ln28_fu_889_p1();
    void thread_trunc_ln368_1_fu_1047_p1();
    void thread_trunc_ln368_fu_1039_p1();
    void thread_trunc_ln45_fu_1003_p1();
    void thread_trunc_ln46_1_fu_1106_p1();
    void thread_trunc_ln46_fu_1088_p1();
    void thread_trunc_ln70_fu_1245_p1();
    void thread_zext_ln25_fu_807_p1();
    void thread_zext_ln26_fu_824_p1();
    void thread_zext_ln43_fu_987_p1();
    void thread_zext_ln45_fu_981_p1();
    void thread_zext_ln56_fu_1172_p1();
    void thread_zext_ln63_fu_1200_p1();
    void thread_zext_ln75_fu_1447_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
