
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000060c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080007a4  080007ac  000017ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080007a4  080007a4  000017ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080007a4  080007a4  000017ac  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080007a4  080007ac  000017ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080007a4  080007a4  000017a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080007a8  080007a8  000017a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000017ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080007ac  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080007ac  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000017ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   000007c1  00000000  00000000  000017dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000024d  00000000  00000000  00001f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000d0  00000000  00000000  000021f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000096  00000000  00000000  000022c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dbd9  00000000  00000000  00002356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000009e4  00000000  00000000  0000ff2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004fa21  00000000  00000000  00010913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00060334  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002bc  00000000  00000000  00060378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00060634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800078c 	.word	0x0800078c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	0800078c 	.word	0x0800078c

080001d8 <main>:

// Checking/Testing Car Functions
void CK_Car_Servo(void);

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	SystemClock_Init(); // Selecting HSE 25MHz
 80001dc:	f000 f814 	bl	8000208 <SystemClock_Init>

	B_LED_Init();
 80001e0:	f000 f84e 	bl	8000280 <B_LED_Init>
	Btn_Init();
 80001e4:	f000 f87c 	bl	80002e0 <Btn_Init>

	Motor_TIM1_PWM_Init();			// Motor PWM init
 80001e8:	f000 f8e6 	bl	80003b8 <Motor_TIM1_PWM_Init>
	Motor_TIM1_PWM_SetDutyCycle(50);  // 50% duty cycle
 80001ec:	2032      	movs	r0, #50	@ 0x32
 80001ee:	f000 f961 	bl	80004b4 <Motor_TIM1_PWM_SetDutyCycle>

	Servo_TIM2_PWM_Init();			// Motor PWM init
 80001f2:	f000 f97f 	bl	80004f4 <Servo_TIM2_PWM_Init>
	Servo_TIM2_PWM_SetDutyCycle(2);  // 5% duty cycle
 80001f6:	2002      	movs	r0, #2
 80001f8:	f000 fa00 	bl	80005fc <Servo_TIM2_PWM_SetDutyCycle>

	UART1_Init();
 80001fc:	f000 fa1e 	bl	800063c <UART1_Init>

	while(1)
	{
		CK_LED_Blink();
 8000200:	f000 fa66 	bl	80006d0 <CK_LED_Blink>
 8000204:	e7fc      	b.n	8000200 <main+0x28>
	...

08000208 <SystemClock_Init>:
	}
}


void SystemClock_Init(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
   // Enable HSE
   RCC->CR |= RCC_CR_HSEON;
 800020c:	4b1a      	ldr	r3, [pc, #104]	@ (8000278 <SystemClock_Init+0x70>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a19      	ldr	r2, [pc, #100]	@ (8000278 <SystemClock_Init+0x70>)
 8000212:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000216:	6013      	str	r3, [r2, #0]
   while (!(RCC->CR & RCC_CR_HSERDY)) { /* Wait until ready */ }
 8000218:	bf00      	nop
 800021a:	4b17      	ldr	r3, [pc, #92]	@ (8000278 <SystemClock_Init+0x70>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000222:	2b00      	cmp	r3, #0
 8000224:	d0f9      	beq.n	800021a <SystemClock_Init+0x12>

   // Set Flash latency for 25 MHz (0 WS is fine)
   FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_0WS;
 8000226:	4b15      	ldr	r3, [pc, #84]	@ (800027c <SystemClock_Init+0x74>)
 8000228:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800022c:	601a      	str	r2, [r3, #0]

   // Set AHB, APB1, and APB2 prescalers = 1
   RCC->CFGR &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);
 800022e:	4b12      	ldr	r3, [pc, #72]	@ (8000278 <SystemClock_Init+0x70>)
 8000230:	689b      	ldr	r3, [r3, #8]
 8000232:	4a11      	ldr	r2, [pc, #68]	@ (8000278 <SystemClock_Init+0x70>)
 8000234:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000238:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800023c:	6093      	str	r3, [r2, #8]
   RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV1 | RCC_CFGR_PPRE2_DIV1;
 800023e:	4b0e      	ldr	r3, [pc, #56]	@ (8000278 <SystemClock_Init+0x70>)
 8000240:	4a0d      	ldr	r2, [pc, #52]	@ (8000278 <SystemClock_Init+0x70>)
 8000242:	689b      	ldr	r3, [r3, #8]
 8000244:	6093      	str	r3, [r2, #8]

   // Select HSE as system clock
   RCC->CFGR &= ~RCC_CFGR_SW;
 8000246:	4b0c      	ldr	r3, [pc, #48]	@ (8000278 <SystemClock_Init+0x70>)
 8000248:	689b      	ldr	r3, [r3, #8]
 800024a:	4a0b      	ldr	r2, [pc, #44]	@ (8000278 <SystemClock_Init+0x70>)
 800024c:	f023 0303 	bic.w	r3, r3, #3
 8000250:	6093      	str	r3, [r2, #8]
   RCC->CFGR |= RCC_CFGR_SW_HSE;
 8000252:	4b09      	ldr	r3, [pc, #36]	@ (8000278 <SystemClock_Init+0x70>)
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	4a08      	ldr	r2, [pc, #32]	@ (8000278 <SystemClock_Init+0x70>)
 8000258:	f043 0301 	orr.w	r3, r3, #1
 800025c:	6093      	str	r3, [r2, #8]

   // Wait until HSE is used as system clock
   while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSE) { /* Wait */ }
 800025e:	bf00      	nop
 8000260:	4b05      	ldr	r3, [pc, #20]	@ (8000278 <SystemClock_Init+0x70>)
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	f003 030c 	and.w	r3, r3, #12
 8000268:	2b04      	cmp	r3, #4
 800026a:	d1f9      	bne.n	8000260 <SystemClock_Init+0x58>
}
 800026c:	bf00      	nop
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	40023800 	.word	0x40023800
 800027c:	40023c00 	.word	0x40023c00

08000280 <B_LED_Init>:

void B_LED_Init(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; 	// Enable GPIOA clock
 8000284:	4b14      	ldr	r3, [pc, #80]	@ (80002d8 <B_LED_Init+0x58>)
 8000286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000288:	4a13      	ldr	r2, [pc, #76]	@ (80002d8 <B_LED_Init+0x58>)
 800028a:	f043 0304 	orr.w	r3, r3, #4
 800028e:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOC->MODER &= ~(3U << (B_LED * 2));	// Clear reg
 8000290:	4b12      	ldr	r3, [pc, #72]	@ (80002dc <B_LED_Init+0x5c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a11      	ldr	r2, [pc, #68]	@ (80002dc <B_LED_Init+0x5c>)
 8000296:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800029a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (1U << (B_LED * 2));  	// Output mode
 800029c:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <B_LED_Init+0x5c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <B_LED_Init+0x5c>)
 80002a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80002a6:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~(1U << B_LED);		// Push-pull
 80002a8:	4b0c      	ldr	r3, [pc, #48]	@ (80002dc <B_LED_Init+0x5c>)
 80002aa:	685b      	ldr	r3, [r3, #4]
 80002ac:	4a0b      	ldr	r2, [pc, #44]	@ (80002dc <B_LED_Init+0x5c>)
 80002ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80002b2:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR &= ~(3U << (B_LED * 2));	// No pull-up or pull-down
 80002b4:	4b09      	ldr	r3, [pc, #36]	@ (80002dc <B_LED_Init+0x5c>)
 80002b6:	68db      	ldr	r3, [r3, #12]
 80002b8:	4a08      	ldr	r2, [pc, #32]	@ (80002dc <B_LED_Init+0x5c>)
 80002ba:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80002be:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= (1<<B_LED);				// LED off
 80002c0:	4b06      	ldr	r3, [pc, #24]	@ (80002dc <B_LED_Init+0x5c>)
 80002c2:	695b      	ldr	r3, [r3, #20]
 80002c4:	4a05      	ldr	r2, [pc, #20]	@ (80002dc <B_LED_Init+0x5c>)
 80002c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002ca:	6153      	str	r3, [r2, #20]
}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	40023800 	.word	0x40023800
 80002dc:	40020800 	.word	0x40020800

080002e0 <Btn_Init>:

void Btn_Init(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
   RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80002e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000320 <Btn_Init+0x40>)
 80002e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000320 <Btn_Init+0x40>)
 80002ea:	f043 0301 	orr.w	r3, r3, #1
 80002ee:	6313      	str	r3, [r2, #48]	@ 0x30
   GPIOA->MODER &= ~(3U << (Btn * 2));    // 00: Input mode
 80002f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000324 <Btn_Init+0x44>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000324 <Btn_Init+0x44>)
 80002f6:	f023 0303 	bic.w	r3, r3, #3
 80002fa:	6013      	str	r3, [r2, #0]
   GPIOA->PUPDR &= ~(3U << (Btn * 2));    // Clear reg
 80002fc:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <Btn_Init+0x44>)
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	4a08      	ldr	r2, [pc, #32]	@ (8000324 <Btn_Init+0x44>)
 8000302:	f023 0303 	bic.w	r3, r3, #3
 8000306:	60d3      	str	r3, [r2, #12]
   GPIOA->PUPDR |= (1U << (Btn * 2));    // Pull-up config
 8000308:	4b06      	ldr	r3, [pc, #24]	@ (8000324 <Btn_Init+0x44>)
 800030a:	68db      	ldr	r3, [r3, #12]
 800030c:	4a05      	ldr	r2, [pc, #20]	@ (8000324 <Btn_Init+0x44>)
 800030e:	f043 0301 	orr.w	r3, r3, #1
 8000312:	60d3      	str	r3, [r2, #12]
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	40020000 	.word	0x40020000

08000328 <TIM3_Delay>:

void TIM3_Delay(uint16_t delay_ms)
{
 8000328:	b480      	push	{r7}
 800032a:	b085      	sub	sp, #20
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	80fb      	strh	r3, [r7, #6]
	 RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000332:	4b1f      	ldr	r3, [pc, #124]	@ (80003b0 <TIM3_Delay+0x88>)
 8000334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000336:	4a1e      	ldr	r2, [pc, #120]	@ (80003b0 <TIM3_Delay+0x88>)
 8000338:	f043 0302 	orr.w	r3, r3, #2
 800033c:	6413      	str	r3, [r2, #64]	@ 0x40

	 uint32_t prescaler = (SysClk / 1000) - 1;	// Timer clock = 1 KHz or 1ms
 800033e:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 8000342:	60fb      	str	r3, [r7, #12]
	 TIM3->PSC = prescaler - 1;					// Prescaler update
 8000344:	4a1b      	ldr	r2, [pc, #108]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	3b01      	subs	r3, #1
 800034a:	6293      	str	r3, [r2, #40]	@ 0x28

	 TIM3->ARR = delay_ms - 1;   			// Auto-reload 1 second delay (1ms * 999)
 800034c:	88fb      	ldrh	r3, [r7, #6]
 800034e:	1e5a      	subs	r2, r3, #1
 8000350:	4b18      	ldr	r3, [pc, #96]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000352:	62da      	str	r2, [r3, #44]	@ 0x2c
	 TIM3->CNT = 0;							// Reset the counter
 8000354:	4b17      	ldr	r3, [pc, #92]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000356:	2200      	movs	r2, #0
 8000358:	625a      	str	r2, [r3, #36]	@ 0x24
	 TIM3->EGR |= (1 << 0);  				// Event generation
 800035a:	4b16      	ldr	r3, [pc, #88]	@ (80003b4 <TIM3_Delay+0x8c>)
 800035c:	695b      	ldr	r3, [r3, #20]
 800035e:	4a15      	ldr	r2, [pc, #84]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000360:	f043 0301 	orr.w	r3, r3, #1
 8000364:	6153      	str	r3, [r2, #20]

	 TIM3->SR &= ~ (1 << 0);  				// Clear update interrupt flag
 8000366:	4b13      	ldr	r3, [pc, #76]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000368:	691b      	ldr	r3, [r3, #16]
 800036a:	4a12      	ldr	r2, [pc, #72]	@ (80003b4 <TIM3_Delay+0x8c>)
 800036c:	f023 0301 	bic.w	r3, r3, #1
 8000370:	6113      	str	r3, [r2, #16]
	 TIM3->CR1 |= (1 << 0); 				// Enable Timer
 8000372:	4b10      	ldr	r3, [pc, #64]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a0f      	ldr	r2, [pc, #60]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000378:	f043 0301 	orr.w	r3, r3, #1
 800037c:	6013      	str	r3, [r2, #0]

	 while (!(TIM3->SR & (1 << 0))){} 		// Until UIF NEQ 1
 800037e:	bf00      	nop
 8000380:	4b0c      	ldr	r3, [pc, #48]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000382:	691b      	ldr	r3, [r3, #16]
 8000384:	f003 0301 	and.w	r3, r3, #1
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0f9      	beq.n	8000380 <TIM3_Delay+0x58>
	 TIM3->SR &= ~(1 << 0); 				//UIF is cleared manually
 800038c:	4b09      	ldr	r3, [pc, #36]	@ (80003b4 <TIM3_Delay+0x8c>)
 800038e:	691b      	ldr	r3, [r3, #16]
 8000390:	4a08      	ldr	r2, [pc, #32]	@ (80003b4 <TIM3_Delay+0x8c>)
 8000392:	f023 0301 	bic.w	r3, r3, #1
 8000396:	6113      	str	r3, [r2, #16]
	 TIM3->CR1 &= ~(1 << 0); 				//CEN is cleared
 8000398:	4b06      	ldr	r3, [pc, #24]	@ (80003b4 <TIM3_Delay+0x8c>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a05      	ldr	r2, [pc, #20]	@ (80003b4 <TIM3_Delay+0x8c>)
 800039e:	f023 0301 	bic.w	r3, r3, #1
 80003a2:	6013      	str	r3, [r2, #0]
}
 80003a4:	bf00      	nop
 80003a6:	3714      	adds	r7, #20
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr
 80003b0:	40023800 	.word	0x40023800
 80003b4:	40000400 	.word	0x40000400

080003b8 <Motor_TIM1_PWM_Init>:

void Motor_TIM1_PWM_Init(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
  // Enable clocks for GPIOA and TIM1
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80003be:	4b3a      	ldr	r3, [pc, #232]	@ (80004a8 <Motor_TIM1_PWM_Init+0xf0>)
 80003c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c2:	4a39      	ldr	r2, [pc, #228]	@ (80004a8 <Motor_TIM1_PWM_Init+0xf0>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6313      	str	r3, [r2, #48]	@ 0x30
  RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80003ca:	4b37      	ldr	r3, [pc, #220]	@ (80004a8 <Motor_TIM1_PWM_Init+0xf0>)
 80003cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003ce:	4a36      	ldr	r2, [pc, #216]	@ (80004a8 <Motor_TIM1_PWM_Init+0xf0>)
 80003d0:	f043 0301 	orr.w	r3, r3, #1
 80003d4:	6453      	str	r3, [r2, #68]	@ 0x44

  // Configure Motor(PA8) as Alternate Function(AF1)
  GPIOA->MODER &= ~(3U << (Motor * 2));		// Clear register
 80003d6:	4b35      	ldr	r3, [pc, #212]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4a34      	ldr	r2, [pc, #208]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003dc:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80003e0:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |=  (2U << (Motor * 2));       	// Alternate function
 80003e2:	4b32      	ldr	r3, [pc, #200]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4a31      	ldr	r2, [pc, #196]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003ec:	6013      	str	r3, [r2, #0]
  GPIOA->OTYPER &= ~(1U << Motor);            	// Push-pull
 80003ee:	4b2f      	ldr	r3, [pc, #188]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	4a2e      	ldr	r2, [pc, #184]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80003f8:	6053      	str	r3, [r2, #4]
  GPIOA->OSPEEDR |= (3U << (Motor * 2));      	// Very high speed
 80003fa:	4b2c      	ldr	r3, [pc, #176]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 80003fc:	689b      	ldr	r3, [r3, #8]
 80003fe:	4a2b      	ldr	r2, [pc, #172]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 8000400:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000404:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[1] &= ~(0xFU << 0);				// Clear register
 8000406:	4b29      	ldr	r3, [pc, #164]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 8000408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800040a:	4a28      	ldr	r2, [pc, #160]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 800040c:	f023 030f 	bic.w	r3, r3, #15
 8000410:	6253      	str	r3, [r2, #36]	@ 0x24
  GPIOA->AFR[1] |=  (1U << 0);            		// AF1 TIM1_CH1
 8000412:	4b26      	ldr	r3, [pc, #152]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 8000414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000416:	4a25      	ldr	r2, [pc, #148]	@ (80004ac <Motor_TIM1_PWM_Init+0xf4>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6253      	str	r3, [r2, #36]	@ 0x24

  // Timer configuration
  // Timer frequency = sysclk / (PSC+1) / (ARR+1)
  uint32_t prescaler = (SysClk / 1000000) - 1;			// Timer clock = 1 MHz
 800041e:	2318      	movs	r3, #24
 8000420:	607b      	str	r3, [r7, #4]
  uint32_t period = (1000000 / Motor_PWM_Freq) - 1;	// ARR
 8000422:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000426:	603b      	str	r3, [r7, #0]
  TIM1->PSC = prescaler;								// Prescaler update
 8000428:	4a21      	ldr	r2, [pc, #132]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6293      	str	r3, [r2, #40]	@ 0x28
  TIM1->ARR = period;									// ARR update
 800042e:	4a20      	ldr	r2, [pc, #128]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIM1->CCR1 = period / 2;  							// default 50% duty cycle
 8000434:	4a1e      	ldr	r2, [pc, #120]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	085b      	lsrs	r3, r3, #1
 800043a:	6353      	str	r3, [r2, #52]	@ 0x34

  // PWM mode 1, preload enable
  TIM1->CCMR1 &= ~(7U << 4);			// Clear reg
 800043c:	4b1c      	ldr	r3, [pc, #112]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a1b      	ldr	r2, [pc, #108]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000446:	6193      	str	r3, [r2, #24]
  TIM1->CCMR1 |= (6U << 4);        	// OC1M = PWM mode 1
 8000448:	4b19      	ldr	r3, [pc, #100]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	4a18      	ldr	r2, [pc, #96]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800044e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000452:	6193      	str	r3, [r2, #24]
  TIM1->CCMR1 |= TIM_CCMR1_OC1PE;    	// Preload enable
 8000454:	4b16      	ldr	r3, [pc, #88]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a15      	ldr	r2, [pc, #84]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800045a:	f043 0308 	orr.w	r3, r3, #8
 800045e:	6193      	str	r3, [r2, #24]

  // Enable CH1 output only (no complementary output)
  TIM1->CCER = 0;				// Clear register
 8000460:	4b13      	ldr	r3, [pc, #76]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000462:	2200      	movs	r2, #0
 8000464:	621a      	str	r2, [r3, #32]
  TIM1->CCER |= TIM_CCER_CC1E;	// Only main output
 8000466:	4b12      	ldr	r3, [pc, #72]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000468:	6a1b      	ldr	r3, [r3, #32]
 800046a:	4a11      	ldr	r2, [pc, #68]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	6213      	str	r3, [r2, #32]

  // Dead-time and main output enable
  TIM1->BDTR = 0;				// Clear register
 8000472:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000474:	2200      	movs	r2, #0
 8000476:	645a      	str	r2, [r3, #68]	@ 0x44
  TIM1->BDTR |= TIM_BDTR_MOE;	// Enable main output
 8000478:	4b0d      	ldr	r3, [pc, #52]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800047a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800047c:	4a0c      	ldr	r2, [pc, #48]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800047e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000482:	6453      	str	r3, [r2, #68]	@ 0x44

  // Enable timer
  TIM1->CR1 |= TIM_CR1_ARPE;	// Auto-reload preload enable
 8000484:	4b0a      	ldr	r3, [pc, #40]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a09      	ldr	r2, [pc, #36]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 800048a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800048e:	6013      	str	r3, [r2, #0]
  TIM1->CR1 |= TIM_CR1_CEN;	// Start timer
 8000490:	4b07      	ldr	r3, [pc, #28]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a06      	ldr	r2, [pc, #24]	@ (80004b0 <Motor_TIM1_PWM_Init+0xf8>)
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	6013      	str	r3, [r2, #0]
}
 800049c:	bf00      	nop
 800049e:	370c      	adds	r7, #12
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr
 80004a8:	40023800 	.word	0x40023800
 80004ac:	40020000 	.word	0x40020000
 80004b0:	40010000 	.word	0x40010000

080004b4 <Motor_TIM1_PWM_SetDutyCycle>:

void Motor_TIM1_PWM_SetDutyCycle(uint8_t duty_cycle)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
  if(duty_cycle > 100) duty_cycle = 100;
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	2b64      	cmp	r3, #100	@ 0x64
 80004c2:	d901      	bls.n	80004c8 <Motor_TIM1_PWM_SetDutyCycle+0x14>
 80004c4:	2364      	movs	r3, #100	@ 0x64
 80004c6:	71fb      	strb	r3, [r7, #7]
  TIM1->CCR1 = ((TIM1->ARR + 1) * duty_cycle) / 100;
 80004c8:	4b08      	ldr	r3, [pc, #32]	@ (80004ec <Motor_TIM1_PWM_SetDutyCycle+0x38>)
 80004ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004cc:	3301      	adds	r3, #1
 80004ce:	79fa      	ldrb	r2, [r7, #7]
 80004d0:	fb02 f303 	mul.w	r3, r2, r3
 80004d4:	4a05      	ldr	r2, [pc, #20]	@ (80004ec <Motor_TIM1_PWM_SetDutyCycle+0x38>)
 80004d6:	4906      	ldr	r1, [pc, #24]	@ (80004f0 <Motor_TIM1_PWM_SetDutyCycle+0x3c>)
 80004d8:	fba1 1303 	umull	r1, r3, r1, r3
 80004dc:	095b      	lsrs	r3, r3, #5
 80004de:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80004e0:	bf00      	nop
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr
 80004ec:	40010000 	.word	0x40010000
 80004f0:	51eb851f 	.word	0x51eb851f

080004f4 <Servo_TIM2_PWM_Init>:

void Servo_TIM2_PWM_Init(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
  // Enable clocks for GPIOA and TIM1
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80004fa:	4b3e      	ldr	r3, [pc, #248]	@ (80005f4 <Servo_TIM2_PWM_Init+0x100>)
 80004fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fe:	4a3d      	ldr	r2, [pc, #244]	@ (80005f4 <Servo_TIM2_PWM_Init+0x100>)
 8000500:	f043 0301 	orr.w	r3, r3, #1
 8000504:	6313      	str	r3, [r2, #48]	@ 0x30
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000506:	4b3b      	ldr	r3, [pc, #236]	@ (80005f4 <Servo_TIM2_PWM_Init+0x100>)
 8000508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800050a:	4a3a      	ldr	r2, [pc, #232]	@ (80005f4 <Servo_TIM2_PWM_Init+0x100>)
 800050c:	f043 0301 	orr.w	r3, r3, #1
 8000510:	6413      	str	r3, [r2, #64]	@ 0x40

  // Configure Servo(PA15) as Alternate Function(AF1)
  GPIOA->MODER &= ~(3U << (Servo * 2));			// Clear register
 8000512:	4b39      	ldr	r3, [pc, #228]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a38      	ldr	r2, [pc, #224]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000518:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800051c:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |=  (2U << (Servo * 2));       	// Alternate function
 800051e:	4b36      	ldr	r3, [pc, #216]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a35      	ldr	r2, [pc, #212]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000524:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000528:	6013      	str	r3, [r2, #0]
  GPIOA->OTYPER &= ~(1U << Servo);            	// Push-pull
 800052a:	4b33      	ldr	r3, [pc, #204]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	4a32      	ldr	r2, [pc, #200]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000530:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000534:	6053      	str	r3, [r2, #4]
  GPIOA->OSPEEDR |= (3U << (Servo * 2));      	// Very high speed
 8000536:	4b30      	ldr	r3, [pc, #192]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000538:	689b      	ldr	r3, [r3, #8]
 800053a:	4a2f      	ldr	r2, [pc, #188]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 800053c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8000540:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[1] &= ~(0xFU << (4*7));			// Clear register
 8000542:	4b2d      	ldr	r3, [pc, #180]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000546:	4a2c      	ldr	r2, [pc, #176]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000548:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800054c:	6253      	str	r3, [r2, #36]	@ 0x24
  GPIOA->AFR[1] |=  (1U << (4*7));            	// AF1 TIM2_CH1
 800054e:	4b2a      	ldr	r3, [pc, #168]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000552:	4a29      	ldr	r2, [pc, #164]	@ (80005f8 <Servo_TIM2_PWM_Init+0x104>)
 8000554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000558:	6253      	str	r3, [r2, #36]	@ 0x24

  // Timer configuration
  // Timer frequency = sysclk / (PSC+1) / (ARR+1)
  uint32_t prescaler = (SysClk / 1000000) - 1;			// Timer clock = 1MHz
 800055a:	2318      	movs	r3, #24
 800055c:	607b      	str	r3, [r7, #4]
  uint32_t period = (1000000 / Servo_PWM_Freq) - 1;		// ARR
 800055e:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8000562:	603b      	str	r3, [r7, #0]
  TIM2->PSC = prescaler;								// Prescaler update
 8000564:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6293      	str	r3, [r2, #40]	@ 0x28
  TIM2->ARR = period;									// ARR update
 800056c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIM2->CCR1 = period / 2;  							// default 50% duty cycle
 8000574:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	085b      	lsrs	r3, r3, #1
 800057c:	6353      	str	r3, [r2, #52]	@ 0x34

  // PWM mode 1, preload enable
  TIM2->CCMR1 &= ~(7U << 4);			// Clear reg
 800057e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000582:	699b      	ldr	r3, [r3, #24]
 8000584:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000588:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800058c:	6193      	str	r3, [r2, #24]
  TIM2->CCMR1 |= (6U << 4);        		// OC1M = PWM mode 1
 800058e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000598:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800059c:	6193      	str	r3, [r2, #24]
  TIM2->CCMR1 |= TIM_CCMR1_OC1PE;    	// Preload enable
 800059e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6193      	str	r3, [r2, #24]

  // Enable CH1 output only (no complementary output)
  TIM2->CCER = 0;				// Clear register
 80005ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005b2:	2200      	movs	r2, #0
 80005b4:	621a      	str	r2, [r3, #32]
  TIM2->CCER |= TIM_CCER_CC1E;	// Only main output
 80005b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005ba:	6a1b      	ldr	r3, [r3, #32]
 80005bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	6213      	str	r3, [r2, #32]
  // Enable timer
  TIM2->CR1 |= TIM_CR1_ARPE;	// Auto-reload preload enable
 80005c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d4:	6013      	str	r3, [r2, #0]
  TIM2->CR1 |= TIM_CR1_CEN;	// Start timer
 80005d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6013      	str	r3, [r2, #0]
}
 80005e6:	bf00      	nop
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	40023800 	.word	0x40023800
 80005f8:	40020000 	.word	0x40020000

080005fc <Servo_TIM2_PWM_SetDutyCycle>:

void Servo_TIM2_PWM_SetDutyCycle(uint8_t duty_cycle)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
	if(duty_cycle > 100) duty_cycle = 100;
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	2b64      	cmp	r3, #100	@ 0x64
 800060a:	d901      	bls.n	8000610 <Servo_TIM2_PWM_SetDutyCycle+0x14>
 800060c:	2364      	movs	r3, #100	@ 0x64
 800060e:	71fb      	strb	r3, [r7, #7]
	TIM2->CCR1 = ((TIM2->ARR + 1) * duty_cycle) / 100;
 8000610:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000616:	3301      	adds	r3, #1
 8000618:	79fa      	ldrb	r2, [r7, #7]
 800061a:	fb02 f303 	mul.w	r3, r2, r3
 800061e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000622:	4905      	ldr	r1, [pc, #20]	@ (8000638 <Servo_TIM2_PWM_SetDutyCycle+0x3c>)
 8000624:	fba1 1303 	umull	r1, r3, r1, r3
 8000628:	095b      	lsrs	r3, r3, #5
 800062a:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	51eb851f 	.word	0x51eb851f

0800063c <UART1_Init>:
	// CCR =  MIN_PULSE_WIDTH + ((MAX_PULSE_WIDTH - MIN_PULSE_WIDTH)/180)*angle
	TIM2->CCR1 = 544 + (10.312*angle);
}

void UART1_Init(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	 // Enable clocks for GPIOA and USART1
	 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;   // GPIOA clock enable
 8000640:	4b20      	ldr	r3, [pc, #128]	@ (80006c4 <UART1_Init+0x88>)
 8000642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000644:	4a1f      	ldr	r2, [pc, #124]	@ (80006c4 <UART1_Init+0x88>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6313      	str	r3, [r2, #48]	@ 0x30
	 RCC->APB2ENR |= RCC_APB2ENR_USART1EN;  // USART1 clock enable
 800064c:	4b1d      	ldr	r3, [pc, #116]	@ (80006c4 <UART1_Init+0x88>)
 800064e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000650:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <UART1_Init+0x88>)
 8000652:	f043 0310 	orr.w	r3, r3, #16
 8000656:	6453      	str	r3, [r2, #68]	@ 0x44

	 // Configure PA9 (TX1) and PA10 (RX1) as Alternate Function 7 (AF7)
	 GPIOA->MODER &= ~( (3U << (Tx1 * 2)) | (3U << (Rx1 * 2)) );  // clear
 8000658:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <UART1_Init+0x8c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a1a      	ldr	r2, [pc, #104]	@ (80006c8 <UART1_Init+0x8c>)
 800065e:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000662:	6013      	str	r3, [r2, #0]
	 GPIOA->MODER |=  ( (2U << (Tx1 * 2)) | (2U << (Rx1 * 2)) );  // AF mode
 8000664:	4b18      	ldr	r3, [pc, #96]	@ (80006c8 <UART1_Init+0x8c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a17      	ldr	r2, [pc, #92]	@ (80006c8 <UART1_Init+0x8c>)
 800066a:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 800066e:	6013      	str	r3, [r2, #0]
	 GPIOA->AFR[1] &= ~( (0xFU << ((Tx1 - 8) * 4)) | (0xFU << ((Rx1 - 8) * 4)) );
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <UART1_Init+0x8c>)
 8000672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000674:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <UART1_Init+0x8c>)
 8000676:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800067a:	6253      	str	r3, [r2, #36]	@ 0x24
	 GPIOA->AFR[1] |=  ( (7U << ((Tx1 - 8) * 4)) | (7U << ((Rx1 - 8) * 4)) );  // AF7 for USART1
 800067c:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <UART1_Init+0x8c>)
 800067e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000680:	4a11      	ldr	r2, [pc, #68]	@ (80006c8 <UART1_Init+0x8c>)
 8000682:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 8000686:	6253      	str	r3, [r2, #36]	@ 0x24
	 GPIOA->OSPEEDR |= (3U << (Tx1 * 2)) | (3U << (Rx1 * 2));  // High speed
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <UART1_Init+0x8c>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	4a0e      	ldr	r2, [pc, #56]	@ (80006c8 <UART1_Init+0x8c>)
 800068e:	f443 1370 	orr.w	r3, r3, #3932160	@ 0x3c0000
 8000692:	6093      	str	r3, [r2, #8]

	 // Configure USART1
	 USART1->CR1 = 0;  // disable before config
 8000694:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <UART1_Init+0x90>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
	 USART1->BRR = 0xA2C;  // 9600 baud @25 MHz
 800069a:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <UART1_Init+0x90>)
 800069c:	f640 222c 	movw	r2, #2604	@ 0xa2c
 80006a0:	609a      	str	r2, [r3, #8]
	 USART1->CR1 |= (USART_CR1_TE | USART_CR1_RE);  // Enable TX, RX
 80006a2:	4b0a      	ldr	r3, [pc, #40]	@ (80006cc <UART1_Init+0x90>)
 80006a4:	68db      	ldr	r3, [r3, #12]
 80006a6:	4a09      	ldr	r2, [pc, #36]	@ (80006cc <UART1_Init+0x90>)
 80006a8:	f043 030c 	orr.w	r3, r3, #12
 80006ac:	60d3      	str	r3, [r2, #12]
	 USART1->CR1 |= USART_CR1_UE;                   // Enable USART1
 80006ae:	4b07      	ldr	r3, [pc, #28]	@ (80006cc <UART1_Init+0x90>)
 80006b0:	68db      	ldr	r3, [r3, #12]
 80006b2:	4a06      	ldr	r2, [pc, #24]	@ (80006cc <UART1_Init+0x90>)
 80006b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006b8:	60d3      	str	r3, [r2, #12]
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	40023800 	.word	0x40023800
 80006c8:	40020000 	.word	0x40020000
 80006cc:	40011000 	.word	0x40011000

080006d0 <CK_LED_Blink>:
// ----------------------------------------------------
// Testing Functions
// ----------------------------------------------------

void CK_LED_Blink(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	GPIOC->ODR ^= (1<<B_LED);
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <CK_LED_Blink+0x1c>)
 80006d6:	695b      	ldr	r3, [r3, #20]
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <CK_LED_Blink+0x1c>)
 80006da:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80006de:	6153      	str	r3, [r2, #20]
	TIM3_Delay(1000);
 80006e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006e4:	f7ff fe20 	bl	8000328 <TIM3_Delay>
}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40020800 	.word	0x40020800

080006f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006f0:	480d      	ldr	r0, [pc, #52]	@ (8000728 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006f4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006f8:	480c      	ldr	r0, [pc, #48]	@ (800072c <LoopForever+0x6>)
  ldr r1, =_edata
 80006fa:	490d      	ldr	r1, [pc, #52]	@ (8000730 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000734 <LoopForever+0xe>)
  movs r3, #0
 80006fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000700:	e002      	b.n	8000708 <LoopCopyDataInit>

08000702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000706:	3304      	adds	r3, #4

08000708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800070a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800070c:	d3f9      	bcc.n	8000702 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800070e:	4a0a      	ldr	r2, [pc, #40]	@ (8000738 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000710:	4c0a      	ldr	r4, [pc, #40]	@ (800073c <LoopForever+0x16>)
  movs r3, #0
 8000712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000714:	e001      	b.n	800071a <LoopFillZerobss>

08000716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000718:	3204      	adds	r2, #4

0800071a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800071a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800071c:	d3fb      	bcc.n	8000716 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800071e:	f000 f811 	bl	8000744 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000722:	f7ff fd59 	bl	80001d8 <main>

08000726 <LoopForever>:

LoopForever:
  b LoopForever
 8000726:	e7fe      	b.n	8000726 <LoopForever>
  ldr   r0, =_estack
 8000728:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800072c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000730:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000734:	080007ac 	.word	0x080007ac
  ldr r2, =_sbss
 8000738:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800073c:	2000001c 	.word	0x2000001c

08000740 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000740:	e7fe      	b.n	8000740 <ADC_IRQHandler>
	...

08000744 <__libc_init_array>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	4d0d      	ldr	r5, [pc, #52]	@ (800077c <__libc_init_array+0x38>)
 8000748:	4c0d      	ldr	r4, [pc, #52]	@ (8000780 <__libc_init_array+0x3c>)
 800074a:	1b64      	subs	r4, r4, r5
 800074c:	10a4      	asrs	r4, r4, #2
 800074e:	2600      	movs	r6, #0
 8000750:	42a6      	cmp	r6, r4
 8000752:	d109      	bne.n	8000768 <__libc_init_array+0x24>
 8000754:	4d0b      	ldr	r5, [pc, #44]	@ (8000784 <__libc_init_array+0x40>)
 8000756:	4c0c      	ldr	r4, [pc, #48]	@ (8000788 <__libc_init_array+0x44>)
 8000758:	f000 f818 	bl	800078c <_init>
 800075c:	1b64      	subs	r4, r4, r5
 800075e:	10a4      	asrs	r4, r4, #2
 8000760:	2600      	movs	r6, #0
 8000762:	42a6      	cmp	r6, r4
 8000764:	d105      	bne.n	8000772 <__libc_init_array+0x2e>
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	f855 3b04 	ldr.w	r3, [r5], #4
 800076c:	4798      	blx	r3
 800076e:	3601      	adds	r6, #1
 8000770:	e7ee      	b.n	8000750 <__libc_init_array+0xc>
 8000772:	f855 3b04 	ldr.w	r3, [r5], #4
 8000776:	4798      	blx	r3
 8000778:	3601      	adds	r6, #1
 800077a:	e7f2      	b.n	8000762 <__libc_init_array+0x1e>
 800077c:	080007a4 	.word	0x080007a4
 8000780:	080007a4 	.word	0x080007a4
 8000784:	080007a4 	.word	0x080007a4
 8000788:	080007a8 	.word	0x080007a8

0800078c <_init>:
 800078c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800078e:	bf00      	nop
 8000790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000792:	bc08      	pop	{r3}
 8000794:	469e      	mov	lr, r3
 8000796:	4770      	bx	lr

08000798 <_fini>:
 8000798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800079a:	bf00      	nop
 800079c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800079e:	bc08      	pop	{r3}
 80007a0:	469e      	mov	lr, r3
 80007a2:	4770      	bx	lr
