{"vcs1":{"timestamp_begin":1681674945.640864106, "rt":0.75, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681674946.427203864, "rt":0.95, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681674947.401511185, "rt":0.84, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681674945.347494172}
{"VCS_COMP_START_TIME": 1681674945.347494172}
{"VCS_COMP_END_TIME": 1681674949.055179957}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
