/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  reg [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  reg [2:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_0z ? celloutsig_0_17z : celloutsig_0_5z[3];
  assign celloutsig_1_7z = !(1'h1 ? in_data[133] : celloutsig_1_4z);
  assign celloutsig_1_19z = !(celloutsig_1_4z ? celloutsig_1_13z[6] : celloutsig_1_9z[15]);
  assign celloutsig_0_14z = ~celloutsig_0_7z[3];
  assign celloutsig_0_30z = ~celloutsig_0_22z[1];
  assign celloutsig_0_0z = ~((in_data[87] | in_data[50]) & in_data[40]);
  assign celloutsig_0_41z = ~((celloutsig_0_19z | celloutsig_0_26z[1]) & celloutsig_0_29z[6]);
  assign celloutsig_1_0z = ~((in_data[159] | in_data[150]) & in_data[100]);
  assign celloutsig_0_38z = ~((celloutsig_0_5z[1] | in_data[75]) & (celloutsig_0_34z[2] | celloutsig_0_30z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[55]) & (celloutsig_0_1z[10] | celloutsig_0_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_13z[3]) & (celloutsig_1_0z | in_data[102]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_0z) & (celloutsig_0_2z | celloutsig_0_7z[3]));
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_1z[9]) & (celloutsig_0_5z[2] | celloutsig_0_0z));
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_2z ^ celloutsig_0_8z);
  assign celloutsig_0_17z = ~(celloutsig_0_9z ^ celloutsig_0_2z);
  assign celloutsig_0_25z = ~(celloutsig_0_23z ^ in_data[24]);
  assign celloutsig_0_43z = { celloutsig_0_33z[7], celloutsig_0_13z, celloutsig_0_34z } / { 1'h1, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_35z };
  assign celloutsig_1_11z = { celloutsig_1_3z[3], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, 1'h1, celloutsig_1_6z, celloutsig_1_8z } <= in_data[113:105];
  assign celloutsig_0_3z = celloutsig_0_1z[7:4] || { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_3z[1] } || { celloutsig_1_3z[2:1], celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_1z[8:0], celloutsig_0_8z } || in_data[40:31];
  assign celloutsig_0_26z = in_data[68:59] % { 1'h1, celloutsig_0_5z[5:0], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z[1], celloutsig_1_8z, 1'h1, celloutsig_1_3z[1] } != { in_data[178], celloutsig_1_3z[3:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_42z = { celloutsig_0_34z[2], celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_38z } !== { celloutsig_0_26z[9:5], celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_12z = { celloutsig_0_5z[6:3], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z } !== { celloutsig_0_1z[4:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[133:132], celloutsig_1_0z } | in_data[169:167];
  assign celloutsig_0_1z = in_data[80:70] | { in_data[28:19], celloutsig_0_0z };
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign celloutsig_1_4z = | in_data[160:155];
  assign celloutsig_0_2z = | in_data[62:55];
  assign celloutsig_0_18z = ~^ celloutsig_0_15z[2:0];
  assign celloutsig_0_21z = ~^ in_data[71:48];
  assign celloutsig_0_32z = celloutsig_0_27z >> { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_33z = { celloutsig_0_24z[1], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_24z } >> { celloutsig_0_32z[2], celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_7z = { celloutsig_0_1z[5:1], celloutsig_0_2z } >> { celloutsig_0_1z[7:3], celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_19z } << { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_20z, celloutsig_0_21z } >>> celloutsig_0_27z[5:2];
  assign celloutsig_0_35z = celloutsig_0_22z[3:0] >>> { celloutsig_0_27z[1:0], celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_1_12z = { celloutsig_1_3z[2:1], celloutsig_1_3z[1] } >>> { in_data[149:148], celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[152:150], celloutsig_1_8z, celloutsig_1_4z, 1'h1, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z[1] } >>> { celloutsig_1_9z[16:13], 1'h1, celloutsig_1_9z[11:7], 1'h1, celloutsig_1_9z[5:4], celloutsig_1_11z, celloutsig_1_3z[1] };
  assign celloutsig_0_16z = in_data[11:9] ~^ { in_data[31], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_15z[4:0], celloutsig_0_21z } ^ { celloutsig_0_5z[3:1], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z } ^ { celloutsig_0_22z[3], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_27z = in_data[70:63] ^ { celloutsig_0_22z[5:2], celloutsig_0_16z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_34z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_34z = celloutsig_0_26z[9:7];
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_5z = celloutsig_0_1z[8:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_1z[10:8], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_29z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_29z = { celloutsig_0_26z[4:0], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_3z[3:1] = in_data[177:175] ~^ celloutsig_1_1z;
  assign { celloutsig_1_9z[19:13], celloutsig_1_9z[11:7], celloutsig_1_9z[5:0] } = { in_data[142:136], in_data[134:130], in_data[128:123] } | { celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, in_data[178], celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign { celloutsig_1_3z[4], celloutsig_1_3z[0] } = { in_data[178], celloutsig_1_0z };
  assign { celloutsig_1_9z[12], celloutsig_1_9z[6] } = 2'h3;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
