

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Tue Nov  4 20:52:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                     Pipeline                    |
    |   min   |   max   |    min    |    max    |   min   |   max   |                       Type                      |
    +---------+---------+-----------+-----------+---------+---------+-------------------------------------------------+
    |  6291472|  6291472|  62.915 ms|  62.915 ms|  6291476|  6291476|  loop auto-rewind stp (delay=20 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_15_2  |  6291470|  6291470|        21|          6|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    774|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    334|    -|
|Register         |        -|    -|    1042|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    1390|   1430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |mul_10s_10s_10_1_1_U3                  |mul_10s_10s_10_1_1                  |        0|   0|    0|   63|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  348|  774|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |sin_coefficients_table_U  |sin_coefficients_table_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                    |        4|  0|   0|    0|  2048|   64|     2|        65536|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_250_p2    |         +|   0|  0|  27|          20|           1|
    |add_ln13_fu_276_p2      |         +|   0|  0|  12|          11|           1|
    |j_fu_336_p2             |         +|   0|  0|  12|          11|           1|
    |ap_condition_306        |       and|   0|  0|   2|           1|           1|
    |ap_condition_567        |       and|   0|  0|   2|           1|           1|
    |first_iter_0_fu_238_p2  |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln13_fu_282_p2     |      icmp|   0|  0|  27|          20|           2|
    |icmp_ln15_fu_341_p2     |      icmp|   0|  0|  12|          11|          12|
    |i_fu_230_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln8_fu_222_p3    |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 130|          89|          34|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |add2547_fu_72                                     |   9|          2|   32|         64|
    |add38_fu_76                                       |   9|          2|   32|         64|
    |add_ln1310_fu_68                                  |   9|          2|   11|         22|
    |ap_NS_fsm                                         |  37|          7|    1|          7|
    |ap_condition_exit_pp0_iter0_stage5_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage5_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage5_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_done_int                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln159_phi_fu_165_p4               |   9|          2|    1|          2|
    |ap_sig_allocacmp_add_ln1310_load                  |   9|          2|   11|         22|
    |ap_sig_allocacmp_i5_load                          |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten4_load             |   9|          2|   20|         40|
    |ap_sig_allocacmp_j6_load                          |   9|          2|   11|         22|
    |grp_fu_172_opcode                                 |  14|          3|    2|          6|
    |grp_fu_172_p0                                     |  25|          5|   32|        160|
    |grp_fu_172_p1                                     |  25|          5|   32|        160|
    |grp_fu_176_p0                                     |  25|          5|   32|        160|
    |grp_fu_176_p1                                     |  14|          3|   32|         96|
    |i5_fu_60                                          |   9|          2|   11|         22|
    |imag_op_address0_local                            |  14|          3|   10|         30|
    |indvar_flatten4_fu_56                             |   9|          2|   20|         40|
    |j6_fu_64                                          |   9|          2|   11|         22|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 334|         71|  321|        979|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add2547_fu_72                                     |  32|   0|   32|          0|
    |add38_fu_76                                       |  32|   0|   32|          0|
    |add_ln1310_fu_68                                  |  11|   0|   11|          0|
    |ap_CS_fsm                                         |   6|   0|    6|          0|
    |ap_condition_exit_pp0_iter0_stage5_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage5_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage5_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |bitcast_ln19_2_reg_502                            |  32|   0|   32|          0|
    |bitcast_ln19_3_reg_507                            |  32|   0|   32|          0|
    |c_reg_492                                         |  32|   0|   32|          0|
    |first_iter_0_reg_423                              |   1|   0|    1|          0|
    |i5_fu_60                                          |  11|   0|   11|          0|
    |icmp_ln13_reg_453                                 |   1|   0|    1|          0|
    |icmp_ln15_reg_512                                 |   1|   0|    1|          0|
    |imag_op_addr_reg_433                              |  10|   0|   10|          0|
    |imag_op_load_reg_462                              |  32|   0|   32|          0|
    |imag_sample_load_reg_482                          |  32|   0|   32|          0|
    |indvar_flatten4_fu_56                             |  20|   0|   20|          0|
    |j6_fu_64                                          |  11|   0|   11|          0|
    |mul1_reg_522                                      |  32|   0|   32|          0|
    |mul2_reg_527                                      |  32|   0|   32|          0|
    |mul3_reg_532                                      |  32|   0|   32|          0|
    |mul_ln16_reg_438                                  |  10|   0|   10|          0|
    |mul_reg_517                                       |  32|   0|   32|          0|
    |real_op_addr_reg_427                              |  10|   0|   10|          0|
    |real_op_load_reg_457                              |  32|   0|   32|          0|
    |real_op_load_reg_457_pp0_iter1_reg                |  32|   0|   32|          0|
    |real_sample_load_reg_477                          |  32|   0|   32|          0|
    |reg_180                                           |  32|   0|   32|          0|
    |reg_185                                           |  32|   0|   32|          0|
    |s_reg_497                                         |  32|   0|   32|          0|
    |select_ln8_reg_418                                |  11|   0|   11|          0|
    |first_iter_0_reg_423                              |  64|  32|    1|          0|
    |icmp_ln13_reg_453                                 |  64|  32|    1|          0|
    |icmp_ln15_reg_512                                 |  64|  32|    1|          0|
    |imag_op_addr_reg_433                              |  64|  32|   10|          0|
    |imag_op_load_reg_462                              |  64|  32|   32|          0|
    |real_op_addr_reg_427                              |  64|  32|   10|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1042| 192|  713|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|   10|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|real_op_address1      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce1           |  out|    1|   ap_memory|       real_op|         array|
|real_op_q1            |   in|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|   10|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
|imag_op_q0            |   in|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

