Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/tb_motor_ctrl_top_isim_beh.exe -prj C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/tb_motor_ctrl_top_beh.prj work.tb_motor_ctrl_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/regP.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/pwm_pkg.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/ContGen.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/spi_slave_sync.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/pwm_module.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/decoder.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/ctrl_fsm.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/motor_ctrl_top.vhd" into library work
Parsing VHDL file "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/tb_motor_ctrl_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package pwm_pkg
Compiling architecture behavioral of entity spi_slave_sync [spi_slave_sync_default]
Compiling architecture rtl of entity ctrl_fsm [ctrl_fsm_default]
Compiling architecture rtl of entity decoder [decoder_default]
Compiling architecture behavioral of entity ContGen [\ContGen(12,2499)\]
Compiling architecture behavioral of entity ContGen [\ContGen(4,15)\]
Compiling architecture behavioral of entity regP [\regP(4)\]
Compiling architecture behavioral of entity pwm_module [\pwm_module(4,4,2499)\]
Compiling architecture structural of entity motor_ctrl_top [motor_ctrl_top_default]
Compiling architecture sim of entity tb_motor_ctrl_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/pwmv5/tb_motor_ctrl_top_isim_beh.exe
Fuse Memory Usage: 36756 KB
Fuse CPU Usage: 484 ms
