INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_11_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_51
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_59
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_52
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_60
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_53
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_61
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_58
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_26
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_27
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_28
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4_54
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5_55
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6_56
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay_57
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection_29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized55
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized58
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/rtl/ip_2port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_2port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/rtl/ram_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/rtl/ram_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/sim/tb/tb_ip_2port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ip_2port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.sim/sim_1/behav/xsim/glbl.v:6]
