#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 12 19:25:18 2024
# Process ID: 25340
# Current directory: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32512 C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.xpr
# Log file: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/vivado.log
# Journal file: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project\vivado.jou
# Running On: Olawenah-PC, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34277 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/adria/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/HP/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_zynq_ultra_ps_e_0_0
design_1_rst_ps8_0_100M_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.613 ; gain = 504.816
update_compile_order -fileset sources_1
open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:user:AXI_detector:1.0 - AXI_detector_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Successfully read diagram <design_1> from block design file <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.613 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_zynq_ultra_ps_e_0_0 design_1_rst_ps8_0_100M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_rst_ps8_0_100M_0 to use current project options
Board is 
INFO: [PSU-0] Address Range of DDR (0x1ff00000 to 0x1fffffff) is reserved by PMU for internal purpose.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [IP_Flow 19-3420] Updated design_1_zynq_ultra_ps_e_0_0 to use current project options
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1834.938 ; gain = 164.348
export_ip_user_files -of_objects [get_ips {design_1_zynq_ultra_ps_e_0_0 design_1_rst_ps8_0_100M_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2179.004 ; gain = 344.066
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -delete_ip xilinx.com:user:detector_top:1.0 -repo_path c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:detector_top:1.0' from repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo' at c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/detector_top_1_0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/detector.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
open_hw_manager
set_property name axi_detector [ipx::current_core]
set_property display_name axi_detector_v1.0 [ipx::current_core]
set_property name AXI_detector [ipx::current_core]
set_property display_name AXI_detector_v1.0 [ipx::current_core]
set_property supported_families {zynquplus Beta} [ipx::current_core]
set_property supported_families {zynquplus Pre-Production} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property ipi_drc {} [ipx::current_core]
close_project
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]'
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2298.008 ; gain = 18.453
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3041.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.328 ; gain = 808.320
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/utils_1/imports/synth_1/detector_top_v1_0.dcp with file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.runs/synth_1/detector_top_v1_0.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 16
[Sun May 12 20:24:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.runs/synth_1/runme.log
close_design
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/detector.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/detector.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/detector.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-5654] Module 'AXI_detector_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_detector_0_0 (AXI_detector_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_detector_0_0 to use current project options
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4964.672 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37432
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4964.672 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:88]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:89]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:90]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:91]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 75 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:96]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 76 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 77 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 78 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 79 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 80 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 81 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:100]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 82 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 83 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 84 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 85 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 86 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 87 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 88 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 89 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 90 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 91 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:110]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:111]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (1#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:15]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:15]
ERROR: [Synth 8-524] part-select [-2:0] out of range of prefix 'delayRegs' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:20]
ERROR: [Synth 8-6156] failed synthesizing module 'DelayGenerator' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'detector' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'detector_top' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'detector_top_wrapper_sv' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'detector_top_wrapper_v' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'AXI_detector_v1_0' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 27 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_detector_0_0 to use current project options
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
report_ip_status -name ip_status
ERROR: [Common 17-180] Spawn failed: No error
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_detector_0_0 to use current project options
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4964.672 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4964.672 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:88]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:89]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:90]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:91]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 75 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:96]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 76 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 77 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 78 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 79 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 80 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 81 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:100]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 82 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 83 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 84 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 85 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 86 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 87 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 88 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 89 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 90 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 91 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:110]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:111]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (1#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (2#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (3#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'detector' (4#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (5#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (6#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (7#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:110]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (8#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 21:29:01 2024
| Host         : Olawenah-PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 8            | 0        |
| ASSIGN-6  | 21           | 0        |
| ASSIGN-7  | 1            | 0        |
| ASSIGN-9  | 20           | 0        |
| ASSIGN-10 | 6            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_A' are not set. First unset bit index is 0. 
RTL Name 'Delay_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 77.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_B' are not set. First unset bit index is 0. 
RTL Name 'Delay_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 78.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_C' are not set. First unset bit index is 0. 
RTL Name 'Delay_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 79.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_D' are not set. First unset bit index is 0. 
RTL Name 'Delay_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Enable' declared and are not set.
RTL Name 'Enable', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ACLK' declared and are not set.
RTL Name 'S_AXI_ACLK', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 110.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ARESETN' declared and are not set.
RTL Name 'S_AXI_ARESETN', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 111.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'nCycles' are not set. First unset bit index is 0. 
RTL Name 'nCycles', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 76.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Cnt_Clk' was assigned but not read. 
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 81.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_A' was assigned but not read. 
RTL Name 'Counts_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 82.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AB' was assigned but not read. 
RTL Name 'Counts_AB', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 86.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AC' was assigned but not read. 
RTL Name 'Counts_AC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AD' was assigned but not read. 
RTL Name 'Counts_AD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 88.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_B' was assigned but not read. 
RTL Name 'Counts_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BC' was assigned but not read. 
RTL Name 'Counts_BC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 89.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BD' was assigned but not read. 
RTL Name 'Counts_BD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 90.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_C' was assigned but not read. 
RTL Name 'Counts_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 84.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_CD' was assigned but not read. 
RTL Name 'Counts_CD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 91.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_D' was assigned but not read. 
RTL Name 'Counts_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 85.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array Cnt_Clk, first multi-driven bit index is 0.
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 81.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_ARPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_ARPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 72.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_AWPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_AWPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 39.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[0]' are not read. First unused bit index is 10. 
RTL Name 'Delays[0]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[1]' are not read. First unused bit index is 10. 
RTL Name 'Delays[1]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[2]' are not read. First unused bit index is 10. 
RTL Name 'Delays[2]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[3]' are not read. First unused bit index is 10. 
RTL Name 'Delays[3]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[0]' was assigned but not read. 
RTL Name 'Counts_chann[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[1]' was assigned but not read. 
RTL Name 'Counts_chann[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[2]' was assigned but not read. 
RTL Name 'Counts_chann[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[3]' was assigned but not read. 
RTL Name 'Counts_chann[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[0]' was assigned but not read. 
RTL Name 'Counts_pairs[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[1]' was assigned but not read. 
RTL Name 'Counts_pairs[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[2]' was assigned but not read. 
RTL Name 'Counts_pairs[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[3]' was assigned but not read. 
RTL Name 'Counts_pairs[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[4]' was assigned but not read. 
RTL Name 'Counts_pairs[4]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[5]' was assigned but not read. 
RTL Name 'Counts_pairs[5]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 11.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 16.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 12.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 21.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 22.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 16.
INFO: [Synth 37-85] Total of 56 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4964.672 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:88]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:89]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:90]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:91]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 75 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:96]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 76 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 77 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 78 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 79 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 80 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 81 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:100]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 82 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 83 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 84 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 85 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:101]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 86 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 87 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 88 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 89 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 90 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 91 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:102]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:110]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:111]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (1#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (2#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (3#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'detector' (4#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (5#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (6#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (7#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:110]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (8#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 21:29:14 2024
| Host         : Olawenah-PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 8            | 0        |
| ASSIGN-6  | 21           | 0        |
| ASSIGN-7  | 1            | 0        |
| ASSIGN-9  | 20           | 0        |
| ASSIGN-10 | 6            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_A' are not set. First unset bit index is 0. 
RTL Name 'Delay_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 77.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_B' are not set. First unset bit index is 0. 
RTL Name 'Delay_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 78.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_C' are not set. First unset bit index is 0. 
RTL Name 'Delay_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 79.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_D' are not set. First unset bit index is 0. 
RTL Name 'Delay_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Enable' declared and are not set.
RTL Name 'Enable', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 75.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ACLK' declared and are not set.
RTL Name 'S_AXI_ACLK', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 110.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ARESETN' declared and are not set.
RTL Name 'S_AXI_ARESETN', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 111.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'nCycles' are not set. First unset bit index is 0. 
RTL Name 'nCycles', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 76.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Cnt_Clk' was assigned but not read. 
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 81.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_A' was assigned but not read. 
RTL Name 'Counts_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 82.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AB' was assigned but not read. 
RTL Name 'Counts_AB', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 86.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AC' was assigned but not read. 
RTL Name 'Counts_AC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AD' was assigned but not read. 
RTL Name 'Counts_AD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 88.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_B' was assigned but not read. 
RTL Name 'Counts_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BC' was assigned but not read. 
RTL Name 'Counts_BC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 89.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BD' was assigned but not read. 
RTL Name 'Counts_BD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 90.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_C' was assigned but not read. 
RTL Name 'Counts_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 84.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_CD' was assigned but not read. 
RTL Name 'Counts_CD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 91.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_D' was assigned but not read. 
RTL Name 'Counts_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 85.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array Cnt_Clk, first multi-driven bit index is 0.
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 81.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_ARPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_ARPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 72.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_AWPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_AWPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 39.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[0]' are not read. First unused bit index is 10. 
RTL Name 'Delays[0]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[1]' are not read. First unused bit index is 10. 
RTL Name 'Delays[1]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[2]' are not read. First unused bit index is 10. 
RTL Name 'Delays[2]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[3]' are not read. First unused bit index is 10. 
RTL Name 'Delays[3]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[0]' was assigned but not read. 
RTL Name 'Counts_chann[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[1]' was assigned but not read. 
RTL Name 'Counts_chann[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[2]' was assigned but not read. 
RTL Name 'Counts_chann[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[3]' was assigned but not read. 
RTL Name 'Counts_chann[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[0]' was assigned but not read. 
RTL Name 'Counts_pairs[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[1]' was assigned but not read. 
RTL Name 'Counts_pairs[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[2]' was assigned but not read. 
RTL Name 'Counts_pairs[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[3]' was assigned but not read. 
RTL Name 'Counts_pairs[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[4]' was assigned but not read. 
RTL Name 'Counts_pairs[4]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[5]' was assigned but not read. 
RTL Name 'Counts_pairs[5]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 11.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 16.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 12.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 21.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 22.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 16.
INFO: [Synth 37-85] Total of 56 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4964.672 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun May 12 21:29:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.runs/synth_1/runme.log
validate_bd_design -force
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
save_bd_design
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4964.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4964.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/utils_1/imports/synth_1/detector_top_v1_0.dcp with file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.runs/synth_1/AXI_detector_v1_0.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\DelayGenerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\adria\Documents\Feina\coincidence_detector\ip_repo\AXI_detector_1_0\src\detector_top_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_detector_0_0 to use current project options
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5306.094 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 16
[Sun May 12 21:32:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5306.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5306.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances

open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\detector.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5306.094 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:72]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:73]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:74]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:88]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 72 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:93]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 73 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:94]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 74 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 75 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 76 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 77 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 78 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 79 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 80 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 81 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 82 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 83 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 84 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 85 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 86 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 87 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 88 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:107]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (1#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (2#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (3#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'detector' (4#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (5#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (6#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (7#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:72]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:73]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:74]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:107]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (8#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.094 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 21:35:51 2024
| Host         : Olawenah-PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 8            | 0        |
| ASSIGN-6  | 21           | 0        |
| ASSIGN-7  | 1            | 0        |
| ASSIGN-9  | 20           | 0        |
| ASSIGN-10 | 6            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_A' are not set. First unset bit index is 0. 
RTL Name 'Delay_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 74.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_B' are not set. First unset bit index is 0. 
RTL Name 'Delay_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 75.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_C' are not set. First unset bit index is 0. 
RTL Name 'Delay_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 76.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_D' are not set. First unset bit index is 0. 
RTL Name 'Delay_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Enable' declared and are not set.
RTL Name 'Enable', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 72.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ACLK' declared and are not set.
RTL Name 'S_AXI_ACLK', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 107.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ARESETN' declared and are not set.
RTL Name 'S_AXI_ARESETN', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 108.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'nCycles' are not set. First unset bit index is 0. 
RTL Name 'nCycles', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 73.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Cnt_Clk' was assigned but not read. 
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 78.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_A' was assigned but not read. 
RTL Name 'Counts_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 79.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AB' was assigned but not read. 
RTL Name 'Counts_AB', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AC' was assigned but not read. 
RTL Name 'Counts_AC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 84.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AD' was assigned but not read. 
RTL Name 'Counts_AD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_B' was assigned but not read. 
RTL Name 'Counts_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BC' was assigned but not read. 
RTL Name 'Counts_BC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 86.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BD' was assigned but not read. 
RTL Name 'Counts_BD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_C' was assigned but not read. 
RTL Name 'Counts_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 81.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_CD' was assigned but not read. 
RTL Name 'Counts_CD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 88.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_D' was assigned but not read. 
RTL Name 'Counts_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 82.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array Cnt_Clk, first multi-driven bit index is 0.
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 78.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_ARPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_ARPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 72.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_AWPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_AWPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 39.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[0]' are not read. First unused bit index is 10. 
RTL Name 'Delays[0]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[1]' are not read. First unused bit index is 10. 
RTL Name 'Delays[1]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[2]' are not read. First unused bit index is 10. 
RTL Name 'Delays[2]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[3]' are not read. First unused bit index is 10. 
RTL Name 'Delays[3]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[0]' was assigned but not read. 
RTL Name 'Counts_chann[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[1]' was assigned but not read. 
RTL Name 'Counts_chann[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[2]' was assigned but not read. 
RTL Name 'Counts_chann[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[3]' was assigned but not read. 
RTL Name 'Counts_chann[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[0]' was assigned but not read. 
RTL Name 'Counts_pairs[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[1]' was assigned but not read. 
RTL Name 'Counts_pairs[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[2]' was assigned but not read. 
RTL Name 'Counts_pairs[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[3]' was assigned but not read. 
RTL Name 'Counts_pairs[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[4]' was assigned but not read. 
RTL Name 'Counts_pairs[4]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[5]' was assigned but not read. 
RTL Name 'Counts_pairs[5]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 11.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 16.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 12.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 21.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 22.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 16.
INFO: [Synth 37-85] Total of 56 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.094 ; gain = 0.000
open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5306.094 ; gain = 0.000
[Sun May 12 21:37:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.runs/impl_1/runme.log
synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top AXI_detector_v1_0 -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5306.094 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:72]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:73]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:74]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:88]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 72 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:93]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 73 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:94]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 74 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 75 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 76 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 77 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 78 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 79 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 80 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 81 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 82 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 83 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 84 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 85 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 86 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 87 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 88 [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:107]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (1#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector_top' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detector' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (2#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (3#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv:1]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'detector' (4#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (5#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv:1]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (6#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (7#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v:1]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:72]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:73]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:74]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:107]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (8#1) [C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.094 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 21:37:57 2024
| Host         : Olawenah-PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 8            | 0        |
| ASSIGN-6  | 21           | 0        |
| ASSIGN-7  | 1            | 0        |
| ASSIGN-9  | 20           | 0        |
| ASSIGN-10 | 6            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_A' are not set. First unset bit index is 0. 
RTL Name 'Delay_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 74.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_B' are not set. First unset bit index is 0. 
RTL Name 'Delay_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 75.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_C' are not set. First unset bit index is 0. 
RTL Name 'Delay_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 76.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'Delay_D' are not set. First unset bit index is 0. 
RTL Name 'Delay_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 77.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'Enable' declared and are not set.
RTL Name 'Enable', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 72.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ACLK' declared and are not set.
RTL Name 'S_AXI_ACLK', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 107.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'S_AXI_ARESETN' declared and are not set.
RTL Name 'S_AXI_ARESETN', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 108.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'nCycles' are not set. First unset bit index is 0. 
RTL Name 'nCycles', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 73.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Cnt_Clk' was assigned but not read. 
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 78.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_A' was assigned but not read. 
RTL Name 'Counts_A', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 79.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AB' was assigned but not read. 
RTL Name 'Counts_AB', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AC' was assigned but not read. 
RTL Name 'Counts_AC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 84.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_AD' was assigned but not read. 
RTL Name 'Counts_AD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_B' was assigned but not read. 
RTL Name 'Counts_B', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BC' was assigned but not read. 
RTL Name 'Counts_BC', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 86.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_BD' was assigned but not read. 
RTL Name 'Counts_BD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_C' was assigned but not read. 
RTL Name 'Counts_C', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 81.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_CD' was assigned but not read. 
RTL Name 'Counts_CD', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 88.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_D' was assigned but not read. 
RTL Name 'Counts_D', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 82.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array Cnt_Clk, first multi-driven bit index is 0.
RTL Name 'Cnt_Clk', Hierarchy 'AXI_detector_v1_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v', Line 78.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_ARPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_ARPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 72.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_AXI_AWPROT' are not read. First unused bit index is 0. 
RTL Name 'S_AXI_AWPROT', Hierarchy 'AXI_detector_v1_0_S00_AXI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v', Line 39.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[0]' are not read. First unused bit index is 10. 
RTL Name 'Delays[0]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[1]' are not read. First unused bit index is 10. 
RTL Name 'Delays[1]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[2]' are not read. First unused bit index is 10. 
RTL Name 'Delays[2]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'Delays[3]' are not read. First unused bit index is 10. 
RTL Name 'Delays[3]', Hierarchy 'DelayGenerator', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv', Line 4.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[0]' was assigned but not read. 
RTL Name 'Counts_chann[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[1]' was assigned but not read. 
RTL Name 'Counts_chann[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[2]' was assigned but not read. 
RTL Name 'Counts_chann[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_chann[3]' was assigned but not read. 
RTL Name 'Counts_chann[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[0]' was assigned but not read. 
RTL Name 'Counts_pairs[0]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[1]' was assigned but not read. 
RTL Name 'Counts_pairs[1]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[2]' was assigned but not read. 
RTL Name 'Counts_pairs[2]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[3]' was assigned but not read. 
RTL Name 'Counts_pairs[3]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[4]' was assigned but not read. 
RTL Name 'Counts_pairs[4]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Counts_pairs[5]' was assigned but not read. 
RTL Name 'Counts_pairs[5]', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 25.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 11.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 16.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 12.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_sv', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_A' are not set. First unset bit index is 0. 
RTL Name 'Counts_A', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 13.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AB' are not set. First unset bit index is 0. 
RTL Name 'Counts_AB', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 17.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AC' are not set. First unset bit index is 0. 
RTL Name 'Counts_AC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 18.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_AD' are not set. First unset bit index is 0. 
RTL Name 'Counts_AD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 19.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_B' are not set. First unset bit index is 0. 
RTL Name 'Counts_B', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 14.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BC' are not set. First unset bit index is 0. 
RTL Name 'Counts_BC', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 20.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_BD' are not set. First unset bit index is 0. 
RTL Name 'Counts_BD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 21.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_C' are not set. First unset bit index is 0. 
RTL Name 'Counts_C', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 15.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_CD' are not set. First unset bit index is 0. 
RTL Name 'Counts_CD', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 22.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'Counts_D' are not set. First unset bit index is 0. 
RTL Name 'Counts_D', Hierarchy 'detector_top_wrapper_v', File 'C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v', Line 16.
INFO: [Synth 37-85] Total of 56 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.094 ; gain = 0.000
open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 5310.320 ; gain = 4.227
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_param board.repoPaths {C:/Users/adria/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems avnet.com:xilinx_board_store:Ultra96v1:1.2]
INFO: [xhubtcl 76-32] Installing object 'avnet.com:xilinx_board_store:Ultra96v1:1.2' ...
INFO: [Common 17-1570] Installing object avnet.com:xilinx_board_store:Ultra96v1:1.2 from remote host https://github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object avnet.com:xilinx_board_store:Ultra96v1:1.2 has been installed successfully.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
xhub::install: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5310.320 ; gain = 0.000
close_project
create_project project_2 C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_2 -part xczu3eg-sbva484-1-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
set_property board_part avnet.com:ultra96v1:part0:1.2 [current_project]
add_files -norecurse {C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v] -no_script -reset -force -quiet
remove_files  C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project project_1 C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1 -part xczu3eg-sbva484-1-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
set_property board_part avnet.com:ultra96v1:part0:1.2 [current_project]
create_bd_design "design_1"
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5310.320 ; gain = 0.000
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_detector:1.0 AXI_detector_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/AXI_detector_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AXI_detector_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/AXI_detector_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_0000 [ 64K ]>.
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 Channels
connect_bd_net [get_bd_pins /AXI_detector_0/Channels] [get_bd_ports Channels]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/AXI_detector_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
regenerate_bd_layout
generate_target all [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
Exporting to file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 5310.320 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_AXI_detector_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_AXI_detector_0_0
[Sun May 12 21:49:44 2024] Launched design_1_AXI_detector_0_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_AXI_detector_0_0_synth_1/runme.log
wait_on_run design_1_AXI_detector_0_0_synth_1
[Sun May 12 21:49:44 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:49:49 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:49:54 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:49:59 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:50:09 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:50:35 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:50:45 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...
[Sun May 12 21:50:55 2024] Waiting for design_1_AXI_detector_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_AXI_detector_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_detector_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_AXI_detector_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 566.223 ; gain = 181.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_AXI_detector_0_0
Command: synth_design -top design_1_AXI_detector_0_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33868
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.664 ; gain = 376.629
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:72]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:73]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:74]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:88]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 72 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:93]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 73 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:94]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 74 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 75 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 76 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 77 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 78 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 79 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 80 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 81 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 82 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 83 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 84 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 85 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 86 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 87 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 88 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:107]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_detector_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_detector_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:252]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:21]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:75]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:20]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:72]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:73]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:74]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:107]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:108]
WARNING: [Synth 8-7129] Port Delays[3][31] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][30] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][29] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][28] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][27] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][26] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][25] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][24] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][23] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][22] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][21] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][20] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][19] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][18] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][17] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][16] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][15] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][14] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][13] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][12] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][11] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][10] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][31] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][30] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][29] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][28] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][27] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][26] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][25] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][24] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][23] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][22] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][21] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][20] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][19] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][18] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][17] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][16] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][15] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][14] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][13] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][12] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][11] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[2][10] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][31] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][30] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][29] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][28] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][27] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][26] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][25] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][24] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][23] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][22] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][21] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][20] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][19] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][18] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][17] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][16] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][15] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][14] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][13] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][12] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][11] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[1][10] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][31] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][30] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][29] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][28] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][27] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][26] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][25] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][24] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][23] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][22] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][21] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][20] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][19] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][18] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][17] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][16] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][15] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][14] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][13] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][12] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][11] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[0][10] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_detector_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_detector_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_detector_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_detector_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_detector_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_detector_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2016.832 ; gain = 500.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2016.832 ; gain = 500.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2016.832 ; gain = 500.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2016.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2112.566 ; gain = 25.133
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2112.566 ; gain = 596.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2112.566 ; gain = 596.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2112.566 ; gain = 596.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.566 ; gain = 596.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 4     
	               32 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	  21 Input   32 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Delays[3][31] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][30] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][29] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][28] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][27] in module DelayGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port Delays[3][26] in module DelayGenerator is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2112.566 ; gain = 596.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2544.598 ; gain = 1028.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2545.043 ; gain = 1029.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2556.285 ; gain = 1040.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     3|
|5     |LUT5  |    81|
|6     |LUT6  |   140|
|7     |MUXF7 |    32|
|8     |FDRE  |   495|
|9     |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2572.043 ; gain = 1056.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2572.043 ; gain = 960.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2572.043 ; gain = 1056.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2584.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 5596e8ab
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2601.891 ; gain = 1985.883
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_AXI_detector_0_0_synth_1/design_1_AXI_detector_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_detector_0_0, cache-ID = 68892f1ee5bfc829
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2601.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_AXI_detector_0_0_synth_1/design_1_AXI_detector_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_detector_0_0_utilization_synth.rpt -pb design_1_AXI_detector_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:51:00 2024...
[Sun May 12 21:51:05 2024] design_1_AXI_detector_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_auto_ds_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
[Sun May 12 21:51:05 2024] Launched design_1_auto_ds_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_0_synth_1/runme.log
wait_on_run design_1_auto_ds_0_synth_1
[Sun May 12 21:51:05 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:51:10 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:51:15 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:51:20 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:51:30 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:51:40 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:51:51 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:52:01 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...
[Sun May 12 21:52:21 2024] Waiting for design_1_auto_ds_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_auto_ds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_ds_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 566.066 ; gain = 181.996
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
Command: synth_design -top design_1_auto_ds_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.781 ; gain = 376.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[4] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_BUSY in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_FB in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[1] in module rd_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.047 ; gain = 636.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.047 ; gain = 636.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.047 ; gain = 636.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2156.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2260.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2260.555 ; gain = 0.055
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2260.555 ; gain = 741.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2260.555 ; gain = 741.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2260.555 ; gain = 741.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2260.555 ; gain = 741.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               40 Bit    Registers := 8     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 62    
+---Muxes : 
	   8 Input   40 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    7 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 44    
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2260.555 ; gain = 741.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                         | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2566.445 ; gain = 1047.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 2685.184 ; gain = 1165.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                         | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     8|
|2     |LUT1     |    49|
|3     |LUT2     |    85|
|4     |LUT3     |    82|
|5     |LUT4     |    76|
|6     |LUT5     |   259|
|7     |LUT6     |   390|
|8     |RAM32M   |     1|
|9     |RAM32M16 |     4|
|10    |RAM32X1D |     2|
|11    |FDCE     |    69|
|12    |FDPE     |    33|
|13    |FDRE     |   809|
|14    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1607 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2686.203 ; gain = 1062.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2686.203 ; gain = 1166.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2694.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2710.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: adbf3e88
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 2710.953 ; gain = 2094.281
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2710.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_0_synth_1/design_1_auto_ds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_ds_0, cache-ID = 4cae4f6bd9fb84c6
INFO: [Coretcl 2-1174] Renamed 58 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2710.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_0_synth_1/design_1_auto_ds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_ds_0_utilization_synth.rpt -pb design_1_auto_ds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:52:31 2024...
[Sun May 12 21:52:36 2024] design_1_auto_ds_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_auto_ds_1_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4cae4f6bd9fb84c6 to dir: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0.dcp to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_sim_netlist.v to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_sim_netlist.vhdl to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_stub.v to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_stub.vhdl to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 4cae4f6bd9fb84c6; cache size = 3.016 MB.
[Sun May 12 21:52:37 2024] Launched design_1_auto_ds_1_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1/runme.log
wait_on_run design_1_auto_ds_1_synth_1
[Sun May 12 21:52:37 2024] Waiting for design_1_auto_ds_1_synth_1 to finish...
[Sun May 12 21:52:42 2024] Waiting for design_1_auto_ds_1_synth_1 to finish...
[Sun May 12 21:52:47 2024] Waiting for design_1_auto_ds_1_synth_1 to finish...
[Sun May 12 21:52:52 2024] Waiting for design_1_auto_ds_1_synth_1 to finish...

*** Running vivado
    with args -log design_1_auto_ds_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_ds_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 566.723 ; gain = 182.797
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4cae4f6bd9fb84c6 to dir: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0.dcp to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_sim_netlist.v to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_sim_netlist.vhdl to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_stub.v to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/4/c/4cae4f6bd9fb84c6/design_1_auto_ds_0_stub.vhdl to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_ds_1_synth_1/design_1_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 4cae4f6bd9fb84c6.
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:52:54 2024...
[Sun May 12 21:52:57 2024] design_1_auto_ds_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_auto_pc_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
[Sun May 12 21:52:58 2024] Launched design_1_auto_pc_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
wait_on_run design_1_auto_pc_0_synth_1
[Sun May 12 21:52:58 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:03 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:08 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:13 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:23 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:33 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:43 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:53:53 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...
[Sun May 12 21:54:13 2024] Waiting for design_1_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_pc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 564.684 ; gain = 182.887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
Command: synth_design -top design_1_auto_pc_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1894.551 ; gain = 375.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[7] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[6] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[5] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[4] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[3] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[2] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[1] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[0] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[4] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module axi_protocol_converter_v2_1_29_b2s_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_resp_rdy in module axi_protocol_converter_v2_1_29_b2s_b_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_protocol_converter_v2_1_29_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_protocol_converter_v2_1_29_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_protocol_converter_v2_1_29_axi_protocol_converter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.742 ; gain = 620.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.742 ; gain = 620.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.742 ; gain = 620.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2139.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2246.902 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.902 ; gain = 727.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.902 ; gain = 727.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.902 ; gain = 727.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.902 ; gain = 727.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               70 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input   70 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 8     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2246.902 ; gain = 727.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2556.156 ; gain = 1037.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2617.711 ; gain = 1098.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     8|
|2     |LUT2    |    34|
|3     |LUT3    |   173|
|4     |LUT4    |    49|
|5     |LUT5    |    66|
|6     |LUT6    |   167|
|7     |MUXF7   |     2|
|8     |SRL16E  |    10|
|9     |SRLC32E |    35|
|10    |FDRE    |   465|
|11    |FDSE    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2635.781 ; gain = 1009.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.781 ; gain = 1116.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2639.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2656.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 6262dda5
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 2656.453 ; gain = 2040.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2656.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_pc_0, cache-ID = ff7e6688b96a4ad6
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2656.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_pc_0_utilization_synth.rpt -pb design_1_auto_pc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:54:13 2024...
[Sun May 12 21:54:18 2024] design_1_auto_pc_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_auto_pc_1_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ff7e6688b96a4ad6 to dir: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0.dcp to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_sim_netlist.v to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_sim_netlist.vhdl to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_stub.v to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_stub.vhdl to c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ff7e6688b96a4ad6; cache size = 4.094 MB.
[Sun May 12 21:54:19 2024] Launched design_1_auto_pc_1_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1/runme.log
wait_on_run design_1_auto_pc_1_synth_1
[Sun May 12 21:54:19 2024] Waiting for design_1_auto_pc_1_synth_1 to finish...
[Sun May 12 21:54:24 2024] Waiting for design_1_auto_pc_1_synth_1 to finish...
[Sun May 12 21:54:29 2024] Waiting for design_1_auto_pc_1_synth_1 to finish...
[Sun May 12 21:54:34 2024] Waiting for design_1_auto_pc_1_synth_1 to finish...

*** Running vivado
    with args -log design_1_auto_pc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_pc_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 567.098 ; gain = 182.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ff7e6688b96a4ad6 to dir: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0.dcp to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_sim_netlist.v to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_sim_netlist.vhdl to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_stub.v to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip/2023.2/f/f/ff7e6688b96a4ad6/design_1_auto_pc_0_stub.vhdl to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ff7e6688b96a4ad6.
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:54:36 2024...
[Sun May 12 21:54:39 2024] design_1_auto_pc_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_axi_timer_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
[Sun May 12 21:54:40 2024] Launched design_1_axi_timer_0_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/runme.log
wait_on_run design_1_axi_timer_0_0_synth_1
[Sun May 12 21:54:40 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:54:45 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:54:50 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:54:55 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:55:05 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:55:15 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:55:25 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...
[Sun May 12 21:55:35 2024] Waiting for design_1_axi_timer_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_axi_timer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_timer_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axi_timer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 566.891 ; gain = 183.523
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_timer_0_0
Command: synth_design -top design_1_axi_timer_0_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44680
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.895 ; gain = 376.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2000' bound to instance 'U0' of component 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:980]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:990]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[1] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[4] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[5] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[8] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[9] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[10] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[11] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[12] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[13] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[14] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[15] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[16] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[17] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[18] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[19] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[1] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[4] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[0] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[1] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[2] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[3] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[4] in module tc_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2017.379 ; gain = 500.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.379 ; gain = 500.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.379 ; gain = 500.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2017.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  FDR => FDRE: 18 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2105.637 ; gain = 1.070
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.637 ; gain = 589.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.637 ; gain = 589.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.637 ; gain = 589.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.637 ; gain = 589.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 29    
+---Muxes : 
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2105.637 ; gain = 589.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2535.051 ; gain = 1018.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2572.379 ; gain = 1055.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2581.145 ; gain = 1064.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     8|
|2     |LUT1   |     6|
|3     |LUT2   |    86|
|4     |LUT3   |   104|
|5     |LUT4   |    77|
|6     |LUT5   |    19|
|7     |LUT6   |    63|
|8     |MUXCY  |    64|
|9     |FDR    |    12|
|10    |FDRE   |   231|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2584.840 ; gain = 979.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2584.840 ; gain = 1068.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2584.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  (CARRY4) => CARRY8: 32 instances
  FDR => FDRE: 12 instances

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: d2b9f88e
INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2616.953 ; gain = 1999.832
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2616.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/design_1_axi_timer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_timer_0_0, cache-ID = 8c6a5df9b8b42b61
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2616.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_axi_timer_0_0_synth_1/design_1_axi_timer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_timer_0_0_utilization_synth.rpt -pb design_1_axi_timer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:55:49 2024...
[Sun May 12 21:55:50 2024] design_1_axi_timer_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:11 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_rst_ps8_0_100M_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_100M_0
[Sun May 12 21:55:51 2024] Launched design_1_rst_ps8_0_100M_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log
wait_on_run design_1_rst_ps8_0_100M_0_synth_1
[Sun May 12 21:55:51 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:55:56 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:56:01 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:56:06 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:56:16 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:56:26 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:56:36 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...
[Sun May 12 21:56:47 2024] Waiting for design_1_rst_ps8_0_100M_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_rst_ps8_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps8_0_100M_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_rst_ps8_0_100M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 565.637 ; gain = 181.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_100M_0
Command: synth_design -top design_1_rst_ps8_0_100M_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.027 ; gain = 376.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.738 ; gain = 487.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.738 ; gain = 487.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.738 ; gain = 487.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_rst_ps8_0_100M_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_rst_ps8_0_100M_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2077.863 ; gain = 0.219
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2077.863 ; gain = 560.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2077.863 ; gain = 560.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2077.863 ; gain = 560.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.863 ; gain = 560.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.863 ; gain = 560.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2534.145 ; gain = 1016.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2534.145 ; gain = 1016.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2562.785 ; gain = 972.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2562.785 ; gain = 1044.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2562.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 62aac365
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.430 ; gain = 1981.844
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2598.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/design_1_rst_ps8_0_100M_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_rst_ps8_0_100M_0, cache-ID = 2487b4920f4dd3c5
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2598.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/design_1_rst_ps8_0_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_rst_ps8_0_100M_0_utilization_synth.rpt -pb design_1_rst_ps8_0_100M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:56:52 2024...
[Sun May 12 21:56:57 2024] design_1_rst_ps8_0_100M_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_xbar_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Sun May 12 21:56:57 2024] Launched design_1_xbar_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
wait_on_run design_1_xbar_0_synth_1
[Sun May 12 21:56:57 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:03 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:08 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:13 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:23 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:33 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:43 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:57:53 2024] Waiting for design_1_xbar_0_synth_1 to finish...
[Sun May 12 21:58:13 2024] Waiting for design_1_xbar_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 567.266 ; gain = 182.883
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
Command: synth_design -top design_1_xbar_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.500 ; gain = 375.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_30_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_30_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[15] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[14] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[13] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[12] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[11] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[10] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[9] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[8] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[15] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[14] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[13] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[12] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[11] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[10] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[9] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[8] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.898 ; gain = 620.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.898 ; gain = 620.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.898 ; gain = 620.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2146.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2251.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2251.512 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.512 ; gain = 724.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.512 ; gain = 724.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.512 ; gain = 724.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2251.512 ; gain = 724.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2251.512 ; gain = 724.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 2565.371 ; gain = 1038.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2598.703 ; gain = 1071.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    16|
|3     |LUT3 |    46|
|4     |LUT4 |    80|
|5     |LUT5 |     8|
|6     |LUT6 |   106|
|7     |FDRE |   145|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2610.055 ; gain = 978.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2610.055 ; gain = 1083.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2618.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2639.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: bb4f88b1
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 2639.156 ; gain = 2018.105
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2639.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbar_0, cache-ID = 7a52efcc389322af
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2639.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xbar_0_utilization_synth.rpt -pb design_1_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:58:10 2024...
[Sun May 12 21:58:13 2024] design_1_xbar_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 5310.320 ; gain = 0.000
launch_runs design_1_zynq_ultra_ps_e_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
[Sun May 12 21:58:14 2024] Launched design_1_zynq_ultra_ps_e_0_0_synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
wait_on_run design_1_zynq_ultra_ps_e_0_0_synth_1
[Sun May 12 21:58:14 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:58:19 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:58:24 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:58:29 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:58:40 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:58:50 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:59:00 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...
[Sun May 12 21:59:10 2024] Waiting for design_1_zynq_ultra_ps_e_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_zynq_ultra_ps_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_zynq_ultra_ps_e_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 564.305 ; gain = 180.246
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
Command: synth_design -top design_1_zynq_ultra_ps_e_0_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1904.719 ; gain = 375.141
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2463]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4648]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4649]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4661]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4662]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:337]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1359]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1360]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.988 ; gain = 498.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2045.914 ; gain = 516.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2045.914 ; gain = 516.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2057.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'inst'
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2087.391 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2087.391 ; gain = 557.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2087.391 ; gain = 557.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/PS8_i. (constraint file  c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2087.391 ; gain = 557.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2087.391 ; gain = 557.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.391 ; gain = 557.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3524.207 ; gain = 1994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3549.645 ; gain = 2020.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3553.398 ; gain = 2023.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     1|
|2     |LUT1    |   264|
|3     |PS8     |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 570 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 3568.324 ; gain = 1997.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3568.324 ; gain = 2038.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3568.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: aa5e48b5
INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3611.484 ; gain = 2984.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/design_1_zynq_ultra_ps_e_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_zynq_ultra_ps_e_0_0, cache-ID = 442ccaa3e9ed7df7
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/design_1_zynq_ultra_ps_e_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_zynq_ultra_ps_e_0_0_utilization_synth.rpt -pb design_1_zynq_ultra_ps_e_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:59:20 2024...
[Sun May 12 21:59:25 2024] design_1_zynq_ultra_ps_e_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 5310.320 ; gain = 0.000
synth_design -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Top: 
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
Exporting to file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 5310.320 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
make_wrapper -files [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun May 12 22:07:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/runme.log
[Sun May 12 22:07:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 5310.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5310.320 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5324.785 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 5324.785 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5324.785 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5324.785 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 5324.785 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5324.785 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5324.785 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5324.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5347.156 ; gain = 36.836
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 5364.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 32 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5395.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5577.617 ; gain = 218.258
open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu3eg-sbva484-1-e
Top: design_1_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5693.078 ; gain = 91.098
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:72]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:73]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:74]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:88]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 72 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:93]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 73 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:94]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 74 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 75 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 76 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 77 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 78 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 79 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 80 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 81 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 82 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 83 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 84 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 85 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 86 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 87 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 88 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:107]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2463]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:19]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_detector_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_detector_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2000' bound to instance 'U0' of component 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:980]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:990]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 22 given [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1178]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1178]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1324]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1324]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1866]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1866]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1139]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4648]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4649]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4661]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4662]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:252]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:21]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:75]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:20]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:72]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:73]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:74]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:107]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:108]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:337]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1359]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1360]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 5992.004 ; gain = 390.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 6015.895 ; gain = 413.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 6015.895 ; gain = 413.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 6023.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 6131.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 30 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 6167.367 ; gain = 565.387
392 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 6167.367 ; gain = 565.387
set_property package_pin "" [get_ports [list  {Channels[3]}]]
set_property PULLTYPE NONE [get_ports [list {Channels[3]}]]
set_property OFFCHIP_TERM NONE [get_ports [list {Channels[3]}]]
set_property package_pin "" [get_ports [list  {Channels[3]}]]
set_property package_pin "" [get_ports [list  {Channels[2]}]]
set_property package_pin "" [get_ports [list  {Channels[3]}]]
place_ports {Channels[3]} D1
place_ports {Channels[3]} D2
set_property package_pin "" [get_ports [list  {Channels[2]}]]
set_property iostandard LVCMOS18 [get_ports [list {Channels[3]}]]
set_property package_pin "" [get_ports [list  {Channels[3]}]]
create_interface interface_1
set_property package_pin "" [get_ports [list  {Channels[3]}]]
set_property package_pin "" [get_ports [list  {Channels[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {Channels[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {Channels[3]} {Channels[2]} {Channels[1]} {Channels[0]}]]
set_property IOSTANDARD ANALOG_SE [get_ports [list {Channels[3]} {Channels[2]} {Channels[1]} {Channels[0]}]]
set_property package_pin "" [get_ports [list  {Channels[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {Channels[3]} {Channels[2]} {Channels[1]} {Channels[0]}]]
place_ports {Channels[3]} G5
place_ports {Channels[3]} D7
place_ports {Channels[2]} F8
place_ports {Channels[1]} E5
place_ports {Channels[0]} D6
file mkdir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc w ]
add_files -fileset constrs_1 C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc
set_property target_constrs_file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc [current_fileset -constrset]
save_constraints -force
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ip\design_1_AXI_detector_0_0\synth\design_1_AXI_detector_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ip\design_1_AXI_detector_0_0\synth\design_1_AXI_detector_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ip\design_1_AXI_detector_0_0\synth\design_1_AXI_detector_0_0.v:]
synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/design_1_wrapper.dcp to C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ip\design_1_AXI_detector_0_0\synth\design_1_AXI_detector_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ip\design_1_AXI_detector_0_0\synth\design_1_AXI_detector_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\hdl\AXI_detector_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ipshared\2383\src\detector_top_wrapper_v.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\hdl\design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.gen\sources_1\bd\design_1\ip\design_1_AXI_detector_0_0\synth\design_1_AXI_detector_0_0.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 12 23:06:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/runme.log
[Sun May 12 23:06:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/runme.log
synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e -lint 
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6198.672 ; gain = 1.199
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:72]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:73]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:74]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:88]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 72 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:93]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 73 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:94]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 74 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 75 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 76 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 77 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 78 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 79 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 80 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 81 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 82 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 83 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 84 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 85 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 86 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 87 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 88 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:107]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2463]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:19]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_detector_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (1#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:1]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:21]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (2#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (3#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/pos_edge_det.sv:1]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'detector' (4#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (5#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top.sv:1]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (6#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (7#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/src/detector_top_wrapper_v.v:1]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:72]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:73]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:74]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:107]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (8#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2383/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_detector_0_0' (9#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2000' bound to instance 'U0' of component 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (10#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (11#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (12#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'count_module' (13#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:980]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:990]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (14#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (15#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (16#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (17#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (18#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (19#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (20#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (21#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (22#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 22 given [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1178]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (23#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1178]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1324]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (24#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1324]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' (25#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (26#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' (44#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' (45#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' (45#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' (45#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' (46#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' (47#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' (47#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' (48#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' (49#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (50#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (51#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (52#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (53#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (54#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (55#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (56#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (57#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (57#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (58#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (59#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (60#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (60#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (60#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (61#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (62#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (63#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (64#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (64#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (64#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (64#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (65#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (66#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (67#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (68#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (69#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1866]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (70#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (71#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (72#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1866]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (73#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (74#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (74#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (75#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (76#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (76#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (77#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (77#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' (78#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (79#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' (79#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (79#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' (79#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (79#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' (79#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' (80#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (81#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (82#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1139]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (83#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (84#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (84#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (85#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (86#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (87#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (88#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (89#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (90#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (91#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4648]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4649]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4661]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4662]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:337]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1359]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1360]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' (92#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (93#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (94#1) [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (95#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 6494.133 ; gain = 296.660
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 23:06:31 2024
| Host         : Olawenah-PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-6  | 4            | 0        |
| ASSIGN-10 | 20           | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'ps8_0_axi_periph_M00_AXI_ARADDR' are not read. First unread bit index is 7. 
RTL Name 'ps8_0_axi_periph_M00_AXI_ARADDR', Hierarchy 'design_1', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 19.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'ps8_0_axi_periph_M00_AXI_AWADDR' are not read. First unread bit index is 7. 
RTL Name 'ps8_0_axi_periph_M00_AXI_AWADDR', Hierarchy 'design_1', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 23.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'ps8_0_axi_periph_M01_AXI_ARADDR' are not read. First unread bit index is 5. 
RTL Name 'ps8_0_axi_periph_M01_AXI_ARADDR', Hierarchy 'design_1', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 38.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'ps8_0_axi_periph_M01_AXI_AWADDR' are not read. First unread bit index is 5. 
RTL Name 'ps8_0_axi_periph_M01_AXI_AWADDR', Hierarchy 'design_1', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M00_ACLK' are not read. First unused bit index is 0. 
RTL Name 'M00_ACLK', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 513.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M00_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'M00_ARESETN', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 514.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M01_ACLK' are not read. First unused bit index is 0. 
RTL Name 'M01_ACLK', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 534.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M01_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'M01_ARESETN', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 535.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ACLK' are not read. First unused bit index is 0. 
RTL Name 'M_ACLK', Hierarchy 'm00_couplers_imp_QJIMLI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1221.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ACLK' are not read. First unused bit index is 0. 
RTL Name 'M_ACLK', Hierarchy 'm01_couplers_imp_1D3SAH3', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1363.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ACLK' are not read. First unused bit index is 0. 
RTL Name 'M_ACLK', Hierarchy 's00_couplers_imp_1A7ZMW4', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1517.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ACLK' are not read. First unused bit index is 0. 
RTL Name 'M_ACLK', Hierarchy 's01_couplers_imp_KGUFR9', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1927.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'M_ARESETN', Hierarchy 'm00_couplers_imp_QJIMLI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1222.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'M_ARESETN', Hierarchy 'm01_couplers_imp_1D3SAH3', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1364.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'M_ARESETN', Hierarchy 's00_couplers_imp_1A7ZMW4', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1518.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'M_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'M_ARESETN', Hierarchy 's01_couplers_imp_KGUFR9', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1928.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S00_ACLK' are not read. First unused bit index is 0. 
RTL Name 'S00_ACLK', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 553.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S00_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'S00_ARESETN', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 554.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S01_ACLK' are not read. First unused bit index is 0. 
RTL Name 'S01_ACLK', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 592.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S01_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'S01_ARESETN', Hierarchy 'design_1_ps8_0_axi_periph_0', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 593.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_ACLK' are not read. First unused bit index is 0. 
RTL Name 'S_ACLK', Hierarchy 'm00_couplers_imp_QJIMLI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1242.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_ACLK' are not read. First unused bit index is 0. 
RTL Name 'S_ACLK', Hierarchy 'm01_couplers_imp_1D3SAH3', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1382.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'S_ARESETN', Hierarchy 'm00_couplers_imp_QJIMLI', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1243.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'S_ARESETN' are not read. First unused bit index is 0. 
RTL Name 'S_ARESETN', Hierarchy 'm01_couplers_imp_1D3SAH3', File 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v', Line 1383.
INFO: [Synth 37-85] Total of 24 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 6494.133 ; gain = 296.660
INFO: [Common 17-83] Releasing license: Synthesis
390 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 6494.133 ; gain = 296.660
current_design impl_1
close_design
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 6505.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 32 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 6505.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6505.762 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 6505.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 6505.762 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 6505.762 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 6505.762 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6505.762 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6505.762 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 6505.762 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6505.762 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6505.762 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 6505.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6505.762 ; gain = 0.000
file copy -force C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/design_1_wrapper.bit C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/coincidence_detector.bit
file copy -force C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/design_1_wrapper.bit C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/coincidence_detector.bit
open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/project_1/project_1.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-5654] Module 'AXI_detector_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_detector_0_0 (AXI_detector_v1.0 1.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'Channels'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_AXI_detector_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_AXI_detector_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6514.402 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/project_1/project_1.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property name Enable [ipx::get_registers slv_reg0 -of_objects [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]]
set_property display_name slv_reg0 [ipx::get_registers Enable -of_objects [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]]
set_property name nCycles [ipx::get_registers slv_reg1 -of_objects [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]]
set_property display_name slv_reg1 [ipx::get_registers nCycles -of_objects [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_detector_0_0 (AXI_detector_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6516.484 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 12 23:37:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/runme.log
[Sun May 12 23:37:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/runme.log
report_ip_status -name ip_status 
file copy -force C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/design_1_wrapper.bit C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/coincidence_detector.bit
ipx::edit_ip_in_project -upgrade true -name AXI_detector_v1_0_project -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.tmp/AXI_detector_v1_0_project c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/adria/documents/feina/coincidence_detector/pynq_project/project_1/project_1.tmp/axi_detector_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::remove_register Enable [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::remove_register nCycles [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_detector_0_0 (AXI_detector_v1.0 1.0) from revision 6 to revision 7
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_detector:1.0 [get_ips  design_1_AXI_detector_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_detector_0_0 to use current project options
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_detector_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\adria\Documents\Feina\coincidence_detector\pynq_project\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_detector_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6517.820 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 12 23:50:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/runme.log
[Sun May 12 23:50:35 2024] Launched impl_1...
Run output will be captured here: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/runme.log
report_ip_status -name ip_status 
file copy -force C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/impl_1/design_1_wrapper.bit C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/coincidence_detector.bit
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 13 00:03:13 2024...
