Board: ZCU104
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: ZCU104 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 30 seconds. 0:00:30

Entering step: 0


Info: This step started at: 2018-01-26 13:38:30

Entering step: 1


Info: This step started at: 2018-01-26 13:38:30

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:38:33

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.4MB/s  ??:?? ETA  8%    1MB   0.8MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 17%    3MB   1.1MB/s  00:14 ETA 22%    4MB   1.2MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 36%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 45%    8MB   1.1MB/s  00:08 ETA 49%    9MB   1.0MB/s  00:09 ETA 54%   10MB   1.1MB/s  00:07 ETA 58%   10MB   1.1MB/s  00:07 ETA 63%   11MB   1.1MB/s  00:06 ETA 68%   12MB   1.1MB/s  00:05 ETA 72%   13MB   1.2MB/s  00:04 ETA 77%   14MB   1.2MB/s  00:03 ETA 81%   15MB   1.2MB/s  00:02 ETA 86%   15MB   1.2MB/s  00:02 ETA 91%   16MB   1.2MB/s  00:01 ETA 95%   17MB   1.3MB/s  00:00 ETA100%   18MB   1.3MB/s  00:14    

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/hello_rtc.elf}

Failed to download C:/zcu104_bit/tests/ZCU104/elf/hello_rtc.elf
step finished 

Error: Could not find regular expression in step 2 of test 3 - "(.*)Successfully\s+downloaded"

step finished 
the expression:(.*)YEAR\:MM\:DD\s+HR\:MM\:SS

Error: Could not find regular expression in step 0 of test 3 - "(.*)Last\s+set\s+time\s+for\s+RTC\s+is"

Error: Could not find regular expression in step 0 of test 3 - "(.*)RTC\s+time\s+after\s+set\s+is"

Error: Could not find regular expression in step 0 of test 3 - "(.*)YEAR\:MM\:DD\s+HR\:MM\:SS"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 00 minutes, and 35 seconds. 0:00:35

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 09 seconds. 0:01:09

Entering step: 0


Info: This step started at: 2018-01-26 13:39:34

Entering step: 1


Info: This step started at: 2018-01-26 13:39:34

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.4MB/s  ??:?? ETA  7%    1MB   0.8MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 17%    3MB   1.1MB/s  ??:?? ETA 21%    4MB   1.2MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 36%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 45%    8MB   1.1MB/s  00:08 ETA 50%    9MB   1.2MB/s  00:07 ETA 50%    9MB   1.0MB/s  00:08 ETA 54%   10MB   1.1MB/s  00:07 ETA 59%   10MB   1.1MB/s  00:06 ETA 64%   11MB   1.1MB/s  00:05 ETA 68%   12MB   1.1MB/s  00:05 ETA 73%   13MB   1.2MB/s  00:04 ETA 77%   14MB   1.2MB/s  00:03 ETA 82%   15MB   1.2MB/s  00:02 ETA 87%   16MB   1.2MB/s  00:01 ETA 91%   16MB   1.2MB/s  00:01 ETA 96%   17MB   1.3MB/s  00:00 ETA100%   18MB   1.3MB/s  00:14    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/ipi_app.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf
	section, .text: 0xfffc0000 - 0xfffde70b
	section, .init: 0xfffde740 - 0xfffde773
	section, .fini: 0xfffde780 - 0xfffde7b3
	section, .note.gnu.build-id: 0xfffde7b4 - 0xfffde7d7
	section, .rodata: 0xfffde7d8 - 0xfffe254f
	section, .rodata1: 0xfffe2550 - 0xfffe257f
	section, .sdata2: 0xfffe2580 - 0xfffe257f
	section, .sbss2: 0xfffe2580 - 0xfffe257f
	section, .data: 0xfffe2580 - 0xfffe4737
	section, .data1: 0xfffe4738 - 0xfffe473f
	section, .ctors: 0xfffe4740 - 0xfffe473f
	section, .dtors: 0xfffe4740 - 0xfffe473f
	section, .eh_frame: 0xfffe4740 - 0xfffe4743
	section, .mmu_tbl0: 0xfffe5000 - 0xfffe500f
	section, .mmu_tbl1: 0xfffe6000 - 0xfffe7fff
	section, .mmu_tbl2: 0xfffe8000 - 0xfffebfff
	section, .preinit_array: 0xfffec000 - 0xfffebfff
	section, .init_array: 0xfffec000 - 0xfffec007
	section, .fini_array: 0xfffec008 - 0xfffec047
	section, .sdata: 0xfffec048 - 0xfffec07f
	section, .sbss: 0xfffec080 - 0xfffec07f
	section, .tdata: 0xfffec080 - 0xfffec07f
	section, .tbss: 0xfffec080 - 0xfffec07f
	section, .bss: 0xfffec080 - 0xffff173f
	section, .heap: 0xffff1740 - 0xffff1f3f
	section, .stack: 0xffff1f40 - 0xffff373f
  0%    0MB   0.0MB/s  ??:?? ETA 63%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:40:13
Writing: '33'
3

*************************************************************
** ZCU104 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU104 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU104 FMC_LPC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMC_LPC

Entering step: 3


Info: This step started at: 2018-01-26 13:40:18
Writing: '99'

Entering step: 4


Info: This step started at: 2018-01-26 13:40:33
Writing: 'AA'

Entering step: 5


Info: This step started at: 2018-01-26 13:40:38
Writing: 'CC'

Entering step: 6


Info: This step started at: 2018-01-26 13:40:39
Writing: 'DD'

Entering step: 7


Info: This step started at: 2018-01-26 13:40:44
Writing: 'GG'

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 4 - "(.*)All\s+Tests\s+Complete:\s+IIC\s+PASSED"

Error: Could not find regular expression in step 0 of test 4 - "(.*)###\s+PL\s+DDR4\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 4 - "(.*)###\s+PL\s+BRAM\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 4 - "(.*)Clocking\s+Test\s+Passed"

Error: Could not find regular expression in step 0 of test 4 - "(.*)PMOD\s+Test\s+passed"

Error: Could not find regular expression in step 0 of test 4 - "(.*)System\s+Monitor\s+Example\s+passed!"

Error: Could not find regular expression in step 0 of test 4 - "(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail
Info: Result for step 6: Fail
Info: Result for step 7: Fail

Info: The test took 0 hours, 01 minutes, and 16 seconds. 0:01:16

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 09 seconds. 0:01:09

Entering step: 0


Info: This step started at: 2018-01-26 13:43:11

Entering step: 1


Info: This step started at: 2018-01-26 13:43:11

	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
catch { disconnect }
1

	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
connect -url tcp:127.0.0.1:3121

	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC MIG Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
A

********************************************************
********************************************************
**                ZCU104 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB00FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
C

********************************************************
********************************************************
**             ZCU104 - Clock Frequencies             **
********************************************************
********************************************************

CLK_125                 =  125.006 
FMC_LPC_CLK0            =  156.264 
FMC_LPC_CLK1            =  156.264 
FMC_LPC_GBTCLK0         =  156.264 
HDMI_DRU_CLOCK          =  156.288 


Clocking Test Passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
D
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
G

********************************************************
********************************************************
**            ZCU104 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 36.483 Centigrades.
The Maximum Temperature is 36.483 Centigrades. 
The Minimum Temperature is 36.338 Centigrades. 

The Current VCCINT is 0.849 Volts. 
The Maximum VCCINT is 0.849 Volts. 
The Minimum VCCINT is 0.848 Volts. 

The Current VCCAUX is 1.797 Volts. 
The Maximum VCCAUX is 1.798 Volts. 
The Minimum VCCAUX is 1.797 Volts. 


The Current VPVN   is 0.004 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.4MB/s  ??:?? ETA  8%    1MB   0.8MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 17%    3MB   1.1MB/s  ??:?? ETA 21%    4MB   1.2MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 36%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 45%    8MB   1.1MB/s  00:08 ETA 50%    9MB   1.2MB/s  00:07 ETA 50%    9MB   1.0MB/s  00:08 ETA 55%   10MB   1.1MB/s  00:07 ETA 59%   10MB   1.1MB/s  00:06 ETA 64%   11MB   1.1MB/s  00:05 ETA 68%   12MB   1.1MB/s  00:05 ETA 73%   13MB   1.2MB/s  00:04 ETA 78%   14MB   1.2MB/s  00:03 ETA 82%   15MB   1.2MB/s  00:02 ETA 87%   16MB   1.2MB/s  00:01 ETA 91%   16MB   1.2MB/s  00:01 ETA 96%   17MB   1.3MB/s  00:00 ETA100%   18MB   1.3MB/s  00:14    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/ipi_app.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf
	section, .text: 0xfffc0000 - 0xfffde70b
	section, .init: 0xfffde740 - 0xfffde773
	section, .fini: 0xfffde780 - 0xfffde7b3
	section, .note.gnu.build-id: 0xfffde7b4 - 0xfffde7d7
	section, .rodata: 0xfffde7d8 - 0xfffe254f
	section, .rodata1: 0xfffe2550 - 0xfffe257f
	section, .sdata2: 0xfffe2580 - 0xfffe257f
	section, .sbss2: 0xfffe2580 - 0xfffe257f
	section, .data: 0xfffe2580 - 0xfffe4737
	section, .data1: 0xfffe4738 - 0xfffe473f
	section, .ctors: 0xfffe4740 - 0xfffe473f
	section, .dtors: 0xfffe4740 - 0xfffe473f
	section, .eh_frame: 0xfffe4740 - 0xfffe4743
	section, .mmu_tbl0: 0xfffe5000 - 0xfffe500f
	section, .mmu_tbl1: 0xfffe6000 - 0xfffe7fff
	section, .mmu_tbl2: 0xfffe8000 - 0xfffebfff
	section, .preinit_array: 0xfffec000 - 0xfffebfff
	section, .init_array: 0xfffec000 - 0xfffec007
	section, .fini_array: 0xfffec008 - 0xfffec047
	section, .sdata: 0xfffec048 - 0xfffec07f
	section, .sbss: 0xfffec080 - 0xfffec07f
	section, .tdata: 0xfffec080 - 0xfffec07f
	section, .tbss: 0xfffec080 - 0xfffec07f
	section, .bss: 0xfffec080 - 0xffff173f
	section, .heap: 0xffff1740 - 0xffff1f3f
	section, .stack: 0xffff1f40 - 0xffff373f
  0%    0MB   0.0MB/s  ??:?? ETA 63%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:43:50
Writing: '33'
3

*************************************************************
** ZCU104 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU104 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU104 FMC_LPC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMC_LPC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x08
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF6
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x07
ReadBuffer[10] = 0x19
ReadBuffer[11] = 0x80
ReadBuffer[12] = 0xE1
ReadBuffer[13] = 0x7F
ReadBuffer[14] = 0xCA
ReadBuffer[15] = 0x58


ZCU104 FMC_LPC IIC EEPROM Test PASSED

*************************************************************
** ZCU104 DDR4_SODIMM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4_SODIMM

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x11
ReadBuffer[02] = 0x23
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU104 DDR4_SODIMM IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-01-26 13:43:55
Writing: '99'
9

********************************************************
********************************************************
**                ZCU104 - PL DDR4 TEST               **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC MIG Memory Test
Testing address range 0x500000000-0x500800000.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Com
Entering step: 4


Info: This step started at: 2018-01-26 13:44:10
plete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC MIG Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU104 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB00FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-01-26 13:44:15
Writing: 'CC'

Entering step: 6


Info: This step started at: 2018-01-26 13:44:16
C

********************************************************
********************************************************
**             ZCU104 - Clock Frequencies             **
********************************************************
********************************************************

CLK_125                 =  125.006 
FMC_LPC_CLK0            =  156.264 
FMC_LPC_CLK1            =  156.264 
FMC_LPC_GBTCLK0         =  156.264 
HDMI_DRU_CLOCK          =  156.264 


Clocking Test Passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'DD'
D
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 7


Info: This step started at: 2018-01-26 13:44:21
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU104 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 35.986 Centigrades.
The Maximum Temperature is 35.986 Centigrades. 
The Minimum Temperature is 35.986 Centigrades. 

The Current VCCINT is 0.848 Volts. 
The Maximum VCCINT is 0.850 Volts. 
The Minimum VCCINT is 0.848 Volts. 

The Current VCCAUX is 1.798 Volts. 
The Maximum VCCAUX is 1.798 Volts. 
The Minimum VCCAUX is 1.797 Volts. 


The Current VPVN   is 0.005 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 4 - "(.*)PMOD\s+Test\s+passed"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail
Info: Result for step 6: Fail
Info: Result for step 7: Fail

Info: The test took 0 hours, 01 minutes, and 16 seconds. 0:01:16

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 09 seconds. 0:01:09

Entering step: 0


Info: This step started at: 2018-01-26 13:45:37

Entering step: 1


Info: This step started at: 2018-01-26 13:45:37

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  2%    0MB   0.4MB/s  ??:?? ETA  7%    1MB   0.7MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 16%    3MB   1.1MB/s  ??:?? ETA 21%    3MB   1.2MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 30%    5MB   1.0MB/s  00:12 ETA 35%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 44%    8MB   1.1MB/s  00:08 ETA 49%    9MB   1.2MB/s  00:07 ETA 51%    9MB   1.2MB/s  00:07 ETA 55%   10MB   1.2MB/s  00:06 ETA 60%   11MB   1.2MB/s  00:05 ETA 65%   12MB   1.2MB/s  00:05 ETA 69%   12MB   1.3MB/s  00:04 ETA 74%   13MB   1.3MB/s  00:03 ETA 78%   14MB   1.3MB/s  00:02 ETA 83%   15MB   1.3MB/s  00:02 ETA 88%   16MB   1.3MB/s  00:01 ETA 92%   17MB   1.3MB/s  00:00 ETA 97%   17MB   1.4MB/s  00:00 ETA100%   18MB   1.4MB/s  00:13    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/ipi_app.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf
	section, .text: 0xfffc0000 - 0xfffde70b
	section, .init: 0xfffde740 - 0xfffde773
	section, .fini: 0xfffde780 - 0xfffde7b3
	section, .note.gnu.build-id: 0xfffde7b4 - 0xfffde7d7
	section, .rodata: 0xfffde7d8 - 0xfffe254f
	section, .rodata1: 0xfffe2550 - 0xfffe257f
	section, .sdata2: 0xfffe2580 - 0xfffe257f
	section, .sbss2: 0xfffe2580 - 0xfffe257f
	section, .data: 0xfffe2580 - 0xfffe4737
	section, .data1: 0xfffe4738 - 0xfffe473f
	section, .ctors: 0xfffe4740 - 0xfffe473f
	section, .dtors: 0xfffe4740 - 0xfffe473f
	section, .eh_frame: 0xfffe4740 - 0xfffe4743
	section, .mmu_tbl0: 0xfffe5000 - 0xfffe500f
	section, .mmu_tbl1: 0xfffe6000 - 0xfffe7fff
	section, .mmu_tbl2: 0xfffe8000 - 0xfffebfff
	section, .preinit_array: 0xfffec000 - 0xfffebfff
	section, .init_array: 0xfffec000 - 0xfffec007
	section, .fini_array: 0xfffec008 - 0xfffec047
	section, .sdata: 0xfffec048 - 0xfffec07f
	section, .sbss: 0xfffec080 - 0xfffec07f
	section, .tdata: 0xfffec080 - 0xfffec07f
	section, .tbss: 0xfffec080 - 0xfffec07f
	section, .bss: 0xfffec080 - 0xffff173f
	section, .heap: 0xffff1740 - 0xffff373f
	section, .stack: 0xffff3740 - 0xffff673f
  0%    0MB   0.0MB/s  ??:?? ETA 54%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:46:14
Writing: '33'
3

*************************************************************
** ZCU104 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU104 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU104 FMC_LPC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMC_LPC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x08
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF6
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x07
ReadBuffer[10] = 0x19
ReadBuffer[11] = 0x80
ReadBuffer[12] = 0xE1
ReadBuffer[13] = 0x7F
ReadBuffer[14] = 0xCA
ReadBuffer[15] = 0x58


ZCU104 FMC_LPC IIC EEPROM Test PASSED

*************************************************************
** ZCU104 DDR4_SODIMM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4_SODIMM

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x11
ReadBuffer[02] = 0x23
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU104 DDR4_SODIMM IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-01-26 13:46:19
Writing: '99'
9

********************************************************
********************************************************
**                ZCU104 - PL DDR4 TEST               **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC MIG Memory Test
Testing address range 0x500000000-0x500800000.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
Entering step: 4


Info: This step started at: 2018-01-26 13:46:34

	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC MIG Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU104 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB00FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-01-26 13:46:39
Writing: 'CC'

Entering step: 6


Info: This step started at: 2018-01-26 13:46:40
C

********************************************************
********************************************************
**             ZCU104 - Clock Frequencies             **
********************************************************
********************************************************

CLK_125                 =  125.006 
FMC_LPC_CLK0            =  156.264 
FMC_LPC_CLK1            =  156.264 
FMC_LPC_GBTCLK0         =  156.264 
HDMI_DRU_CLOCK          =  156.288 


Clocking Test Passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'DD'
D
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 7


Info: This step started at: 2018-01-26 13:46:45
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU104 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 36.192 Centigrades.
The Maximum Temperature is 36.192 Centigrades. 
The Minimum Temperature is 35.993 Centigrades. 

The Current VCCINT is 0.848 Volts. 
The Maximum VCCINT is 0.849 Volts. 
The Minimum VCCINT is 0.848 Volts. 

The Current VCCAUX is 1.796 Volts. 
The Maximum VCCAUX is 1.797 Volts. 
The Minimum VCCAUX is 1.796 Volts. 


The Current VPVN   is 0.004 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 4 - "(.*)PMOD\s+Test\s+passed"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail
Info: Result for step 6: Fail
Info: Result for step 7: Fail

Info: The test took 0 hours, 01 minutes, and 15 seconds. 0:01:15

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 09 seconds. 0:01:09

Entering step: 0


Info: This step started at: 2018-01-26 13:51:16

Entering step: 1


Info: This step started at: 2018-01-26 13:51:16

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.4MB/s  ??:?? ETA  8%    1MB   0.8MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 17%    3MB   1.1MB/s  ??:?? ETA 21%    4MB   1.2MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 35%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 45%    8MB   1.2MB/s  00:08 ETA 49%    9MB   1.2MB/s  00:07 ETA 54%   10MB   1.2MB/s  00:06 ETA 58%   10MB   1.2MB/s  00:06 ETA 63%   11MB   1.3MB/s  00:05 ETA 68%   12MB   1.3MB/s  00:04 ETA 72%   13MB   1.3MB/s  00:03 ETA 77%   14MB   1.3MB/s  00:03 ETA 82%   15MB   1.3MB/s  00:02 ETA 86%   15MB   1.4MB/s  00:01 ETA 91%   16MB   1.4MB/s  00:01 ETA 96%   17MB   1.4MB/s  00:00 ETA100%   18MB   1.4MB/s  00:13    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/ipi_app.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf
	section, .text: 0xfffc0000 - 0xfffdeacb
	section, .init: 0xfffdeb00 - 0xfffdeb33
	section, .fini: 0xfffdeb40 - 0xfffdeb73
	section, .note.gnu.build-id: 0xfffdeb74 - 0xfffdeb97
	section, .rodata: 0xfffdeb98 - 0xfffe2c37
	section, .rodata1: 0xfffe2c38 - 0xfffe2c3f
	section, .sdata2: 0xfffe2c40 - 0xfffe2c3f
	section, .sbss2: 0xfffe2c40 - 0xfffe2c3f
	section, .data: 0xfffe2c40 - 0xfffe4df7
	section, .data1: 0xfffe4df8 - 0xfffe4dff
	section, .ctors: 0xfffe4e00 - 0xfffe4dff
	section, .dtors: 0xfffe4e00 - 0xfffe4dff
	section, .eh_frame: 0xfffe4e00 - 0xfffe4e03
	section, .mmu_tbl0: 0xfffe5000 - 0xfffe500f
	section, .mmu_tbl1: 0xfffe6000 - 0xfffe7fff
	section, .mmu_tbl2: 0xfffe8000 - 0xfffebfff
	section, .preinit_array: 0xfffec000 - 0xfffebfff
	section, .init_array: 0xfffec000 - 0xfffec007
	section, .fini_array: 0xfffec008 - 0xfffec047
	section, .sdata: 0xfffec048 - 0xfffec07f
	section, .sbss: 0xfffec080 - 0xfffec07f
	section, .tdata: 0xfffec080 - 0xfffec07f
	section, .tbss: 0xfffec080 - 0xfffec07f
	section, .bss: 0xfffec080 - 0xffff173f
	section, .heap: 0xffff1740 - 0xffff373f
	section, .stack: 0xffff3740 - 0xffff673f
  0%    0MB   0.0MB/s  ??:?? ETA 63%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:51:53
Writing: '33'
3

*************************************************************
** ZCU104 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU104 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU104 FMC_LPC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMC_LPC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x08
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF6
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x07
ReadBuffer[10] = 0x19
ReadBuffer[11] = 0x80
ReadBuffer[12] = 0xE1
ReadBuffer[13] = 0x7F
ReadBuffer[14] = 0xCA
ReadBuffer[15] = 0x58


ZCU104 FMC_LPC IIC EEPROM Test PASSED

*************************************************************
** ZCU104 DDR4_SODIMM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4_SODIMM

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x11
ReadBuffer[02] = 0x23
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU104 DDR4_SODIMM IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-01-26 13:51:58
Writing: '99'
9

********************************************************
********************************************************
**                ZCU104 - PL DDR4 TEST               **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC MIG Memory Test
Testing address range 0x500000000-0x500800000.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
Entering step: 4


Info: This step started at: 2018-01-26 13:52:13

	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC MIG Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU104 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB00FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-01-26 13:52:18
Writing: 'CC'

Entering step: 6


Info: This step started at: 2018-01-26 13:52:19
C

********************************************************
********************************************************
**             ZCU104 - Clock Frequencies             **
********************************************************
********************************************************

CLK_125                 =  125.031 
FMC_LPC_CLK0            =  156.288 
FMC_LPC_CLK1            =  156.288 
FMC_LPC_GBTCLK0         =  156.288 
HDMI_DRU_CLOCK          =  156.288 


Clocking Test Passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'DD'
D

********************************************************
********************************************************
**     ZCU104 - PMOD Loopback Write and Read Tests    **
********************************************************
********************************************************

Testing PMOD 
PMOD: Writing and Reading all 0's            - FAILED
Data read back = 000000ED
PMOD: Writing and Reading all 1's            - FAILED
Data read back = 000000ED
PMOD: Writing and Reading 0x55555555 pattern - FAILED
Data read back = 000000ED
PMOD: Writing and Reading 0xAAAAAAAA pattern - FAILED
Data read back = 000000ED

Completed PMOD Loopback Write and Read Tests

PMOD Test failed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 7


Info: This step started at: 2018-01-26 13:52:24
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU104 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 35.404 Centigrades.
The Maximum Temperature is 35.404 Centigrades. 
The Minimum Temperature is 35.381 Centigrades. 

The Current VCCINT is 0.849 Volts. 
The Maximum VCCINT is 0.849 Volts. 
The Minimum VCCINT is 0.848 Volts. 

The Current VCCAUX is 1.797 Volts. 
The Maximum VCCAUX is 1.797 Volts. 
The Minimum VCCAUX is 1.796 Volts. 


The Current VPVN   is 0.009 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 4 - "(.*)PMOD\s+Test\s+passed"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail
Info: Result for step 6: Fail
Info: Result for step 7: Fail

Info: The test took 0 hours, 01 minutes, and 15 seconds. 0:01:15

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 09 seconds. 0:01:09

Entering step: 0


Info: This step started at: 2018-01-26 13:53:13

Entering step: 1


Info: This step started at: 2018-01-26 13:53:13

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.4MB/s  ??:?? ETA  7%    1MB   0.7MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 16%    3MB   1.0MB/s  ??:?? ETA 21%    3MB   1.1MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 35%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 44%    8MB   1.1MB/s  00:08 ETA 49%    9MB   1.0MB/s  00:09 ETA 54%    9MB   1.0MB/s  00:08 ETA 58%   10MB   1.1MB/s  00:07 ETA 63%   11MB   1.1MB/s  00:06 ETA 67%   12MB   1.1MB/s  00:05 ETA 72%   13MB   1.2MB/s  00:04 ETA 77%   14MB   1.2MB/s  00:03 ETA 81%   15MB   1.2MB/s  00:02 ETA 86%   15MB   1.2MB/s  00:02 ETA 90%   16MB   1.2MB/s  00:01 ETA 95%   17MB   1.3MB/s  00:00 ETA100%   18MB   1.3MB/s  00:14    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/ipi_app.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf
	section, .text: 0xfffc0000 - 0xfffdeacb
	section, .init: 0xfffdeb00 - 0xfffdeb33
	section, .fini: 0xfffdeb40 - 0xfffdeb73
	section, .note.gnu.build-id: 0xfffdeb74 - 0xfffdeb97
	section, .rodata: 0xfffdeb98 - 0xfffe2c37
	section, .rodata1: 0xfffe2c38 - 0xfffe2c3f
	section, .sdata2: 0xfffe2c40 - 0xfffe2c3f
	section, .sbss2: 0xfffe2c40 - 0xfffe2c3f
	section, .data: 0xfffe2c40 - 0xfffe4df7
	section, .data1: 0xfffe4df8 - 0xfffe4dff
	section, .ctors: 0xfffe4e00 - 0xfffe4dff
	section, .dtors: 0xfffe4e00 - 0xfffe4dff
	section, .eh_frame: 0xfffe4e00 - 0xfffe4e03
	section, .mmu_tbl0: 0xfffe5000 - 0xfffe500f
	section, .mmu_tbl1: 0xfffe6000 - 0xfffe7fff
	section, .mmu_tbl2: 0xfffe8000 - 0xfffebfff
	section, .preinit_array: 0xfffec000 - 0xfffebfff
	section, .init_array: 0xfffec000 - 0xfffec007
	section, .fini_array: 0xfffec008 - 0xfffec047
	section, .sdata: 0xfffec048 - 0xfffec07f
	section, .sbss: 0xfffec080 - 0xfffec07f
	section, .tdata: 0xfffec080 - 0xfffec07f
	section, .tbss: 0xfffec080 - 0xfffec07f
	section, .bss: 0xfffec080 - 0xffff173f
	section, .heap: 0xffff1740 - 0xffff373f
	section, .stack: 0xffff3740 - 0xffff673f
  0%    0MB   0.0MB/s  ??:?? ETA 54%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:53:52
Writing: '33'
3

*************************************************************
** ZCU104 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU104 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU104 FMC_LPC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMC_LPC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x08
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF6
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x07
ReadBuffer[10] = 0x19
ReadBuffer[11] = 0x80
ReadBuffer[12] = 0xE1
ReadBuffer[13] = 0x7F
ReadBuffer[14] = 0xCA
ReadBuffer[15] = 0x58


ZCU104 FMC_LPC IIC EEPROM Test PASSED

*************************************************************
** ZCU104 DDR4_SODIMM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4_SODIMM

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x11
ReadBuffer[02] = 0x23
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU104 DDR4_SODIMM IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-01-26 13:53:57
Writing: '99'
9

********************************************************
********************************************************
**                ZCU104 - PL DDR4 TEST               **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC MIG Memory Test
Testing address range 0x500000000-0x500800000.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC MIG Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test
Entering step: 4


Info: This step started at: 2018-01-26 13:54:12
:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU104 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB00FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-01-26 13:54:17

Entering step: 6


Info: This step started at: 2018-01-26 13:54:18
Writing: 'CC'
C

********************************************************
********************************************************
**             ZCU104 - Clock Frequencies             **
********************************************************
********************************************************

CLK_125                 =  125.006 
FMC_LPC_CLK0            =  156.288 
FMC_LPC_CLK1            =  156.288 
FMC_LPC_GBTCLK0         =  156.288 
HDMI_DRU_CLOCK          =  156.288 


Clocking Test Passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'DD'
D

********************************************************
********************************************************
**     ZCU104 - PMOD Loopback Write and Read Tests    **
********************************************************
********************************************************

Testing PMOD 
PMOD: Writing and Reading all 0's            - PASSED
PMOD: Writing and Reading all 1's            - PASSED
PMOD: Writing and Reading 0x55555555 pattern - PASSED
PMOD: Writing and Reading 0xAAAAAAAA pattern - PASSED

Completed PMOD Loopback Write and Read Tests

PMOD Test passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 7


Info: This step started at: 2018-01-26 13:54:23
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU104 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 35.029 Centigrades.
The Maximum Temperature is 35.029 Centigrades. 
The Minimum Temperature is 35.029 Centigrades. 

The Current VCCINT is 0.849 Volts. 
The Maximum VCCINT is 0.850 Volts. 
The Minimum VCCINT is 0.848 Volts. 

The Current VCCAUX is 1.798 Volts. 
The Maximum VCCAUX is 1.798 Volts. 
The Minimum VCCAUX is 1.796 Volts. 


The Current VPVN   is 0.004 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass

Info: The test took 0 hours, 01 minutes, and 16 seconds. 0:01:16

Info: ZCU104 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 30 seconds. 0:00:30

Entering step: 0


Info: This step started at: 2018-01-26 13:54:30

Entering step: 1


Info: This step started at: 2018-01-26 13:54:30

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:54:34

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.5MB/s  ??:?? ETA  8%    1MB   0.8MB/s  ??:?? ETA 12%    2MB   1.0MB/s  ??:?? ETA 17%    3MB   1.1MB/s  ??:?? ETA 21%    4MB   1.2MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 36%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 45%    8MB   1.1MB/s  00:08 ETA 50%    9MB   1.2MB/s  00:07 ETA 54%   10MB   1.2MB/s  00:06 ETA 59%   10MB   1.2MB/s  00:06 ETA 63%   11MB   1.3MB/s  00:05 ETA 68%   12MB   1.3MB/s  00:04 ETA 73%   13MB   1.3MB/s  00:03 ETA 77%   14MB   1.3MB/s  00:03 ETA 82%   15MB   1.3MB/s  00:02 ETA 86%   16MB   1.3MB/s  00:01 ETA 91%   16MB   1.4MB/s  00:01 ETA 96%   17MB   1.4MB/s  00:00 ETA100%   18MB   1.4MB/s  00:13    

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/hello_rtc.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/hello_rtc.elf
	section, .text: 0x00000000 - 0x0000322b
	section, .init: 0x00003240 - 0x00003273
	section, .fini: 0x00003280 - 0x000032b3
	section, .note.gnu.build-id: 0x000032b4 - 0x000032d7
	section, .rodata: 0x000032d8 - 0x0000362f
	section, .rodata1: 0x00003630 - 0x0000363f
	section, .sdata2: 0x00003640 - 0x0000363f
	section, .sbss2: 0x00003640 - 0x0000363f
	section, .data: 0x00003640 - 0x00003f3f
	section, .data1: 0x00003f40 - 0x00003f3f
	section, .ctors: 0x00003f40 - 0x00003f3f
	section, .dtors: 0x00003f40 - 0x00003f3f
	section, .eh_frame: 0x00003f40 - 0x00003f43
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b13f
	section, .heap: 0x0000b140 - 0x0000d13f
	section, .stack: 0x0000d140 - 0x0001013f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/hello_rtc.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

Day Convention : 0-Fri, 1-Sat, 2-Sun, 3-Mon, 4-Tue, 5-Wed, 6-Thur
Last set time for RTC is..
YEAR:MM:DD HR:MM:SS 	 2100:13:11993 11:37:35	 Day = 2

Current RTC time is..
YEAR:MM:DD HR:MM:SS 	 2000:01:05 01:38:55	 Day = 5

Setting Time = 2016:10:17 00:00:00
RTC time after set is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:00	 Day = 3

disconnect

step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 35 seconds. 0:00:35

Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 17 minutes, and 11 seconds. 0:17:11

Info: ZCU104 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 45 seconds. 0:00:45

Entering step: 0


Info: This step started at: 2018-01-26 13:55:14

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-01-26 13:55:15

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 13:55:31 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:55:31

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_rev_b_idcode_check.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 305.414 ; gain = 1.953
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# set IDCODE [get_property IDCODE_HEX [lindex [get_hw_device] 0]]
# puts $IDCODE
14730093
# if { $IDCODE == "14730093"} {
#    puts "IDCODE check PASSED"
# } else {
#    puts "IDCODE check FAILED" 
# }
IDCODE check PASSED
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 13:56:04 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 49 seconds. 0:00:49

Info: ZCU106 EFUSE test started...

Info: The test will take 0 hours, 00 minutes, and 28 seconds. 0:00:28

Entering step: 0


Info: This step started at: 2018-01-26 13:56:05

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 13:56:20 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-01-26 13:56:21

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
couldn't read file "tcl\vivado_read_fpga_efuse_status.tcl": no such file or directory
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 13:56:31 2018...

Error: Could not find regular expression in step 1 of test 1 - "(.*)Property\s+Type\s+Read\-only\s+Value"

Info: Result for step 0: Pass
Info: Result for step 1: Fail

Info: The test took 0 hours, 00 minutes, and 26 seconds. 0:00:26

Info: MIG PS DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 35 seconds. 0:00:35

Entering step: 0


Info: This step started at: 2018-01-26 13:56:31

Entering step: 1


Info: This step started at: 2018-01-26 13:56:31

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

after 1000

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

after 1000

dow {C:/zcu104_bit/tests/ZCU104/../elf/zynq_mp_dram_test.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/zynq_mp_dram_test.elf
	section, .text: 0xfffc0000 - 0xfffdc4cf
	section, .boot: 0xffff0000 - 0xffff0b87
	section, .init: 0xffff0bc0 - 0xffff0bf3
	section, .fini: 0xffff0c00 - 0xffff0c33
	section, .note.gnu.build-id: 0xfffdc4d0 - 0xfffdc4f3
	section, .rodata: 0xfffdc4f8 - 0xfffdee1f
	section, .rodata1: 0xfffdee20 - 0xfffdee3f
	section, .sdata2: 0xfffdee40 - 0xfffdee3f
	section, .sbss2: 0xfffdee40 - 0xfffdee3f
	section, .data: 0xfffdee40 - 0xfffe09f7
	section, .data1: 0xfffe09f8 - 0xfffe09ff
	section, .ctors: 0xfffe0a00 - 0xfffe09ff
	section, .dtors: 0xfffe0a00 - 0xfffe09ff
	section, .eh_frame: 0xfffe0a00 - 0xfffe0a03
	section, .mmu_tbl0: 0xfffe1000 - 0xfffe100f
	section, .mmu_tbl1: 0xfffe2000 - 0xfffe3fff
	section, .mmu_tbl2: 0xfffe4000 - 0xfffe7fff
	section, .preinit_array: 0xfffe8000 - 0xfffe7fff
	section, .init_array: 0xfffe8000 - 0xfffe8007
	section, .fini_array: 0xfffe8008 - 0xfffe8047
	section, .sdata: 0xfffe8048 - 0xfffe807f
	section, .sbss: 0xfffe8080 - 0xfffe807f
	section, .tdata: 0xfffe8080 - 0xfffe807f
	section, .tbss: 0xfffe8080 - 0xfffe807f
	section, .bss: 0xfffe8080 - 0xfffe963f
	section, .heap: 0xffff0c34 - 0xffff2c3f
	section, .stack: 0xffff2c40 - 0xffff5c3f
  0%    0MB   0.0MB/s  ??:?? ETA 39%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.1MB/s  00:02    
Setting PC to Program Start Address 0xffff0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/zynq_mp_dram_test.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53) 
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 64,   D-cache is enable,   Verbose Mode is OFF

 Enter 'h' to print help menu
 Enter Test Option: 

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-01-26 13:56:52
Writing: '2\n'
2
Starting Memory Test '2' - Testing 64MB length from address 0x0...
---------+--------+------------------------------------------------+-----------
  TEST   | ERROR  |          PER-BYTE-LANE ERROR COUNT             |  TIME
         | COUNT  | LANES [ #0,  #1,  #2,  #3,  #4,  #5,  #6,  #7] |  (sec)
---------+--------+------------------------------------------------+-----------
MT0(1: 0)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.33838
---------+--------+------------------------------------------------+-----------
MTS(1: 1)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.666568
---------+--------+------------------------------------------------+-----------
MTS(1: 2)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.666568
---------+--------+------------------------------------------------+-----------
MTS(1: 3)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.666568
---------+--------+------------------------------------------------+-----------
MTS(1: 4)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.666568
---------+--------+------------------------------------------------+-----------
MTS(1: 5)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 6)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.666568
---------+--------+------------------------------------------------+-----------
MTS(1: 7)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.666568
---------+--------+------------------------------------------------+-----------
MTS(1: 8)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.665912
---------+--------+------------------------------------------------+-----------
MTP(1: 9)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTP(1:10)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTL(1:11)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:12)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:13)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:14)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------

memtest_all: PASSED
error_counter = 0x0000000000000000

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 42 seconds. 0:00:42

Info: MIG PL DDR4 test started...

Info: The test will take 0 hours, 03 minutes, and 33 seconds. 0:03:33

Entering step: 0


Info: This step started at: 2018-01-26 13:57:14

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 305.160 ; gain = 1.824
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices] 1]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 881.621 ; gain = 1.098
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 13:57:57 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-01-26 13:57:58

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_mig_pl_ddr4_status.tcl}
# set TEST_DELAY 120
# disconnect_hw_server -quiet
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
# set_property PROBES.FILE {[pwd]/../bitstream/zcu104_mig_pl_ddr4.ltx} [lindex [get_hw_devices] 0]
# puts "\n    10 second delay for UltraScale MIG calibration\n"

    10 second delay for UltraScale MIG calibration

# after 10000
# refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

# refresh_hw_vio [get_hw_vios hw_vio_*]
# puts "\n    Reading LED Status Before Resetting\n"

    Reading LED Status Before Resetting

# set leds [get_property INPUT_VALUE [get_hw_probes -filter {NAME =~ */led || NAME =~ */out}]]
# if {${leds} == "9" || ${leds} == "b"} {
#     set pass_1 true
# } else {
#     set pass_1 false
# }
# puts "\n    Info:VIO Core Read LED Data Pass 1:_________${leds}_________\n"

    Info:VIO Core Read LED Data Pass 1:_________b_________

# puts "\n    Reset the design\n"

    Reset the design

# set_property OUTPUT_VALUE 1 [get_hw_probes u_led_display_driver/reset_in -of_objects [get_hw_vios hw_vio_*]]
# commit_hw_vio [get_hw_probes {u_led_display_driver/reset_in} -of_objects [get_hw_vios hw_vio_*]]
# after 5000
# set_property OUTPUT_VALUE 0 [get_hw_probes u_led_display_driver/reset_in -of_objects [get_hw_vios hw_vio_*]]
# commit_hw_vio [get_hw_probes {u_led_display_driver/reset_in} -of_objects [get_hw_vios hw_vio_*]]
# puts "\n    Waiting $TEST_DELAY seconds for test to run\n"

    Waiting 120 seconds for test to run

# after [expr $TEST_DELAY * 1000]
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

# refresh_hw_vio [get_hw_vios hw_vio_*]
# puts "\n    Reading LED Status"

    Reading LED Status
# set leds [get_property INPUT_VALUE [get_hw_probes -filter {NAME =~ */led || NAME =~ */out}]]
# if {${leds} == "9" || ${leds} == "b"} {
#     set pass_2 true
# } else {
#     set pass_2 false
# }
# puts "\nInfo:VIO Core Read LED Data Pass 2:_________${leds}_________\n"

Info:VIO Core Read LED Data Pass 2:_________9_________

# if {$pass_1 == true && $pass_2 == true} {
#     puts "\n[lindex $argv 1] TEST PASSED\n"
# } else  {
#     puts "\n[lindex $argv 1] TEST FAILED\n"
# }

 TEST PASSED

# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:00:33 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:00:33

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:00:48 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 03 minutes, and 34 seconds. 0:03:34

Info: PING test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-01-26 14:00:48

Entering step: 1


Info: This step started at: 2018-01-26 14:00:49

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:00:52

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    0MB   0.4MB/s  ??:?? ETA  7%    1MB   0.7MB/s  ??:?? ETA 12%    2MB   0.9MB/s  ??:?? ETA 16%    3MB   1.0MB/s  ??:?? ETA 21%    3MB   1.1MB/s  00:12 ETA 26%    4MB   1.2MB/s  00:11 ETA 26%    4MB   0.9MB/s  00:14 ETA 31%    5MB   1.0MB/s  00:12 ETA 35%    6MB   1.1MB/s  00:11 ETA 40%    7MB   1.1MB/s  00:09 ETA 45%    8MB   1.1MB/s  00:08 ETA 49%    9MB   1.0MB/s  00:09 ETA 54%    9MB   1.0MB/s  00:08 ETA 58%   10MB   1.1MB/s  00:07 ETA 63%   11MB   1.1MB/s  00:06 ETA 67%   12MB   1.1MB/s  00:05 ETA 72%   13MB   1.2MB/s  00:04 ETA 77%   14MB   1.2MB/s  00:03 ETA 81%   15MB   1.2MB/s  00:02 ETA 86%   15MB   1.2MB/s  00:02 ETA 90%   16MB   1.2MB/s  00:01 ETA 95%   17MB   1.3MB/s  00:00 ETA100%   18MB   1.3MB/s  00:14    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 62%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:01:31
Auto negotiation error 
Phy setup error 
Assert due to phy setup failure 

Entering step: 4


Info: This step started at: 2018-01-26 14:02:32

Error: Stopped because step 0 failed in test 7

step finished 
the expression:(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7

Error: Could not find regular expression in step 0 of test 7 - "(.*)[Aa]utonegotiation\s+complete"

Error: Could not find regular expression in step 0 of test 7 - "(.*)link\s+speed\s+for\s+phy\s+address\s+\d+\:\s+1000"

Error: Could not find regular expression in step 0 of test 7 - "(.*)DHCP\s+Timeout"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Configuring\s+default\s+IP\s+of\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Board\s+IP:\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Netmask\s+:\s+255\.255\.255\.0"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Gateway\s+:\s+192\.168\.1\.1"

Error: Could not find regular expression in step 0 of test 7 - "(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Fail
Info: The test took 0 hours, 01 minutes, and 45 seconds. 0:01:45

Info: UART 01/02 TEST test started...

Info: The test will take 0 hours, 00 minutes, and 51 seconds. 0:00:51

Entering step: 0


Info: This step started at: 2018-01-26 14:02:34

Entering step: 1


Info: This step started at: 2018-01-26 14:02:34

Entering step: 2


Info: This step started at: 2018-01-26 14:02:34

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:02:38

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst


fpga -state
FPGA is not configured

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/hello_uart_1.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/hello_uart_1.elf
	section, .text: 0x00000000 - 0x0000266b
	section, .init: 0x00002680 - 0x000026b3
	section, .fini: 0x000026c0 - 0x000026f3
	section, .note.gnu.build-id: 0x000026f4 - 0x00002717
	section, .rodata: 0x00002718 - 0x00002977
	section, .rodata1: 0x00002978 - 0x0000297f
	section, .sdata2: 0x00002980 - 0x0000297f
	section, .sbss2: 0x00002980 - 0x0000297f
	section, .data: 0x00002980 - 0x0000326f
	section, .data1: 0x00003270 - 0x0000327f
	section, .ctors: 0x00003280 - 0x0000327f
	section, .dtors: 0x00003280 - 0x0000327f
	section, .eh_frame: 0x00003280 - 0x00003283
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b0bf
	section, .heap: 0x0000b0c0 - 0x0000d0bf
	section, .stack: 0x0000d0c0 - 0x000100bf
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/hello_uart_1.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************
********************************************************
**                ZCU104 - UART 01 Test               **
********************************************************
********************************************************
Testing UART
115200,8,N,1
Hello world!
UART 01 Test Passed


disconnect

step finished 

Entering step: 4


Info: This step started at: 2018-01-26 14:02:57

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 5


Info: This step started at: 2018-01-26 14:03:00

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst


fpga -state
FPGA is not configured

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  5%    1MB   2.2MB/s  ??:?? ETA 10%    1MB   1.9MB/s  ??:?? ETA 15%    2MB   1.8MB/s  ??:?? ETA 19%    3MB   1.8MB/s  ??:?? ETA 24%    4MB   1.8MB/s  ??:?? ETA 28%    5MB   1.8MB/s  00:07 ETA 33%    6MB   1.8MB/s  00:06 ETA 38%    7MB   1.7MB/s  00:06 ETA 42%    7MB   1.7MB/s  00:06 ETA 47%    8MB   1.7MB/s  00:05 ETA 51%    9MB   1.7MB/s  00:05 ETA 56%   10MB   1.7MB/s  00:04 ETA 61%   11MB   1.7MB/s  00:04 ETA 65%   12MB   1.7MB/s  00:03 ETA 70%   12MB   1.7MB/s  00:03 ETA 74%   13MB   1.7MB/s  00:02 ETA 79%   14MB   1.7MB/s  00:02 ETA 84%   15MB   1.7MB/s  00:01 ETA 88%   16MB   1.7MB/s  00:01 ETA 93%   17MB   1.7MB/s  00:00 ETA 97%   18MB   1.7MB/s  00:00 ETA100%   18MB   1.7MB/s  00:10    

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/hello_uart_2.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/hello_uart_2.elf
	section, .text: 0x00000000 - 0x000026ab
	section, .init: 0x000026c0 - 0x000026f3
	section, .fini: 0x00002700 - 0x00002733
	section, .note.gnu.build-id: 0x00002734 - 0x00002757
	section, .rodata: 0x00002758 - 0x000029b7
	section, .rodata1: 0x000029b8 - 0x000029bf
	section, .sdata2: 0x000029c0 - 0x000029bf
	section, .sbss2: 0x000029c0 - 0x000029bf
	section, .data: 0x000029c0 - 0x000032af
	section, .data1: 0x000032b0 - 0x000032bf
	section, .ctors: 0x000032c0 - 0x000032bf
	section, .dtors: 0x000032c0 - 0x000032bf
	section, .eh_frame: 0x000032c0 - 0x000032c3
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b0bf
	section, .heap: 0x0000b0c0 - 0x0000d0bf
	section, .stack: 0x0000d0c0 - 0x000100bf
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/hello_uart_2.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************
********************************************************
**                ZCU106 - UART 02 Test               **
********************************************************
********************************************************
Testing UART
115200,8,N,1
Hello world!
UART 02 Test Passed


disconnect

step finished 

step finished 

Info: Result for step 0: Pass
step finished 

Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 00 minutes, and 56 seconds. 0:00:56

Info: PMOD Loopback test started...

Info: The test will take 0 hours, 00 minutes, and 52 seconds. 0:00:52

Entering step: 0


Info: This step started at: 2018-01-26 14:03:31

Entering step: 1


Info: This step started at: 2018-01-26 14:03:31

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:03:34

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_pl_pmod_loop_bit.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 305.465 ; gain = 1.758
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/pmod_loop.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
WARNING: [Xicom 50-99] Incorrect bitstream assigned to device. Bitstream was generated for part xczu7ev-ffvc1156-2-i-es2, target device (with IDCODE revision 1) is compatible with production revision bitstreams.
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 306.301 ; gain = 0.039
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:04:10 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:04:11

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

fpga -state
FPGA is configured

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/pmod_loop.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/pmod_loop.elf
	section, .text: 0x00000000 - 0x0000c51b
	section, .init: 0x0000c540 - 0x0000c573
	section, .fini: 0x0000c580 - 0x0000c5b3
	section, .note.gnu.build-id: 0x0000c5b4 - 0x0000c5d7
	section, .rodata: 0x0000c5d8 - 0x0000cc07
	section, .rodata1: 0x0000cc08 - 0x0000cc3f
	section, .sdata2: 0x0000cc40 - 0x0000cc3f
	section, .sbss2: 0x0000cc40 - 0x0000cc3f
	section, .data: 0x0000cc40 - 0x0000de0f
	section, .data1: 0x0000de10 - 0x0000de3f
	section, .ctors: 0x0000de40 - 0x0000de3f
	section, .dtors: 0x0000de40 - 0x0000de3f
	section, .eh_frame: 0x0000de40 - 0x0000de43
	section, .mmu_tbl0: 0x0000e000 - 0x0000e00f
	section, .mmu_tbl1: 0x0000f000 - 0x00010fff
	section, .mmu_tbl2: 0x00011000 - 0x00014fff
	section, .preinit_array: 0x00015000 - 0x00014fff
	section, .init_array: 0x00015000 - 0x00015007
	section, .fini_array: 0x00015008 - 0x00015047
	section, .sdata: 0x00015048 - 0x0001507f
	section, .sbss: 0x00015080 - 0x0001507f
	section, .tdata: 0x00015080 - 0x0001507f
	section, .tbss: 0x00015080 - 0x0001507f
	section, .bss: 0x00015080 - 0x0001513f
	section, .heap: 0x00015140 - 0x0001713f
	section, .stack: 0x00017140 - 0x0001a13f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/pmod_loop.elf

targets -set -filter {name =~"*A53*0"}

con

after 5000

****************************************
         PMOD0 LOOPBACK TEST
****************************************
PMOD0 Loopback Test: Pattern = 0xFFFFFFFF, PASSED
Data In = 0x0000000F
PMOD0 Loopback Test: Pattern = 0x00000000, PASSED
Data In = 0x00000000
PMOD0 Loopback Test: Pattern = 0xAAAAAAAA, PASSED
Data In = 0x0000000A
PMOD0 Loopback Test: Pattern = 0x55555555, PASSED
Data In = 0x00000005

****************************************
         PMOD1 LOOPBACK TEST
****************************************
PMOD1 Loopback Test: Pattern = 0xFFFFFFFF, PASSED
Data In = 0x0000000F
PMOD1 Loopback Test: Pattern = 0x00000000, PASSED
Data In = 0x00000000
PMOD1 Loopback Test: Pattern = 0xAAAAAAAA, PASSED
Data In = 0x0000000A
PMOD1 Loopback Test: Pattern = 0x55555555, PASSED
Data In = 0x00000005

PMOD Loopback: Test passed

disconnect

step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 58 seconds. 0:00:58

Info: FMC Loopback test started...

Info: The test will take 0 hours, 01 minutes, and 13 seconds. 0:01:13

Entering step: 0


Info: This step started at: 2018-01-26 14:04:30

Entering step: 1


Info: This step started at: 2018-01-26 14:04:30

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:04:33

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_pl_pmod_loop_bit.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/pmod_loop.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
WARNING: [Xicom 50-99] Incorrect bitstream assigned to device. Bitstream was generated for part xczu7ev-ffvc1156-2-i-es2, target device (with IDCODE revision 1) is compatible with production revision bitstreams.
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 306.543 ; gain = 0.203
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:05:02 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:05:02

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

fpga -state
FPGA is configured

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/xm105_loop.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/xm105_loop.elf
	section, .text: 0x00000000 - 0x0000c51b
	section, .init: 0x0000c540 - 0x0000c573
	section, .fini: 0x0000c580 - 0x0000c5b3
	section, .note.gnu.build-id: 0x0000c5b4 - 0x0000c5d7
	section, .rodata: 0x0000c5d8 - 0x0000cc57
	section, .rodata1: 0x0000cc58 - 0x0000cc7f
	section, .sdata2: 0x0000cc80 - 0x0000cc7f
	section, .sbss2: 0x0000cc80 - 0x0000cc7f
	section, .data: 0x0000cc80 - 0x0000de4f
	section, .data1: 0x0000de50 - 0x0000de7f
	section, .ctors: 0x0000de80 - 0x0000de7f
	section, .dtors: 0x0000de80 - 0x0000de7f
	section, .eh_frame: 0x0000de80 - 0x0000de83
	section, .mmu_tbl0: 0x0000e000 - 0x0000e00f
	section, .mmu_tbl1: 0x0000f000 - 0x00010fff
	section, .mmu_tbl2: 0x00011000 - 0x00014fff
	section, .preinit_array: 0x00015000 - 0x00014fff
	section, .init_array: 0x00015000 - 0x00015007
	section, .fini_array: 0x00015008 - 0x00015047
	section, .sdata: 0x00015048 - 0x0001507f
	section, .sbss: 0x00015080 - 0x0001507f
	section, .tdata: 0x00015080 - 0x0001507f
	section, .tbss: 0x00015080 - 0x0001507f
	section, .bss: 0x00015080 - 0x0001513f
	section, .heap: 0x00015140 - 0x0001713f
	section, .stack: 0x00017140 - 0x0001a13f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/xm105_loop.elf

targets -set -filter {name =~"*A53*0"}

con

after 5000

****************************************
         HPC0 LA00 - LA31
****************************************
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0xFFFFFFFF FAILED
Data In = 0xFFFFF3FF
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0x00000000 FAILED
Data In = 0xFC0033C3
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0xAAAAAAAA FAILED
Data In = 0xFEAAB3EB
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0x55555555 FAILED
Data In = 0xFD5573D7

****************************************
         HPC0 LA32 - LA33
****************************************
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0xFFFFFFFF, PASSED
Data In = 0x00000003
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0x00000000 FAILED
Data In = 0x00000003
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0xAAAAAAAA FAILED
Data In = 0x00000003
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0x55555555 FAILED
Data In = 0x00000003

XM105 GPIO Loopback: Test failed

disconnect

step finished 

step finished 
the expression:(.*)XM105 GPIO Loopback: Test passed

Error: Could not find regular expression in step 0 of test 10 - "(.*)XM105 GPIO Loopback: Test passed"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 51 seconds. 0:00:51

Info: IBERT ALL test started...

Info: The test will take 0 hours, 04 minutes, and 11 seconds. 0:04:11

Entering step: 0


Info: This step started at: 2018-01-26 14:05:21

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices xczu7_0] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-1434] Device xczu7 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
# current_hw_device [lindex [get_hw_devices xczu7_0] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu104_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 881.367 ; gain = 1.148
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:05:55 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-01-26 14:05:56

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices xczu7_0] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]

Stopping all tests...

Error: Step 1 timed out in test number 11

Info: Result for step 0: Pass
Info: Result for step 1: Fail
Info: The test took 0 hours, 03 minutes, and 52 seconds. 0:03:52

Info: ZCU106 EFUSE test started...

Info: The test will take 0 hours, 00 minutes, and 28 seconds. 0:00:28

Entering step: 0


Info: This step started at: 2018-01-26 14:09:42

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:09:57 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-01-26 14:09:58

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_DNA
Property                 Type    Read-only  Value
REGISTER.EFUSE.FUSE_DNA  string  true       4000000001137862348123C5
# report_property [lindex [get_hw_device] 1] REGISTER.EFUSE.FUSE_DNA
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:10:16 2018...

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 53 seconds. 0:00:53

Info: PING test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-01-26 14:10:45

Entering step: 1


Info: This step started at: 2018-01-26 14:10:45

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:10:49

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  5%    1MB   2.2MB/s  ??:?? ETA 10%    1MB   1.9MB/s  ??:?? ETA 15%    2MB   1.8MB/s  ??:?? ETA 19%    3MB   1.8MB/s  ??:?? ETA 24%    4MB   1.8MB/s  ??:?? ETA 29%    5MB   1.8MB/s  00:07 ETA 33%    6MB   1.7MB/s  00:07 ETA 38%    7MB   1.7MB/s  00:06 ETA 42%    7MB   1.7MB/s  00:06 ETA 47%    8MB   1.7MB/s  00:05 ETA 52%    9MB   1.7MB/s  00:05 ETA 56%   10MB   1.7MB/s  00:04 ETA 61%   11MB   1.7MB/s  00:04 ETA 66%   12MB   1.7MB/s  00:03 ETA 70%   13MB   1.7MB/s  00:03 ETA 75%   13MB   1.7MB/s  00:02 ETA 79%   14MB   1.7MB/s  00:02 ETA 84%   15MB   1.7MB/s  00:01 ETA 89%   16MB   1.7MB/s  00:01 ETA 93%   17MB   1.7MB/s  00:00 ETA 98%   18MB   1.7MB/s  00:00 ETA100%   18MB   1.7MB/s  00:10    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 87%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:11:19
Auto negotiation error 
Phy setup error 
Assert due to phy setup failure 

Entering step: 4


Info: This step started at: 2018-01-26 14:12:20

Error: Stopped because step 0 failed in test 7

step finished 
the expression:(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7

Error: Could not find regular expression in step 0 of test 7 - "(.*)[Aa]utonegotiation\s+complete"

Error: Could not find regular expression in step 0 of test 7 - "(.*)link\s+speed\s+for\s+phy\s+address\s+\d+\:\s+1000"

Error: Could not find regular expression in step 0 of test 7 - "(.*)DHCP\s+Timeout"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Configuring\s+default\s+IP\s+of\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Board\s+IP:\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Netmask\s+:\s+255\.255\.255\.0"

Error: Could not find regular expression in step 0 of test 7 - "(.*)Gateway\s+:\s+192\.168\.1\.1"

Error: Could not find regular expression in step 0 of test 7 - "(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Fail
Info: The test took 0 hours, 01 minutes, and 37 seconds. 0:01:37

Info: PING test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-01-26 14:12:44

Entering step: 1


Info: This step started at: 2018-01-26 14:12:44

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:12:47

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  5%    1MB   2.1MB/s  ??:?? ETA 10%    1MB   1.9MB/s  ??:?? ETA 15%    2MB   1.8MB/s  ??:?? ETA 19%    3MB   1.8MB/s  ??:?? ETA 24%    4MB   1.8MB/s  ??:?? ETA 28%    5MB   1.8MB/s  00:07 ETA 33%    6MB   1.7MB/s  00:07 ETA 37%    6MB   1.7MB/s  00:06 ETA 42%    7MB   1.7MB/s  00:06 ETA 47%    8MB   1.7MB/s  00:05 ETA 51%    9MB   1.7MB/s  00:05 ETA 56%   10MB   1.7MB/s  00:04 ETA 60%   11MB   1.7MB/s  00:04 ETA 65%   12MB   1.7MB/s  00:03 ETA 69%   12MB   1.7MB/s  00:03 ETA 74%   13MB   1.7MB/s  00:02 ETA 79%   14MB   1.7MB/s  00:02 ETA 83%   15MB   1.7MB/s  00:01 ETA 88%   16MB   1.7MB/s  00:01 ETA 92%   17MB   1.7MB/s  00:00 ETA 97%   17MB   1.7MB/s  00:00 ETA100%   18MB   1.7MB/s  00:10    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 87%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:13:18
autonegotiation complete 
link speed for phy address 12: 1000
DHCP Timeout
Configuring default IP of 192.168.1.10
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
TCP echo server started @ port 7

Entering step: 4


Info: This step started at: 2018-01-26 14:13:34

Pinging 192.168.1.10 with 32 bytes of data:
Reply from 192.168.1.10: bytes=32 time=1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time=1ms TTL=255


step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 00 minutes, and 54 seconds. 0:00:54

Info: FMC Loopback test started...

Info: The test will take 0 hours, 01 minutes, and 13 seconds. 0:01:13

Entering step: 0


Info: This step started at: 2018-01-26 14:13:47

Entering step: 1


Info: This step started at: 2018-01-26 14:13:47

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-01-26 14:13:51

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu104_pl_pmod_loop_bit.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/pmod_loop.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
WARNING: [Xicom 50-99] Incorrect bitstream assigned to device. Bitstream was generated for part xczu7ev-ffvc1156-2-i-es2, target device (with IDCODE revision 1) is compatible with production revision bitstreams.
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 306.758 ; gain = 0.195
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280961c005A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 14:14:18 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-01-26 14:14:18

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

fpga -state
FPGA is configured

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/xm105_loop.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/xm105_loop.elf
	section, .text: 0x00000000 - 0x0000c51b
	section, .init: 0x0000c540 - 0x0000c573
	section, .fini: 0x0000c580 - 0x0000c5b3
	section, .note.gnu.build-id: 0x0000c5b4 - 0x0000c5d7
	section, .rodata: 0x0000c5d8 - 0x0000cc57
	section, .rodata1: 0x0000cc58 - 0x0000cc7f
	section, .sdata2: 0x0000cc80 - 0x0000cc7f
	section, .sbss2: 0x0000cc80 - 0x0000cc7f
	section, .data: 0x0000cc80 - 0x0000de4f
	section, .data1: 0x0000de50 - 0x0000de7f
	section, .ctors: 0x0000de80 - 0x0000de7f
	section, .dtors: 0x0000de80 - 0x0000de7f
	section, .eh_frame: 0x0000de80 - 0x0000de83
	section, .mmu_tbl0: 0x0000e000 - 0x0000e00f
	section, .mmu_tbl1: 0x0000f000 - 0x00010fff
	section, .mmu_tbl2: 0x00011000 - 0x00014fff
	section, .preinit_array: 0x00015000 - 0x00014fff
	section, .init_array: 0x00015000 - 0x00015007
	section, .fini_array: 0x00015008 - 0x00015047
	section, .sdata: 0x00015048 - 0x0001507f
	section, .sbss: 0x00015080 - 0x0001507f
	section, .tdata: 0x00015080 - 0x0001507f
	section, .tbss: 0x00015080 - 0x0001507f
	section, .bss: 0x00015080 - 0x0001513f
	section, .heap: 0x00015140 - 0x0001713f
	section, .stack: 0x00017140 - 0x0001a13f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/xm105_loop.elf

targets -set -filter {name =~"*A53*0"}

con

after 5000

****************************************
         HPC0 LA00 - LA31
****************************************
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0xFFFFFFFF FAILED
Data In = 0xFFFFF3FF
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0x00000000 FAILED
Data In = 0xFC0033C3
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0xAAAAAAAA FAILED
Data In = 0xFEAAB3EB
HPC0 LA00-LA31 XM105 Loopback Test: Pattern = 0x55555555 FAILED
Data In = 0xFD5573D7

****************************************
         HPC0 LA32 - LA33
****************************************
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0xFFFFFFFF, PASSED
Data In = 0x00000003
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0x00000000 FAILED
Data In = 0x00000003
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0xAAAAAAAA FAILED
Data In = 0x00000003
HPC0 LA32-LA33 XM105 Loopback Test: Pattern = 0x55555555 FAILED
Data In = 0x00000003

XM105 GPIO Loopback: Test failed

disconnect

step finished 

step finished 
the expression:(.*)XM105 GPIO Loopback: Test passed

Error: Could not find regular expression in step 0 of test 10 - "(.*)XM105 GPIO Loopback: Test passed"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 48 seconds. 0:00:48
