

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 108 clock pin(s) of sequential element(s)
0 instances converted, 108 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance         Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       R00.o001.outdiv.Q[0]     dffe                   86                     R07.wordram[7:0]        Derived clock on input (not legal for GCC)
@KP:ckid0_2       R00.o00.OSCInst0.OSC     OSCH                   22                     R00.o001.sdiv[20:0]     Black box on clock path                   
===========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

