-- VHDL Entity riscvio_lib.ex_reg.interface
--
-- Created:
--          by - surfer.UNKNOWN (SURFER-A0000001)
--          at - 22:17:39 26.06.2024
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
USE riscvio_lib.caches.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
USE riscvio_lib.caches.all;

ENTITY ex_reg IS
   PORT( 
      clk            : IN     std_logic;
      ctrl_dc        : IN     ctrl_sig_T;
      exc_ex_u       : IN     exc_reason_T;
      imm_dc         : IN     word_T;
      me_addr_u      : IN     word_T;
      pc_dc          : IN     pc_T;
      pipe_flush     : IN     boolean;
      raux_dc        : IN     raux_T;
      rdat_dc        : IN     rdat_T;
      rdst_ix_dc     : IN     reg_ix_T;
      res_ex_u       : IN     reg_mem_T;
      res_n          : IN     std_logic;
      rptr_dc        : IN     rptr_T;
      stall          : IN     boolean;
      allocating_me  : OUT    boolean;
      ctrl_ex        : OUT    ctrl_sig_T;
      exc_ex         : OUT    exc_reason_T;
      imm_ex_reg     : OUT    word_T;
      me_addr        : OUT    word_T;
      me_addr_uq     : OUT    word_T;
      me_mode_ex     : OUT    mem_mode_T;
      me_mode_ex_uq  : OUT    mem_mode_T;
      pc_ex          : OUT    pc_T;
      pgu_mode_ex    : OUT    pgu_mode_T;
      raux_dc_uq     : OUT    raux_T;
      raux_ex_reg    : OUT    raux_T;
      rdat_dc_uq     : OUT    rdat_T;
      rdat_ex_reg    : OUT    rdat_T;
      rdst_ix_ex_reg : OUT    reg_ix_T;
      res_ex         : OUT    reg_mem_T;
      res_ex_uq      : OUT    reg_mem_T;
      rptr_dc_uq     : OUT    rptr_T;
      rptr_ex_reg    : OUT    rptr_T
   );

-- Declarations

END ex_reg ;

