
---------- Begin Simulation Statistics ----------
final_tick                               70892909884500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791624                       # Number of bytes of host memory used
host_op_rate                                    80569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.94                       # Real time elapsed on the host
host_tick_rate                               13575087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002701                       # Number of seconds simulated
sim_ticks                                  2700608250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       622449                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20023                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858274                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       496549                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       622449                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       125900                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          940190                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40202                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2721                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14091938                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119682                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20050                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1282756                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1221293                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5227985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.065877                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.145061                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       993890     19.01%     19.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1875515     35.87%     54.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       401887      7.69%     62.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       189408      3.62%     66.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       147107      2.81%     69.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       146089      2.79%     71.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       139406      2.67%     74.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51927      0.99%     75.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1282756     24.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5227985                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.540120                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.540120                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2489938                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17595426                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           563152                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1534476                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20285                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        783896                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3692920                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    73                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1410951                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   105                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              940190                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            851347                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4506444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10937754                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40570                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.174071                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       864833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       536751                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.025061                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5391753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.306232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2590115     48.04%     48.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           142591      2.64%     50.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            97900      1.82%     52.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149187      2.77%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179548      3.33%     58.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           333423      6.18%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           167088      3.10%     67.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           202608      3.76%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1529293     28.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5391753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734308                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362318                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33592                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           777601                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.100650                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5098506                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1410951                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          144923                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3719785                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1427309                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17249663                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3687555                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33744                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16747220                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             97                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         68863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20285                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         69994                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       391774                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       110196                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        28210                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5294                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26959674                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16730280                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498263                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13432998                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.097514                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16737074                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29016565                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13077425                       # number of integer regfile writes
system.switch_cpus.ipc                       1.851442                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.851442                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100014      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10387020     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85900      0.51%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34626      0.21%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341718      2.04%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128839      0.77%     66.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       160098      0.95%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63476      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138305      0.82%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175247      1.04%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23050      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12830      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3417523     20.37%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1412595      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278114      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          422      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16780965                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1575088                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3131956                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539594                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1885346                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              188210                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011216                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          111783     59.39%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             88      0.05%     59.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3372      1.79%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            23      0.01%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1663      0.88%     62.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9801      5.21%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56841     30.20%     97.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           887      0.47%     98.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3752      1.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15294073                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36085659                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15190686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16585829                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17249654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16780965                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1221248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75723                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1745874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5391753                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.112339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.293217                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       910538     16.89%     16.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       576010     10.68%     27.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       866656     16.07%     43.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       831224     15.42%     59.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       711988     13.21%     72.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       629267     11.67%     83.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       339987      6.31%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       264902      4.91%     95.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261181      4.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5391753                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.106898                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              851375                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       361502                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       265980                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3719785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1427309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6723652                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5401196                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          258491                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         127178                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           876555                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         459401                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3478                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54888213                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17479278                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22452103                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1994872                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1387530                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20285                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2241544                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1727459                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2998010                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30021616                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4172572                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21194881                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34663763                       # The number of ROB writes
system.switch_cpus.timesIdled                     140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50343                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2266                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1703                       # Transaction distribution
system.membus.trans_dist::CleanEvict              507                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3318                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       391360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       391360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  391360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4412                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4412    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4412                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14720000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23468000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2700608250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          222                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           346                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2877824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2914176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4024                       # Total snoops (count)
system.tol2bus.snoopTraffic                    108992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29770                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27504     92.39%     92.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2266      7.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29770                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44956500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38089500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            516000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          213                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21121                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21334                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          213                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21121                       # number of overall hits
system.l2.overall_hits::total                   21334                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4273                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4412                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4273                       # number of overall misses
system.l2.overall_misses::total                  4412                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    338626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        348919500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10293500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    338626000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       348919500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.380814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.168268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.380814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.168268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171366                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78576.335878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79247.835245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79084.202176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78576.335878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79247.835245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79084.202176                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1703                       # number of writebacks
system.l2.writebacks::total                      1703                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4404                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4404                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    295896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    304879500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    295896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    304879500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.380814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.168268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.380814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.168268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68576.335878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69247.835245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69227.861035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68576.335878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69247.835245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69227.861035                       # average overall mshr miss latency
system.l2.replacements                           4024                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19567                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          222                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              222                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          222                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    256979000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     256979000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.166792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.166876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77496.682750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77449.969861                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    223819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    223819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.166792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.166776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67496.682750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67496.682750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.380814                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.384393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78576.335878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77394.736842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.380814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.378613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68576.335878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68576.335878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     81647000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81647000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.173590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85315.569488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84960.457856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     72077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     72077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.173590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.173464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75315.569488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75315.569488                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1906.591780                       # Cycle average of tags in use
system.l2.tags.total_refs                        5418                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4024                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.346421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     132.690260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.428024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.394603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.025616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1738.053278                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.064790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.848659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.930953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1793                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    408816                       # Number of tag accesses
system.l2.tags.data_accesses                   408816                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       273472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             282368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       108992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          108992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1703                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1703                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             47397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            142190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3104486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    101263114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104557186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3104486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3151883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40358316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40358316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40358316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           142190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3104486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    101263114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            144915502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000837486750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4404                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1703                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1703                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                9                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     44107500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               124788750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10250.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29000.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1338                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1703                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.938673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.420324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.924598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          543     33.98%     33.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          561     35.11%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          164     10.26%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          134      8.39%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      2.88%     90.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      2.19%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.31%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.50%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1598                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.776596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.372107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             85     90.43%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            4      4.26%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      3.19%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.776596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.752414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               15     15.96%     15.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.13%     18.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               69     73.40%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      7.45%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 275392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  106944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  281856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               108992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       101.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2694354000                       # Total gap between requests
system.mem_ctrls.avgGap                     441191.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       267008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       106944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3104485.813519972842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 98869578.732865080237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39599967.896121181548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1703                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3592000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    121196750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  53914420250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27419.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28363.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31658496.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4305420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2288385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11573940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2067120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     212665440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        457701450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        651572160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1342173915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.989489                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1689463000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    921175250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7118580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3776025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19149480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6655500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     212665440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        607302510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        525592800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1382260335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.832968                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1360834250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1249804000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2700598250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       850950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           850963                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       850950                       # number of overall hits
system.cpu.icache.overall_hits::total          850963                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          397                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          397                       # number of overall misses
system.cpu.icache.overall_misses::total           399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15003000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15003000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15003000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15003000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       851347                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       851362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       851347                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       851362                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37790.931990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37601.503759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37790.931990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37601.503759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          222                       # number of writebacks
system.cpu.icache.writebacks::total               222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13058000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13058000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000404                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000404                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000404                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000404                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37959.302326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37959.302326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37959.302326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37959.302326                       # average overall mshr miss latency
system.cpu.icache.replacements                    222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       850950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          850963                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          397                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15003000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15003000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       851347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       851362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37790.931990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37601.503759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13058000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13058000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37959.302326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37959.302326                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004482                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            203.130631                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1703070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1703070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4673866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4673867                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4673866                       # number of overall hits
system.cpu.dcache.overall_hits::total         4673867                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26272                       # number of overall misses
system.cpu.dcache.overall_misses::total         26278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    644072497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    644072497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    644072497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    644072497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4700138                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4700145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4700138                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4700145                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24515.548759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24509.951176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24515.548759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24509.951176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.365546                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19567                       # number of writebacks
system.cpu.dcache.writebacks::total             19567                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          878                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25394                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    600143997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    600143997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    600143997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    600143997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005403                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005403                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005403                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005403                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23633.299086                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23633.299086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23633.299086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23633.299086                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24375                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3294685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3294686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    163122500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    163122500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3301071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3301076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25543.767617                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25527.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    139162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    139162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25242.608380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25242.608380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    480949997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    480949997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24185.356381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24182.924226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    460981497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    460981497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23187.037724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23187.037724                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892909884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.037823                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2270968                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.167918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.037705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9425689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9425689                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70901264577500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63975                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796220                       # Number of bytes of host memory used
host_op_rate                                   102623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   625.24                       # Real time elapsed on the host
host_tick_rate                               13362320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008355                       # Number of seconds simulated
sim_ticks                                  8354693000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1918061                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59148                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2617573                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1536024                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1918061                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       382037                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2863041                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120555                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6684                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42343676                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21547209                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59148                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3833350                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4401241                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16111727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.987645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.135098                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3409148     21.16%     21.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5561093     34.52%     55.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1235894      7.67%     63.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       583308      3.62%     66.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       460289      2.86%     69.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       466546      2.90%     72.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       422060      2.62%     75.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       140039      0.87%     76.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3833350     23.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16111727                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.556979                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.556979                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7815501                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53801096                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1707485                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4764759                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          68428                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2342328                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11310601                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   189                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4533543                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   291                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2863041                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2625760                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13969376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33318755                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          136856                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.171343                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2660683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1656579                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.994014                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16698501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.282273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.549802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8075830     48.36%     48.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           450944      2.70%     51.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           306233      1.83%     52.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           457156      2.74%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558000      3.34%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1013344      6.07%     65.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           502918      3.01%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           614681      3.68%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4719395     28.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16698501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8442681                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4307451                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99640                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2371302                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.063950                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15827588                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4533543                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          528013                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11387403                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           32                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4583887                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52694598                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11294045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       100795                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51196730                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        190315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          68428                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        191428                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          563                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1166827                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          823                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       568175                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       369846                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          823                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        82964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81146448                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51043179                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500462                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40610719                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.054761                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51166819                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88387794                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39524530                       # number of integer regfile writes
system.switch_cpus.ipc                       1.795398                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.795398                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401698      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31467367     61.34%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259712      0.51%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103856      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1024459      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       389552      0.76%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482611      0.94%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189513      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419150      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          128      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530369      1.03%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69606      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38882      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10271359     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4332558      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1046519      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       207067      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51297530                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5235988                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10337391                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5050002                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6467767                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              703368                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013712                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          350620     49.85%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            219      0.03%     49.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10252      1.46%     51.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            70      0.01%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7281      1.04%     52.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29759      4.23%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         184518     26.23%     82.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32786      4.66%     87.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        79211     11.26%     98.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8649      1.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46363212                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    109884173                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45993177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50786105                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52694415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51297530                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4558468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       224640                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5222803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16698501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.071984                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.323824                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3069418     18.38%     18.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1778886     10.65%     29.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2587358     15.49%     44.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2465492     14.76%     59.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2191518     13.12%     72.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1907252     11.42%     83.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1069953      6.41%     90.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       803590      4.81%     95.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       825034      4.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16698501                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.069983                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2625760                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1050347                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       849863                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11387403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4583887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20782323                       # number of misc regfile reads
system.switch_cpus.numCycles                 16709386                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          862241                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         363926                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2657939                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1417730                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10231                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166888986                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53375589                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68040812                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6117770                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4407759                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          68428                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6992123                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5848484                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9227318                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91381238                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12634453                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64704098                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105663206                       # The number of ROB writes
system.switch_cpus.timesIdled                     268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13461                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10316                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3619                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10270                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4076                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        42627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        42627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14346                       # Request fanout histogram
system.membus.reqLayer2.occupancy            74301500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76236750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8354693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          697                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9215168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9312832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24152                       # Total snoops (count)
system.tol2bus.snoopTraffic                    660224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           104650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128629                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334790                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91189     87.14%     87.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13461     12.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             104650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          145446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119505000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1243999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          659                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        65493                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66152                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          659                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        65493                       # number of overall hits
system.l2.overall_hits::total                   66152                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          170                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        14176                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14346                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          170                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        14176                       # number of overall misses
system.l2.overall_misses::total                 14346                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1113947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1128201500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14254500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1113947000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1128201500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80498                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80498                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.205066                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.177936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178216                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.205066                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.177936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178216                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        83850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78579.782731                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78642.234769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        83850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78579.782731                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78642.234769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10316                       # number of writebacks
system.l2.writebacks::total                     10316                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        14176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        14176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14346                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12554500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    972187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    984741500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12554500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    972187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    984741500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.205066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.177936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178216                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.205066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.177936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178216                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68579.782731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68642.234769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68579.782731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68642.234769                       # average overall mshr miss latency
system.l2.replacements                          24152                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64317                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64317                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64317                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64317                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              697                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          697                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3244                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3244                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        51152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51152                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    789658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     789658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.167204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.167204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76889.776047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76889.776047                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    686958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    686958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.167204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.167204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66889.776047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66889.776047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.205066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.205066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        83850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        83850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12554500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12554500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.205066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.205066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    324289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    324289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.214063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.214063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83023.297491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83023.297491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    285229000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    285229000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.214063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.214063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73023.297491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73023.297491                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      202094                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.713511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     273.926094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.336999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.451228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1766.285678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.133753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.862444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1092                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1311072                       # Number of tag accesses
system.l2.tags.data_accesses                  1311072                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8354693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        10880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       907264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             918144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       660224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          660224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        14176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1302262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    108593338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109895600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1302262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1302262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79024328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79024328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79024328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1302262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    108593338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188919928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     13681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001282549750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39717                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10316                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    140404500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               400110750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10136.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28886.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8341                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.828674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.995939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.076120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1850     33.15%     33.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1625     29.12%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          740     13.26%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          367      6.58%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          260      4.66%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      2.72%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          103      1.85%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           87      1.56%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          396      7.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5580                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.722127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.332814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              63     10.81%     10.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            108     18.52%     29.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           217     37.22%     66.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            95     16.30%     82.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            40      6.86%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            19      3.26%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             9      1.54%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      0.51%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      1.37%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.69%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.86%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.17%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.69%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.34%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.17%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.627787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.601530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              130     22.30%     22.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      2.23%     24.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              390     66.90%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      7.89%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.51%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           583                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 886464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  657728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  918144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               660224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8350938000                       # Total gap between requests
system.mem_ctrls.avgGap                     338615.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       875584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       657728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1302262.093891421333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 104801457.097226679325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78725573.758365511894                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        14176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10316                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5551750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    394559000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 193773222250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32657.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27832.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18783755.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16928940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8997945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            40405260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           18223020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     659508720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1611494310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1851154080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4206712275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.514884                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4797290250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    278980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3278422750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             22897980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12178155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            58490880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           35422920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     659508720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1933771170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1579763040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4302032865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.924111                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4089522500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    278980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3986190500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11055291250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3475798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3475811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3475798                       # number of overall hits
system.cpu.icache.overall_hits::total         3475811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1309                       # number of overall misses
system.cpu.icache.overall_misses::total          1311                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     41452499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41452499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     41452499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41452499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3477107                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3477122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3477107                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3477122                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31667.302521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31618.992372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31667.302521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31618.992372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          919                       # number of writebacks
system.cpu.icache.writebacks::total               919                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     35531499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35531499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     35531499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35531499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30291.132992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30291.132992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30291.132992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30291.132992                       # average overall mshr miss latency
system.cpu.icache.replacements                    919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3475798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3475811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1311                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     41452499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41452499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3477107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3477122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31667.302521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31618.992372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     35531499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35531499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30291.132992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30291.132992                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3476986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1175                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2959.137021                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6955419                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6955419                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18899681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18899682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18946924                       # number of overall hits
system.cpu.dcache.overall_hits::total        18946925                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       110828                       # number of overall misses
system.cpu.dcache.overall_misses::total        110834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2624287492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2624287492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2624287492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2624287492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19006368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19006375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19057752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19057759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005613                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24598.006243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24596.622946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23678.921320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23677.639461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11225                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               917                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.241003                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   177.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83884                       # number of writebacks
system.cpu.dcache.writebacks::total             83884                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3694                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3694                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2436971492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2436971492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2526718492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2526718492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005513                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23661.525463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23661.525463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24049.555905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24049.555905                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13367866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13367867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    661447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    661447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13393228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13393233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26080.257866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26076.145234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3672                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3672                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    555860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    555860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25627.478101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25627.478101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1962839992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1962839992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24135.751516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24135.157967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1881111492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1881111492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23137.048965                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23137.048965                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        47243                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47243                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.080589                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080589                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2070                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2070                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     89747000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     89747000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040285                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040285                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 43356.038647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43356.038647                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70901264577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.158482                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19051994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.328403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.158076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38220587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38220587                       # Number of data accesses

---------- End Simulation Statistics   ----------
