am33xx_l3_instr_hwmod	,	V_101
AM43XX_CM_PER_MMC1_CLKCTRL_OFFSET	,	V_132
AM43XX_CM_MPU_MPU_CLKCTRL_OFFSET	,	V_161
AM33XX_CM_PER_TIMER6_CLKCTRL_OFFSET	,	V_58
am33xx_uart5_hwmod	,	V_7
am33xx_cpgmac0_hwmod	,	V_95
AM43XX_CM_PER_EPWMSS2_CLKCTRL_OFFSET	,	V_122
am33xx_mcasp0_hwmod	,	V_35
AM43XX_CM_WKUP_SMARTREFLEX1_CLKCTRL_OFFSET	,	V_143
am33xx_uart2_hwmod	,	V_1
AM33XX_CM_PER_ELM_CLKCTRL_OFFSET	,	V_16
am33xx_timer1_hwmod	,	V_67
AM33XX_CM_PER_MMC2_CLKCTRL_OFFSET	,	V_76
AM43XX_CM_PER_TIMER2_CLKCTRL_OFFSET	,	V_136
AM43XX_CM_PER_GPMC_CLKCTRL_OFFSET	,	V_150
am33xx_elm_hwmod	,	V_15
am33xx_rtc_hwmod	,	V_73
AM43XX_CM_WKUP_TIMER1_CLKCTRL_OFFSET	,	V_145
AM33XX_CM_WKUP_TIMER1_CLKCTRL_OFFSET	,	V_68
AM43XX_CM_PER_ELM_CLKCTRL_OFFSET	,	V_119
AM43XX_CM_PER_MAILBOX0_CLKCTRL_OFFSET	,	V_128
AM33XX_RM_GFX_RSTST_OFFSET	,	V_111
AM33XX_CM_WKUP_WDT1_CLKCTRL_OFFSET	,	V_72
omap_hwmod_am33xx_rst	,	F_3
omap_hwmod_am43xx_rst	,	F_8
AM43XX_RM_PER_RSTCTRL_OFFSET	,	V_166
AM43XX_CM_PER_UART1_CLKCTRL_OFFSET	,	V_112
am33xx_timer4_hwmod	,	V_53
AM33XX_CM_PER_CPGMAC0_CLKCTRL_OFFSET	,	V_96
AM43XX_CM_PER_CPGMAC0_CLKCTRL_OFFSET	,	V_159
AM43XX_CM_PER_UART5_CLKCTRL_OFFSET	,	V_116
AM43XX_CM_PER_TPTC2_CLKCTRL_OFFSET	,	V_157
am33xx_tptc1_hwmod	,	V_89
am33xx_i2c1_hwmod	,	V_69
AM43XX_CM_PER_SPINLOCK_CLKCTRL_OFFSET	,	V_135
AM33XX_CM_PER_L4LS_CLKCTRL_OFFSET	,	V_80
am33xx_timer7_hwmod	,	V_59
am33xx_mailbox_hwmod	,	V_33
am33xx_i2c3_hwmod	,	V_31
am33xx_pruss_hwmod	,	V_97
AM43XX_CM_PER_L3_CLKCTRL_OFFSET	,	V_153
AM33XX_CM_PER_UART3_CLKCTRL_OFFSET	,	V_6
AM33XX_CM_PER_TPTC0_CLKCTRL_OFFSET	,	V_88
AM43XX_CM_PER_UART4_CLKCTRL_OFFSET	,	V_115
AM43XX_CM_PER_TPTC1_CLKCTRL_OFFSET	,	V_156
AM43XX_CM_PER_TIMER6_CLKCTRL_OFFSET	,	V_140
am33xx_spinlock_hwmod	,	V_47
AM33XX_RM_GFX_RSTCTRL_OFFSET	,	V_110
AM43XX_CM_PER_SPI0_CLKCTRL_OFFSET	,	V_133
am33xx_epwmss0_hwmod	,	V_17
AM33XX_CM_WKUP_SMARTREFLEX0_CLKCTRL_OFFSET	,	V_62
am33xx_spi1_hwmod	,	V_45
AM43XX_RM_GFX_RSTCTRL_OFFSET	,	V_167
AM43XX_CM_PER_SPI1_CLKCTRL_OFFSET	,	V_134
AM33XX_CM_PER_MAILBOX0_CLKCTRL_OFFSET	,	V_34
RSTCTRL	,	F_4
AM43XX_CM_PER_TIMER5_CLKCTRL_OFFSET	,	V_139
AM43XX_CM_PER_I2C2_CLKCTRL_OFFSET	,	V_127
AM43XX_CM_GFX_GFX_CLKCTRL_OFFSET	,	V_158
am33xx_tptc2_hwmod	,	V_91
am33xx_spi0_hwmod	,	V_43
AM33XX_CM_PER_I2C2_CLKCTRL_OFFSET	,	V_32
am33xx_gpmc_hwmod	,	V_77
AM33XX_CM_PER_TIMER5_CLKCTRL_OFFSET	,	V_56
AM33XX_CM_WKUP_I2C0_CLKCTRL_OFFSET	,	V_70
am33xx_tpcc_hwmod	,	V_85
AM33XX_CM_PER_UART1_CLKCTRL_OFFSET	,	V_2
am33xx_l4_ls_hwmod	,	V_79
am33xx_l3_main_hwmod	,	V_83
AM43XX_CM_PER_I2C1_CLKCTRL_OFFSET	,	V_126
am33xx_timer6_hwmod	,	V_57
am33xx_l4_wkup_hwmod	,	V_81
AM43XX_CM_PER_AES0_CLKCTRL_OFFSET	,	V_165
AM43XX_CM_PER_TPCC_CLKCTRL_OFFSET	,	V_154
AM43XX_CM_PER_TIMER3_CLKCTRL_OFFSET	,	V_137
omap_hwmod_am33xx_reg	,	F_6
omap_hwmod_am43xx_reg	,	F_9
AM33XX_CM_PER_UART4_CLKCTRL_OFFSET	,	V_8
AM33XX_CM_PER_TPTC1_CLKCTRL_OFFSET	,	V_90
am33xx_uart4_hwmod	,	V_5
am33xx_dcan1_hwmod	,	V_13
CLKCTRL	,	F_2
AM43XX_CM_PER_DCAN1_CLKCTRL_OFFSET	,	V_118
AM33XX_CM_PER_EPWMSS0_CLKCTRL_OFFSET	,	V_18
AM33XX_CM_PER_TIMER3_CLKCTRL_OFFSET	,	V_52
am33xx_timer5_hwmod	,	V_55
AM43XX_CM_WKUP_I2C0_CLKCTRL_OFFSET	,	V_146
am33xx_sha0_hwmod	,	V_105
AM33XX_CM_PER_TPCC_CLKCTRL_OFFSET	,	V_86
AM33XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET	,	V_104
omap_hwmod_am43xx_clkctrl	,	F_7
AM33XX_CM_PER_GPIO2_CLKCTRL_OFFSET	,	V_26
AM43XX_RM_GFX_RSTST_OFFSET	,	V_168
AM33XX_CM_WKUP_UART0_CLKCTRL_OFFSET	,	V_66
AM33XX_CM_MPU_MPU_CLKCTRL_OFFSET	,	V_100
am33xx_dcan0_hwmod	,	V_11
AM33XX_CM_PER_EPWMSS2_CLKCTRL_OFFSET	,	V_22
AM33XX_CM_PER_MMC1_CLKCTRL_OFFSET	,	V_42
am33xx_i2c2_hwmod	,	V_29
RSTST	,	F_5
AM43XX_CM_PER_GPIO2_CLKCTRL_OFFSET	,	V_124
omap_hwmod_am33xx_clkctrl	,	F_1
AM43XX_CM_RTC_RTC_CLKCTRL_OFFSET	,	V_148
am33xx_gpio1_hwmod	,	V_23
am33xx_aes0_hwmod	,	V_107
AM43XX_CM_PER_L4LS_CLKCTRL_OFFSET	,	V_151
AM33XX_CM_PER_UART5_CLKCTRL_OFFSET	,	V_10
AM33XX_CM_PER_DCAN1_CLKCTRL_OFFSET	,	V_14
am33xx_smartreflex1_hwmod	,	V_63
AM33XX_CM_PER_TPTC2_CLKCTRL_OFFSET	,	V_92
AM33XX_CM_PER_I2C1_CLKCTRL_OFFSET	,	V_30
am33xx_mmc0_hwmod	,	V_39
AM33XX_CM_PER_SPI0_CLKCTRL_OFFSET	,	V_44
AM43XX_CM_PER_TIMER7_CLKCTRL_OFFSET	,	V_141
AM33XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET	,	V_102
AM43XX_CM_PER_MCASP0_CLKCTRL_OFFSET	,	V_129
AM33XX_CM_PER_GPMC_CLKCTRL_OFFSET	,	V_78
AM33XX_RM_PER_RSTCTRL_OFFSET	,	V_109
AM43XX_CM_PER_EPWMSS0_CLKCTRL_OFFSET	,	V_120
AM43XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET	,	V_162
AM43XX_CM_WKUP_UART0_CLKCTRL_OFFSET	,	V_144
AM43XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET	,	V_163
am33xx_uart6_hwmod	,	V_9
AM33XX_CM_PER_PRUSS_CLKCTRL_OFFSET	,	V_98
AM43XX_CM_PER_TIMER4_CLKCTRL_OFFSET	,	V_138
AM43XX_CM_WKUP_WDT1_CLKCTRL_OFFSET	,	V_147
am33xx_timer3_hwmod	,	V_51
am33xx_uart3_hwmod	,	V_3
AM33XX_CM_PER_TIMER7_CLKCTRL_OFFSET	,	V_60
am33xx_gfx_hwmod	,	V_93
AM33XX_CM_PER_MCASP0_CLKCTRL_OFFSET	,	V_36
AM33XX_CM_PER_MCASP1_CLKCTRL_OFFSET	,	V_38
AM33XX_CM_RTC_RTC_CLKCTRL_OFFSET	,	V_74
AM43XX_CM_PER_EPWMSS1_CLKCTRL_OFFSET	,	V_121
AM33XX_CM_WKUP_L4WKUP_CLKCTRL_OFFSET	,	V_82
AM33XX_CM_PER_SHA0_CLKCTRL_OFFSET	,	V_106
AM43XX_CM_WKUP_SMARTREFLEX0_CLKCTRL_OFFSET	,	V_142
AM33XX_CM_PER_UART2_CLKCTRL_OFFSET	,	V_4
AM43XX_CM_PER_UART3_CLKCTRL_OFFSET	,	V_114
AM43XX_CM_PER_TPTC0_CLKCTRL_OFFSET	,	V_155
AM33XX_CM_PER_SPINLOCK_CLKCTRL_OFFSET	,	V_48
AM43XX_CM_PER_UART2_CLKCTRL_OFFSET	,	V_113
am33xx_wd_timer1_hwmod	,	V_71
AM43XX_CM_PER_MMC0_CLKCTRL_OFFSET	,	V_131
AM43XX_CM_PER_GPIO1_CLKCTRL_OFFSET	,	V_123
AM43XX_CM_PER_SHA0_CLKCTRL_OFFSET	,	V_164
AM33XX_CM_WKUP_SMARTREFLEX1_CLKCTRL_OFFSET	,	V_64
AM43XX_CM_PER_MMC2_CLKCTRL_OFFSET	,	V_149
AM33XX_CM_PER_TIMER2_CLKCTRL_OFFSET	,	V_50
AM33XX_CM_GFX_GFX_CLKCTRL_OFFSET	,	V_94
am33xx_gpio3_hwmod	,	V_27
AM33XX_CM_PER_AES0_CLKCTRL_OFFSET	,	V_108
am33xx_mmc2_hwmod	,	V_75
am33xx_epwmss1_hwmod	,	V_19
AM33XX_CM_PER_GPIO3_CLKCTRL_OFFSET	,	V_28
AM43XX_CM_PER_PRUSS_CLKCTRL_OFFSET	,	V_160
AM43XX_CM_PER_MCASP1_CLKCTRL_OFFSET	,	V_130
am33xx_uart1_hwmod	,	V_65
am33xx_ocmcram_hwmod	,	V_103
AM33XX_CM_PER_DCAN0_CLKCTRL_OFFSET	,	V_12
AM33XX_CM_PER_MMC0_CLKCTRL_OFFSET	,	V_40
am33xx_epwmss2_hwmod	,	V_21
am33xx_gpio2_hwmod	,	V_25
am33xx_timer2_hwmod	,	V_49
AM33XX_CM_PER_SPI1_CLKCTRL_OFFSET	,	V_46
am33xx_smartreflex0_hwmod	,	V_61
AM43XX_CM_PER_GPIO3_CLKCTRL_OFFSET	,	V_125
am33xx_mpu_hwmod	,	V_99
AM43XX_CM_PER_DCAN0_CLKCTRL_OFFSET	,	V_117
AM33XX_CM_PER_EPWMSS1_CLKCTRL_OFFSET	,	V_20
AM33XX_CM_PER_TIMER4_CLKCTRL_OFFSET	,	V_54
am33xx_tptc0_hwmod	,	V_87
am33xx_mcasp1_hwmod	,	V_37
AM43XX_CM_WKUP_L4WKUP_CLKCTRL_OFFSET	,	V_152
am33xx_mmc1_hwmod	,	V_41
AM33XX_CM_PER_GPIO1_CLKCTRL_OFFSET	,	V_24
AM33XX_CM_PER_L3_CLKCTRL_OFFSET	,	V_84
