
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jan 26 16:20:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /work/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'arix8' on host 'arix8' (Linux_x86_64 version 6.8.0-51-generic) on Sun Jan 26 16:20:15 IST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.1 LTS
INFO: [HLS 200-10] In directory '/primary/HLS/NN'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
[2Kvitis_hls> [11C[2Kvitis_hls> S[12C[2Kvitis_hls> So[13C[2Kvitis_hls> Sou[14C[2Kvitis_hls> Sour[15C[2Kvitis_hls> Sourc[16C[2Kvitis_hls> Source[17C[2Kvitis_hls> Sourc[16C[2Kvitis_hls> Sour[15C[2Kvitis_hls> Sou[14C[2Kvitis_hls> So[13C[2Kvitis_hls> S[12C[2Kvitis_hls> [11C[2Kvitis_hls> s[12C[2Kvitis_hls> so[13C[2Kvitis_hls> sou[14C[2Kvitis_hls> sour[15C[2Kvitis_hls> sourc[16C[2Kvitis_hls> source[17C[2Kvitis_hls> source [18C[2Kvitis_hls> source N[19C[2Kvitis_hls> source NN[20C[2Kvitis_hls> source NN.[21C[2Kvitis_hls> source NN.t[22C[2Kvitis_hls> source NN.tc[23C[2Kvitis_hls> source NN.tcl[24C
INFO: [HLS 200-1510] Running: open_project Alex_Net 
INFO: [HLS 200-10] Opening project '/primary/HLS/NN/Alex_Net'.
INFO: [HLS 200-1510] Running: remove_files ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp ../AlexNet-FPGA-implementation/Conv1/src/conv1.h ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp ../AlexNet-FPGA-implementation/Conv2/src/conv2.h ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp ../AlexNet-FPGA-implementation/Conv3/src/conv3.h ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp ../AlexNet-FPGA-implementation/Conv4/src/conv4.h ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp ../AlexNet-FPGA-implementation/Conv5/src/conv5.h ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp ../AlexNet-FPGA-implementation/Norm1/src/norm1.h ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp ../AlexNet-FPGA-implementation/Norm2/src/norm2.h ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp ../AlexNet-FPGA-implementation/Pool1/src/pool1.h ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp ../AlexNet-FPGA-implementation/Pool2/src/pool2.h ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp ../AlexNet-FPGA-implementation/Pool5/src/pool5.h ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp ../AlexNet-FPGA-implementation/Pad1/src/pad1.h ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp ../AlexNet-FPGA-implementation/Pad2/src/pad2.h ../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp ../AlexNet-FPGA-implementation/Pad3/src/pad3.h ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp ../AlexNet-FPGA-implementation/Pad4/src/pad4.h NN.cpp NN.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/NN/NN.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/NN/NN.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/NN/NN.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/NN/NN.h' to the project
INFO: [HLS 200-1510] Running: set_top NN 
INFO: [HLS 200-1510] Running: open_solution -reset NN 
INFO: [HLS 200-10] Opening and resetting solution '/primary/HLS/NN/Alex_Net/NN'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.980 MB.
INFO: [HLS 200-10] Analyzing design file 'NN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 81.54 seconds. CPU system time: 14.32 seconds. Elapsed time: 95.91 seconds; current allocated memory: 323.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 378,564 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 216,815 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,475 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,499 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,276 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 214,116 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,484 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,484 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,476 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96,765 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94,651 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91,493 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,896 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,904 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87,342 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/NN/Alex_Net/NN/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27)
INFO: [HLS 214-291] Loop 'S21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6)
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13)
INFO: [HLS 214-291] Loop 'F21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6)
INFO: [HLS 214-291] Loop 'L9' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_9' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21)
INFO: [HLS 214-291] Loop 'S11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9)
INFO: [HLS 214-291] Loop 'F11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9)
INFO: [HLS 214-291] Loop 'L5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6)
INFO: [HLS 214-291] Loop 'L6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_4' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20)
INFO: [HLS 214-291] Loop 'S21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6)
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13)
INFO: [HLS 214-291] Loop 'F21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6)
INFO: [HLS 214-291] Loop 'L9' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_9' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21)
INFO: [HLS 214-291] Loop 'S11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9)
INFO: [HLS 214-291] Loop 'F11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9)
INFO: [HLS 214-291] Loop 'L5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6)
INFO: [HLS 214-291] Loop 'L6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_4' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20)
INFO: [HLS 214-291] Loop 'S11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9)
INFO: [HLS 214-291] Loop 'F11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9)
INFO: [HLS 214-291] Loop 'L5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6)
INFO: [HLS 214-291] Loop 'L6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_4' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_146_6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6)
INFO: [HLS 214-291] Loop 'L14' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6)
INFO: [HLS 214-291] Loop 'L7' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7)
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27)
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_9' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_5' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6)
INFO: [HLS 214-291] Loop 'L14' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6)
INFO: [HLS 214-291] Loop 'L7' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7)
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27)
INFO: [HLS 214-291] Loop 'L14' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6)
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5)
INFO: [HLS 214-291] Loop 'L9' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_1' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25)
INFO: [HLS 214-291] Loop 'L22' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11)
INFO: [HLS 214-291] Loop 'L23' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11)
INFO: [HLS 214-291] Loop 'L24' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6)
INFO: [HLS 214-291] Loop 'L25' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6)
INFO: [HLS 214-291] Loop 'L26' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6)
INFO: [HLS 214-291] Loop 'L27' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6)
INFO: [HLS 214-291] Loop 'L28' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6)
INFO: [HLS 214-291] Loop 'L29' is marked as complete unroll implied by the pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6)
INFO: [HLS 214-186] Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6) in function 'pool5' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6) in function 'pool5' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6) in function 'pool5' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6) in function 'pool5' completely with a factor of 1 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6) in function 'pool5' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6) in function 'pool5' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27) in function 'pool5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'S21' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6) in function 'conv5' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F21' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6) in function 'conv5' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21) in function 'conv5' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6) in function 'conv5' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6) in function 'conv5' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20) in function 'conv5' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S21' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6) in function 'conv4' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F21' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6) in function 'conv4' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21) in function 'conv4' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6) in function 'conv4' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6) in function 'conv4' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20) in function 'conv4' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6) in function 'conv3' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6) in function 'conv3' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20) in function 'conv3' completely with a factor of 13 (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L17' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' completely with a factor of 4 (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L14' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L11' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L7' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' completely with a factor of 4 (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L7' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L4' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6) in function 'pool2' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6) in function 'pool2' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6) in function 'pool2' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6) in function 'pool2' completely with a factor of 1 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6) in function 'pool2' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6) in function 'pool2' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27) in function 'pool2' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6) in function 'conv2' completely with a factor of 31 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_8' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_10' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21) in function 'conv2' completely with a factor of 27 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6) in function 'conv2' completely with a factor of 31 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20) in function 'conv2' completely with a factor of 27 (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6) in function 'norm1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L17' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6) in function 'norm1' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6) in function 'norm1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L14' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6) in function 'norm1' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6) in function 'norm1' completely with a factor of 5 (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L11' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6) in function 'norm1' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'L7' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7) in function 'norm1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L7' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7) in function 'norm1' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7) in function 'norm1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L4' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7) in function 'norm1' has been removed because the loop is unrolled completely (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6) in function 'pool1' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6) in function 'pool1' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6) in function 'pool1' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6) in function 'pool1' completely with a factor of 1 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6) in function 'pool1' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6) in function 'pool1' completely with a factor of 2 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27) in function 'pool1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6) in function 'conv1' completely with a factor of 7 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6) in function 'conv1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6) in function 'conv1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_1' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25) in function 'conv1' completely with a factor of 3 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L29' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function 'conv1' completely with a factor of 2 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L28' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function 'conv1' completely with a factor of 4 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L27' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function 'conv1' completely with a factor of 8 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L26' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function 'conv1' completely with a factor of 16 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L25' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6) in function 'conv1' completely with a factor of 31 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L24' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6) in function 'conv1' completely with a factor of 61 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L22' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11 (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.62.72.82.115)' into 'fp_struct<float>::to_float() const (.59.69.79.112)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.59.69.79.112)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'norm1(float*, float*)' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'norm2(float*, float*)' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'pad1(float*, float*, int)' into 'NN(float*, float*)' (NN.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'pad2(float*, float*)' into 'NN(float*, float*)' (NN.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'pad3(float*, float*)' into 'NN(float*, float*)' (NN.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'pad4(float*, float*)' into 'NN(float*, float*)' (NN.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PfS_E12filter_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'window_3D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:47:12)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D': Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'lm': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:60:12)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63:11)
INFO: [HLS 214-248] Applying array_partition to 'sum2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_image': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 155 on dimension 1. (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_img_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 25 on dimension 1. (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Cyclic partitioning with factor 27 on dimension 1. (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_image': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1. (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1. (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:68:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1. (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1. (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:62:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1. (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1. (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:60:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42:11)
INFO: [HLS 214-449] Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'Conv1_out_img' due to pipeline pragma (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=1' for array 'Conv2_out_img' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_0' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_1' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_2' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_3' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv3_out_img' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv4_out_img' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:230:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv5_out_img' due to pipeline pragma (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_0': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_1': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_2': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_3D_3': Complete partitioning on dimension 1. (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'Conv1_out_img': Cyclic partitioning with factor 5 on dimension 1. (NN.cpp:38:14)
INFO: [HLS 214-248] Applying array_partition to 'Conv2_out_img': Cyclic partitioning with factor 27 on dimension 1. (NN.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'Conv3_out_img': Cyclic partitioning with factor 13 on dimension 1. (NN.cpp:70:14)
INFO: [HLS 214-248] Applying array_partition to 'Conv4_out_img': Cyclic partitioning with factor 13 on dimension 1. (NN.cpp:81:14)
INFO: [HLS 214-248] Applying array_partition to 'Conv5_out_img': Cyclic partitioning with factor 13 on dimension 1. (NN.cpp:90:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 412.16 seconds. CPU system time: 4.49 seconds. Elapsed time: 416.17 seconds; current allocated memory: 498.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 498.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 20.48 seconds. CPU system time: 0.09 seconds. Elapsed time: 20.62 seconds; current allocated memory: 575.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383) automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.8 seconds; current allocated memory: 657.055 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:293:9) to (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73:9) to (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5) in function 'pool5'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37:9) to (../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36:30) in function 'NN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:26:9) to (../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25:26) in function 'NN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:37:9) to (../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:36:30) in function 'NN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37:9) to (../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36:30) in function 'NN'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:291)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool5' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:5)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:47:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'NN' (../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:23:30)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 62.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 62.16 seconds; current allocated memory: 739.008 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68:5) and 'L6'(../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5) in function 'pool5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68:5) and 'L6'(../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71:5) in function 'pool2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68:5) and 'L6'(../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:71:5) in function 'pool1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_50_1'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50:20) and 'VITIS_LOOP_51_2'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51:21) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L1'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5) and 'VITIS_LOOP_50_1'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50:20) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7) and 'L3'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62:7) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7) and 'L6'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77:7) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L9'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92:5) and 'L10'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95:6) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L8'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5) and 'L9'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92:5) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L12'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6) and 'L13'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110:6) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L15'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6) and 'L16'(../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123:6) in function 'norm2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_1'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51:20) and 'VITIS_LOOP_52_2'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52:21) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L1'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50:5) and 'VITIS_LOOP_51_1'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51:20) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60:7) and 'L3'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63:7) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75:7) and 'L6'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78:7) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L9'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93:5) and 'L10'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96:6) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L8'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90:5) and 'L9'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93:5) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L12'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108:6) and 'L13'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111:6) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L15'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121:6) and 'L16'(../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:124:6) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6) and 'L6'(../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:109:8) in function 'conv2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L8'(../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6) and 'L9'(../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:196:8) in function 'conv2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L3'(../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82:5) and 'L4'(../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84:5) in function 'conv1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80:5) and 'L3'(../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82:5) in function 'conv1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_2'(../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35:21) and 'VITIS_LOOP_36_3'(../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36:30) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34:19) and 'VITIS_LOOP_35_2'(../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35:21) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_2'(../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24:24) and 'VITIS_LOOP_25_3'(../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25:26) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_23_1'(../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23:22) and 'VITIS_LOOP_24_2'(../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24:24) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_2'(../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35:21) and 'VITIS_LOOP_36_3'(../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:36:30) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34:19) and 'VITIS_LOOP_35_2'(../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35:21) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_2'(../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35:21) and 'VITIS_LOOP_36_3'(../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36:30) in function 'NN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34:19) and 'VITIS_LOOP_35_2'(../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35:21) in function 'NN' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68:5) in function 'pool5'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68:5) in function 'pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:68:5) in function 'pool1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50:20) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L9' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92:5) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L12' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L15' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6) in function 'norm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51:20) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50:5) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60:7) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75:7) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L9' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:93:5) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:90:5) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L12' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:108:6) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L15' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:121:6) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:107:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:194:6) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L3' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82:5) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80:5) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35:21) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34:19) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24:24) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23:22) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:35:21) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:34:19) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35:21) in function 'NN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34:19) in function 'NN'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 63.5 seconds. CPU system time: 1.03 seconds. Elapsed time: 64.55 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NN' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_L2_L3_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3_L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L2_L3_L4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64.25 seconds. CPU system time: 0.29 seconds. Elapsed time: 64.58 seconds; current allocated memory: 2.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_L7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L7'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to schedule 'load' operation 32 bit ('inp_img_load_1', ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133) on array 'inp_img' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'inp_img'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to schedule 'load' operation 32 bit ('inp_img_load_3', ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133) on array 'inp_img' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'inp_img'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to schedule 'load' operation 32 bit ('inp_img_load_5', ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133) on array 'inp_img' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'inp_img'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to schedule 'load' operation 32 bit ('inp_img_load_7', ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133) on array 'inp_img' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'inp_img'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to schedule 'load' operation 32 bit ('inp_img_load_37', ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133) on array 'inp_img' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'inp_img'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv1_Pipeline_L7' (loop 'L7'): Unable to schedule 'load' operation 32 bit ('inp_img_load_41', ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:133) on array 'inp_img' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'inp_img'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 29, loop 'L7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.58 seconds; current allocated memory: 2.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_img_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_img_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_img_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_img_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_img_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'L1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.71 seconds; current allocated memory: 2.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_img_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 66, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln102_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L8_L9_L10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'L8_L9_L10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L12_L13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 66, loop 'L12_L13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L15_L16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 62, loop 'L15_L16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.03 seconds; current allocated memory: 2.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_S11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'S11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'S11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2712.71 seconds. CPU system time: 0.27 seconds. Elapsed time: 2713.19 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 357.66 seconds. CPU system time: 0.08 seconds. Elapsed time: 357.79 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.89 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_293', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_293', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_293', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129) and 'sparsemux' operation 32 bit ('tmp_293', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:129).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 109, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.74 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_VITIS_LOOP_173_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_173_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_S21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'S21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'S21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2917.2 seconds. CPU system time: 0.47 seconds. Elapsed time: 2918.35 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 487.84 seconds. CPU system time: 0.19 seconds. Elapsed time: 488.11 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_F21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.4 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_L8_L9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L8_L9'.
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add1', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_472', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add1', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_472', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add1', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_472', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv2_Pipeline_L8_L9' (loop 'L8_L9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add1', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216) and 'sparsemux' operation 32 bit ('tmp_472', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:216).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 109, loop 'L8_L9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 12.38 seconds; current allocated memory: 2.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 31.96 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'L4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2 seconds; current allocated memory: 2.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 2.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 66, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L8_L9_L10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'L8_L9_L10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2 seconds; current allocated memory: 2.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L12_L13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 66, loop 'L12_L13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L15_L16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 62, loop 'L15_L16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln30_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C1_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add1804615_write_ln138', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) of variable 'conv_out', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 on local variable 'add1804615' and 'load' operation 32 bit ('add1804615_load', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) on local variable 'add1804615'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add1804615_write_ln138', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) of variable 'conv_out', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 on local variable 'add1804615' and 'load' operation 32 bit ('add1804615_load', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) on local variable 'add1804615'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.34 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.47 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.85 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.19 seconds; current allocated memory: 2.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.813 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.815 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.816 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C1_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809239_write_ln130', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) of variable 'conv_out', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130 on local variable 'add1809239' and 'load' operation 32 bit ('add1809239_load', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) on local variable 'add1809239'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809239_write_ln130', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) of variable 'conv_out', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130 on local variable 'add1809239' and 'load' operation 32 bit ('add1809239_load', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) on local variable 'add1809239'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.42 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.55 seconds; current allocated memory: 2.881 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.6 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.889 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.889 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_VITIS_LOOP_174_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_174_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.896 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_C2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C2_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln224', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) of variable 'conv_out_s', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224 on local variable 'empty' and 'load' operation 32 bit ('p_load676', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln224', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) of variable 'conv_out_s', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224 on local variable 'empty' and 'load' operation 32 bit ('p_load676', ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.48 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.6 seconds; current allocated memory: 2.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.85 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.979 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.980 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.987 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C1_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809239_write_ln128', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) of variable 'conv_out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128 on local variable 'add1809239' and 'load' operation 32 bit ('add1809239_load', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) on local variable 'add1809239'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809239_write_ln128', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) of variable 'conv_out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128 on local variable 'add1809239' and 'load' operation 32 bit ('add1809239_load', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) on local variable 'add1809239'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.93 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.05 seconds; current allocated memory: 3.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.48 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_VITIS_LOOP_172_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_C2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C2_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln215', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) of variable 'conv_out_s', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215 on local variable 'empty' and 'load' operation 32 bit ('p_load676', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln215', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) of variable 'conv_out_s', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215 on local variable 'empty' and 'load' operation 32 bit ('p_load676', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.39 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.54 seconds; current allocated memory: 3.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.98 seconds; current allocated memory: 3.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.49 seconds; current allocated memory: 3.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 3.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool5_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'L4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool5_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 115.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 115.53 seconds; current allocated memory: 3.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_L2_L3_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_L2_L3_L4' pipeline 'L2_L3_L4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_2ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_L2_L3_L4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.62 seconds; current allocated memory: 3.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_L7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_L7' pipeline 'L7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_Pipeline_L7' is 11616 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln103_reg_17644 == 1'd1) & (1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 77 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_L7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_L1' pipeline 'L1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_Pipeline_L1' is 24342 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 373 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 363 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_193_7_32_1_1': 363 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_L1'.
INFO: [RTMG 210-279] Implementing memory 'NN_conv1_Pipeline_L1_bias_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.38 seconds. CPU system time: 0.69 seconds. Elapsed time: 21.09 seconds; current allocated memory: 3.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_971_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_975_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_979_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_983_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_987_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_991_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_995_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_999_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1003_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1007_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1011_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1015_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1019_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1023_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1027_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1031_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1035_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1039_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1043_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1047_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1051_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1055_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1059_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1063_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1067_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1071_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1075_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1079_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1083_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1087_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1091_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1095_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1099_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1103_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1107_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1111_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1115_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1119_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1123_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1127_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1131_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1135_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1139_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1143_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1147_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1151_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1155_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1159_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1163_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1167_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1171_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1175_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1179_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1183_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1187_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1191_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1195_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1199_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1203_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1207_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1211_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1215_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1219_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1223_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1227_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1231_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1235_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1239_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1243_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1247_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1251_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1255_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1259_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1263_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1267_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1271_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1275_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1279_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1283_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1287_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1291_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1295_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1299_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1303_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1307_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1311_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1315_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1319_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1323_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1327_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1331_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1335_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1339_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1343_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1347_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1351_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1355_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1359_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1363_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1367_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1371_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1375_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1379_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1383_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1387_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1391_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1395_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1399_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1403_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1407_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1411_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1415_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1419_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1423_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1427_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1431_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1435_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1439_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1443_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1447_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1451_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1455_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1459_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1463_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1467_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1471_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1475_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1479_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1483_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1487_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1491_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1495_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1499_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1503_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1507_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1511_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1515_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1519_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1523_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1527_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1531_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1535_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1539_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1543_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1547_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1551_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1555_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1559_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1567_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1571_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1575_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1579_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1583_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1587_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1591_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1595_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1599_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1603_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1607_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1611_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1615_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1619_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1623_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1627_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1631_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1635_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1639_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1643_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1647_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1651_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1655_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1659_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1663_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1667_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1671_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1675_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1679_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1683_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1687_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1691_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1695_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1699_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1703_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1707_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1711_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1715_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1719_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1723_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1727_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1731_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1735_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1739_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1743_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1747_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1751_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1755_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1759_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1763_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1767_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1771_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1775_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1779_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1783_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1787_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1791_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1795_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1799_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1803_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1807_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1811_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1815_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1823_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1827_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1831_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1835_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1839_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1843_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1847_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1851_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1855_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1859_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1863_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1867_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1871_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1875_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1879_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1883_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1887_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1891_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1895_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1899_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1903_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1907_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1911_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1915_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1919_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1923_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1927_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1931_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1935_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1939_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1943_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1947_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1951_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1955_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1959_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1963_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1967_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1971_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1975_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1979_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1983_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1987_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1991_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1995_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_1999_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2003_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2007_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2011_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2015_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2019_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2023_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2027_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2031_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2035_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2039_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2043_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2047_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2051_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2055_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2059_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2063_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2067_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2071_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2075_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2079_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2083_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2087_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2091_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2095_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2099_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2103_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2107_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2111_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2115_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2119_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2123_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2127_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2131_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2135_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2139_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2143_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2147_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2151_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2155_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2159_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2163_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2167_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2171_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2175_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2179_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2183_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2187_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2191_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2195_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2199_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2203_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2207_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2211_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2215_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2219_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2223_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2227_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2231_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2235_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2239_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2243_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2247_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2251_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2255_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2259_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2263_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2267_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2271_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2275_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2279_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2283_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2287_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2291_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2295_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2299_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2303_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2307_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2311_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2315_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2319_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2323_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2327_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2331_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2335_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2339_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2343_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2347_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2351_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2355_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2359_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2363_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2367_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2371_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2375_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2379_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2383_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2387_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2391_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2395_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2399_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2403_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2407_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2411_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2415_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2419_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2423_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2427_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2431_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2435_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2439_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2443_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2447_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2451_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2455_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_2459_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 373 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 363 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_4ns_3_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'NN_conv1_line_buffer_3D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.44 seconds. CPU system time: 1.38 seconds. Elapsed time: 28.96 seconds; current allocated memory: 3.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool1_Pipeline_L4' pipeline 'L4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1_Pipeline_L4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 3.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool1_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_3_32_1_1' is changed to 'sparsemux_11_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'pool1_Pipeline_L5_L6' is 9841 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_53_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_4ns_3_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 3.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2' pipeline 'L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_23ns_32s_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_6ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_6ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43s_25s_67_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44ns_6ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'NN_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.25 seconds; current allocated memory: 3.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'norm1_Pipeline_L2_L3' is 5917 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L8_L9_L10' pipeline 'L8_L9_L10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'norm1_Pipeline_L8_L9_L10' is 50867 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_185_7_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L8_L9_L10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 3.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L12_L13' pipeline 'L12_L13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L12_L13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L15_L16' pipeline 'L15_L16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L15_L16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1/grp_fu_971_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1/grp_fu_975_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1/grp_fu_979_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1/grp_fu_3625_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1/grp_fu_983_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1/grp_fu_987_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1'.
INFO: [RTMG 210-278] Implementing memory 'NN_norm1_inp_image_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_11ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_S11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_S11' pipeline 'S11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_S11' is 31213 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_18ns_33_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_311_8_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_S11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.6 seconds. CPU system time: 0.33 seconds. Elapsed time: 25.95 seconds; current allocated memory: 4.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F11' pipeline 'F11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.92 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.59 seconds; current allocated memory: 4.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_L5_L6' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1': 181 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.24 seconds. CPU system time: 0.14 seconds. Elapsed time: 12.4 seconds; current allocated memory: 4.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_M1' pipeline 'M1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_M1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.3 seconds; current allocated memory: 4.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L2_1' pipeline 'L2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F2_1' pipeline 'F2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_VITIS_LOOP_173_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_VITIS_LOOP_173_7' pipeline 'VITIS_LOOP_173_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_VITIS_LOOP_173_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_S21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_S21' pipeline 'S21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_S21' is 31213 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_18ns_33_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_311_8_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_9ns_8_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_S21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.15 seconds. CPU system time: 0.36 seconds. Elapsed time: 24.52 seconds; current allocated memory: 4.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_F21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_F21' pipeline 'F21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_F21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.64 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.35 seconds; current allocated memory: 4.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_L8_L9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_L8_L9' pipeline 'L8_L9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2_Pipeline_L8_L9' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1': 181 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_L8_L9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.33 seconds; current allocated memory: 4.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_M2' pipeline 'M2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_M2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.69 seconds; current allocated memory: 4.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_971_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_975_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_979_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_983_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_987_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_991_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_995_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_999_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1003_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1007_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1011_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1015_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1019_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1023_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1027_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1031_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1035_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1039_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1043_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1047_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1051_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1055_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1059_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1063_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1067_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1071_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_1075_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2' is 31562 from HDL expression: ((1'b1 == ap_CS_fsm_state3) & (icmp_ln76_fu_28056_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'NN_conv2_inp_image_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'NN_conv2_filter_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'NN_conv2_conv_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.45 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.68 seconds; current allocated memory: 5.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_55_5_32_1_1' is changed to 'sparsemux_55_5_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_5_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2_Pipeline_L4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.32 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.89 seconds; current allocated memory: 5.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_5_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.48 seconds; current allocated memory: 5.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.24 seconds; current allocated memory: 5.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.23 seconds; current allocated memory: 5.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'norm2_Pipeline_L2_L3' is 5917 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.92 seconds; current allocated memory: 5.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.22 seconds; current allocated memory: 5.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L8_L9_L10' pipeline 'L8_L9_L10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'norm2_Pipeline_L8_L9_L10' is 124574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_4ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_505_8_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L8_L9_L10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.96 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.04 seconds; current allocated memory: 5.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L12_L13' pipeline 'L12_L13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L12_L13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.96 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm2_Pipeline_L15_L16' pipeline 'L15_L16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2_Pipeline_L15_L16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2/grp_fu_971_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2/grp_fu_975_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2/grp_fu_979_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2/grp_fu_3625_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2/grp_fu_983_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm2/grp_fu_987_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm2'.
INFO: [RTMG 210-278] Implementing memory 'NN_norm2_inp_image_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.26 seconds; current allocated memory: 5.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_4ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 5.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_L1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 5.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_F1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_Pipeline_VITIS_LOOP_91_1' is 5577 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln91_fu_4768_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_VITIS_LOOP_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 5.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_C1_1' pipeline 'C1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_Pipeline_C1_1' is 107268 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_C1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.48 seconds. CPU system time: 0.24 seconds. Elapsed time: 26.88 seconds; current allocated memory: 5.405 GB.
