{"vcs1":{"timestamp_begin":1739095377.846285265, "rt":0.24, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1739095378.162091126, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739095378.472970672, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739095377.620022199}
{"VCS_COMP_START_TIME": 1739095377.620022199}
{"VCS_COMP_END_TIME": 1739095378.690764177}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
