Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 16 12:21:16 2025
| Host         : LAPTOP-F0LPQAN9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_entity_global_control_sets_placed.rpt
| Design       : top_entity_global
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           21 |
| No           | No                    | Yes                    |              37 |            9 |
| No           | Yes                   | No                     |              82 |           24 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              21 |            7 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                      Enable Signal                      |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  Gestor_Salidas_top/Parpadeo/clk_s                  |                                                         |                                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                      | top_fsm_top/fsm_modos_combined/enable_auto              |                                                                       |                1 |              1 |         1.00 |
|  top_fsm_top/fsm_automatico_combined/Frecuencia/CLK |                                                         | top_fsm_top/fsm_automatico_combined/contador_estados/count[2]_i_2_n_0 |                1 |              3 |         3.00 |
|  Gestor_Salidas_top/Display/Frecuencia/CLK          |                                                         | Gestor_Salidas_top/Display/c/count[2]_i_2__0_n_0                      |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                                      |                                                         | Gestor_Salidas_top/Modulador_B/t_count[5]_i_1__0_n_0                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                                      |                                                         | Gestor_Salidas_top/Modulador_G/p_0_in                                 |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                                      |                                                         | Gestor_Salidas_top/Modulador_R/t_count[5]_i_1__1_n_0                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                                      | top_fsm_top/fsm_manual_combined/color_counter_b/counter | gestor_entradas_top/sincronizador_combined/RST                        |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                                      | top_fsm_top/fsm_manual_combined/color_counter_g/counter | gestor_entradas_top/sincronizador_combined/RST                        |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                                      | top_fsm_top/fsm_manual_combined/color_counter_r/counter | gestor_entradas_top/sincronizador_combined/RST                        |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG                                      |                                                         | gestor_entradas_top/sincronizador_combined/RST                        |                7 |             31 |         4.43 |
|  CLK_IBUF_BUFG                                      | top_fsm_top/fsm_modos_combined/enable_auto              | top_fsm_top/fsm_automatico_combined/Frecuencia/contador[31]_i_1_n_0   |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                                      |                                                         | Gestor_Salidas_top/Display/Frecuencia/clk_out_s                       |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                                      |                                                         | Gestor_Salidas_top/Parpadeo/Divisor/clk_out_s                         |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                                      |                                                         |                                                                       |               20 |             49 |         2.45 |
+-----------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


