<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesa.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Alu.vhi"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DecodA.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DecodA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DecodA.vhi"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DecodB.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DecodB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DecodB.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DecodC.vhi"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Ports.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ports.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Ports.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Pout.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesa.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesa.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesa.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesa.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesa.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesa.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesa.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesa.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProcesaTB_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesaTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesa_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesa_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesa_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Ram.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Rom.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Rom_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rom_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBProcesa2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TBProcesa2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TBProcesa2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBProcesa2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Wtrabajo.vhi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="progCont.vhi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636579991" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636579991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637719964" xil_pn:in_ck="2494830090588188985" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637719964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../DecodificadorA/DecodA.vhd"/>
      <outfile xil_pn:name="../DecodificadorB/DecodB.vhd"/>
      <outfile xil_pn:name="../DecodificadorC/DecodC.vhd"/>
      <outfile xil_pn:name="../MemRam/Ram.vhd"/>
      <outfile xil_pn:name="../Mem_Trabajo/Wtrabajo.vhd"/>
      <outfile xil_pn:name="../Mem_rom/Rom.vhd"/>
      <outfile xil_pn:name="../PORTout/Pout.vhd"/>
      <outfile xil_pn:name="../Port/Ports.vhd"/>
      <outfile xil_pn:name="../UnidadLogicaAritmetica/Alu.vhd"/>
      <outfile xil_pn:name="../progcont/progCont.vhd"/>
      <outfile xil_pn:name="Procesa.vhd"/>
      <outfile xil_pn:name="ProcesaTB.vhd"/>
      <outfile xil_pn:name="TBProcesa2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1637199793" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5544831547602792629" xil_pn:start_ts="1637199793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637199793" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2901380737534912055" xil_pn:start_ts="1637199793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636579991" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2743476625412173490" xil_pn:start_ts="1636579991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637719984" xil_pn:in_ck="2494830090588188985" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637719984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../DecodificadorA/DecodA.vhd"/>
      <outfile xil_pn:name="../DecodificadorB/DecodB.vhd"/>
      <outfile xil_pn:name="../DecodificadorC/DecodC.vhd"/>
      <outfile xil_pn:name="../MemRam/Ram.vhd"/>
      <outfile xil_pn:name="../Mem_Trabajo/Wtrabajo.vhd"/>
      <outfile xil_pn:name="../Mem_rom/Rom.vhd"/>
      <outfile xil_pn:name="../PORTout/Pout.vhd"/>
      <outfile xil_pn:name="../Port/Ports.vhd"/>
      <outfile xil_pn:name="../UnidadLogicaAritmetica/Alu.vhd"/>
      <outfile xil_pn:name="../progcont/progCont.vhd"/>
      <outfile xil_pn:name="Procesa.vhd"/>
      <outfile xil_pn:name="ProcesaTB.vhd"/>
      <outfile xil_pn:name="TBProcesa2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1637719994" xil_pn:in_ck="2494830090588188985" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2089504963148599498" xil_pn:start_ts="1637719984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TBProcesa2_beh.prj"/>
      <outfile xil_pn:name="TBProcesa2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637720015" xil_pn:in_ck="-6143528058055779725" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4848886788285243037" xil_pn:start_ts="1637720014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TBProcesa2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6588735916619334418" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2743476625412173490" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8033663720625574448" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293036838" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635390575" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3989172151738151592" xil_pn:start_ts="1635390575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637719959" xil_pn:in_ck="-8160763799418806175" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6553409729100241703" xil_pn:start_ts="1637719929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesa.lso"/>
      <outfile xil_pn:name="Procesa.ngc"/>
      <outfile xil_pn:name="Procesa.ngr"/>
      <outfile xil_pn:name="Procesa.prj"/>
      <outfile xil_pn:name="Procesa.stx"/>
      <outfile xil_pn:name="Procesa.syr"/>
      <outfile xil_pn:name="Procesa.xst"/>
      <outfile xil_pn:name="ProcesaTB_stx_beh.prj"/>
      <outfile xil_pn:name="Procesa_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
