

================================================================
== Vitis HLS Report for 'jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3'
================================================================
* Date:           Mon May  5 03:22:34 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23259|    23259|  0.116 ms|  0.116 ms|  23259|  23259|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2_VITIS_LOOP_12_3  |    23257|    23257|        29|          3|          1|  7744|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      202|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      274|    -|
|Register             |        -|     -|      923|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      923|      644|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_7ns_8ns_13_1_1_U4  |mul_7ns_8ns_13_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_13_4_1_U5  |mac_muladd_7ns_7ns_7ns_13_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_7ns_7ns_13_4_1_U6  |mac_muladd_7ns_7ns_7ns_13_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_171_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln13_1_fu_279_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln13_2_fu_257_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln13_5_fu_273_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln13_6_fu_289_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln13_fu_263_p2                |         +|   0|  0|  14|           7|           2|
    |empty_10_fu_239_p2                |         +|   0|  0|  14|           7|           2|
    |indvars_iv_next201_fu_197_p2      |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next20_mid1_fu_221_p2  |         +|   0|  0|  14|           7|           2|
    |icmp_ln10_fu_165_p2               |      icmp|   0|  0|  12|          13|          10|
    |icmp_ln12_fu_183_p2               |      icmp|   0|  0|  10|           7|           7|
    |select_ln10_1_fu_203_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln10_2_fu_227_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln10_3_fu_245_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln10_fu_189_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 202|         112|          89|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  20|          4|   13|         52|
    |A_address1                            |  14|          3|   13|         39|
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |grp_fu_124_p0                         |  20|          4|   64|        256|
    |grp_fu_124_p1                         |  20|          4|   64|        256|
    |i_fu_54                               |   9|          2|    7|         14|
    |indvar_flatten_fu_58                  |   9|          2|   13|         26|
    |j_fu_50                               |   9|          2|    7|         14|
    |reg_137                               |   9|          2|   64|        128|
    |reg_142                               |   9|          2|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 274|         59|  349|        995|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_4_reg_506                  |  64|   0|   64|          0|
    |add1_reg_491                      |  64|   0|   64|          0|
    |add2_reg_511                      |  64|   0|   64|          0|
    |add3_reg_521                      |  64|   0|   64|          0|
    |add_ln13_2_reg_416                |  13|   0|   13|          0|
    |add_ln13_3_reg_451                |  13|   0|   13|          0|
    |add_ln13_4_reg_466                |  13|   0|   13|          0|
    |add_ln13_5_reg_421                |  13|   0|   13|          0|
    |add_ln13_6_reg_426                |  13|   0|   13|          0|
    |add_ln13_6_reg_426_pp0_iter1_reg  |  13|   0|   13|          0|
    |add_reg_476                       |  64|   0|   64|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_54                           |   7|   0|    7|          0|
    |icmp_ln10_reg_396                 |   1|   0|    1|          0|
    |indvar_flatten_fu_58              |  13|   0|   13|          0|
    |j_fu_50                           |   7|   0|    7|          0|
    |mul_reg_526                       |  64|   0|   64|          0|
    |reg_137                           |  64|   0|   64|          0|
    |reg_142                           |  64|   0|   64|          0|
    |select_ln10_3_reg_405             |   7|   0|    7|          0|
    |zext_ln13_1_reg_436               |  13|   0|   64|         51|
    |zext_ln13_reg_410                 |   7|   0|   13|          6|
    |add_ln13_3_reg_451                |  64|  32|   13|          0|
    |add_ln13_4_reg_466                |  64|  32|   13|          0|
    |icmp_ln10_reg_396                 |  64|  32|    1|          0|
    |zext_ln13_1_reg_436               |  64|  32|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 923| 128|  815|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_101_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_101_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_101_p_opcode  |  out|    2|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_101_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_101_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_105_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_105_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_105_p_opcode  |  out|    2|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_105_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_105_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_109_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_109_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_109_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|grp_fu_109_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_12_3|  return value|
|A_address0           |  out|   13|   ap_memory|                                                   A|         array|
|A_ce0                |  out|    1|   ap_memory|                                                   A|         array|
|A_q0                 |   in|   64|   ap_memory|                                                   A|         array|
|A_address1           |  out|   13|   ap_memory|                                                   A|         array|
|A_ce1                |  out|    1|   ap_memory|                                                   A|         array|
|A_q1                 |   in|   64|   ap_memory|                                                   A|         array|
|B_address0           |  out|   13|   ap_memory|                                                   B|         array|
|B_ce0                |  out|    1|   ap_memory|                                                   B|         array|
|B_we0                |  out|    1|   ap_memory|                                                   B|         array|
|B_d0                 |  out|   64|   ap_memory|                                                   B|         array|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

