<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>40009</Best-caseLatency>
            <Average-caseLatency>40009</Average-caseLatency>
            <Worst-caseLatency>40009</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.400 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.400 ms</Worst-caseRealTimeLatency>
            <Interval-min>40010</Interval-min>
            <Interval-max>40010</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_36_2>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>31744</Latency>
                <AbsoluteTimeLatency>317440</AbsoluteTimeLatency>
                <IterationLatency>124</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_36_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:36</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_36_2>
                    <Name>VITIS_LOOP_36_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:36</SourceLocation>
                </VITIS_LOOP_36_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>9</DSP>
            <FF>33946</FF>
            <LUT>29528</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_43_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>858</ID>
                    <BindInstances>icmp_ln43_fu_1061_p2 add_ln43_fu_1067_p2 add_ln45_fu_1077_p2 add_ln47_fu_1558_p2 add_ln47_1_fu_1564_p2 xor_ln47_fu_1586_p2 and_ln47_fu_1592_p2 xor_ln47_1_fu_1598_p2 select_ln47_fu_1604_p3 select_ln47_1_fu_1612_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_67_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>930</ID>
                    <BindInstances>icmp_ln67_fu_1557_p2 add_ln67_fu_1563_p2 sparsemux_129_6_24_1_1_U233 mul_40s_42ns_81_1_1_U232 sub_ln69_fu_2003_p2 select_ln69_1_fu_2027_p3 sub_ln69_1_fu_2038_p2 select_ln69_2_fu_2044_p3 or_ln69_fu_2082_p2 xor_ln69_fu_2088_p2 and_ln69_fu_2094_p2 and_ln69_2_fu_2100_p2 xor_ln69_1_fu_2106_p2 and_ln69_1_fu_2112_p2 select_ln69_fu_2118_p3 or_ln69_1_fu_2126_p2 scale_64_fu_2132_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_54_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <BindInstances>sparsemux_17_6_24_1_1_U68 sdiv_40ns_24s_40_44_1_U69 icmp_ln60_fu_2557_p2 icmp_ln60_1_fu_2563_p2 or_ln60_fu_2569_p2 xor_ln60_fu_2575_p2 and_ln60_fu_2581_p2 xor_ln60_1_fu_2587_p2 or_ln60_1_fu_2593_p2 and_ln60_1_fu_2599_p2 select_ln60_fu_2605_p3 or_ln60_2_fu_2613_p2 t_1_fu_2619_p3 sparsemux_17_6_24_1_1_U84 col_sum_64_fu_2675_p2 add_ln62_1_fu_2681_p2 icmp_ln62_fu_2687_p2 xor_ln62_fu_2726_p2 and_ln62_fu_2732_p2 xor_ln62_1_fu_2738_p2 and_ln62_1_fu_2744_p2 xor_ln62_2_fu_2750_p2 sparsemux_17_6_24_1_1_U70 sdiv_40ns_24s_40_44_1_U71 icmp_ln60_2_fu_2803_p2 icmp_ln60_3_fu_2809_p2 or_ln60_3_fu_2815_p2 xor_ln60_2_fu_2821_p2 and_ln60_2_fu_2827_p2 xor_ln60_3_fu_2833_p2 or_ln60_4_fu_2839_p2 and_ln60_3_fu_2845_p2 select_ln60_2_fu_2851_p3 or_ln60_5_fu_2859_p2 t_3_fu_2865_p3 sparsemux_17_6_24_1_1_U85 col_sum_65_fu_2921_p2 add_ln62_2_fu_2927_p2 icmp_ln62_2_fu_2933_p2 xor_ln62_3_fu_2972_p2 and_ln62_2_fu_2978_p2 xor_ln62_4_fu_2984_p2 and_ln62_3_fu_2990_p2 xor_ln62_5_fu_2996_p2 sparsemux_17_6_24_1_1_U72 sdiv_40ns_24s_40_44_1_U73 icmp_ln60_4_fu_3049_p2 icmp_ln60_5_fu_3055_p2 or_ln60_6_fu_3061_p2 xor_ln60_4_fu_3067_p2 and_ln60_4_fu_3073_p2 xor_ln60_5_fu_3079_p2 or_ln60_7_fu_3085_p2 and_ln60_5_fu_3091_p2 select_ln60_4_fu_3097_p3 or_ln60_8_fu_3105_p2 t_5_fu_3111_p3 sparsemux_17_6_24_1_1_U86 col_sum_66_fu_3167_p2 add_ln62_3_fu_3173_p2 icmp_ln62_3_fu_3179_p2 xor_ln62_6_fu_3218_p2 and_ln62_4_fu_3224_p2 xor_ln62_7_fu_3230_p2 and_ln62_5_fu_3236_p2 xor_ln62_8_fu_3242_p2 sparsemux_17_6_24_1_1_U74 sdiv_40ns_24s_40_44_1_U75 icmp_ln60_6_fu_3295_p2 icmp_ln60_7_fu_3301_p2 or_ln60_9_fu_3307_p2 xor_ln60_6_fu_3313_p2 and_ln60_6_fu_3319_p2 xor_ln60_7_fu_3325_p2 or_ln60_10_fu_3331_p2 and_ln60_7_fu_3337_p2 select_ln60_6_fu_3343_p3 or_ln60_11_fu_3351_p2 t_7_fu_3357_p3 sparsemux_17_6_24_1_1_U87 col_sum_67_fu_3413_p2 add_ln62_4_fu_3419_p2 icmp_ln62_4_fu_3425_p2 xor_ln62_9_fu_3464_p2 and_ln62_6_fu_3470_p2 xor_ln62_10_fu_3476_p2 and_ln62_7_fu_3482_p2 xor_ln62_11_fu_3488_p2 sparsemux_17_6_24_1_1_U76 sdiv_40ns_24s_40_44_1_U77 icmp_ln60_8_fu_3541_p2 icmp_ln60_9_fu_3547_p2 or_ln60_12_fu_3553_p2 xor_ln60_8_fu_3559_p2 and_ln60_8_fu_3565_p2 xor_ln60_9_fu_3571_p2 or_ln60_13_fu_3577_p2 and_ln60_9_fu_3583_p2 select_ln60_8_fu_3589_p3 or_ln60_14_fu_3597_p2 t_9_fu_3603_p3 sparsemux_17_6_24_1_1_U88 col_sum_68_fu_3659_p2 add_ln62_5_fu_3665_p2 icmp_ln62_5_fu_3671_p2 xor_ln62_12_fu_3710_p2 and_ln62_8_fu_3716_p2 xor_ln62_13_fu_3722_p2 and_ln62_9_fu_3728_p2 xor_ln62_14_fu_3734_p2 sparsemux_17_6_24_1_1_U78 sdiv_40ns_24s_40_44_1_U79 icmp_ln60_10_fu_3787_p2 icmp_ln60_11_fu_3793_p2 or_ln60_15_fu_3799_p2 xor_ln60_10_fu_3805_p2 and_ln60_10_fu_3811_p2 xor_ln60_11_fu_3817_p2 or_ln60_16_fu_3823_p2 and_ln60_11_fu_3829_p2 select_ln60_10_fu_3835_p3 or_ln60_17_fu_3843_p2 t_11_fu_3849_p3 sparsemux_17_6_24_1_1_U89 col_sum_69_fu_3905_p2 add_ln62_6_fu_3911_p2 icmp_ln62_6_fu_3917_p2 xor_ln62_15_fu_3956_p2 and_ln62_10_fu_3962_p2 xor_ln62_16_fu_3968_p2 and_ln62_11_fu_3974_p2 xor_ln62_17_fu_3980_p2 sparsemux_17_6_24_1_1_U80 sdiv_40ns_24s_40_44_1_U81 icmp_ln60_12_fu_4033_p2 icmp_ln60_13_fu_4039_p2 or_ln60_18_fu_4045_p2 xor_ln60_12_fu_4051_p2 and_ln60_12_fu_4057_p2 xor_ln60_13_fu_4063_p2 or_ln60_19_fu_4069_p2 and_ln60_13_fu_4075_p2 select_ln60_12_fu_4081_p3 or_ln60_20_fu_4089_p2 t_13_fu_4095_p3 sparsemux_17_6_24_1_1_U90 col_sum_70_fu_4151_p2 add_ln62_7_fu_4157_p2 icmp_ln62_7_fu_4163_p2 xor_ln62_18_fu_4202_p2 and_ln62_12_fu_4208_p2 xor_ln62_19_fu_4214_p2 and_ln62_13_fu_4220_p2 xor_ln62_20_fu_4226_p2 sparsemux_17_6_24_1_1_U82 sdiv_40ns_24s_40_44_1_U83 icmp_ln60_14_fu_4279_p2 icmp_ln60_15_fu_4285_p2 or_ln60_21_fu_4291_p2 xor_ln60_14_fu_4297_p2 and_ln60_14_fu_4303_p2 xor_ln60_15_fu_4309_p2 or_ln60_22_fu_4315_p2 and_ln60_15_fu_4321_p2 select_ln60_14_fu_4327_p3 or_ln60_23_fu_4335_p2 t_15_fu_4341_p3 sparsemux_17_6_24_1_1_U91 col_sum_71_fu_4397_p2 add_ln62_8_fu_4403_p2 icmp_ln62_8_fu_4409_p2 xor_ln62_21_fu_4448_p2 and_ln62_14_fu_4454_p2 xor_ln62_22_fu_4460_p2 and_ln62_15_fu_4466_p2 xor_ln62_23_fu_4472_p2 add_ln54_fu_2498_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1212</ID>
                    <BindInstances>icmp_ln73_fu_999_p2 add_ln73_1_fu_1005_p2 add_ln73_fu_1021_p2 select_ln74_fu_1035_p3 select_ln73_fu_1043_p3 sparsemux_17_6_24_1_1_U366 mul_24s_24s_48_1_1_U364 add_ln77_fu_1464_p2 xor_ln77_fu_1478_p2 and_ln77_fu_1484_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_fu_1498_p3 xor_ln77_1_fu_1506_p2 and_ln77_1_fu_1512_p2 select_ln77_1_fu_1518_p3 and_ln77_2_fu_1526_p2 xor_ln77_2_fu_1532_p2 or_ln77_fu_1538_p2 xor_ln77_3_fu_1544_p2 and_ln77_3_fu_1550_p2 and_ln77_4_fu_1556_p2 or_ln77_16_fu_1562_p2 xor_ln77_4_fu_1568_p2 and_ln77_5_fu_1574_p2 select_ln77_2_fu_1580_p3 or_ln77_1_fu_1588_p2 select_ln77_3_fu_1594_p3 sparsemux_17_6_24_1_1_U367 mul_24s_24s_48_1_1_U365 add_ln77_1_fu_1623_p2 xor_ln77_5_fu_1637_p2 and_ln77_6_fu_1643_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_4_fu_1657_p3 xor_ln77_6_fu_1665_p2 and_ln77_7_fu_1671_p2 select_ln77_5_fu_1677_p3 and_ln77_8_fu_1685_p2 xor_ln77_7_fu_1691_p2 or_ln77_2_fu_1697_p2 xor_ln77_8_fu_1703_p2 and_ln77_9_fu_1709_p2 and_ln77_10_fu_1715_p2 or_ln77_17_fu_1721_p2 xor_ln77_9_fu_1727_p2 and_ln77_11_fu_1733_p2 select_ln77_6_fu_1739_p3 or_ln77_3_fu_1747_p2 select_ln77_7_fu_1753_p3 sparsemux_17_6_24_1_1_U368 mul_24s_24s_48_1_1_U364 add_ln77_2_fu_1808_p2 xor_ln77_10_fu_1822_p2 and_ln77_12_fu_1828_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_8_fu_1842_p3 xor_ln77_11_fu_1850_p2 and_ln77_13_fu_1856_p2 select_ln77_9_fu_1862_p3 and_ln77_14_fu_1870_p2 xor_ln77_12_fu_1876_p2 or_ln77_4_fu_1882_p2 xor_ln77_13_fu_1888_p2 and_ln77_15_fu_1894_p2 and_ln77_16_fu_1900_p2 or_ln77_18_fu_1906_p2 xor_ln77_14_fu_1912_p2 and_ln77_17_fu_1918_p2 select_ln77_10_fu_1924_p3 or_ln77_5_fu_1932_p2 select_ln77_11_fu_1938_p3 sparsemux_17_6_24_1_1_U369 mul_24s_24s_48_1_1_U365 add_ln77_3_fu_1966_p2 xor_ln77_15_fu_1980_p2 and_ln77_18_fu_1986_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_12_fu_2000_p3 xor_ln77_16_fu_2008_p2 and_ln77_19_fu_2014_p2 select_ln77_13_fu_2020_p3 and_ln77_20_fu_2028_p2 xor_ln77_17_fu_2034_p2 or_ln77_6_fu_2040_p2 xor_ln77_18_fu_2046_p2 and_ln77_21_fu_2052_p2 and_ln77_22_fu_2058_p2 or_ln77_19_fu_2064_p2 xor_ln77_19_fu_2070_p2 and_ln77_23_fu_2076_p2 select_ln77_14_fu_2082_p3 or_ln77_7_fu_2090_p2 select_ln77_15_fu_2096_p3 sparsemux_17_6_24_1_1_U370 mul_24s_24s_48_1_1_U364 add_ln77_4_fu_2170_p2 xor_ln77_20_fu_2184_p2 and_ln77_24_fu_2190_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_16_fu_2204_p3 xor_ln77_21_fu_2212_p2 and_ln77_25_fu_2218_p2 select_ln77_17_fu_2224_p3 and_ln77_26_fu_2232_p2 xor_ln77_22_fu_2238_p2 or_ln77_8_fu_2244_p2 xor_ln77_23_fu_2250_p2 and_ln77_27_fu_2256_p2 and_ln77_28_fu_2262_p2 or_ln77_20_fu_2268_p2 xor_ln77_24_fu_2274_p2 and_ln77_29_fu_2280_p2 select_ln77_18_fu_2286_p3 or_ln77_9_fu_2294_p2 select_ln77_19_fu_2300_p3 sparsemux_17_6_24_1_1_U371 mul_24s_24s_48_1_1_U365 add_ln77_5_fu_2328_p2 xor_ln77_25_fu_2342_p2 and_ln77_30_fu_2348_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_20_fu_2362_p3 xor_ln77_26_fu_2370_p2 and_ln77_31_fu_2376_p2 select_ln77_21_fu_2382_p3 and_ln77_32_fu_2390_p2 xor_ln77_27_fu_2396_p2 or_ln77_10_fu_2402_p2 xor_ln77_28_fu_2408_p2 and_ln77_33_fu_2414_p2 and_ln77_34_fu_2420_p2 or_ln77_21_fu_2426_p2 xor_ln77_29_fu_2432_p2 and_ln77_35_fu_2438_p2 select_ln77_22_fu_2444_p3 or_ln77_11_fu_2452_p2 select_ln77_23_fu_2458_p3 sparsemux_17_6_24_1_1_U372 mul_24s_24s_48_1_1_U364 add_ln77_6_fu_2516_p2 xor_ln77_30_fu_2530_p2 and_ln77_36_fu_2536_p2 grp_fu_895_p2 grp_fu_909_p2 grp_fu_915_p2 select_ln77_24_fu_2550_p3 xor_ln77_31_fu_2558_p2 and_ln77_37_fu_2564_p2 select_ln77_25_fu_2570_p3 and_ln77_38_fu_2578_p2 xor_ln77_32_fu_2584_p2 or_ln77_12_fu_2590_p2 xor_ln77_33_fu_2596_p2 and_ln77_39_fu_2602_p2 and_ln77_40_fu_2608_p2 or_ln77_22_fu_2614_p2 xor_ln77_34_fu_2620_p2 and_ln77_41_fu_2626_p2 select_ln77_26_fu_2632_p3 or_ln77_13_fu_2640_p2 select_ln77_27_fu_2646_p3 sparsemux_17_6_24_1_1_U373 mul_24s_24s_48_1_1_U365 add_ln77_7_fu_2674_p2 xor_ln77_35_fu_2688_p2 and_ln77_42_fu_2694_p2 grp_fu_955_p2 grp_fu_969_p2 grp_fu_975_p2 select_ln77_28_fu_2708_p3 xor_ln77_36_fu_2716_p2 and_ln77_43_fu_2722_p2 select_ln77_29_fu_2728_p3 and_ln77_44_fu_2736_p2 xor_ln77_37_fu_2742_p2 or_ln77_14_fu_2748_p2 xor_ln77_38_fu_2754_p2 and_ln77_45_fu_2760_p2 and_ln77_46_fu_2766_p2 or_ln77_23_fu_2772_p2 xor_ln77_39_fu_2778_p2 and_ln77_47_fu_2784_p2 select_ln77_30_fu_2790_p3 or_ln77_15_fu_2798_p2 select_ln77_31_fu_2804_p3 add_ln74_fu_2112_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln36_fu_1626_p2 add_ln36_fu_1632_p2 add_ln51_fu_2175_p2 xor_ln51_fu_2201_p2 and_ln51_fu_2207_p2 xor_ln51_1_fu_2213_p2 select_ln51_fu_2219_p3 denom_1_fu_2227_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_43_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_43_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1576</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_1061_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1067_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1077_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1558_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_1564_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln47_fu_1586_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln47_fu_1592_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln47_1_fu_1598_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln47_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_fu_1604_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_1_fu_1612_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_54_4</Name>
            <Loops>
                <VITIS_LOOP_54_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>54</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_4>
                        <Name>VITIS_LOOP_54_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>52</Latency>
                        <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_54_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_4>
                            <Name>VITIS_LOOP_54_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28515</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>25886</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U68" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U69" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_fu_2557_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_1_fu_2563_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_fu_2569_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_fu_2575_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_2581_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_1_fu_2587_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_1_fu_2593_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_1_fu_2599_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_2605_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_2_fu_2613_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_2619_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U84" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_64_fu_2675_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_2681_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_2687_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_fu_2726_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_fu_2732_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_1_fu_2738_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_1_fu_2744_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_2_fu_2750_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U70" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U71" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_2_fu_2803_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_3_fu_2809_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_3_fu_2815_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_2_fu_2821_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_2_fu_2827_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_3_fu_2833_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_4_fu_2839_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_3_fu_2845_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_2_fu_2851_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_5_fu_2859_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2865_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U85" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_65_fu_2921_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_2927_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_2_fu_2933_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_3_fu_2972_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_2_fu_2978_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_4_fu_2984_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_3_fu_2990_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_5_fu_2996_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U72" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U73" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_4_fu_3049_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_5_fu_3055_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_6_fu_3061_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_4_fu_3067_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_4_fu_3073_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_5_fu_3079_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_7_fu_3085_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_5_fu_3091_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_4_fu_3097_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_8_fu_3105_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_3111_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U86" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_66_fu_3167_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_3173_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_3_fu_3179_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_6_fu_3218_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_4_fu_3224_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_7_fu_3230_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_5_fu_3236_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_8_fu_3242_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U74" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U75" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_6_fu_3295_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_7_fu_3301_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_9_fu_3307_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_6_fu_3313_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_6_fu_3319_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_7_fu_3325_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_10_fu_3331_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_7_fu_3337_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_6_fu_3343_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_11_fu_3351_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_3357_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U87" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_67_fu_3413_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_4_fu_3419_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_4_fu_3425_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_9_fu_3464_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_6_fu_3470_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_10_fu_3476_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_7_fu_3482_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_11_fu_3488_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U76" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U77" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_8_fu_3541_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_9_fu_3547_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_12_fu_3553_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_8_fu_3559_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_8_fu_3565_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_9_fu_3571_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_13_fu_3577_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_9_fu_3583_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_8_fu_3589_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_14_fu_3597_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_3603_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U88" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_68_fu_3659_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_5_fu_3665_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_5_fu_3671_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_12_fu_3710_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_8_fu_3716_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_13_fu_3722_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_9_fu_3728_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_14_fu_3734_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U78" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U79" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_10_fu_3787_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_11_fu_3793_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_15_fu_3799_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_10_fu_3805_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_10_fu_3811_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_11_fu_3817_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_16_fu_3823_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_11_fu_3829_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_10_fu_3835_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_17_fu_3843_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_3849_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U89" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_69_fu_3905_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_6_fu_3911_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_6_fu_3917_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_15_fu_3956_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_10_fu_3962_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_16_fu_3968_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_11_fu_3974_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_17_fu_3980_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U80" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U81" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_12_fu_4033_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_13_fu_4039_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_18_fu_4045_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_12_fu_4051_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_12_fu_4057_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_13_fu_4063_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_19_fu_4069_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_13_fu_4075_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_12_fu_4081_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_20_fu_4089_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_4095_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U90" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_70_fu_4151_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_4157_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_7_fu_4163_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_18_fu_4202_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_12_fu_4208_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_19_fu_4214_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_13_fu_4220_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_20_fu_4226_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U82" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U83" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_14_fu_4279_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_15_fu_4285_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_21_fu_4291_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_14_fu_4297_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_14_fu_4303_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_15_fu_4309_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_22_fu_4315_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_15_fu_4321_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_14_fu_4327_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_23_fu_4335_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_4341_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U91" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_71_fu_4397_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_8_fu_4403_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_8_fu_4409_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_21_fu_4448_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_14_fu_4454_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_22_fu_4460_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_15_fu_4466_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_23_fu_4472_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_2498_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_67_5</Name>
            <Loops>
                <VITIS_LOOP_67_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_5>
                        <Name>VITIS_LOOP_67_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_67_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_5>
                            <Name>VITIS_LOOP_67_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1652</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_1557_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1563_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U233" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U232" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_2003_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_2027_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_1_fu_2038_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2044_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_fu_2082_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_fu_2088_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_fu_2094_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_2_fu_2100_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_1_fu_2106_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_1_fu_2112_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2118_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_1_fu_2126_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2132_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7</Name>
            <Loops>
                <VITIS_LOOP_73_6_VITIS_LOOP_74_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8195</Best-caseLatency>
                    <Average-caseLatency>8195</Average-caseLatency>
                    <Worst-caseLatency>8195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8194</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                        <Name>VITIS_LOOP_73_6_VITIS_LOOP_74_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8193</Latency>
                        <AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:74</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                            <Name>VITIS_LOOP_73_6_VITIS_LOOP_74_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:73</SourceLocation>
                        </VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>606</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1807</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_999_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_1005_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1021_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_1035_p3" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_1043_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U366" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U364" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1464_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_1478_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_fu_1484_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_895_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_909_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_915_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_1498_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_1_fu_1506_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_1_fu_1512_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_1518_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_2_fu_1526_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_2_fu_1532_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_fu_1538_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_3_fu_1544_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_3_fu_1550_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_4_fu_1556_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_16_fu_1562_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_4_fu_1568_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_5_fu_1574_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_2_fu_1580_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_1_fu_1588_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_3_fu_1594_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U367" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U365" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_1623_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_5_fu_1637_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_6_fu_1643_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_955_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_969_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_975_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_4_fu_1657_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_6_fu_1665_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_7_fu_1671_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_5_fu_1677_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_8_fu_1685_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_7_fu_1691_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_2_fu_1697_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_8_fu_1703_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_9_fu_1709_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_10_fu_1715_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_17_fu_1721_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_9_fu_1727_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_11_fu_1733_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_6_fu_1739_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_3_fu_1747_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_7_fu_1753_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U368" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U364" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_1808_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_10_fu_1822_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_12_fu_1828_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_895_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_909_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_915_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_8_fu_1842_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_11_fu_1850_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_13_fu_1856_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_9_fu_1862_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_14_fu_1870_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_12_fu_1876_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_4_fu_1882_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_13_fu_1888_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_15_fu_1894_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_16_fu_1900_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_18_fu_1906_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_14_fu_1912_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_17_fu_1918_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_10_fu_1924_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_5_fu_1932_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_11_fu_1938_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U369" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U365" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_3_fu_1966_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_15_fu_1980_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_18_fu_1986_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_955_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_969_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_975_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_12_fu_2000_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_16_fu_2008_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_19_fu_2014_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_13_fu_2020_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_20_fu_2028_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_17_fu_2034_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_6_fu_2040_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_18_fu_2046_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_21_fu_2052_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_22_fu_2058_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_19_fu_2064_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_19_fu_2070_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_23_fu_2076_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_14_fu_2082_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_7_fu_2090_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_15_fu_2096_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U370" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U364" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_4_fu_2170_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_20_fu_2184_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_24_fu_2190_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_895_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_909_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_915_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_16_fu_2204_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_21_fu_2212_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_25_fu_2218_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_17_fu_2224_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_26_fu_2232_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_22_fu_2238_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_8_fu_2244_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_23_fu_2250_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_27_fu_2256_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_28_fu_2262_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_20_fu_2268_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_24_fu_2274_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_29_fu_2280_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_18_fu_2286_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_9_fu_2294_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_19_fu_2300_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U371" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U365" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_5_fu_2328_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_25_fu_2342_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_30_fu_2348_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_955_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_969_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_975_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_20_fu_2362_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_26_fu_2370_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_31_fu_2376_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_21_fu_2382_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_32_fu_2390_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_27_fu_2396_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_10_fu_2402_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_28_fu_2408_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_33_fu_2414_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_34_fu_2420_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_21_fu_2426_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_29_fu_2432_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_35_fu_2438_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_22_fu_2444_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_11_fu_2452_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_23_fu_2458_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U372" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U364" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_6_fu_2516_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_30_fu_2530_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_36_fu_2536_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_895_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_909_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_915_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_24_fu_2550_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_31_fu_2558_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_37_fu_2564_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_25_fu_2570_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_38_fu_2578_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_32_fu_2584_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_12_fu_2590_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_33_fu_2596_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_39_fu_2602_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_40_fu_2608_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_22_fu_2614_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_34_fu_2620_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_41_fu_2626_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_26_fu_2632_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_13_fu_2640_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_27_fu_2646_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U373" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U365" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_7_fu_2674_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_35_fu_2688_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_42_fu_2694_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_955_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_969_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_975_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_28_fu_2708_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_36_fu_2716_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_43_fu_2722_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_29_fu_2728_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_44_fu_2736_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_37_fu_2742_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_14_fu_2748_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_38_fu_2754_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_45_fu_2760_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_46_fu_2766_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_23_fu_2772_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_39_fu_2778_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_47_fu_2784_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_30_fu_2790_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_15_fu_2798_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_31_fu_2804_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_2112_p2" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40009</Best-caseLatency>
                    <Average-caseLatency>40009</Average-caseLatency>
                    <Worst-caseLatency>40009</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40010</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_36_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31744</Latency>
                        <AbsoluteTimeLatency>0.317 ms</AbsoluteTimeLatency>
                        <IterationLatency>124</IterationLatency>
                        <PipelineDepth>124</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062</Instance>
                        </InstanceList>
                    </VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_2>
                            <Name>VITIS_LOOP_36_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:36</SourceLocation>
                        </VITIS_LOOP_36_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>33946</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>29528</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_1626_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1632_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_2175_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_2201_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_2207_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_1_fu_2213_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_2219_p3" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_2227_p3" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we1" name="C_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d1" name="C_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 14</column>
                    <column name="A_q0">in, 24</column>
                    <column name="C_address0">out, 14</column>
                    <column name="C_address1">out, 14</column>
                    <column name="C_d0">out, 24</column>
                    <column name="C_d1">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="C">C_address1, port, offset</column>
                    <column name="C">C_ce1, port, </column>
                    <column name="C">C_we1, port, </column>
                    <column name="C">C_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:11" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="top.cpp:25" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete"/>
        <Pragma type="array_partition" location="top.cpp:26" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete"/>
        <Pragma type="array_partition" location="top.cpp:27" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF dim=2"/>
        <Pragma type="pipeline" location="top.cpp:31" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="top.cpp:38" status="valid" parentFunction="top_kernel" variable="row_buf" isDirective="0" options="variable=row_buf complete"/>
        <Pragma type="pipeline" location="top.cpp:44" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:55" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:56" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=UF"/>
        <Pragma type="pipeline" location="top.cpp:68" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:75" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:76" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=UF"/>
    </PragmaReport>
</profile>

