# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SerialAdder.srcs/sources_1/new/D_Flip_Flop.vhd" \
"../../../../SerialAdder.srcs/sim_1/new/D_Flip_Flop_TB.vhd" \

# Do not sort compile order
nosort
