#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  9 16:45:34 2023
# Process ID: 22464
# Current directory: C:/Users/jelte/Desktop/AudioInterface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18300 C:\Users\jelte\Desktop\AudioInterface\AudioInterface.xpr
# Log file: C:/Users/jelte/Desktop/AudioInterface/vivado.log
# Journal file: C:/Users/jelte/Desktop/AudioInterface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jelte/Desktop/AudioInterface/AudioInterface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1522.406 ; gain = 202.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:44]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/clk_wiz_0_stub.v:5' bound to instance 'CLOCK25MHZ' of component 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'txrx_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:16' bound to instance 'AUDIO_SYSTEM' of component 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:35]
INFO: [Synth 8-3491] module 'i2s_rxtx' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:12' bound to instance 'RX_TX' of component 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:113]
INFO: [Synth 8-638] synthesizing module 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'i2s_rxtx' (2#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:14' bound to instance 'FILTERS_L' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:127]
INFO: [Synth 8-638] synthesizing module 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:23]
INFO: [Synth 8-3491] module 'fir_lp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_lp_stub.v:6' bound to instance 'LOWPASS_L' of component 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_lp' (3#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_hp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_hp_stub.v:6' bound to instance 'HIGHPASS_L' of component 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:83]
INFO: [Synth 8-6157] synthesizing module 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_hp' (4#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_bp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_bp_stub.v:6' bound to instance 'BANDPASS_L' of component 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:91]
INFO: [Synth 8-6157] synthesizing module 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_bp' (5#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-22464-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-3491] module 'filter_out_mux' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:11' bound to instance 'OUTPUT_MUX' of component 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:99]
INFO: [Synth 8-638] synthesizing module 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'filter_out_mux' (6#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'filter_system' (7#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:23]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:14' bound to instance 'FILTERS_R' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:135]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:15' bound to instance 'VOL_DIV_L' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:143]
INFO: [Synth 8-638] synthesizing module 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'volume_divider' (8#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:21]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:15' bound to instance 'VOL_DIV_R' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'txrx_system' (9#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:35]
INFO: [Synth 8-3491] module 'volume_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:15' bound to instance 'VOL_CTRL' of component 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:119]
INFO: [Synth 8-638] synthesizing module 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:25]
INFO: [Synth 8-3491] module 'binary_counter' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:13' bound to instance 'COUNTER' of component 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:56]
INFO: [Synth 8-638] synthesizing module 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'binary_counter' (10#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:22]
INFO: [Synth 8-3491] module 'encoder_binary_to_segment' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:12' bound to instance 'ENCODER' of component 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:64]
INFO: [Synth 8-638] synthesizing module 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'encoder_binary_to_segment' (11#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:19]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:13' bound to instance 'CLKDIV' of component 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (12#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'volume_controller' (13#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:25]
INFO: [Synth 8-3491] module 'led_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:12' bound to instance 'LED_CTRL' of component 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'led_controller' (14#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:44]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1572.367 ; gain = 252.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1572.367 ; gain = 252.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1572.367 ; gain = 252.875
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK25MHZ'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/fir_lp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/fir_bp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1572.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1687.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1687.750 ; gain = 368.258
60 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1687.750 ; gain = 632.152
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  9 23:40:36 2023...
