<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1439' ll='1457' type='llvm::MVT llvm::TargetLoweringBase::getRegisterType(llvm::LLVMContext &amp; Context, llvm::EVT VT) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1454' u='c' c='_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1481' u='c' c='_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1492' u='c' c='_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3969' u='c' c='_ZNK4llvm14TargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1438'>/// Return the type of registers that this ValueType will eventually require.</doc>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='6798' u='c' c='_ZN12_GLOBAL__N_114CodeGenPrepare18optimizeSwitchInstEPN4llvm10SwitchInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1066' u='c' c='_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='389' u='c' c='_ZN4llvm20FunctionLoweringInfo10CreateRegsEPNS_4TypeEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1497' u='c' c='_ZNK12_GLOBAL__N_120SelectionDAGLegalize17getSignAsIntValueERNS_14FloatSignAsIntERKN4llvm5SDLocENS3_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1402' u='c' c='_ZN4llvm16DAGTypeLegalizer19PromoteIntRes_VAARGEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='779' u='c' c='_ZN4llvm12RegsForValueC1ERNS_11LLVMContextERKNS_14TargetLoweringERKNS_10DataLayoutEjPNS_4TypeENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9177' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9809' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9990' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7240' u='c' c='_ZNK4llvm14TargetLowering19expandUnalignedLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7390' u='c' c='_ZNK4llvm14TargetLowering20expandUnalignedStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1559' u='c' c='_ZNK4llvm18TargetLoweringBase22getVectorTypeBreakdownERNS_11LLVMContextENS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1585' u='c' c='_ZNK4llvm18TargetLoweringBase22getVectorTypeBreakdownERNS_11LLVMContextENS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1650' u='c' c='_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='115' u='c' c='_ZNK4llvm18MipsTargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4014' u='c' c='_ZNK4llvm18MipsTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='784' u='c' c='_ZL34shouldTransformMulToShiftsAddsSubsN4llvm5APIntENS_3EVTERNS_12SelectionDAGERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.cpp' l='40' u='c' c='_ZN4llvm20computeLegalValueVTsERKNS_8FunctionERKNS_13TargetMachineEPNS_4TypeERNS_15SmallVectorImplINS_3MVTEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='81' u='c' c='_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu8169161'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2930' u='c' c='_ZNK4llvm17X86TargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE'/>
