Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.Muxb5
Compiling module xil_defaultlib.movzx
Compiling module xil_defaultlib.movsx
Compiling module xil_defaultlib.movsx(IN_WIDTH=26)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.Muxb32
Compiling module xil_defaultlib.Mux4b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.movzx(IN_WIDTH=8)
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfileUse
Compiling module xil_defaultlib.pri
Compiling module xil_defaultlib.mux2_1(WIDTH=2)
Compiling module xil_defaultlib.Register(DATA_WIDTH=2)
Compiling module xil_defaultlib.RedirectControl
Compiling module xil_defaultlib.logout
Compiling module xil_defaultlib.pipelining
Compiling module xil_defaultlib.simpipelining
Compiling module xil_defaultlib.glbl
Built simulation snapshot simpipelining_behav
