<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >24.978</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >2.558</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.000</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.025</TD>
<TD >2.507</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.048</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >2.488</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.079</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.025</TD>
<TD >2.428</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.285</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >2.258</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.290</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >2.253</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.309</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.224</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.355</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >2.188</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.360</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >2.183</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.392</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.141</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.402</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.131</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.427</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >2.110</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.459</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >2.076</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.469</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >2.063</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.472</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.061</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.497</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >2.040</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.524</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >2.019</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.529</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >2.006</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.548</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >1.984</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.594</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >1.949</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.688</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >1.847</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.725</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >1.810</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.755</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >1.777</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.767</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >1.768</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.804</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >1.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.825</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >1.710</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.834</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.000</TD>
<TD >1.698</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.855</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >1.678</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.899</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >1.636</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.929</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >1.604</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.298</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.239</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.310</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.227</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.363</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.174</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.380</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.157</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.458</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >1.078</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.536</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >1.000</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.556</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >2.473</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.646</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >2.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.703</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >2.326</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.761</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >2.264</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.793</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >2.232</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.908</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >2.117</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.983</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >2.046</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.125</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.001</TD>
<TD >1.906</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.131</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.001</TD>
<TD >1.900</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.148</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.020</TD>
<TD >1.864</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.153</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >1.876</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.154</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.020</TD>
<TD >1.858</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.249</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.001</TD>
<TD >1.782</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.272</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.020</TD>
<TD >1.740</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.342</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >1.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.441</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >1.584</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.489</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >1.538</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.564</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.464</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.615</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.417</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.709</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.323</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.711</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.317</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.716</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.316</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.729</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >1.296</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.757</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.275</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.797</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.235</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.856</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.176</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.857</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.902</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.126</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.910</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >1.117</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.995</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.020</TD>
<TD >1.017</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >34.016</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.016</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >34.033</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >0.994</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >34.056</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.001</TD>
<TD >0.975</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >34.218</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.814</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >34.220</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >34.342</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.690</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >34.454</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.578</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >34.456</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.576</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.611</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.010</TD>
<TD >3.411</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >36.740</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >3.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.810</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.006</TD>
<TD >3.216</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >36.821</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.028</TD>
<TD >3.183</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.845</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.010</TD>
<TD >3.177</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >36.963</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.030</TD>
<TD >3.039</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.972</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.026</TD>
<TD >3.034</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.008</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.029</TD>
<TD >2.995</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.028</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >3.006</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.105</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.026</TD>
<TD >2.901</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.182</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.002</TD>
<TD >2.848</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.194</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.010</TD>
<TD >2.848</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.200</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.010</TD>
<TD >2.842</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.225</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.010</TD>
<TD >2.817</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.232</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >2.804</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.279</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >2.756</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.285</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.003</TD>
<TD >2.744</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.287</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >2.748</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.288</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >2.740</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.296</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.008</TD>
<TD >2.728</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.296</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >2.744</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.302</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >2.738</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.310</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >2.726</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.323</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.036</TD>
<TD >2.673</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.327</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >2.713</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.333</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >2.699</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
