

================================================================
== Vitis HLS Report for 'MultipleToSerial'
================================================================
* Date:           Tue Aug  2 23:46:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        serialize_nobubbles
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu15eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.829 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |        5|       14|  50.000 ns|  0.140 us|    4|   11|  dataflow|
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |Block_entry4_proc2_U0         |Block_entry4_proc2         |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
        |Loop_VITIS_LOOP_16_1_proc_U0  |Loop_VITIS_LOOP_16_1_proc  |        1|       10|  10.000 ns|   0.100 us|    1|   10|       no|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|      99|      67|    -|
|Instance         |        -|     -|     243|     271|    -|
|Memory           |        0|     -|     128|       8|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     472|     378|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1488|  3528|  682560|  341280|  112|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Block_entry4_proc2_U0         |Block_entry4_proc2         |        0|   0|  229|  150|    0|
    |Loop_VITIS_LOOP_16_1_proc_U0  |Loop_VITIS_LOOP_16_1_proc  |        0|   0|   14|  121|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0|  243|  271|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |tmp_elements_U  |tmp_elements_RAM_AUTO_1R1W  |        0|  128|   8|    0|     8|   32|     1|          256|
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total           |                            |        0|  128|   8|    0|     8|   32|     1|          256|
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |tmp_elements_num_loc_channel_U  |        0|  99|   0|    -|     2|   32|       64|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                           |        0|  99|   0|    0|     2|   32|       64|
    +--------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry4_proc2_U0_ap_continue                   |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_16_1_proc_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_elements                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_elements_num_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_elements                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_elements_num_loc_channel  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  14|           7|           7|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_elements                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_elements_num_loc_channel  |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   |  18|          4|    2|          4|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_elements                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_elements_num_loc_channel  |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  2|   0|    2|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|input_r_TDATA    |   in|  288|        axis|           input_r|       pointer|
|input_r_TVALID   |   in|    1|        axis|           input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|           input_r|       pointer|
|output_r_TDATA   |  out|   32|        axis|          output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|          output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|          output_r|       pointer|
+-----------------+-----+-----+------------+------------------+--------------+

