Path: news.gmane.org!not-for-mail
From: Jiang Liu <liuj97@gmail.com>
Newsgroups: gmane.linux.kernel.pci,gmane.linux.kernel
Subject: [RFC PATCH v2 24/32] PCI/ath9k: use PCIe capabilities access functions to simplify implementation
Date: Wed, 25 Jul 2012 00:41:09 +0800
Lines: 61
Approved: news@gmane.org
Message-ID: <1343148077-25941-1-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1343148203 29794 80.91.229.3 (24 Jul 2012 16:43:23 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Tue, 24 Jul 2012 16:43:23 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	Jiang Liu <liuj97@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>
Original-X-From: linux-pci-owner@vger.kernel.org Tue Jul 24 18:43:21 2012
Return-path: <linux-pci-owner@vger.kernel.org>
Envelope-to: glp-linux-pci@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-pci-owner@vger.kernel.org>)
	id 1StiCe-0008Qo-Mx
	for glp-linux-pci@plane.gmane.org; Tue, 24 Jul 2012 18:43:21 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1755020Ab2GXQnT (ORCPT <rfc822;glp-linux-pci@m.gmane.org>);
	Tue, 24 Jul 2012 12:43:19 -0400
Original-Received: from mail-pb0-f46.google.com ([209.85.160.46]:64865 "EHLO
	mail-pb0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1754957Ab2GXQnS (ORCPT
	<rfc822;linux-pci@vger.kernel.org>); Tue, 24 Jul 2012 12:43:18 -0400
Original-Received: by pbbrp8 with SMTP id rp8so12926361pbb.19
        for <multiple recipients>; Tue, 24 Jul 2012 09:43:17 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20120113;
        h=from:to:cc:subject:date:message-id:x-mailer;
        bh=e4CqUo3owQzz3nsLrqgBuhH13+Hshok2U4Lvww7tzrc=;
        b=YR79JmkF9AqM8+0M7FNmNrLwV/cwKJjRo6yo8U6HfiVG70XHaDzvEaW+bqFB2oWFyE
         kQ5zlVr1kL7AML+Bzb513XoDzWAz/+4HvvOf+ldVcXGMpUHHMWzGGsXYI3Zcz2k4G5ly
         JTkVB/n5ra4dM/fS/Tz8JlgeNBtjpzxO6h0ypvuvkpH8nfzMK8fpHZ8YHzhEVJZ2nC3v
         wHgHUXbAMdrJalfvKQki/RgwHvKjvV5NetN+pTEeIAYroJDoQnEoe0Y4+hiVt+wbNfaZ
         flQViTEXSykYv6dMBLXCjYxXHwyo8Q6HkdO9Fxc+cgJ0sw5GYehFn/9e4qoVnyrxyKFT
         Ooww==
Original-Received: by 10.68.236.129 with SMTP id uu1mr45987843pbc.77.1343148197507;
        Tue, 24 Jul 2012 09:43:17 -0700 (PDT)
Original-Received: from localhost.localdomain ([221.221.26.244])
        by mx.google.com with ESMTPS id wk10sm7863878pbc.71.2012.07.24.09.43.08
        (version=TLSv1/SSLv3 cipher=OTHER);
        Tue, 24 Jul 2012 09:43:16 -0700 (PDT)
X-Mailer: git-send-email 1.7.9.5
Original-Sender: linux-pci-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-pci.vger.kernel.org>
X-Mailing-List: linux-pci@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel.pci:16578 gmane.linux.kernel:1332444
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1332444>

From: Jiang Liu <jiang.liu@huawei.com>

Use PCIe capabilities access functions to simplify ath9k driver's
implementation.

Signed-off-by: Jiang Liu <liuj97@gmail.com>
---
 drivers/net/wireless/ath/ath9k/pci.c |   18 +++++++-----------
 1 file changed, 7 insertions(+), 11 deletions(-)

diff --git a/drivers/net/wireless/ath/ath9k/pci.c b/drivers/net/wireless/ath/ath9k/pci.c
index a856b51..f90342d 100644
--- a/drivers/net/wireless/ath/ath9k/pci.c
+++ b/drivers/net/wireless/ath/ath9k/pci.c
@@ -112,11 +112,9 @@ static void ath_pci_aspm_init(struct ath_common *common)
 	struct ath_hw *ah = sc->sc_ah;
 	struct pci_dev *pdev = to_pci_dev(sc->dev);
 	struct pci_dev *parent;
-	int pos;
-	u8 aspm;
+	u16 aspm;
 
-	pos = pci_pcie_cap(pdev);
-	if (!pos)
+	if (!pci_is_pcie(pdev))
 		return;
 
 	parent = pdev->bus->self;
@@ -125,24 +123,22 @@ static void ath_pci_aspm_init(struct ath_common *common)
 
 	if (ath9k_hw_get_btcoex_scheme(ah) != ATH_BTCOEX_CFG_NONE) {
 		/* Bluetooth coexistance requires disabling ASPM. */
-		pci_read_config_byte(pdev, pos + PCI_EXP_LNKCTL, &aspm);
+		pci_pcie_capability_read_word(pdev, PCI_EXP_LNKCTL, &aspm);
 		aspm &= ~(PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1);
-		pci_write_config_byte(pdev, pos + PCI_EXP_LNKCTL, aspm);
+		pci_pcie_capability_write_word(pdev, PCI_EXP_LNKCTL, aspm);
 
 		/*
 		 * Both upstream and downstream PCIe components should
 		 * have the same ASPM settings.
 		 */
-		pos = pci_pcie_cap(parent);
-		pci_read_config_byte(parent, pos + PCI_EXP_LNKCTL, &aspm);
+		pci_pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &aspm);
 		aspm &= ~(PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1);
-		pci_write_config_byte(parent, pos + PCI_EXP_LNKCTL, aspm);
+		pci_pcie_capability_write_word(parent, PCI_EXP_LNKCTL, aspm);
 
 		return;
 	}
 
-	pos = pci_pcie_cap(parent);
-	pci_read_config_byte(parent, pos +  PCI_EXP_LNKCTL, &aspm);
+	pci_pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &aspm);
 	if (aspm & (PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1)) {
 		ah->aspm_enabled = true;
 		/* Initialize PCIe PM and SERDES registers. */
-- 
1.7.9.5

