# Component constraints for D:\WORK\Study\Cypress_Study\Study\Serial_UART.cydsn\TopDesign\TopDesign.cysch
# Project: D:\WORK\Study\Cypress_Study\Study\Serial_UART.cydsn\Serial_UART.cyprj
# Date: Mon, 20 Mar 2023 03:51:01 GMT
