Analysis & Synthesis report for rocketchip
Tue Nov 27 13:43:36 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Pipeline|JTAG:__module15__|TAP:__module16__|reg3202
 10. State Machine - |Pipeline|Fetch:__module2__|reg127
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for CSR_Handler:__module17__|altsyncram:mem3543_rtl_0|altsyncram_7li1:auto_generated
 17. Source assignments for Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0|altsyncram_jbi1:auto_generated
 18. Source assignments for Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1|altsyncram_jbi1:auto_generated
 19. Parameter Settings for Inferred Entity Instance: CSR_Handler:__module17__|altsyncram:mem3543_rtl_0
 20. Parameter Settings for Inferred Entity Instance: Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0
 21. Parameter Settings for Inferred Entity Instance: Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "Forwarding:__module13__"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov 27 13:43:36 2018           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name               ; rocketchip                                      ;
; Top-level Entity Name       ; Pipeline                                        ;
; Family                      ; Arria 10                                        ;
; Logic utilization (in ALMs) ; N/A                                             ;
; Total registers             ; 1040                                            ;
; Total pins                  ; 2                                               ;
; Total virtual pins          ; 194                                             ;
; Total block memory bits     ; 51,200                                          ;
; Total DSP Blocks            ; 0                                               ;
; Total HSSI RX channels      ; 0                                               ;
; Total HSSI TX channels      ; 0                                               ;
; Total PLLs                  ; 0                                               ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10AX115N3F40E2SG   ;                    ;
; Top-level entity name                                                           ; Pipeline           ; rocketchip         ;
; Family name                                                                     ; Arria 10           ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Rows Reported in Synthesis Migration Checks                           ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; ../src/pipeline.v                ; yes             ; User Verilog HDL File        ; /home/fares/Desktop/Projects/Pipeline/src/pipeline.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/fares/intelFPGA/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7li1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/fares/Desktop/Projects/Pipeline/quartus/db/altsyncram_7li1.tdf             ;         ;
; db/altsyncram_jbi1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/fares/Desktop/Projects/Pipeline/quartus/db/altsyncram_jbi1.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 993       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1271      ;
;     -- 7 input functions                    ; 9         ;
;     -- 6 input functions                    ; 399       ;
;     -- 5 input functions                    ; 267       ;
;     -- 4 input functions                    ; 207       ;
;     -- <=3 input functions                  ; 389       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1040      ;
;                                             ;           ;
; Virtual pins                                ; 194       ;
; I/O pins                                    ; 2         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 51200     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;     -- Total Fixed Point DSP Blocks         ; 0         ;
;     -- Total Floating Point DSP Blocks      ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1116      ;
; Total fan-out                               ; 10200     ;
; Average fan-out                             ; 3.95      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Pipeline                                    ; 1271 (2)            ; 1040 (0)                  ; 51200             ; 0          ; 2    ; 194          ; |Pipeline                                                                                                    ; Pipeline        ; work         ;
;    |CSR_Handler:__module17__|                ; 31 (31)             ; 37 (37)                   ; 49152             ; 0          ; 0    ; 0            ; |Pipeline|CSR_Handler:__module17__                                                                           ; CSR_Handler     ; work         ;
;       |altsyncram:mem3543_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Pipeline|CSR_Handler:__module17__|altsyncram:mem3543_rtl_0                                                  ; altsyncram      ; work         ;
;          |altsyncram_7li1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |Pipeline|CSR_Handler:__module17__|altsyncram:mem3543_rtl_0|altsyncram_7li1:auto_generated                   ; altsyncram_7li1 ; work         ;
;    |D_E_Register:__module6__|                ; 141 (141)           ; 228 (228)                 ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|D_E_Register:__module6__                                                                           ; D_E_Register    ; work         ;
;    |Decode:__module4__|                      ; 109 (103)           ; 86 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |Pipeline|Decode:__module4__                                                                                 ; Decode          ; work         ;
;       |RegisterFile:__module5__|             ; 6 (6)               ; 86 (86)                   ; 2048              ; 0          ; 0    ; 0            ; |Pipeline|Decode:__module4__|RegisterFile:__module5__                                                        ; RegisterFile    ; work         ;
;          |altsyncram:mem434_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Pipeline|Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_jbi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Pipeline|Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0|altsyncram_jbi1:auto_generated ; altsyncram_jbi1 ; work         ;
;          |altsyncram:mem434_rtl_1|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Pipeline|Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1                                ; altsyncram      ; work         ;
;             |altsyncram_jbi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Pipeline|Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1|altsyncram_jbi1:auto_generated ; altsyncram_jbi1 ; work         ;
;    |E_M_Register:__module8__|                ; 219 (219)           ; 213 (213)                 ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|E_M_Register:__module8__                                                                           ; E_M_Register    ; work         ;
;    |Execute:__module7__|                     ; 301 (301)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|Execute:__module7__                                                                                ; Execute         ; work         ;
;    |F_D_Register:__module3__|                ; 12 (12)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|F_D_Register:__module3__                                                                           ; F_D_Register    ; work         ;
;    |Fetch:__module2__|                       ; 228 (228)           ; 133 (133)                 ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|Fetch:__module2__                                                                                  ; Fetch           ; work         ;
;    |Forwarding:__module13__|                 ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|Forwarding:__module13__                                                                            ; Forwarding      ; work         ;
;    |JTAG:__module15__|                       ; 91 (61)             ; 144 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|JTAG:__module15__                                                                                  ; JTAG            ; work         ;
;       |TAP:__module16__|                     ; 30 (30)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|JTAG:__module15__|TAP:__module16__                                                                 ; TAP             ; work         ;
;    |M_W_Register:__module11__|               ; 31 (31)             ; 135 (135)                 ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|M_W_Register:__module11__                                                                          ; M_W_Register    ; work         ;
;    |Memory:__module9__|                      ; 47 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|Memory:__module9__                                                                                 ; Memory          ; work         ;
;       |Cache:__module10__|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|Memory:__module9__|Cache:__module10__                                                              ; Cache           ; work         ;
;    |Write_Back:__module12__|                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pipeline|Write_Back:__module12__                                                                            ; Write_Back      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; CSR_Handler:__module17__|altsyncram:mem3543_rtl_0|altsyncram_7li1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None ;
; Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0|altsyncram_jbi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1|altsyncram_jbi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Pipeline|JTAG:__module15__|TAP:__module16__|reg3202                                                                                                                                                                                         ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; reg3202.1111 ; reg3202.1110 ; reg3202.1101 ; reg3202.1100 ; reg3202.1011 ; reg3202.1010 ; reg3202.1001 ; reg3202.1000 ; reg3202.0111 ; reg3202.0110 ; reg3202.0101 ; reg3202.0100 ; reg3202.0011 ; reg3202.0010 ; reg3202.0001 ; reg3202.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; reg3202.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; reg3202.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; reg3202.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; reg3202.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; reg3202.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.0110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.0111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; reg3202.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Pipeline|Fetch:__module2__|reg127                  ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; reg127.0011 ; reg127.0010 ; reg127.0001 ; reg127.0000 ;
+-------------+-------------+-------------+-------------+-------------+
; reg127.0000 ; 0           ; 0           ; 0           ; 0           ;
; reg127.0001 ; 0           ; 0           ; 1           ; 1           ;
; reg127.0010 ; 0           ; 1           ; 0           ; 1           ;
; reg127.0011 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+-----------------------------------------------------------------------+--------------------------------------------------+
; Register name                                                         ; Reason for Removal                               ;
+-----------------------------------------------------------------------+--------------------------------------------------+
; M_W_Register:__module11__|reg2676[0]                                  ; Merged with M_W_Register:__module11__|reg2663[0] ;
; E_M_Register:__module8__|reg1985[0]                                   ; Merged with E_M_Register:__module8__|reg1946[0]  ;
; D_E_Register:__module6__|reg1317[29,31]                               ; Merged with D_E_Register:__module6__|reg1317[28] ;
; D_E_Register:__module6__|reg1317[21..27,30]                           ; Merged with D_E_Register:__module6__|reg1317[20] ;
; E_M_Register:__module8__|reg1985[1]                                   ; Merged with E_M_Register:__module8__|reg1946[1]  ;
; E_M_Register:__module8__|reg1991[13..30]                              ; Merged with E_M_Register:__module8__|reg1991[12] ;
; D_E_Register:__module6__|reg1253[13..31]                              ; Merged with D_E_Register:__module6__|reg1253[12] ;
; D_E_Register:__module6__|reg1305[0]                                   ; Merged with D_E_Register:__module6__|reg1240[0]  ;
; D_E_Register:__module6__|reg1305[1]                                   ; Merged with D_E_Register:__module6__|reg1240[1]  ;
; Fetch:__module2__|reg151[2,3,8,14,17,20,22,24,29]                     ; Stuck at GND due to stuck port data_in           ;
; Fetch:__module2__|reg127.0000                                         ; Lost fanout                                      ;
; JTAG:__module15__|TAP:__module16__|reg3202~2                          ; Lost fanout                                      ;
; JTAG:__module15__|TAP:__module16__|reg3202~3                          ; Lost fanout                                      ;
; JTAG:__module15__|TAP:__module16__|reg3202~4                          ; Lost fanout                                      ;
; JTAG:__module15__|TAP:__module16__|reg3202~5                          ; Lost fanout                                      ;
; Fetch:__module2__|reg127~2                                            ; Lost fanout                                      ;
; Fetch:__module2__|reg127~3                                            ; Lost fanout                                      ;
; Fetch:__module2__|reg127~4                                            ; Lost fanout                                      ;
; Fetch:__module2__|reg127~5                                            ; Lost fanout                                      ;
; Fetch:__module2__|reg151[1,4..7,9..13,15,16,18,19,21,23,25..28,30,31] ; Merged with Fetch:__module2__|reg151[0]          ;
; Total Number of Removed Registers = 92                                ;                                                  ;
+-----------------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1040  ;
; Number of registers using Synchronous Clear  ; 824   ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 188   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                     ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; Register Name                                                       ; RAM Name                                                 ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[0]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[1]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[2]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[3]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[4]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[5]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[6]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[7]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[8]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[9]                    ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[10]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[11]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[12]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[13]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[14]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[15]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[16]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[17]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[18]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[19]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[20]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[21]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[22]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[23]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[24]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[25]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[26]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[27]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[28]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[29]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[30]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[31]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[32]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[33]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[34]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[35]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; CSR_Handler:__module17__|mem3543_rtl_0_bypass[36]                   ; CSR_Handler:__module17__|mem3543_rtl_0                   ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[0]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[1]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[2]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[3]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[4]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[5]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[6]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[7]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[8]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[9]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[10] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[11] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[12] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[13] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[14] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[15] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[16] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[17] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[18] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[19] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[20] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[21] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[22] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[23] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[24] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[25] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[26] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[27] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[28] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[29] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[30] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[31] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[32] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[33] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[34] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[35] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[36] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[37] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[38] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[39] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[40] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[41] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0_bypass[42] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[0]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[1]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[2]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[3]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[4]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[5]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[6]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[7]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[8]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[9]  ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[10] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[11] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[12] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[13] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[14] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[15] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[16] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[17] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[18] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[19] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[20] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[21] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[22] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[23] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[24] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[25] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[26] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[27] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[28] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[29] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[30] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[31] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[32] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[33] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[34] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[35] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[36] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[37] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[38] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[39] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[40] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[41] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1_bypass[42] ; Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1 ;
+---------------------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+-----------------------------------------+----------------------------------------+------+
; Register Name                           ; Megafunction                           ; Type ;
+-----------------------------------------+----------------------------------------+------+
; CSR_Handler:__module17__|reg3552[0..11] ; CSR_Handler:__module17__|mem3543_rtl_0 ; RAM  ;
+-----------------------------------------+----------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Pipeline|JTAG:__module15__|reg3356[5]                                      ;
; 3:1                ; 96 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1287[8]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Pipeline|JTAG:__module15__|reg3363[9]                                      ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |Pipeline|JTAG:__module15__|reg3363[11]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Pipeline|JTAG:__module15__|reg3370[10]                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Pipeline|JTAG:__module15__|reg3370[11]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Pipeline|F_D_Register:__module3__|reg308[7]                                ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |Pipeline|F_D_Register:__module3__|reg299[26]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1260[2]                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1317[2]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1266[2]                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1299[9]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1299[0]                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1280[6]                               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Pipeline|M_W_Register:__module11__|reg2631[1]                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Pipeline|M_W_Register:__module11__|reg2631[31]                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1220[2]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Pipeline|M_W_Register:__module11__|reg2631[8]                              ;
; 17:1               ; 12 bits   ; 132 LEs       ; 72 LEs               ; 60 LEs                 ; Yes        ; |Pipeline|E_M_Register:__module8__|reg1979[1]                               ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1208[30]                              ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1317[1]                               ;
; 14:1               ; 32 bits   ; 288 LEs       ; 64 LEs               ; 224 LEs                ; Yes        ; |Pipeline|JTAG:__module15__|reg3377[9]                                      ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1317[18]                              ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; Yes        ; |Pipeline|E_M_Register:__module8__|reg1899[8]                               ;
; 28:1               ; 3 bits    ; 54 LEs        ; 39 LEs               ; 15 LEs                 ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1253[4]                               ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|E_M_Register:__module8__|reg1899[15]                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 108 LEs              ; 60 LEs                 ; Yes        ; |Pipeline|E_M_Register:__module8__|reg1899[19]                              ;
; 29:1               ; 2 bits    ; 38 LEs        ; 28 LEs               ; 10 LEs                 ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1253[5]                               ;
; 24:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; Yes        ; |Pipeline|E_M_Register:__module8__|reg1899[2]                               ;
; 25:1               ; 4 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|E_M_Register:__module8__|reg1899[31]                              ;
; 21:1               ; 4 bits    ; 56 LEs        ; 52 LEs               ; 4 LEs                  ; Yes        ; |Pipeline|D_E_Register:__module6__|reg1253[8]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Pipeline|Memory:__module9__|Cache:__module10__|io_DBUS_out_control_data[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Pipeline|Decode:__module4__|Selector32                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Pipeline|Decode:__module4__|Selector76                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Pipeline|Write_Back:__module12__|io_out_write_data[12]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Pipeline|Execute:__module7__|ShiftLeft0                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Pipeline|Execute:__module7__|ShiftRight0                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Pipeline|Execute:__module7__|ShiftRight0                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Pipeline|Execute:__module7__|ShiftLeft0                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Pipeline|Execute:__module7__|ShiftRight0                                   ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Pipeline|Execute:__module7__|ShiftLeft0                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Pipeline|Fetch:__module2__|io_IBUS_out_address_data[3]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Pipeline|Fetch:__module2__|reg127                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Pipeline|Decode:__module4__|Selector32                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Pipeline|F_D_Register:__module3__|reg299                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Pipeline|Decode:__module4__|io_out_rd1[7]                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Pipeline|JTAG:__module15__|TAP:__module16__|reg3202                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Pipeline|JTAG:__module15__|TAP:__module16__|reg3202                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |Pipeline|Fetch:__module2__|sel162[8]                                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; No         ; |Pipeline|Fetch:__module2__|sel162[19]                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Pipeline|Decode:__module4__|Selector76                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Pipeline|JTAG:__module15__|TAP:__module16__|reg3202                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for CSR_Handler:__module17__|altsyncram:mem3543_rtl_0|altsyncram_7li1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0|altsyncram_jbi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1|altsyncram_jbi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CSR_Handler:__module17__|altsyncram:mem3543_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 12                   ; Untyped                                ;
; WIDTHAD_A                          ; 12                   ; Untyped                                ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 12                   ; Untyped                                ;
; WIDTHAD_B                          ; 12                   ; Untyped                                ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Arria 10             ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_7li1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Arria 10             ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_jbi1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Arria 10             ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_jbi1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                   ;
; Entity Instance                           ; CSR_Handler:__module17__|altsyncram:mem3543_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 12                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 12                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Forwarding:__module13__"                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; io_out_src1_fwd ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; io_out_src2_fwd ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; io_out_csr_fwd  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 196                         ;
; twentynm_ff           ; 1040                        ;
;     ENA               ; 13                          ;
;     ENA SCLR          ; 143                         ;
;     ENA SCLR SLD      ; 32                          ;
;     SCLR              ; 609                         ;
;     SCLR SLD          ; 40                          ;
;     plain             ; 203                         ;
; twentynm_lcell_comb   ; 1274                        ;
;     arith             ; 268                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 64                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 997                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 101                         ;
;         4 data inputs ; 143                         ;
;         5 data inputs ; 267                         ;
;         6 data inputs ; 399                         ;
; twentynm_ram_block    ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Nov 27 13:43:22 2018
Info: Command: quartus_map rocketchip --read_settings_files=on
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 17 design units, including 17 entities, in source file /home/fares/Desktop/Projects/Pipeline/src/pipeline.v
    Info (12023): Found entity 1: Fetch File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1
    Info (12023): Found entity 2: F_D_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 107
    Info (12023): Found entity 3: RegisterFile File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 143
    Info (12023): Found entity 4: Decode File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 174
    Info (12023): Found entity 5: D_E_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 452
    Info (12023): Found entity 6: Execute File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 682
    Info (12023): Found entity 7: E_M_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 814
    Info (12023): Found entity 8: Cache File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 991
    Info (12023): Found entity 9: Memory File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1065
    Info (12023): Found entity 10: M_W_Register File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1161
    Info (12023): Found entity 11: Write_Back File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1255
    Info (12023): Found entity 12: Forwarding File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1281
    Info (12023): Found entity 13: Interrupt_Handler File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1369
    Info (12023): Found entity 14: TAP File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1392
    Info (12023): Found entity 15: JTAG File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1467
    Info (12023): Found entity 16: CSR_Handler File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1584
    Info (12023): Found entity 17: Pipeline File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1617
Info (12127): Elaborating entity "Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:__module2__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1670
Info (12128): Elaborating entity "F_D_Register" for hierarchy "F_D_Register:__module3__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1685
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:__module4__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1692
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Decode:__module4__|RegisterFile:__module5__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 224
Info (12128): Elaborating entity "D_E_Register" for hierarchy "D_E_Register:__module6__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1701
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:__module7__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1724
Info (12128): Elaborating entity "E_M_Register" for hierarchy "E_M_Register:__module8__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1748
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:__module9__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1767
Info (12128): Elaborating entity "Cache" for hierarchy "Memory:__module9__|Cache:__module10__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1108
Info (12128): Elaborating entity "M_W_Register" for hierarchy "M_W_Register:__module11__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1788
Info (12128): Elaborating entity "Write_Back" for hierarchy "Write_Back:__module12__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1798
Info (12128): Elaborating entity "Forwarding" for hierarchy "Forwarding:__module13__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1806
Info (12128): Elaborating entity "Interrupt_Handler" for hierarchy "Interrupt_Handler:__module14__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1830
Warning (10030): Net "mem3128.data_a" at pipeline.v(1376) has no driver or initial value, using a default initial value '0' File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1376
Warning (10030): Net "mem3128.waddr_a[0]" at pipeline.v(1376) has no driver or initial value, using a default initial value '0' File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1376
Warning (10030): Net "mem3128.we_a" at pipeline.v(1376) has no driver or initial value, using a default initial value '0' File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1376
Info (12128): Elaborating entity "JTAG" for hierarchy "JTAG:__module15__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1835
Info (12128): Elaborating entity "TAP" for hierarchy "JTAG:__module15__|TAP:__module16__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1495
Info (12128): Elaborating entity "CSR_Handler" for hierarchy "CSR_Handler:__module17__" File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1847
Warning (276020): Inferred RAM node "CSR_Handler:__module17__|mem3543_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Interrupt_Handler:__module14__|mem3128" is uninferred due to inappropriate RAM size File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1376
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CSR_Handler:__module17__|mem3543_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Decode:__module4__|RegisterFile:__module5__|mem434_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Decode:__module4__|RegisterFile:__module5__|mem434_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "CSR_Handler:__module17__|altsyncram:mem3543_rtl_0"
Info (12133): Instantiated megafunction "CSR_Handler:__module17__|altsyncram:mem3543_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7li1.tdf
    Info (12023): Found entity 1: altsyncram_7li1 File: /home/fares/Desktop/Projects/Pipeline/quartus/db/altsyncram_7li1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0"
Info (12133): Instantiated megafunction "Decode:__module4__|RegisterFile:__module5__|altsyncram:mem434_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbi1.tdf
    Info (12023): Found entity 1: altsyncram_jbi1 File: /home/fares/Desktop/Projects/Pipeline/quartus/db/altsyncram_jbi1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "io_IBUS_out_address_valid" is stuck at VCC File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1624
    Warning (13410): Pin "io_DBUS_out_control_valid" is stuck at VCC File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1636
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (15717): Design contains 194 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "io_IBUS_in_data_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1622
    Info (15719): Pin "io_IBUS_out_address_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[2]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[3]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[4]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[5]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[6]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[7]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[8]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[9]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[10]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[11]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[12]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[13]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[14]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[15]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[16]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[17]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[18]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[19]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[20]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[21]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[22]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[23]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[24]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[25]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[26]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[27]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[28]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[29]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[30]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_data[31]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1623
    Info (15719): Pin "io_IBUS_out_address_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1624
    Info (15718): Pin "io_IBUS_out_address_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1625
    Info (15718): Pin "io_DBUS_in_data_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1627
    Info (15719): Pin "io_DBUS_in_data_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1628
    Info (15719): Pin "io_DBUS_out_data_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[2]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[3]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[4]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[5]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[6]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[7]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[8]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[9]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[10]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[11]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[12]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[13]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[14]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[15]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[16]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[17]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[18]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[19]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[20]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[21]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[22]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[23]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[24]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[25]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[26]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[27]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[28]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[29]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[30]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_data[31]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1629
    Info (15719): Pin "io_DBUS_out_data_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1630
    Info (15718): Pin "io_DBUS_out_data_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1631
    Info (15719): Pin "io_DBUS_out_address_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[2]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[3]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[4]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[5]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[6]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[7]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[8]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[9]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[10]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[11]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[12]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[13]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[14]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[15]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[16]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[17]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[18]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[19]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[20]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[21]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[22]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[23]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[24]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[25]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[26]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[27]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[28]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[29]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[30]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_data[31]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1632
    Info (15719): Pin "io_DBUS_out_address_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1633
    Info (15718): Pin "io_DBUS_out_address_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1634
    Info (15719): Pin "io_DBUS_out_control_data[0]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1635
    Info (15719): Pin "io_DBUS_out_control_data[1]" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1635
    Info (15719): Pin "io_DBUS_out_control_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1636
    Info (15718): Pin "io_DBUS_out_control_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1637
    Info (15718): Pin "io_INTERRUPT_in_interrupt_id_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1638
    Info (15719): Pin "io_INTERRUPT_in_interrupt_id_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1640
    Info (15719): Pin "io_jtag_JTAG_TAP_in_mode_select_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1643
    Info (15719): Pin "io_jtag_JTAG_TAP_in_clock_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1646
    Info (15719): Pin "io_jtag_JTAG_TAP_in_reset_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1649
    Info (15719): Pin "io_jtag_in_data_ready" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1652
    Info (15719): Pin "io_jtag_out_data_data" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1653
    Info (15719): Pin "io_jtag_out_data_valid" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1654
    Info (15718): Pin "io_jtag_out_data_ready" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1655
    Info (15719): Pin "io_out_fwd_stall" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1656
    Info (15719): Pin "io_out_branch_stall" is virtual output pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1658
    Info (15718): Pin "io_IBUS_in_data_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1621
    Info (15718): Pin "io_INTERRUPT_in_interrupt_id_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1639
    Info (15718): Pin "io_jtag_JTAG_TAP_in_mode_select_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1642
    Info (15718): Pin "io_jtag_JTAG_TAP_in_clock_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1645
    Info (15718): Pin "io_jtag_JTAG_TAP_in_reset_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1648
    Info (15718): Pin "io_jtag_in_data_valid" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1651
    Info (15718): Pin "io_jtag_in_data_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1650
    Info (15718): Pin "io_jtag_JTAG_TAP_in_reset_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1647
    Info (15718): Pin "io_jtag_JTAG_TAP_in_mode_select_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1641
    Info (15718): Pin "io_jtag_JTAG_TAP_in_clock_data" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1644
    Info (15718): Pin "io_IBUS_in_data_data[24]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[19]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[20]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[21]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[22]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[23]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[15]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[16]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[17]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[18]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[0]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[1]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[2]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[3]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[6]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[5]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[4]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[11]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[7]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[8]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[9]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[10]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[14]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[13]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[12]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[31]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[26]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[25]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[27]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[28]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[29]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_IBUS_in_data_data[30]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1620
    Info (15718): Pin "io_DBUS_in_data_data[0]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[1]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[2]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[3]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[4]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[5]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[6]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[7]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[8]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[9]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[10]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[11]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[12]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[13]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[14]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[15]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[16]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[17]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[18]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[19]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[20]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[21]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[22]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[23]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[24]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[25]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[26]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[27]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[28]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[29]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[30]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
    Info (15718): Pin "io_DBUS_in_data_data[31]" is virtual input pin File: /home/fares/Desktop/Projects/Pipeline/src/pipeline.v Line: 1626
Warning (15751): Ignored Virtual Pin assignment to "io_actual_change".
Info (21057): Implemented 2135 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 2057 logic cells
    Info (21064): Implemented 76 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1058 megabytes
    Info: Processing ended: Tue Nov 27 13:43:36 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


