Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Feb  5 01:08:00 2026
| Host         : amd running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file WLANTimeAndFrequencySynchronization_drc_opted.rpt -pb WLANTimeAndFrequencySynchronization_drc_opted.pb -rpx WLANTimeAndFrequencySynchronization_drc_opted.rpx
| Design       : WLANTimeAndFrequencySynchronization
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 448
+-----------+------------------+----------------------------+--------+
| Rule      | Severity         | Description                | Checks |
+-----------+------------------+----------------------------+--------+
| NSTD-1    | Critical Warning | Unspecified I/O Standard   | 1      |
| UCIO-1    | Critical Warning | Unconstrained Logical Port | 1      |
| CHECK-3   | Warning          | Report rule limit reached  | 1      |
| DPBU-1    | Warning          | Clock leaf drivers         | 174    |
| DPIP-1    | Warning          | Input pipelining           | 72     |
| DPOP-1    | Warning          | PREG Output pipelining     | 6      |
| DPOP-2    | Warning          | MREG Output pipelining     | 36     |
| DPOR-1    | Warning          | Asynchronous load check    | 102    |
| RBOR-1    | Warning          | RAMB output registers      | 18     |
| REQP-1839 | Warning          | RAMB36 async control check | 16     |
| REQP-1840 | Warning          | RAMB18 async control check | 20     |
| ZPS7-1    | Warning          | PS7 block required         | 1      |
+-----------+------------------+----------------------------+--------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
124 out of 124 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: dataIn_im[15:0], dataIn_re[15:0], dataOut_im[15:0], dataOut_re[15:0],
freqOff[34:0], numPacketsDetected[15:0], ce_out, clk, clk_enable,
freqOffValid, reset, startIn, syncPulse, validIn.
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
124 out of 124 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: dataIn_im[15:0], dataIn_re[15:0], dataOut_im[15:0], dataOut_re[15:0],
freqOff[34:0], numPacketsDetected[15:0], ce_out, clk, clk_enable,
freqOffValid, reset, startIn, syncPulse, validIn.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPBU-1#1 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#2 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#3 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#4 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#5 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#6 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#7 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#8 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3. Pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#9 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0. Pin u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#10 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2. Pin u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#11 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0. Pin u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#12 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2. Pin u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#13 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD. Pin u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#14 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC. Pin u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#15 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput. Pin u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#16 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3. Pin u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#17 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1. Pin u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#18 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1. Pin u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#19 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0. Pin u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#20 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2. Pin u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#21 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#22 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#23 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#24 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#25 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#26 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#27 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#28 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3. Pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#29 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1. Pin u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#30 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1. Pin u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#31 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#32 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#33 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#34 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#35 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#36 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#37 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#38 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#39 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#40 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#41 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#42 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#43 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#44 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#45 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#46 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#47 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#48 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap0_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#49 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#50 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#51 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#52 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#53 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#54 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#55 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#56 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#57 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#58 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#59 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#60 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#61 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#62 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#63 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#64 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#65 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#66 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap1_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#67 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#68 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#69 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#70 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#71 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#72 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#73 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#74 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#75 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#76 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#77 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#78 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#79 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#80 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#81 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#82 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#83 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#84 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap2_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#85 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#86 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#87 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#88 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#89 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#90 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#91 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#92 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#93 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#94 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#95 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#96 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#97 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#98 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#99 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#100 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#101 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#102 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap3_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#103 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#104 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#105 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#106 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#107 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#108 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#109 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#110 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#111 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#112 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#113 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#114 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#115 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#116 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#117 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#118 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#119 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#120 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap4_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#121 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#122 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#123 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#124 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#125 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#126 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#127 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#128 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#129 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#130 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#131 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#132 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#133 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#134 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#135 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#136 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#137 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#138 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap5_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#139 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#140 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#141 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#142 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#143 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#144 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#145 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#146 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#147 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#148 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#149 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#150 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#151 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#152 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#153 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#154 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#155 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#156 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap6_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#157 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#158 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#159 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#160 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#161 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#162 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#163 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#164 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#165 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#166 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#167 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#168 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_1/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#169 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg/CEA1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#170 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg/CEA2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#171 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg/CEB1 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#172 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg/CEB2 is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#173 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg/CEM is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPBU-1#174 Warning
Clock leaf drivers  
Invalid connection used for DSP48E1. Unroutable DSP connection found on u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg. Pin u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1/u_filterTap7_2/fTap_addout_reg_reg/CEP is driven by BUFG/BUFH/BUFR clk_enable_IBUF_BUFG_inst. This can lead to an unroutable situation.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3 input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3 input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3 input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3 input u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2 input u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3 input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3 input u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2 input u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3 input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3 input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3 input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3 input u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 input u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 input u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 input u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 input u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Im_AD/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_Re_AC/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3 multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/mulOutput_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Im_AD/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_Re_AC/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3 multiplier stage u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/mulOutput_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD multiplier stage u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Im_AD/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC multiplier stage u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Product_Re_AC/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput multiplier stage u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3 multiplier stage u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/mulOutput_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1 multiplier stage u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product1_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1 multiplier stage u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared/Product4_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 multiplier stage u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0 multiplier stage u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 multiplier stage u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2 multiplier stage u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Im_AD/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_Re_AC/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3 multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/mulOutput_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Im_AD/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_Re_AC/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3 multiplier stage u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/mulOutput_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 multiplier stage u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 multiplier stage u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#17 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#18 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#19 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#20 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#21 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#22 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#23 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#24 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#25 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#26 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#27 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#28 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#29 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#30 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#31 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#32 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#33 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#34 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay2_reg_reg[0][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#35 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#36 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#37 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#38 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#39 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#40 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#41 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#42 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#43 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#44 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#45 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#46 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#47 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#48 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#49 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#50 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#51 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#52 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#53 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#54 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#55 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#56 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#57 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#58 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#59 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#60 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#61 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#62 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#63 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#64 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#65 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#66 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#67 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#68 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Correlator/u_MagnitudeSquared/crp_out_delay1_reg_reg[0][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#69 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#70 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#71 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#72 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#73 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#74 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#75 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#76 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#77 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#78 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#79 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#80 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#81 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#82 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#83 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#84 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#85 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#86 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#87 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#88 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#89 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#90 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#91 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#92 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#93 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#94 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#95 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#96 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#97 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#98 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#99 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#100 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#101 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#102 Warning
Asynchronous load check  
DSP u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1__1 output is connected to registers with an asynchronous reset (u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/u_MagnitudeSquared1/crp_out_delay_reg_reg[0][9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

RBOR-1#1 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#2 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#3 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#4 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#5 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#6 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#7 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#8 Warning
RAMB output registers  
RAMB u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 output DOA (3) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#9 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#10 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#11 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#12 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#13 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#14 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#15 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 output DOA (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#16 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 output DOA (3) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#17 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/u_ShiftRegisterRAM/ram_reg output DOA (16) DOB (16) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#18 Warning
RAMB output registers  
RAMB u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg output DOA (16) DOB (16) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 has an input control pin u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3/ENARDEN (net: u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[10] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[5]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[11] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[6]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[12] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[7]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[5] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[0]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[6] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[1]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[7] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[2]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[8] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[3]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRARDADDR[9] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/Q[4]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_raddr_1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[10] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[5]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[11] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[6]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[12] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[7]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[5] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[0]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[6] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[1]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[7] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[2]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[8] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[3]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ADDRBWRADDR[9] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg_0[4]) which is driven by a register (u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/mergedDelay_waddr_1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/ENARDEN (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/WEBWE[1] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/WEBWE[2] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg has an input control pin u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg/WEBWE[3] (net: u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/enb_1_8_0) which is driven by a register (u_WLANTimeAndFrequencySynchronization_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


