{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:08:39 2019 " "Info: Processing started: Thu Mar 14 17:08:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 176 -248 -80 192 "CLK" "" } { 168 -80 -24 184 "CLK" "" } { 160 472 560 176 "CLK" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 112 -248 -80 128 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 208 -240 -72 224 "NWE" "" } { 144 472 560 160 "NWE" "" } { 200 -72 -24 216 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst31 " "Info: Detected gated clock \"dda_module:inst5\|inst31\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 1040 712 776 1088 "inst31" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst10 " "Info: Detected gated clock \"dda_module:inst5\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst8 " "Info: Detected gated clock \"dda_module:inst5\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst21 " "Info: Detected gated clock \"dda_module:inst5\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst22 " "Info: Detected gated clock \"dda_module:inst5\|inst22\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst32 " "Info: Detected gated clock \"dda_module:inst5\|inst32\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 1272 712 776 1320 "inst32" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst10~0 " "Info: Detected gated clock \"dda_module:inst5\|inst10~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register dda_module:inst5\|test:inst4\|Ntemp\[0\] register dda_module:inst5\|test:inst4\|acc\[3\] 62.02 MHz 16.125 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 62.02 MHz between source register \"dda_module:inst5\|test:inst4\|Ntemp\[0\]\" and destination register \"dda_module:inst5\|test:inst4\|acc\[3\]\" (period= 16.125 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.416 ns + Longest register register " "Info: + Longest register to register delay is 15.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dda_module:inst5\|test:inst4\|Ntemp\[0\] 1 REG LC_X8_Y7_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N4; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst4\|Ntemp\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst5|test:inst4|Ntemp[0] } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(0.978 ns) 4.151 ns dda_module:inst5\|test:inst4\|Add2~37 2 COMB LC_X2_Y4_N0 2 " "Info: 2: + IC(3.173 ns) + CELL(0.978 ns) = 4.151 ns; Loc. = LC_X2_Y4_N0; Fanout = 2; COMB Node = 'dda_module:inst5\|test:inst4\|Add2~37'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { dda_module:inst5|test:inst4|Ntemp[0] dda_module:inst5|test:inst4|Add2~37 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.274 ns dda_module:inst5\|test:inst4\|Add2~22 3 COMB LC_X2_Y4_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.274 ns; Loc. = LC_X2_Y4_N1; Fanout = 2; COMB Node = 'dda_module:inst5\|test:inst4\|Add2~22'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst5|test:inst4|Add2~37 dda_module:inst5|test:inst4|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.089 ns dda_module:inst5\|test:inst4\|Add2~10 4 COMB LC_X2_Y4_N2 5 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 5.089 ns; Loc. = LC_X2_Y4_N2; Fanout = 5; COMB Node = 'dda_module:inst5\|test:inst4\|Add2~10'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { dda_module:inst5|test:inst4|Add2~22 dda_module:inst5|test:inst4|Add2~10 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(0.978 ns) 9.729 ns dda_module:inst5\|test:inst4\|Add3~12 5 COMB LC_X10_Y2_N2 2 " "Info: 5: + IC(3.662 ns) + CELL(0.978 ns) = 9.729 ns; Loc. = LC_X10_Y2_N2; Fanout = 2; COMB Node = 'dda_module:inst5\|test:inst4\|Add3~12'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { dda_module:inst5|test:inst4|Add2~10 dda_module:inst5|test:inst4|Add3~12 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.544 ns dda_module:inst5\|test:inst4\|Add3~15 6 COMB LC_X10_Y2_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 10.544 ns; Loc. = LC_X10_Y2_N3; Fanout = 1; COMB Node = 'dda_module:inst5\|test:inst4\|Add3~15'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { dda_module:inst5|test:inst4|Add3~12 dda_module:inst5|test:inst4|Add3~15 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.591 ns) 15.416 ns dda_module:inst5\|test:inst4\|acc\[3\] 7 REG LC_X1_Y4_N7 3 " "Info: 7: + IC(4.281 ns) + CELL(0.591 ns) = 15.416 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst4\|acc\[3\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { dda_module:inst5|test:inst4|Add3~15 dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.89 % ) " "Info: Total cell delay = 4.300 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.116 ns ( 72.11 % ) " "Info: Total interconnect delay = 11.116 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.416 ns" { dda_module:inst5|test:inst4|Ntemp[0] dda_module:inst5|test:inst4|Add2~37 dda_module:inst5|test:inst4|Add2~22 dda_module:inst5|test:inst4|Add2~10 dda_module:inst5|test:inst4|Add3~12 dda_module:inst5|test:inst4|Add3~15 dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "15.416 ns" { dda_module:inst5|test:inst4|Ntemp[0] {} dda_module:inst5|test:inst4|Add2~37 {} dda_module:inst5|test:inst4|Add2~22 {} dda_module:inst5|test:inst4|Add2~10 {} dda_module:inst5|test:inst4|Add3~12 {} dda_module:inst5|test:inst4|Add3~15 {} dda_module:inst5|test:inst4|acc[3] {} } { 0.000ns 3.173ns 0.000ns 0.000ns 3.662ns 0.000ns 4.281ns } { 0.000ns 0.978ns 0.123ns 0.815ns 0.978ns 0.815ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 130 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 130; CLK Node = 'CLK'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 176 -248 -80 192 "CLK" "" } { 168 -80 -24 184 "CLK" "" } { 160 472 560 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst5\|test:inst4\|acc\[3\] 2 REG LC_X1_Y4_N7 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst4\|acc\[3\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|acc[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 130 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 130; CLK Node = 'CLK'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 176 -248 -80 192 "CLK" "" } { 168 -80 -24 184 "CLK" "" } { 160 472 560 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst5\|test:inst4\|Ntemp\[0\] 2 REG LC_X8_Y7_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y7_N4; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst4\|Ntemp\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst5|test:inst4|Ntemp[0] } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|Ntemp[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|acc[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|Ntemp[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.416 ns" { dda_module:inst5|test:inst4|Ntemp[0] dda_module:inst5|test:inst4|Add2~37 dda_module:inst5|test:inst4|Add2~22 dda_module:inst5|test:inst4|Add2~10 dda_module:inst5|test:inst4|Add3~12 dda_module:inst5|test:inst4|Add3~15 dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "15.416 ns" { dda_module:inst5|test:inst4|Ntemp[0] {} dda_module:inst5|test:inst4|Add2~37 {} dda_module:inst5|test:inst4|Add2~22 {} dda_module:inst5|test:inst4|Add2~10 {} dda_module:inst5|test:inst4|Add3~12 {} dda_module:inst5|test:inst4|Add3~15 {} dda_module:inst5|test:inst4|acc[3] {} } { 0.000ns 3.173ns 0.000ns 0.000ns 3.662ns 0.000ns 4.281ns } { 0.000ns 0.978ns 0.123ns 0.815ns 0.978ns 0.815ns 0.591ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|acc[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|acc[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|Ntemp[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst5\|test:inst5\|acc\[5\] PULSE_WR CLK 8.319 ns register " "Info: tsu for register \"dda_module:inst5\|test:inst5\|acc\[5\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 8.319 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.667 ns + Longest pin register " "Info: + Longest pin to register delay is 11.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_76 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_76; Fanout = 30; PIN Node = 'PULSE_WR'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 160 -248 -80 176 "PULSE_WR" "" } { 152 -80 -18 168 "PULSE_WR" "" } { 80 472 560 96 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.914 ns) 4.839 ns dda_module:inst5\|test:inst11\|Equal0~0 2 COMB LC_X8_Y7_N5 93 " "Info: 2: + IC(2.793 ns) + CELL(0.914 ns) = 4.839 ns; Loc. = LC_X8_Y7_N5; Fanout = 93; COMB Node = 'dda_module:inst5\|test:inst11\|Equal0~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.200 ns) 7.162 ns dda_module:inst5\|test:inst4\|acc\[4\]~0 3 COMB LC_X9_Y4_N6 48 " "Info: 3: + IC(2.123 ns) + CELL(0.200 ns) = 7.162 ns; Loc. = LC_X9_Y4_N6; Fanout = 48; COMB Node = 'dda_module:inst5\|test:inst4\|acc\[4\]~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst4|acc[4]~0 } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.262 ns) + CELL(1.243 ns) 11.667 ns dda_module:inst5\|test:inst5\|acc\[5\] 4 REG LC_X4_Y7_N9 3 " "Info: 4: + IC(3.262 ns) + CELL(1.243 ns) = 11.667 ns; Loc. = LC_X4_Y7_N9; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst5\|acc\[5\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.505 ns" { dda_module:inst5|test:inst4|acc[4]~0 dda_module:inst5|test:inst5|acc[5] } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 29.90 % ) " "Info: Total cell delay = 3.489 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.178 ns ( 70.10 % ) " "Info: Total interconnect delay = 8.178 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.667 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst4|acc[4]~0 dda_module:inst5|test:inst5|acc[5] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "11.667 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst5|test:inst11|Equal0~0 {} dda_module:inst5|test:inst4|acc[4]~0 {} dda_module:inst5|test:inst5|acc[5] {} } { 0.000ns 0.000ns 2.793ns 2.123ns 3.262ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 130 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 130; CLK Node = 'CLK'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 176 -248 -80 192 "CLK" "" } { 168 -80 -24 184 "CLK" "" } { 160 472 560 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst5\|test:inst5\|acc\[5\] 2 REG LC_X4_Y7_N9 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N9; Fanout = 3; REG Node = 'dda_module:inst5\|test:inst5\|acc\[5\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst5|test:inst5|acc[5] } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst5|acc[5] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst5|acc[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.667 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst4|acc[4]~0 dda_module:inst5|test:inst5|acc[5] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "11.667 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst5|test:inst11|Equal0~0 {} dda_module:inst5|test:inst4|acc[4]~0 {} dda_module:inst5|test:inst5|acc[5] {} } { 0.000ns 0.000ns 2.793ns 2.123ns 3.262ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst5|acc[5] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst5|acc[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK pulse1 dda_module:inst5\|test:inst4\|pulse 10.478 ns register " "Info: tco from clock \"CLK\" to destination pin \"pulse1\" through register \"dda_module:inst5\|test:inst4\|pulse\" is 10.478 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 130 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 130; CLK Node = 'CLK'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 176 -248 -80 192 "CLK" "" } { 168 -80 -24 184 "CLK" "" } { 160 472 560 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst5\|test:inst4\|pulse 2 REG LC_X6_Y5_N2 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; REG Node = 'dda_module:inst5\|test:inst4\|pulse'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst5|test:inst4|pulse } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|pulse } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.421 ns + Longest register pin " "Info: + Longest register to pin delay is 6.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dda_module:inst5\|test:inst4\|pulse 1 REG LC_X6_Y5_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; REG Node = 'dda_module:inst5\|test:inst4\|pulse'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst5|test:inst4|pulse } "NODE_NAME" } } { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.200 ns) 1.120 ns inst15~0 2 COMB LC_X6_Y5_N5 1 " "Info: 2: + IC(0.920 ns) + CELL(0.200 ns) = 1.120 ns; Loc. = LC_X6_Y5_N5; Fanout = 1; COMB Node = 'inst15~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { dda_module:inst5|test:inst4|pulse inst15~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 368 872 936 416 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.979 ns) + CELL(2.322 ns) 6.421 ns pulse1 3 PIN PIN_6 0 " "Info: 3: + IC(2.979 ns) + CELL(2.322 ns) = 6.421 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'pulse1'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { inst15~0 pulse1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 120 1040 1216 136 "pulse1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 39.28 % ) " "Info: Total cell delay = 2.522 ns ( 39.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 60.72 % ) " "Info: Total interconnect delay = 3.899 ns ( 60.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.421 ns" { dda_module:inst5|test:inst4|pulse inst15~0 pulse1 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "6.421 ns" { dda_module:inst5|test:inst4|pulse {} inst15~0 {} pulse1 {} } { 0.000ns 0.920ns 2.979ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst4|pulse } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst4|pulse {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.421 ns" { dda_module:inst5|test:inst4|pulse inst15~0 pulse1 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "6.421 ns" { dda_module:inst5|test:inst4|pulse {} inst15~0 {} pulse1 {} } { 0.000ns 0.920ns 2.979ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LIMIT2 pulse1 10.478 ns Longest " "Info: Longest tpd from source pin \"LIMIT2\" to destination pin \"pulse1\" is 10.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LIMIT2 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'LIMIT2'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIMIT2 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 344 -296 -128 360 "LIMIT2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.305 ns) + CELL(0.740 ns) 5.177 ns inst15~0 2 COMB LC_X6_Y5_N5 1 " "Info: 2: + IC(3.305 ns) + CELL(0.740 ns) = 5.177 ns; Loc. = LC_X6_Y5_N5; Fanout = 1; COMB Node = 'inst15~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { LIMIT2 inst15~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 368 872 936 416 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.979 ns) + CELL(2.322 ns) 10.478 ns pulse1 3 PIN PIN_6 0 " "Info: 3: + IC(2.979 ns) + CELL(2.322 ns) = 10.478 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'pulse1'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { inst15~0 pulse1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 120 1040 1216 136 "pulse1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.194 ns ( 40.03 % ) " "Info: Total cell delay = 4.194 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.284 ns ( 59.97 % ) " "Info: Total interconnect delay = 6.284 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.478 ns" { LIMIT2 inst15~0 pulse1 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { LIMIT2 {} LIMIT2~combout {} inst15~0 {} pulse1 {} } { 0.000ns 0.000ns 3.305ns 2.979ns } { 0.000ns 1.132ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst5\|74373b:inst7\|14 Data\[2\] NADV 10.875 ns register " "Info: th for register \"dda_module:inst5\|74373b:inst7\|14\" (data pin = \"Data\[2\]\", clock pin = \"NADV\") is 10.875 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 15.888 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 15.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 112 -248 -80 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.428 ns) + CELL(0.511 ns) 5.071 ns 74373b:inst1\|16 2 REG LC_X6_Y6_N7 1 " "Info: 2: + IC(3.428 ns) + CELL(0.511 ns) = 5.071 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = '74373b:inst1\|16'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { NADV 74373b:inst1|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.914 ns) 8.341 ns dda_module:inst5\|inst10~0 3 COMB LC_X10_Y4_N1 6 " "Info: 3: + IC(2.356 ns) + CELL(0.914 ns) = 8.341 ns; Loc. = LC_X10_Y4_N1; Fanout = 6; COMB Node = 'dda_module:inst5\|inst10~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { 74373b:inst1|16 dda_module:inst5|inst10~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.200 ns) 9.317 ns dda_module:inst5\|inst10 4 COMB LC_X10_Y4_N6 8 " "Info: 4: + IC(0.776 ns) + CELL(0.200 ns) = 9.317 ns; Loc. = LC_X10_Y4_N6; Fanout = 8; COMB Node = 'dda_module:inst5\|inst10'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { dda_module:inst5|inst10~0 dda_module:inst5|inst10 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.371 ns) + CELL(0.200 ns) 15.888 ns dda_module:inst5\|74373b:inst7\|14 5 REG LC_X8_Y7_N6 1 " "Info: 5: + IC(6.371 ns) + CELL(0.200 ns) = 15.888 ns; Loc. = LC_X8_Y7_N6; Fanout = 1; REG Node = 'dda_module:inst5\|74373b:inst7\|14'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { dda_module:inst5|inst10 dda_module:inst5|74373b:inst7|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.957 ns ( 18.61 % ) " "Info: Total cell delay = 2.957 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.931 ns ( 81.39 % ) " "Info: Total interconnect delay = 12.931 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.888 ns" { NADV 74373b:inst1|16 dda_module:inst5|inst10~0 dda_module:inst5|inst10 dda_module:inst5|74373b:inst7|14 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "15.888 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} dda_module:inst5|inst10~0 {} dda_module:inst5|inst10 {} dda_module:inst5|74373b:inst7|14 {} } { 0.000ns 0.000ns 3.428ns 2.356ns 0.776ns 6.371ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.013 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data\[2\] 1 PIN PIN_71 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_71; Fanout = 7; PIN Node = 'Data\[2\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 88 -248 -80 104 "Data\[7..0\]" "" } { 96 472 560 112 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.740 ns) 5.013 ns dda_module:inst5\|74373b:inst7\|14 2 REG LC_X8_Y7_N6 1 " "Info: 2: + IC(3.141 ns) + CELL(0.740 ns) = 5.013 ns; Loc. = LC_X8_Y7_N6; Fanout = 1; REG Node = 'dda_module:inst5\|74373b:inst7\|14'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { Data[2] dda_module:inst5|74373b:inst7|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 37.34 % ) " "Info: Total cell delay = 1.872 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.141 ns ( 62.66 % ) " "Info: Total interconnect delay = 3.141 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { Data[2] dda_module:inst5|74373b:inst7|14 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "5.013 ns" { Data[2] {} Data[2]~combout {} dda_module:inst5|74373b:inst7|14 {} } { 0.000ns 0.000ns 3.141ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.888 ns" { NADV 74373b:inst1|16 dda_module:inst5|inst10~0 dda_module:inst5|inst10 dda_module:inst5|74373b:inst7|14 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "15.888 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} dda_module:inst5|inst10~0 {} dda_module:inst5|inst10 {} dda_module:inst5|74373b:inst7|14 {} } { 0.000ns 0.000ns 3.428ns 2.356ns 0.776ns 6.371ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.200ns 0.200ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { Data[2] dda_module:inst5|74373b:inst7|14 } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "5.013 ns" { Data[2] {} Data[2]~combout {} dda_module:inst5|74373b:inst7|14 {} } { 0.000ns 0.000ns 3.141ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 57 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:08:40 2019 " "Info: Processing ended: Thu Mar 14 17:08:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
