module decodificador(A,B,C,D,SO,S1,S2,S3,S4);
 input A,B,C,D;
 output S0,S1,S2,S3,S4;
 
 assign
		S0 = ((A & B) ^ (B & C));
		S1 = (A & ~B & ~C);
		S2 = (( ~A & B) ^ (C & B));
		S3 = ((A & B & ~C)^ ( ~A & C));
		S4 = D
		
end module 
