// Seed: 2264798645
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wor id_6
);
  always id_5 = 1;
  wire id_8;
  assign id_8 = id_8;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8
);
  xor (id_5, id_7, id_0, id_3, id_8, id_4, id_1);
  module_0(
      id_3, id_2, id_1, id_8, id_5, id_5, id_6
  );
endmodule
