[{"commit":{"message":"Polish Code Format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b87a36b2fd2715ac87e00264d02dffeb6d3ae91d"},{"commit":{"message":"Add some code comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"44cc665b2fad36512056b7a81fc9e9d1a5e06fe3"},{"commit":{"message":"Enable AddReduction test for riscv rvv1.0"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/loopopts\/superword\/TestVectorFPReduction.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/TestVectorAddMulReduction.java"}],"sha":"a7a809f810e04d1ea94de08bb648c18e9f9f64ec"},{"commit":{"message":"8333964: RISC-V: C2: Check \"requires_strict_order\" flag for floating-point add reduction"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"73cfbfa017a4510b3fb14e438ad818e8f472d578"}]