\hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor}{}\doxysection{v8\+::internal\+::maglev\+::Decompressed\+Use\+Marking\+Processor Class Reference}
\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor}\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}


{\ttfamily \#include $<$maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h$>$}



Collaboration diagram for v8\+::internal\+::maglev\+::Decompressed\+Use\+Marking\+Processor\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=281pt]{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_af30ee12d3f96d1c422b12bb5dfdb2c74}{Pre\+Process\+Graph}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$\mbox{\hyperlink{flag-definitions_8h_a06b2b7e5d08192bb493bba69cb19a7a8}{graph}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a890eac7ce4be991847442bb499915500}{Post\+Process\+Graph}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$\mbox{\hyperlink{flag-definitions_8h_a06b2b7e5d08192bb493bba69cb19a7a8}{graph}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a945af1d5848738801a497a0cc59fced8}{Post\+Process\+Basic\+Block}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$block)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74df}{Block\+Process\+Result}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a70499a928f2894e0111dc16bcabc5a97}{Pre\+Process\+Basic\+Block}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$block)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_ae47f15bc119144b94d6e266cbf52f717}{Post\+Phi\+Processing}} ()
\item 
{\footnotesize template$<$typename NodeT $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_ac85096c0fed967b01a054a97502fe592}{Process\+Result}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a2f51bc86e5e465fba308f2c46781eaa5}{Process}} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a30f1fb87d8e46f80374ef637cdb99de0}{NodeT}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 37 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_ae47f15bc119144b94d6e266cbf52f717}\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_ae47f15bc119144b94d6e266cbf52f717}} 
\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}!PostPhiProcessing@{PostPhiProcessing}}
\index{PostPhiProcessing@{PostPhiProcessing}!v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}
\doxysubsubsection{\texorpdfstring{PostPhiProcessing()}{PostPhiProcessing()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Decompressed\+Use\+Marking\+Processor\+::\+Post\+Phi\+Processing (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 45 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{45 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a945af1d5848738801a497a0cc59fced8}\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a945af1d5848738801a497a0cc59fced8}} 
\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}!PostProcessBasicBlock@{PostProcessBasicBlock}}
\index{PostProcessBasicBlock@{PostProcessBasicBlock}!v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}
\doxysubsubsection{\texorpdfstring{PostProcessBasicBlock()}{PostProcessBasicBlock()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Decompressed\+Use\+Marking\+Processor\+::\+Post\+Process\+Basic\+Block (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$}]{block }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 41 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{41 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a890eac7ce4be991847442bb499915500}\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a890eac7ce4be991847442bb499915500}} 
\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}!PostProcessGraph@{PostProcessGraph}}
\index{PostProcessGraph@{PostProcessGraph}!v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}
\doxysubsubsection{\texorpdfstring{PostProcessGraph()}{PostProcessGraph()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Decompressed\+Use\+Marking\+Processor\+::\+Post\+Process\+Graph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$}]{graph }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 40 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{40 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a70499a928f2894e0111dc16bcabc5a97}\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a70499a928f2894e0111dc16bcabc5a97}} 
\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}!PreProcessBasicBlock@{PreProcessBasicBlock}}
\index{PreProcessBasicBlock@{PreProcessBasicBlock}!v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}
\doxysubsubsection{\texorpdfstring{PreProcessBasicBlock()}{PreProcessBasicBlock()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74df}{Block\+Process\+Result}} v8\+::internal\+::maglev\+::\+Decompressed\+Use\+Marking\+Processor\+::\+Pre\+Process\+Basic\+Block (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$}]{block }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 42 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{42                                                              \{}
\DoxyCodeLine{43     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74dfa234b41cc8342dc898d9100f4ca35098d}{BlockProcessResult::kContinue}};}
\DoxyCodeLine{44   \}}

\end{DoxyCode}


References v8\+::internal\+::maglev\+::k\+Continue.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_af30ee12d3f96d1c422b12bb5dfdb2c74}\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_af30ee12d3f96d1c422b12bb5dfdb2c74}} 
\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}!PreProcessGraph@{PreProcessGraph}}
\index{PreProcessGraph@{PreProcessGraph}!v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}
\doxysubsubsection{\texorpdfstring{PreProcessGraph()}{PreProcessGraph()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Decompressed\+Use\+Marking\+Processor\+::\+Pre\+Process\+Graph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$}]{graph }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 39 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{39 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a2f51bc86e5e465fba308f2c46781eaa5}\label{classv8_1_1internal_1_1maglev_1_1DecompressedUseMarkingProcessor_a2f51bc86e5e465fba308f2c46781eaa5}} 
\index{v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}!Process@{Process}}
\index{Process@{Process}!v8::internal::maglev::DecompressedUseMarkingProcessor@{v8::internal::maglev::DecompressedUseMarkingProcessor}}
\doxysubsubsection{\texorpdfstring{Process()}{Process()}}
{\footnotesize\ttfamily template$<$typename NodeT $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_ac85096c0fed967b01a054a97502fe592}{Process\+Result}} v8\+::internal\+::maglev\+::\+Decompressed\+Use\+Marking\+Processor\+::\+Process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a30f1fb87d8e46f80374ef637cdb99de0}{NodeT}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 48 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{48                                                                    \{}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#ifdef V8\_COMPRESS\_POINTERS}}
\DoxyCodeLine{50     node-\/>MarkTaggedInputsAsDecompressing();}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{52     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_ac85096c0fed967b01a054a97502fe592a234b41cc8342dc898d9100f4ca35098d}{ProcessResult::kContinue}};}
\DoxyCodeLine{53   \}}

\end{DoxyCode}


References v8\+::internal\+::maglev\+::k\+Continue.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/maglev/\mbox{\hyperlink{maglev-pre-regalloc-codegen-processors_8h}{maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h}}\end{DoxyCompactItemize}
