m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/work/Lab2
vbitAdder
!s110 1667648931
!i10b 1
!s100 C_@>3NT0b2PcoHPVh4V4V1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>MX5bJL1?H1>=HEC5Czo_3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder
Z3 w1666977378
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/bitAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/bitAdder.v
!i122 63
L0 2 9
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1667648931.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/bitAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/bitAdder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nbit@adder
vCLA32bit
Z7 !s110 1667648932
!i10b 1
!s100 ZlMg4E<z48C5ACOSge1SE3
R0
I?0?:YTnBYn?jaj>:9o]a[1
R1
R2
w1667648883
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA32bit.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA32bit.v
!i122 66
L0 4 31
R4
r1
!s85 0
31
Z8 !s108 1667648932.000000
Z9 !s107 overflow.v|CLA4bit.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA32bit.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA32bit.v|
!i113 1
R5
R6
n@c@l@a32bit
vCLA4bit
R7
!i10b 1
!s100 Q<K9Eiif:AOS<k7HVeAO41
R0
ITITJWA:z>;agUI17eliDQ2
R1
R2
R3
8CLA4bit.v
FCLA4bit.v
!i122 66
L0 2 21
R4
r1
!s85 0
31
R8
R9
R10
!i113 1
R5
R6
n@c@l@a4bit
vCLA_TB
R7
!i10b 1
!s100 4iBdNAYUThPG=<JLomff^1
R0
IK`cdOz4Ij<X1glVHmMk9K2
R1
R2
R3
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA_TB.v
!i122 64
L0 3 84
R4
r1
!s85 0
31
R8
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/CLA_TB.v|
!i113 1
R5
R6
n@c@l@a_@t@b
vFulladder
!s110 1666923881
!i10b 1
!s100 fH4e?:SC80UAiZSQFD:d;1
R0
IYGD>1L4E==30]8oiU_4aQ0
R1
Z11 dC:/work/VLSI/Mini project 1
Z12 w1666921636
8C:/work/VLSI/Repo/ripple_carry_adder/FullAdder.v
FC:/work/VLSI/Repo/ripple_carry_adder/FullAdder.v
!i122 44
L0 7 7
R4
r1
!s85 0
31
Z13 !s108 1666923881.000000
!s107 C:/work/VLSI/Repo/ripple_carry_adder/FullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/work/VLSI/Repo/ripple_carry_adder/FullAdder.v|
!i113 1
R5
R6
n@fulladder
vFullAdder_TB
Z14 !s110 1666923882
!i10b 1
!s100 6ic<hMP^FSo8d<2O3[UdL1
R0
I:c]JKDMGB5J=0?VjUXn9_1
R1
R11
R12
8C:/work/VLSI/Repo/ripple_carry_adder/FullAdder_TB.v
FC:/work/VLSI/Repo/ripple_carry_adder/FullAdder_TB.v
!i122 45
L0 1 27
R4
r1
!s85 0
31
R13
!s107 C:/work/VLSI/Repo/ripple_carry_adder/FullAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/work/VLSI/Repo/ripple_carry_adder/FullAdder_TB.v|
!i113 1
R5
R6
n@full@adder_@t@b
voverflow
R7
!i10b 1
!s100 K9ZG;fhRVRmT6J9cliJkH1
R0
IO2RbCFPm?K9d?08Z5ek@>1
R1
R2
w1667047933
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/overflow.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/overflow.v
!i122 67
L0 1 8
R4
r1
!s85 0
31
R8
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_look_ahead_adder/overflow.v|
!i113 1
R5
R6
vRippelCarryAdder
R14
!i10b 1
!s100 o]IjV`Nio7`i:RI02SLeL3
R0
IWBhML2WaFC4zg[Ggfb32@2
R1
R11
R12
8C:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder.v
FC:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder.v
!i122 46
L0 9 26
R4
r1
!s85 0
31
Z15 !s108 1666923882.000000
!s107 C:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder.v|
!i113 1
R5
R6
n@rippel@carry@adder
vRippleCarryAdder_TB
R14
!i10b 1
!s100 6H37P6H<X:P3fjc^DEWk;3
R0
ImogaaH`bLK:;@=^IWNDlA0
R1
R11
R12
8C:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder_TB.v
FC:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder_TB.v
!i122 47
L0 2 83
R4
r1
!s85 0
31
R15
!s107 C:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/work/VLSI/Repo/ripple_carry_adder/RippelCarryAdder_TB.v|
!i113 1
R5
R6
n@ripple@carry@adder_@t@b
vSignedRippleCarryAdder
R14
!i10b 1
!s100 ;72:Pm@l7CC=Zh5@5ZXX`3
R0
I<Xb;h[TUl2XHFGPP]_jDm2
R1
R11
R12
8C:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder.v
FC:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder.v
!i122 48
L0 1 60
R4
r1
!s85 0
31
R15
!s107 C:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder.v|
!i113 1
R5
R6
n@signed@ripple@carry@adder
vSignedRippleCarryAdder_TB
!s110 1666923883
!i10b 1
!s100 H@Ffe@Wgm8;;F=gN=g1Bd2
R0
I9HBnXzXYH9B4C@G77mS=`0
R1
R11
R12
8C:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder_TB.v
FC:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder_TB.v
!i122 49
L0 2 49
R4
r1
!s85 0
31
R15
!s107 C:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/work/VLSI/Repo/ripple_carry_adder/SignedRippleCarryAdder_TB.v|
!i113 1
R5
R6
n@signed@ripple@carry@adder_@t@b
