#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2377320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x238bc50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x237e500 .functor NOT 1, L_0x23da800, C4<0>, C4<0>, C4<0>;
L_0x23da630 .functor XOR 2, L_0x23da4f0, L_0x23da590, C4<00>, C4<00>;
L_0x23da740 .functor XOR 2, L_0x23da630, L_0x23da6a0, C4<00>, C4<00>;
v0x23d6660_0 .net *"_ivl_10", 1 0, L_0x23da6a0;  1 drivers
v0x23d6760_0 .net *"_ivl_12", 1 0, L_0x23da740;  1 drivers
v0x23d6840_0 .net *"_ivl_2", 1 0, L_0x23da450;  1 drivers
v0x23d6900_0 .net *"_ivl_4", 1 0, L_0x23da4f0;  1 drivers
v0x23d69e0_0 .net *"_ivl_6", 1 0, L_0x23da590;  1 drivers
v0x23d6b10_0 .net *"_ivl_8", 1 0, L_0x23da630;  1 drivers
v0x23d6bf0_0 .net "a", 0 0, v0x23d3590_0;  1 drivers
v0x23d6c90_0 .net "b", 0 0, v0x23d3630_0;  1 drivers
v0x23d6d30_0 .net "c", 0 0, v0x23d36d0_0;  1 drivers
v0x23d6dd0_0 .var "clk", 0 0;
v0x23d6e70_0 .net "d", 0 0, v0x23d3810_0;  1 drivers
v0x23d6f10_0 .net "out_pos_dut", 0 0, L_0x23da290;  1 drivers
v0x23d6fb0_0 .net "out_pos_ref", 0 0, L_0x23d84e0;  1 drivers
v0x23d7050_0 .net "out_sop_dut", 0 0, L_0x23d8e70;  1 drivers
v0x23d70f0_0 .net "out_sop_ref", 0 0, L_0x23adfc0;  1 drivers
v0x23d7190_0 .var/2u "stats1", 223 0;
v0x23d7230_0 .var/2u "strobe", 0 0;
v0x23d72d0_0 .net "tb_match", 0 0, L_0x23da800;  1 drivers
v0x23d73a0_0 .net "tb_mismatch", 0 0, L_0x237e500;  1 drivers
v0x23d7440_0 .net "wavedrom_enable", 0 0, v0x23d3ae0_0;  1 drivers
v0x23d7510_0 .net "wavedrom_title", 511 0, v0x23d3b80_0;  1 drivers
L_0x23da450 .concat [ 1 1 0 0], L_0x23d84e0, L_0x23adfc0;
L_0x23da4f0 .concat [ 1 1 0 0], L_0x23d84e0, L_0x23adfc0;
L_0x23da590 .concat [ 1 1 0 0], L_0x23da290, L_0x23d8e70;
L_0x23da6a0 .concat [ 1 1 0 0], L_0x23d84e0, L_0x23adfc0;
L_0x23da800 .cmp/eeq 2, L_0x23da450, L_0x23da740;
S_0x238bde0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x238bc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x237e8e0 .functor AND 1, v0x23d36d0_0, v0x23d3810_0, C4<1>, C4<1>;
L_0x237ecc0 .functor NOT 1, v0x23d3590_0, C4<0>, C4<0>, C4<0>;
L_0x237f0a0 .functor NOT 1, v0x23d3630_0, C4<0>, C4<0>, C4<0>;
L_0x237f320 .functor AND 1, L_0x237ecc0, L_0x237f0a0, C4<1>, C4<1>;
L_0x23968c0 .functor AND 1, L_0x237f320, v0x23d36d0_0, C4<1>, C4<1>;
L_0x23adfc0 .functor OR 1, L_0x237e8e0, L_0x23968c0, C4<0>, C4<0>;
L_0x23d7960 .functor NOT 1, v0x23d3630_0, C4<0>, C4<0>, C4<0>;
L_0x23d79d0 .functor OR 1, L_0x23d7960, v0x23d3810_0, C4<0>, C4<0>;
L_0x23d7ae0 .functor AND 1, v0x23d36d0_0, L_0x23d79d0, C4<1>, C4<1>;
L_0x23d7ba0 .functor NOT 1, v0x23d3590_0, C4<0>, C4<0>, C4<0>;
L_0x23d7c70 .functor OR 1, L_0x23d7ba0, v0x23d3630_0, C4<0>, C4<0>;
L_0x23d7ce0 .functor AND 1, L_0x23d7ae0, L_0x23d7c70, C4<1>, C4<1>;
L_0x23d7e60 .functor NOT 1, v0x23d3630_0, C4<0>, C4<0>, C4<0>;
L_0x23d7ed0 .functor OR 1, L_0x23d7e60, v0x23d3810_0, C4<0>, C4<0>;
L_0x23d7df0 .functor AND 1, v0x23d36d0_0, L_0x23d7ed0, C4<1>, C4<1>;
L_0x23d8060 .functor NOT 1, v0x23d3590_0, C4<0>, C4<0>, C4<0>;
L_0x23d8160 .functor OR 1, L_0x23d8060, v0x23d3810_0, C4<0>, C4<0>;
L_0x23d8220 .functor AND 1, L_0x23d7df0, L_0x23d8160, C4<1>, C4<1>;
L_0x23d83d0 .functor XNOR 1, L_0x23d7ce0, L_0x23d8220, C4<0>, C4<0>;
v0x237de30_0 .net *"_ivl_0", 0 0, L_0x237e8e0;  1 drivers
v0x237e230_0 .net *"_ivl_12", 0 0, L_0x23d7960;  1 drivers
v0x237e610_0 .net *"_ivl_14", 0 0, L_0x23d79d0;  1 drivers
v0x237e9f0_0 .net *"_ivl_16", 0 0, L_0x23d7ae0;  1 drivers
v0x237edd0_0 .net *"_ivl_18", 0 0, L_0x23d7ba0;  1 drivers
v0x237f1b0_0 .net *"_ivl_2", 0 0, L_0x237ecc0;  1 drivers
v0x237f430_0 .net *"_ivl_20", 0 0, L_0x23d7c70;  1 drivers
v0x23d1b00_0 .net *"_ivl_24", 0 0, L_0x23d7e60;  1 drivers
v0x23d1be0_0 .net *"_ivl_26", 0 0, L_0x23d7ed0;  1 drivers
v0x23d1cc0_0 .net *"_ivl_28", 0 0, L_0x23d7df0;  1 drivers
v0x23d1da0_0 .net *"_ivl_30", 0 0, L_0x23d8060;  1 drivers
v0x23d1e80_0 .net *"_ivl_32", 0 0, L_0x23d8160;  1 drivers
v0x23d1f60_0 .net *"_ivl_36", 0 0, L_0x23d83d0;  1 drivers
L_0x7f64d4c87018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23d2020_0 .net *"_ivl_38", 0 0, L_0x7f64d4c87018;  1 drivers
v0x23d2100_0 .net *"_ivl_4", 0 0, L_0x237f0a0;  1 drivers
v0x23d21e0_0 .net *"_ivl_6", 0 0, L_0x237f320;  1 drivers
v0x23d22c0_0 .net *"_ivl_8", 0 0, L_0x23968c0;  1 drivers
v0x23d23a0_0 .net "a", 0 0, v0x23d3590_0;  alias, 1 drivers
v0x23d2460_0 .net "b", 0 0, v0x23d3630_0;  alias, 1 drivers
v0x23d2520_0 .net "c", 0 0, v0x23d36d0_0;  alias, 1 drivers
v0x23d25e0_0 .net "d", 0 0, v0x23d3810_0;  alias, 1 drivers
v0x23d26a0_0 .net "out_pos", 0 0, L_0x23d84e0;  alias, 1 drivers
v0x23d2760_0 .net "out_sop", 0 0, L_0x23adfc0;  alias, 1 drivers
v0x23d2820_0 .net "pos0", 0 0, L_0x23d7ce0;  1 drivers
v0x23d28e0_0 .net "pos1", 0 0, L_0x23d8220;  1 drivers
L_0x23d84e0 .functor MUXZ 1, L_0x7f64d4c87018, L_0x23d7ce0, L_0x23d83d0, C4<>;
S_0x23d2a60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x238bc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23d3590_0 .var "a", 0 0;
v0x23d3630_0 .var "b", 0 0;
v0x23d36d0_0 .var "c", 0 0;
v0x23d3770_0 .net "clk", 0 0, v0x23d6dd0_0;  1 drivers
v0x23d3810_0 .var "d", 0 0;
v0x23d3900_0 .var/2u "fail", 0 0;
v0x23d39a0_0 .var/2u "fail1", 0 0;
v0x23d3a40_0 .net "tb_match", 0 0, L_0x23da800;  alias, 1 drivers
v0x23d3ae0_0 .var "wavedrom_enable", 0 0;
v0x23d3b80_0 .var "wavedrom_title", 511 0;
E_0x238a510/0 .event negedge, v0x23d3770_0;
E_0x238a510/1 .event posedge, v0x23d3770_0;
E_0x238a510 .event/or E_0x238a510/0, E_0x238a510/1;
S_0x23d2d90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23d2a60;
 .timescale -12 -12;
v0x23d2fd0_0 .var/2s "i", 31 0;
E_0x238a3b0 .event posedge, v0x23d3770_0;
S_0x23d30d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23d2a60;
 .timescale -12 -12;
v0x23d32d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23d33b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23d2a60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23d3d60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x238bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23d8c90 .functor OR 1, L_0x23d8a60, L_0x23d8ba0, C4<0>, C4<0>;
L_0x23d8e70 .functor OR 1, L_0x23d8c90, L_0x23d8da0, C4<0>, C4<0>;
L_0x23d9240 .functor AND 1, L_0x23d9020, L_0x23d9110, C4<1>, C4<1>;
L_0x23d9440 .functor AND 1, L_0x23d9240, L_0x23d9350, C4<1>, C4<1>;
L_0x23d97d0 .functor AND 1, L_0x23d9440, L_0x23d9580, C4<1>, C4<1>;
L_0x23d9980 .functor AND 1, L_0x23d97d0, L_0x23d98e0, C4<1>, C4<1>;
L_0x23d9c20 .functor AND 1, L_0x23d9980, L_0x23d9ad0, C4<1>, C4<1>;
L_0x23d9dd0 .functor AND 1, L_0x23d9c20, L_0x23d9ce0, C4<1>, C4<1>;
L_0x23da090 .functor AND 1, L_0x23d9dd0, L_0x23d9f30, C4<1>, C4<1>;
L_0x23da290 .functor AND 1, L_0x23da090, L_0x23da1a0, C4<1>, C4<1>;
v0x23d3f20_0 .net *"_ivl_10", 0 0, L_0x23d8c90;  1 drivers
L_0x7f64d4c870f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x23d4000_0 .net/2u *"_ivl_12", 3 0, L_0x7f64d4c870f0;  1 drivers
v0x23d40e0_0 .net *"_ivl_14", 0 0, L_0x23d8da0;  1 drivers
L_0x7f64d4c87138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x23d41b0_0 .net/2u *"_ivl_18", 3 0, L_0x7f64d4c87138;  1 drivers
L_0x7f64d4c87060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x23d4290_0 .net/2u *"_ivl_2", 3 0, L_0x7f64d4c87060;  1 drivers
v0x23d43c0_0 .net *"_ivl_20", 0 0, L_0x23d9020;  1 drivers
L_0x7f64d4c87180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x23d4480_0 .net/2u *"_ivl_22", 3 0, L_0x7f64d4c87180;  1 drivers
v0x23d4560_0 .net *"_ivl_24", 0 0, L_0x23d9110;  1 drivers
v0x23d4620_0 .net *"_ivl_26", 0 0, L_0x23d9240;  1 drivers
L_0x7f64d4c871c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x23d4790_0 .net/2u *"_ivl_28", 3 0, L_0x7f64d4c871c8;  1 drivers
v0x23d4870_0 .net *"_ivl_30", 0 0, L_0x23d9350;  1 drivers
v0x23d4930_0 .net *"_ivl_32", 0 0, L_0x23d9440;  1 drivers
L_0x7f64d4c87210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x23d4a10_0 .net/2u *"_ivl_34", 3 0, L_0x7f64d4c87210;  1 drivers
v0x23d4af0_0 .net *"_ivl_36", 0 0, L_0x23d9580;  1 drivers
v0x23d4bb0_0 .net *"_ivl_38", 0 0, L_0x23d97d0;  1 drivers
v0x23d4c90_0 .net *"_ivl_4", 0 0, L_0x23d8a60;  1 drivers
L_0x7f64d4c87258 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x23d4d50_0 .net/2u *"_ivl_40", 3 0, L_0x7f64d4c87258;  1 drivers
v0x23d4f40_0 .net *"_ivl_42", 0 0, L_0x23d98e0;  1 drivers
v0x23d5000_0 .net *"_ivl_44", 0 0, L_0x23d9980;  1 drivers
L_0x7f64d4c872a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x23d50e0_0 .net/2u *"_ivl_46", 3 0, L_0x7f64d4c872a0;  1 drivers
v0x23d51c0_0 .net *"_ivl_48", 0 0, L_0x23d9ad0;  1 drivers
v0x23d5280_0 .net *"_ivl_50", 0 0, L_0x23d9c20;  1 drivers
L_0x7f64d4c872e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x23d5360_0 .net/2u *"_ivl_52", 3 0, L_0x7f64d4c872e8;  1 drivers
v0x23d5440_0 .net *"_ivl_54", 0 0, L_0x23d9ce0;  1 drivers
v0x23d5500_0 .net *"_ivl_56", 0 0, L_0x23d9dd0;  1 drivers
L_0x7f64d4c87330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x23d55e0_0 .net/2u *"_ivl_58", 3 0, L_0x7f64d4c87330;  1 drivers
L_0x7f64d4c870a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x23d56c0_0 .net/2u *"_ivl_6", 3 0, L_0x7f64d4c870a8;  1 drivers
v0x23d57a0_0 .net *"_ivl_60", 0 0, L_0x23d9f30;  1 drivers
v0x23d5860_0 .net *"_ivl_62", 0 0, L_0x23da090;  1 drivers
L_0x7f64d4c87378 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x23d5940_0 .net/2u *"_ivl_64", 3 0, L_0x7f64d4c87378;  1 drivers
v0x23d5a20_0 .net *"_ivl_66", 0 0, L_0x23da1a0;  1 drivers
v0x23d5ae0_0 .net *"_ivl_8", 0 0, L_0x23d8ba0;  1 drivers
v0x23d5ba0_0 .net "a", 0 0, v0x23d3590_0;  alias, 1 drivers
v0x23d5e50_0 .net "b", 0 0, v0x23d3630_0;  alias, 1 drivers
v0x23d5f40_0 .net "c", 0 0, v0x23d36d0_0;  alias, 1 drivers
v0x23d6030_0 .net "d", 0 0, v0x23d3810_0;  alias, 1 drivers
v0x23d6120_0 .net "inputs", 3 0, L_0x23d8690;  1 drivers
v0x23d6200_0 .net "out_pos", 0 0, L_0x23da290;  alias, 1 drivers
v0x23d62c0_0 .net "out_sop", 0 0, L_0x23d8e70;  alias, 1 drivers
L_0x23d8690 .concat [ 1 1 1 1], v0x23d3810_0, v0x23d36d0_0, v0x23d3630_0, v0x23d3590_0;
L_0x23d8a60 .cmp/eq 4, L_0x23d8690, L_0x7f64d4c87060;
L_0x23d8ba0 .cmp/eq 4, L_0x23d8690, L_0x7f64d4c870a8;
L_0x23d8da0 .cmp/eq 4, L_0x23d8690, L_0x7f64d4c870f0;
L_0x23d9020 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c87138;
L_0x23d9110 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c87180;
L_0x23d9350 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c871c8;
L_0x23d9580 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c87210;
L_0x23d98e0 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c87258;
L_0x23d9ad0 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c872a0;
L_0x23d9ce0 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c872e8;
L_0x23d9f30 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c87330;
L_0x23da1a0 .cmp/ne 4, L_0x23d8690, L_0x7f64d4c87378;
S_0x23d6440 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x238bc50;
 .timescale -12 -12;
E_0x23739f0 .event anyedge, v0x23d7230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23d7230_0;
    %nor/r;
    %assign/vec4 v0x23d7230_0, 0;
    %wait E_0x23739f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23d2a60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d3900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d39a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23d2a60;
T_4 ;
    %wait E_0x238a510;
    %load/vec4 v0x23d3a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23d3900_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23d2a60;
T_5 ;
    %wait E_0x238a3b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %wait E_0x238a3b0;
    %load/vec4 v0x23d3900_0;
    %store/vec4 v0x23d39a0_0, 0, 1;
    %fork t_1, S_0x23d2d90;
    %jmp t_0;
    .scope S_0x23d2d90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23d2fd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23d2fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x238a3b0;
    %load/vec4 v0x23d2fd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d2fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23d2fd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23d2a60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x238a510;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23d3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d36d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23d3630_0, 0;
    %assign/vec4 v0x23d3590_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23d3900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23d39a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x238bc50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d6dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d7230_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x238bc50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23d6dd0_0;
    %inv;
    %store/vec4 v0x23d6dd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x238bc50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23d3770_0, v0x23d73a0_0, v0x23d6bf0_0, v0x23d6c90_0, v0x23d6d30_0, v0x23d6e70_0, v0x23d70f0_0, v0x23d7050_0, v0x23d6fb0_0, v0x23d6f10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x238bc50;
T_9 ;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x238bc50;
T_10 ;
    %wait E_0x238a510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d7190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
    %load/vec4 v0x23d72d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d7190_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23d70f0_0;
    %load/vec4 v0x23d70f0_0;
    %load/vec4 v0x23d7050_0;
    %xor;
    %load/vec4 v0x23d70f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23d6fb0_0;
    %load/vec4 v0x23d6fb0_0;
    %load/vec4 v0x23d6f10_0;
    %xor;
    %load/vec4 v0x23d6fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23d7190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d7190_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
