{
  "name": "core_arch::x86::sse::_mm_load1_ps",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::sse::_mm_load1_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse.rs:1133:1: 1136:2",
  "src": "pub unsafe fn _mm_load1_ps(p: *const f32) -> __m128 {\n    let a = *p;\n    __m128([a, a, a, a])\n}",
  "mir": "fn core_arch::x86::sse::_mm_load1_ps(_1: *const f32) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let  _2: f32;\n    let mut _3: [f32; 4];\n    debug p => _1;\n    debug a => _2;\n    bb0: {\n        _2 = (*_1);\n        StorageLive(_3);\n        _3 = [_2, _2, _2, _2];\n        _0 = __m128(move _3);\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Construct a `__m128` by duplicating the value read from `p` into all\n elements.\n\n This corresponds to instructions `VMOVSS` / `MOVSS` followed by some\n shuffling.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_load1_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}