[submodule "uvm"]
	path = uvm
	url = https://github.com/antmicro/uvm-verilator.git
