{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "altera_lnsim_functions": {
            "N5YQU_d": {
                "mode": 4,
                "mod": "altera_lnsim_functions",
                "bytes": 10480,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "N5YQU_d.o"
            }
        },
        "eth_register_map_params_pkg": {
            "xvIZT_d": {
                "mode": 4,
                "mod": "eth_register_map_params_pkg",
                "bytes": 6327,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "xvIZT_d.o"
            }
        },
        "alt_em10g32_pipeline_base_0001_0000": {
            "W73uI_d": {
                "mode": 4,
                "mod": "alt_em10g32_pipeline_base_0001_0000",
                "bytes": 11539,
                "out": "W73uI_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "_vcs_unit__2049179656": {
            "vGiYj_d": {
                "mode": 4,
                "mod": "_vcs_unit__2049179656",
                "bytes": 10267,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "vGiYj_d.o"
            }
        },
        "alt_em10g32_clk_rst_0000": {
            "Zvby1_d": {
                "mode": 4,
                "mod": "alt_em10g32_clk_rst_0000",
                "bytes": 22562,
                "out": "Zvby1_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_rst_cnt": {
            "yrCav_d": {
                "mode": 4,
                "mod": "alt_em10g32_rst_cnt",
                "bytes": 11855,
                "out": "yrCav_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_creg_map": {
            "qWAEF_d": {
                "mode": 4,
                "mod": "alt_em10g32_creg_map",
                "bytes": 417538,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "qWAEF_d.o"
            }
        },
        "fourteennm_iopll_functions": {
            "zdKyc_d": {
                "mode": 4,
                "mod": "fourteennm_iopll_functions",
                "bytes": 8080,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "zdKyc_d.o"
            }
        },
        "avalon_if_params_pkt": {
            "YsF4A_d": {
                "mode": 4,
                "mod": "avalon_if_params_pkt",
                "bytes": 6280,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "YsF4A_d.o"
            }
        },
        "avalon_mm_pkg": {
            "RDhWp_d": {
                "mode": 4,
                "mod": "avalon_mm_pkg",
                "bytes": 7827,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "RDhWp_d.o"
            }
        },
        "alt_em10g32_frm_decoder": {
            "YGMsx_d": {
                "mode": 4,
                "mod": "alt_em10g32_frm_decoder",
                "bytes": 119760,
                "out": "YGMsx_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "avalon_utilities_pkg": {
            "sVHj8_d": {
                "mode": 4,
                "mod": "avalon_utilities_pkg",
                "bytes": 7100,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "sVHj8_d.o"
            }
        },
        "alt_em10g32_pipeline_base_0001_0001": {
            "SWqi8_d": {
                "mode": 4,
                "mod": "alt_em10g32_pipeline_base_0001_0001",
                "bytes": 11523,
                "out": "SWqi8_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_tx_flow_control": {
            "KF1Nj_d": {
                "mode": 4,
                "mod": "alt_em10g32_tx_flow_control",
                "bytes": 16817,
                "out": "KF1Nj_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_crc32_gf_mult32_kc": {
            "B0a2i_d": {
                "mode": 4,
                "mod": "alt_em10g32_crc32_gf_mult32_kc",
                "bytes": 100670,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "B0a2i_d.o"
            }
        },
        "altera_generic_pll_functions": {
            "St2bh_d": {
                "mode": 4,
                "mod": "altera_generic_pll_functions",
                "bytes": 7818,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "St2bh_d.o"
            }
        },
        "alt_em10g32_rx_status_aligner": {
            "NsyZt_d": {
                "mode": 4,
                "mod": "alt_em10g32_rx_status_aligner",
                "bytes": 45805,
                "out": "NsyZt_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_rx_pfc_flow_control": {
            "Cw5F4_d": {
                "mode": 4,
                "mod": "alt_em10g32_rx_pfc_flow_control",
                "bytes": 28766,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "Cw5F4_d.o"
            }
        },
        "a10_avmm_h": {
            "MDY6d_d": {
                "mode": 4,
                "mod": "a10_avmm_h",
                "bytes": 6286,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "MDY6d_d.o"
            }
        },
        "alt_em10g_32_64_xgmii_conversion_0000": {
            "yYSHI_d": {
                "mode": 4,
                "mod": "alt_em10g_32_64_xgmii_conversion_0000",
                "bytes": 37241,
                "out": "yYSHI_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_tx_pause_req": {
            "aMe7R_d": {
                "mode": 4,
                "mod": "alt_em10g32_tx_pause_req",
                "bytes": 21291,
                "out": "aMe7R_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_rx_top_0000": {
            "Zqk0Q_d": {
                "mode": 4,
                "mod": "alt_em10g32_rx_top_0000",
                "bytes": 160192,
                "out": "Zqk0Q_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_reset_synchronizer_0001": {
            "SDMzt_d": {
                "mode": 4,
                "mod": "alt_em10g32_reset_synchronizer_0001",
                "bytes": 8251,
                "out": "SDMzt_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "altera_xcvr_native_a10_functions_h": {
            "vfyIE_d": {
                "mode": 4,
                "mod": "altera_xcvr_native_a10_functions_h",
                "bytes": 7086,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "vfyIE_d.o"
            }
        },
        "alt_em10g32_clock_crosser_0000_0002": {
            "BAYgW_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0002",
                "bytes": 14203,
                "out": "BAYgW_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "default_test_params_pkt": {
            "uRbVd_d": {
                "mode": 4,
                "mod": "default_test_params_pkt",
                "bytes": 6283,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "uRbVd_d.o"
            }
        },
        "altera_xcvr_functions": {
            "LAC8G_d": {
                "mode": 4,
                "mod": "altera_xcvr_functions",
                "bytes": 9945,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "LAC8G_d.o"
            }
        },
        "verbosity_pkg": {
            "TtWhz_d": {
                "mode": 4,
                "mod": "verbosity_pkg",
                "bytes": 9275,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "TtWhz_d.o"
            }
        },
        "pcie_mgmt_commands_h": {
            "CyLxV_d": {
                "mode": 4,
                "mod": "pcie_mgmt_commands_h",
                "bytes": 8776,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "CyLxV_d.o"
            }
        },
        "alt_em10g32_tx_gmii_mii_encoder_if_0000": {
            "s5Ezg_d": {
                "mode": 4,
                "mod": "alt_em10g32_tx_gmii_mii_encoder_if_0000",
                "bytes": 13730,
                "out": "s5Ezg_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "altera_xcvr_native_pcie_dfe_params_h": {
            "fu2xR_d": {
                "mode": 4,
                "mod": "altera_xcvr_native_pcie_dfe_params_h",
                "bytes": 6440,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "fu2xR_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "mode": 4,
                "mod": "std",
                "bytes": 33392,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "alt_em10g32_rx_frm_control": {
            "gHyje_d": {
                "mode": 4,
                "mod": "alt_em10g32_rx_frm_control",
                "bytes": 55485,
                "out": "gHyje_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "pcie_mgmt_program": {
            "VCrDN_d": {
                "mode": 4,
                "mod": "pcie_mgmt_program",
                "bytes": 6555,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "VCrDN_d.o"
            }
        },
        "alt_em10g32_clock_crosser_0000": {
            "me7bh_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000",
                "bytes": 13741,
                "out": "me7bh_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_stat_reg_0000": {
            "ERPx5_d": {
                "mode": 4,
                "mod": "alt_em10g32_stat_reg_0000",
                "bytes": 110852,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "ERPx5_d.o"
            }
        },
        "lpm_mult": {
            "rRr71_d": {
                "mode": 4,
                "mod": "lpm_mult",
                "bytes": 27745,
                "out": "rRr71_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_altsyncram_bundle_0000": {
            "k0qJS_d": {
                "mode": 4,
                "mod": "alt_em10g32_altsyncram_bundle_0000",
                "bytes": 10871,
                "out": "k0qJS_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_tx_err_aligner_0000": {
            "hvr6F_d": {
                "mode": 4,
                "mod": "alt_em10g32_tx_err_aligner_0000",
                "bytes": 11082,
                "out": "hvr6F_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_reset_synchronizer_0000": {
            "nULyY_d": {
                "mode": 4,
                "mod": "alt_em10g32_reset_synchronizer_0000",
                "bytes": 8871,
                "out": "nULyY_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "mod": "...MASTER...",
                "bytes": 13957,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "altsyncram_0000": {
            "Q0s3L_d": {
                "mode": 4,
                "mod": "altsyncram_0000",
                "bytes": 191410,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "Q0s3L_d.o"
            }
        },
        "alt_em10g32_std_synchronizer_0001": {
            "Iy9ig_d": {
                "mode": 4,
                "mod": "alt_em10g32_std_synchronizer_0001",
                "bytes": 10375,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "Iy9ig_d.o"
            }
        },
        "twentynm_prblock_test_pkg": {
            "E3yCV_d": {
                "mode": 4,
                "mod": "twentynm_prblock_test_pkg",
                "bytes": 7250,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "E3yCV_d.o"
            }
        },
        "alt_em10g32_pipeline_base_0000_0001": {
            "iLczv_d": {
                "mode": 4,
                "mod": "alt_em10g32_pipeline_base_0000_0001",
                "bytes": 10149,
                "out": "iLczv_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_clock_crosser_0000_0001": {
            "zE4xh_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0001",
                "bytes": 14146,
                "out": "zE4xh_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_clock_crosser_0000_0003": {
            "RRRg0_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0003",
                "bytes": 14203,
                "out": "RRRg0_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_clock_crosser_0000_0006": {
            "Zj56f_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0006",
                "bytes": 14527,
                "out": "Zj56f_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_clock_crosser_0000_0007": {
            "eij06_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0007",
                "bytes": 14071,
                "out": "eij06_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_clock_crosser_0000_0008": {
            "eZLEp_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0008",
                "bytes": 14511,
                "out": "eZLEp_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "altera_eth_10g_mac": {
            "PFrZW_d": {
                "mode": 4,
                "mod": "altera_eth_10g_mac",
                "bytes": 143663,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "PFrZW_d.o"
            }
        },
        "alt_em10g32_clock_crosser_0000_0009": {
            "q2aeC_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_0009",
                "bytes": 14527,
                "out": "q2aeC_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_stat_mem_0000": {
            "pevNU_d": {
                "mode": 4,
                "mod": "alt_em10g32_stat_mem_0000",
                "bytes": 58409,
                "out": "pevNU_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_pipeline_base_0000_0000": {
            "gvrLs_d": {
                "mode": 4,
                "mod": "alt_em10g32_pipeline_base_0000_0000",
                "bytes": 10149,
                "out": "gvrLs_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_crc32_0000": {
            "UjI7z_d": {
                "mode": 4,
                "mod": "alt_em10g32_crc32_0000",
                "bytes": 32018,
                "out": "UjI7z_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "altera_std_synchronizer_nocut_0000": {
            "ZCKra_d": {
                "mode": 4,
                "mod": "altera_std_synchronizer_nocut_0000",
                "bytes": 8986,
                "out": "ZCKra_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "altera_std_synchronizer_nocut_0001": {
            "hsI7n_d": {
                "mode": 4,
                "mod": "altera_std_synchronizer_nocut_0001",
                "bytes": 9801,
                "out": "hsI7n_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_tx_top_0000": {
            "rt92k_d": {
                "mode": 4,
                "mod": "alt_em10g32_tx_top_0000",
                "bytes": 282557,
                "out": "rt92k_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "pcie_mgmt_functions_h": {
            "edmwR_d": {
                "mode": 4,
                "mod": "pcie_mgmt_functions_h",
                "bytes": 20548,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "edmwR_d.o"
            }
        },
        "alt_em10g32_std_synchronizer": {
            "FCEz7_d": {
                "mode": 4,
                "mod": "alt_em10g32_std_synchronizer",
                "bytes": 9524,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "FCEz7_d.o"
            }
        },
        "alt_em10g32_clock_crosser_0000_000A": {
            "Sh0dV_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_000A",
                "bytes": 14511,
                "out": "Sh0dV_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_clock_crosser_0000_000B": {
            "eaBmU_d": {
                "mode": 4,
                "mod": "alt_em10g32_clock_crosser_0000_000B",
                "bytes": 14203,
                "out": "eaBmU_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        },
        "alt_em10g32_rx_pkt_backpressure_control": {
            "yZZtk_d": {
                "mode": 4,
                "mod": "alt_em10g32_rx_pkt_backpressure_control",
                "bytes": 24131,
                "out": "yZZtk_d.o",
                "checksum": 0,
                "archive": "archive.3/_29988_archive_1.a"
            }
        }
    },
    "NameTable": {
        "avalon_if_params_pkt": [
            "avalon_if_params_pkt",
            "YsF4A",
            "module"
        ],
        "avalon_mm_pkg": [
            "avalon_mm_pkg",
            "RDhWp",
            "module"
        ],
        "_vcs_unit__2049179656": [
            "_vcs_unit__2049179656",
            "vGiYj",
            "module"
        ],
        "alt_em10g32_clk_rst_0000": [
            "alt_em10g32_clk_rst_0000",
            "Zvby1",
            "module"
        ],
        "alt_em10g32_rst_cnt": [
            "alt_em10g32_rst_cnt",
            "yrCav",
            "module"
        ],
        "alt_em10g32_creg_map": [
            "alt_em10g32_creg_map",
            "qWAEF",
            "module"
        ],
        "fourteennm_iopll_functions": [
            "fourteennm_iopll_functions",
            "zdKyc",
            "module"
        ],
        "twentynm_prblock_test_pkg": [
            "twentynm_prblock_test_pkg",
            "E3yCV",
            "module"
        ],
        "alt_em10g32_tx_gmii_mii_encoder_if_0000": [
            "alt_em10g32_tx_gmii_mii_encoder_if_0000",
            "s5Ezg",
            "module"
        ],
        "pcie_mgmt_commands_h": [
            "pcie_mgmt_commands_h",
            "CyLxV",
            "module"
        ],
        "altera_xcvr_native_pcie_dfe_params_h": [
            "altera_xcvr_native_pcie_dfe_params_h",
            "fu2xR",
            "module"
        ],
        "eth_register_map_params_pkg": [
            "eth_register_map_params_pkg",
            "xvIZT",
            "module"
        ],
        "altera_lnsim_functions": [
            "altera_lnsim_functions",
            "N5YQU",
            "module"
        ],
        "alt_em10g32_rx_frm_control": [
            "alt_em10g32_rx_frm_control",
            "gHyje",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "verbosity_pkg": [
            "verbosity_pkg",
            "TtWhz",
            "module"
        ],
        "alt_em10g32_pipeline_base_0001_0001": [
            "alt_em10g32_pipeline_base_0001_0001",
            "SWqi8",
            "module"
        ],
        "avalon_utilities_pkg": [
            "avalon_utilities_pkg",
            "sVHj8",
            "module"
        ],
        "altera_generic_pll_functions": [
            "altera_generic_pll_functions",
            "St2bh",
            "module"
        ],
        "alt_em10g32_reset_synchronizer_0001": [
            "alt_em10g32_reset_synchronizer_0001",
            "SDMzt",
            "module"
        ],
        "altera_xcvr_native_a10_functions_h": [
            "altera_xcvr_native_a10_functions_h",
            "vfyIE",
            "module"
        ],
        "default_test_params_pkt": [
            "default_test_params_pkt",
            "uRbVd",
            "module"
        ],
        "altera_xcvr_functions": [
            "altera_xcvr_functions",
            "LAC8G",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0002": [
            "alt_em10g32_clock_crosser_0000_0002",
            "BAYgW",
            "module"
        ],
        "alt_em10g_32_64_xgmii_conversion_0000": [
            "alt_em10g_32_64_xgmii_conversion_0000",
            "yYSHI",
            "module"
        ],
        "alt_em10g32_tx_pause_req": [
            "alt_em10g32_tx_pause_req",
            "aMe7R",
            "module"
        ],
        "alt_em10g32_rx_top_0000": [
            "alt_em10g32_rx_top_0000",
            "Zqk0Q",
            "module"
        ],
        "a10_avmm_h": [
            "a10_avmm_h",
            "MDY6d",
            "module"
        ],
        "pcie_mgmt_functions_h": [
            "pcie_mgmt_functions_h",
            "edmwR",
            "module"
        ],
        "pcie_mgmt_program": [
            "pcie_mgmt_program",
            "VCrDN",
            "module"
        ],
        "alt_em10g32_crc32_0000": [
            "alt_em10g32_crc32_0000",
            "UjI7z",
            "module"
        ],
        "altera_std_synchronizer_nocut_0000": [
            "altera_std_synchronizer_nocut_0000",
            "ZCKra",
            "module"
        ],
        "altera_std_synchronizer_nocut_0001": [
            "altera_std_synchronizer_nocut_0001",
            "hsI7n",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000": [
            "alt_em10g32_clock_crosser_0000",
            "me7bh",
            "module"
        ],
        "alt_em10g32_pipeline_base_0000_0001": [
            "alt_em10g32_pipeline_base_0000_0001",
            "iLczv",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0001": [
            "alt_em10g32_clock_crosser_0000_0001",
            "zE4xh",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0003": [
            "alt_em10g32_clock_crosser_0000_0003",
            "RRRg0",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0006": [
            "alt_em10g32_clock_crosser_0000_0006",
            "Zj56f",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0007": [
            "alt_em10g32_clock_crosser_0000_0007",
            "eij06",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0008": [
            "alt_em10g32_clock_crosser_0000_0008",
            "eZLEp",
            "module"
        ],
        "altera_eth_10g_mac": [
            "altera_eth_10g_mac",
            "PFrZW",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_0009": [
            "alt_em10g32_clock_crosser_0000_0009",
            "q2aeC",
            "module"
        ],
        "alt_em10g32_std_synchronizer": [
            "alt_em10g32_std_synchronizer",
            "FCEz7",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_000A": [
            "alt_em10g32_clock_crosser_0000_000A",
            "Sh0dV",
            "module"
        ],
        "alt_em10g32_clock_crosser_0000_000B": [
            "alt_em10g32_clock_crosser_0000_000B",
            "eaBmU",
            "module"
        ],
        "alt_em10g32_tx_flow_control": [
            "alt_em10g32_tx_flow_control",
            "KF1Nj",
            "module"
        ],
        "alt_em10g32_crc32_gf_mult32_kc": [
            "alt_em10g32_crc32_gf_mult32_kc",
            "B0a2i",
            "module"
        ],
        "alt_em10g32_frm_decoder": [
            "alt_em10g32_frm_decoder",
            "YGMsx",
            "module"
        ],
        "alt_em10g32_pipeline_base_0000_0000": [
            "alt_em10g32_pipeline_base_0000_0000",
            "gvrLs",
            "module"
        ],
        "alt_em10g32_pipeline_base_0001_0000": [
            "alt_em10g32_pipeline_base_0001_0000",
            "W73uI",
            "module"
        ],
        "alt_em10g32_tx_err_aligner_0000": [
            "alt_em10g32_tx_err_aligner_0000",
            "hvr6F",
            "module"
        ],
        "alt_em10g32_reset_synchronizer_0000": [
            "alt_em10g32_reset_synchronizer_0000",
            "nULyY",
            "module"
        ],
        "alt_em10g32_rx_status_aligner": [
            "alt_em10g32_rx_status_aligner",
            "NsyZt",
            "module"
        ],
        "alt_em10g32_rx_pfc_flow_control": [
            "alt_em10g32_rx_pfc_flow_control",
            "Cw5F4",
            "module"
        ],
        "alt_em10g32_rx_pkt_backpressure_control": [
            "alt_em10g32_rx_pkt_backpressure_control",
            "yZZtk",
            "module"
        ],
        "alt_em10g32_stat_mem_0000": [
            "alt_em10g32_stat_mem_0000",
            "pevNU",
            "module"
        ],
        "alt_em10g32_stat_reg_0000": [
            "alt_em10g32_stat_reg_0000",
            "ERPx5",
            "module"
        ],
        "alt_em10g32_tx_top_0000": [
            "alt_em10g32_tx_top_0000",
            "rt92k",
            "module"
        ],
        "alt_em10g32_altsyncram_bundle_0000": [
            "alt_em10g32_altsyncram_bundle_0000",
            "k0qJS",
            "module"
        ],
        "alt_em10g32_std_synchronizer_0001": [
            "alt_em10g32_std_synchronizer_0001",
            "Iy9ig",
            "module"
        ],
        "lpm_mult": [
            "lpm_mult",
            "rRr71",
            "module"
        ],
        "altsyncram_0000": [
            "altsyncram_0000",
            "Q0s3L",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/dai/WorkStation/fpga/project/intel/IPs/XG/alt_em10g32_0_EXAMPLE_DESIGN/LL10G_10GBASER/simulation/ed_sim/setup_scripts/synopsys/vcs",
        "archive_dir": "archive.3",
        "daidir_abs": "/home/dai/WorkStation/fpga/project/intel/IPs/XG/alt_em10g32_0_EXAMPLE_DESIGN/LL10G_10GBASER/simulation/ed_sim/setup_scripts/synopsys/vcs/simv.daidir",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/dai/WorkStation/fpga/project/intel/IPs/XG/alt_em10g32_0_EXAMPLE_DESIGN/LL10G_10GBASER/simulation/ed_sim/setup_scripts/synopsys/vcs/csrc"
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 112078
    },
    "CurCompileModules": [
        "...MASTER...",
        "_vcs_unit__2049179656",
        "std",
        "verbosity_pkg",
        "avalon_mm_pkg",
        "avalon_utilities_pkg",
        "altera_lnsim_functions",
        "altera_generic_pll_functions",
        "fourteennm_iopll_functions",
        "twentynm_prblock_test_pkg",
        "eth_register_map_params_pkg",
        "avalon_if_params_pkt",
        "default_test_params_pkt",
        "altera_xcvr_native_a10_functions_h",
        "a10_avmm_h",
        "altera_xcvr_native_pcie_dfe_params_h",
        "pcie_mgmt_commands_h",
        "pcie_mgmt_functions_h",
        "pcie_mgmt_program",
        "altera_std_synchronizer_nocut_0000",
        "altera_std_synchronizer_nocut_0000",
        "altera_std_synchronizer_nocut_0001",
        "altera_std_synchronizer_nocut_0001",
        "altera_xcvr_functions",
        "alt_em10g32_clk_rst_0000",
        "alt_em10g32_clk_rst_0000",
        "alt_em10g32_clock_crosser_0000",
        "alt_em10g32_clock_crosser_0000",
        "alt_em10g32_clock_crosser_0000_0001",
        "alt_em10g32_clock_crosser_0000_0001",
        "alt_em10g32_clock_crosser_0000_0002",
        "alt_em10g32_clock_crosser_0000_0002",
        "alt_em10g32_clock_crosser_0000_0003",
        "alt_em10g32_clock_crosser_0000_0003",
        "alt_em10g32_clock_crosser_0000_0006",
        "alt_em10g32_clock_crosser_0000_0006",
        "alt_em10g32_clock_crosser_0000_0007",
        "alt_em10g32_clock_crosser_0000_0007",
        "alt_em10g32_clock_crosser_0000_0008",
        "alt_em10g32_clock_crosser_0000_0008",
        "alt_em10g32_clock_crosser_0000_0009",
        "alt_em10g32_clock_crosser_0000_0009",
        "alt_em10g32_clock_crosser_0000_000A",
        "alt_em10g32_clock_crosser_0000_000A",
        "alt_em10g32_clock_crosser_0000_000B",
        "alt_em10g32_clock_crosser_0000_000B",
        "alt_em10g32_crc32_0000",
        "alt_em10g32_crc32_0000",
        "alt_em10g32_crc32_gf_mult32_kc",
        "alt_em10g32_creg_map",
        "alt_em10g32_frm_decoder",
        "alt_em10g32_frm_decoder",
        "alt_em10g32_pipeline_base_0000_0000",
        "alt_em10g32_pipeline_base_0000_0000",
        "alt_em10g32_pipeline_base_0000_0001",
        "alt_em10g32_pipeline_base_0000_0001",
        "alt_em10g32_pipeline_base_0001_0000",
        "alt_em10g32_pipeline_base_0001_0000",
        "alt_em10g32_pipeline_base_0001_0001",
        "alt_em10g32_pipeline_base_0001_0001",
        "alt_em10g32_reset_synchronizer_0000",
        "alt_em10g32_reset_synchronizer_0000",
        "alt_em10g32_reset_synchronizer_0001",
        "alt_em10g32_reset_synchronizer_0001",
        "alt_em10g32_rst_cnt",
        "alt_em10g32_rst_cnt",
        "alt_em10g32_rx_frm_control",
        "alt_em10g32_rx_frm_control",
        "alt_em10g32_rx_pfc_flow_control",
        "alt_em10g32_rx_pkt_backpressure_control",
        "alt_em10g32_rx_pkt_backpressure_control",
        "alt_em10g32_rx_status_aligner",
        "alt_em10g32_rx_status_aligner",
        "alt_em10g32_rx_top_0000",
        "alt_em10g32_rx_top_0000",
        "alt_em10g32_stat_mem_0000",
        "alt_em10g32_stat_mem_0000",
        "alt_em10g32_stat_reg_0000",
        "alt_em10g32_tx_err_aligner_0000",
        "alt_em10g32_tx_err_aligner_0000",
        "alt_em10g32_tx_flow_control",
        "alt_em10g32_tx_flow_control",
        "alt_em10g32_tx_pause_req",
        "alt_em10g32_tx_pause_req",
        "alt_em10g32_tx_top_0000",
        "alt_em10g32_tx_top_0000",
        "alt_em10g32_tx_gmii_mii_encoder_if_0000",
        "alt_em10g32_tx_gmii_mii_encoder_if_0000",
        "alt_em10g_32_64_xgmii_conversion_0000",
        "alt_em10g_32_64_xgmii_conversion_0000",
        "alt_em10g32_altsyncram_bundle_0000",
        "alt_em10g32_altsyncram_bundle_0000",
        "alt_em10g32_std_synchronizer",
        "alt_em10g32_std_synchronizer_0001",
        "altera_eth_10g_mac",
        "lpm_mult",
        "lpm_mult",
        "altsyncram_0000"
    ],
    "stat": {
        "mop/quad": 2.6707942772570301,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 228580,
            "ru_utime_sec": 16.522714000000001,
            "ru_majflt": 0,
            "ru_stime_sec": 0.41596699999999998,
            "ru_minflt": 88341,
            "ru_nvcsw": 22,
            "ru_nivcsw": 37
        },
        "nQuads": 101350,
        "ru_self_end": {
            "ru_maxrss_kb": 228580,
            "ru_utime_sec": 17.586479000000001,
            "ru_majflt": 0,
            "ru_stime_sec": 0.44806299999999999,
            "ru_minflt": 95204,
            "ru_nvcsw": 24,
            "ru_nivcsw": 49
        },
        "mopSpeed": 254459.39657725155,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "nMops": 270685,
        "totalObjSize": 1285541,
        "ru_childs_end": {
            "ru_maxrss_kb": 146384,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0077999999999999996,
            "ru_minflt": 205,
            "ru_nvcsw": 1,
            "ru_nivcsw": 0
        },
        "CodeGen(%)": 6.0487662140898131,
        "quadSpeed": 95274.80223545614,
        "outputSizePerQuad": 12.0,
        "Frontend(%)": 93.95123378591019
    },
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.29988.json"
    ]
}