filename

VPR FPGA Placement and Routing.
Version: Version 7.0.7
Revision: 802dada-dirty
Compiled: Fri, 15 Jan 2016 11:01:17 -0500.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr ../Majority/troll_arch64.xml simple.blif --route_chan_width 12

Architecture file: ../Majority/troll_arch64.xml
Circuit name: simple.blif

Building complex block graph.
Warning 1: io[0].clock[0] unconnected pin in architecture.
Swept away 0 nets with no fanout.
Net is a constant generator: gnd.
Warning 2: logical_block #3 with output gnd has only 0 pin.
Warning 3: Block contains output -- may be a constant generator.
Net is a constant generator: vcc.
Warning 4: logical_block #4 with output vcc has only 0 pin.
Warning 5: Block contains output -- may be a constant generator.
Removed 1 LUT buffers.
Sweeped away 1 nodes.
BLIF circuit stats:
	2 LUTs of size 0
	2 LUTs of size 1
	1 LUTs of size 2
	0 LUTs of size 3
	1 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	2 of type input
	1 of type output
	1 of type latch
	6 of type names
Timing analysis: ON
Slack definition: R
Circuit netlist file: simple.net
Circuit placement file: simple.place
Circuit routing file: simple.route
Circuit SDC file: simple.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: false
PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: true
PackerOpts.timing_driven: true

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 12
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 64
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'simple.blif'.

After removing unused inputs...
	total blocks: 10, total nets: 9, total inputs: 2, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

SDC file 'simple.sdc' blank or not found.

Defaulting to: constrain all 2 inputs and 1 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Complex block 0: cb.top^MULTI_PORT_MUX~0^MUX_2~4, type: clb
	Passed route at end.
Complex block 1: cb.top^MULTI_PORT_MUX~0^LOGICAL_NOT~2, type: clb
	Passed route at end.
Complex block 2: cb.top^LOGICAL_EQUAL~1^LOGICAL_AND~6, type: clb
	Passed route at end.
Complex block 3: cb.top^LOGICAL_EQUAL~1^LOGICAL_XNOR~5^LOGICAL_XNOR~7, type: clb
	Passed route at end.
Complex block 4: cb.top^enable, type: io
	Passed route at end.
Complex block 5: cb.out:top^value_out, type: io
	Passed route at end.
Complex block 6: cb.vcc, type: clb
	Passed route at end.
Complex block 7: cb.gnd, type: clb
	Passed route at end.
Complex block 8: cb.top^clock, type: io
	Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 3, average # input + clock pins used: 0.333333, average # output pins used: 0.666667
	clb: # blocks: 6, average # input + clock pins used: 1.5, average # output pins used: 1
Absorbed logical nets 1 out of 9 nets, 8 nets not absorbed.

Netlist conversion complete.

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'simple.net'.
vcc is a constant generator.
gnd is a constant generator.
Warning 6: Logic block #6 (vcc) has only 1 pin.
Pin is an output -- may be a constant generator.
	Non-fatal, but check this.
Warning 7: Logic block #7 (gnd) has only 1 pin.
Pin is an output -- may be a constant generator.
	Non-fatal, but check this.

Netlist num_nets: 8
Netlist num_blocks: 9
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 6.
Netlist inputs pins: 2
Netlist output pins: 1

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      3	blocks of type: io
	Architecture 32	blocks of type: io
	Netlist      6	blocks of type: clb
	Architecture 64	blocks of type: clb

Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

Starting placement delay look-up...
Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...
Placement delay look-up took 0.006933 seconds

There are 7 point to point connections in this circuit.

Initial placement cost: 1.01491 bb_cost: 0.39 td_cost: 3.15161e-09 delay_cost: 3.59776e-09

------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
      T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
1.24068 1.01072     0.3911 3.1568e-09 3.618e-09  5.1397e-10  3.0359  1.0000  0.1189  9.0000  1.000        18  0.500
0.62034 0.99061     0.3529 2.8493e-09 3.3685e-09 4.9208e-10  3.0350  0.9444  0.1308  9.0000  1.000        36  0.900
0.55831 1.18638     0.3433 2.6171e-09 3.233e-09  3.9566e-10  2.7330  0.8333  0.0874  9.0000  1.000        54  0.900
0.50248 1.02948     0.3456 2.7992e-09 3.2264e-09 4.4994e-10  2.7356  0.8889  0.0652  9.0000  1.000        72  0.900
0.45223 1.16392     0.3700 2.769e-09  3.515e-09  4.1767e-10  2.8871  1.0000  0.0968  9.0000  1.000        90  0.500
0.22611 1.08324     0.4141 3.0564e-09 3.9083e-09 4.8258e-10  3.1156  0.9444  0.0449  9.0000  1.000       108  0.900
0.20350 0.76082     0.3346 2.7127e-09 3.229e-09  5.9887e-10  3.0288  0.7222  0.1684  9.0000  1.000       126  0.950
0.19333 1.14394     0.4744 3.629e-09  4.3459e-09 5.456e-10   3.0332  1.0000  0.1193  9.0000  1.000       144  0.500
0.09666 0.82560     0.4164 3.2298e-09 3.8706e-09 6.9592e-10  3.5550  0.7778  0.1089  9.0000  1.000       162  0.950
0.09183 0.93687     0.3345 2.7342e-09 3.2622e-09 4.817e-10   2.9571  0.6111  0.1616  9.0000  1.000       180  0.950
0.08724 1.13860     0.3154 2.77e-09   3.2608e-09 4.0667e-10  2.7348  0.7222  0.0978  9.0000  1.000       198  0.950
0.08288 0.90453     0.3179 2.8985e-09 3.2919e-09 5.1397e-10  2.9624  0.7778  0.1500  9.0000  1.000       216  0.950
0.07873 0.96023     0.2714 2.3302e-09 2.7984e-09 4.0641e-10  2.6577  0.7778  0.0319  9.0000  1.000       234  0.950
0.07480 0.96444     0.2682 2.1876e-09 2.6756e-09 3.9503e-10  2.6568  0.6111  0.0244  9.0000  1.000       252  0.950
0.07106 1.03142     0.2683 2.2551e-09 2.6835e-09 3.744e-10   2.4336  0.6667  0.0388  9.0000  1.000       270  0.950
0.06750 1.07618     0.2977 2.5347e-09 3.046e-09  3.9591e-10  2.6595  0.7222  0.1010  9.0000  1.000       288  0.950
0.06413 1.02063     0.2473 2.1115e-09 2.612e-09  3.6339e-10  2.2095  0.6111  0.0383  9.0000  1.000       306  0.950
0.06092 0.93836     0.2075 1.9966e-09 2.3538e-09 3.5264e-10  2.2095  0.4444  0.0235  9.0000  1.000       324  0.950
0.05788 1.07911     0.2143 1.9963e-09 2.3312e-09 3.1025e-10  2.1351  0.3889  0.0540  9.0000  1.000       342  0.950
0.05498 0.96106     0.2117 1.9197e-09 2.3443e-09 3.4213e-10  2.3583  0.3333  0.0064  8.5400  1.403       360  0.950
0.05223 0.96502     0.2055 1.7997e-09 2.3854e-09 3.5251e-10  2.2804  0.6111  0.0327  7.6291  2.200       378  0.950
0.04962 0.98137     0.2220 2.038e-09  2.5278e-09 3.6327e-10  2.2804  0.2778  0.0108  8.9345  1.057       396  0.950
0.04714 1.08004     0.2440 1.902e-09  2.65e-09   3.6327e-10  2.2804  0.5556  0.0826  7.4851  2.326       414  0.950
0.04478 0.96648     0.2467 2.0494e-09 2.6437e-09 3.9566e-10  2.2821  0.5000  0.0500  8.3501  1.569       432  0.950
0.04254 0.96680     0.2111 1.9515e-09 2.3344e-09 3.4188e-10  2.2813  0.5000  0.0166  8.8511  1.130       450  0.950
0.04042 1.00686     0.2167 2.0381e-09 2.4039e-09 3.4163e-10  2.3565  0.3333  0.0496  9.0000  1.000       468  0.950
0.03840 1.02704     0.2386 2.0881e-09 2.5739e-09 3.6276e-10  2.4274  0.3889  0.0337  8.0400  1.840       486  0.950
0.03648 1.02708     0.2567 2.1623e-09 2.6956e-09 3.7427e-10  2.5080  0.5000  0.0142  7.6291  2.200       504  0.950
0.03465 0.97187     0.2500 2.1569e-09 2.6409e-09 3.8541e-10  2.5098  0.2222  0.0563  8.0868  1.799       522  0.950
0.03292 0.98374     0.2200 1.8485e-09 2.4674e-09 3.5289e-10  2.3592  0.2778  0.0091  6.3257  3.340       540  0.950
0.03127 1.03042     0.2333 1.7572e-09 2.5981e-09 3.5238e-10  2.3565  0.6667  0.0202  5.2995  4.238       558  0.950
0.02971 0.98207     0.2509 1.7627e-09 2.7133e-09 3.9515e-10  2.3557  0.6111  0.0305  6.5007  3.187       576  0.950
0.02822 0.92651     0.2317 1.6233e-09 2.4087e-09 3.6402e-10  2.1360  0.6667  0.0369  7.6131  2.214       594  0.950
0.02681 0.98349     0.2017 1.8051e-09 2.2581e-09 3.2088e-10  1.9836  0.3333  0.0179  9.0000  1.000       612  0.950
0.02547 1.01396     0.2025 1.6263e-09 2.2168e-09 3.2088e-10  1.9836  0.4444  0.0280  8.0400  1.840       630  0.950
0.02420 0.95407     0.1840 1.5715e-09 2.0486e-09 3.0987e-10  2.0572  0.5556  0.0148  8.0757  1.809       648  0.950
0.02299 0.95034     0.1640 1.6497e-09 1.9583e-09 2.8836e-10  2.0572  0.2778  0.0278  9.0000  1.000       666  0.950
0.02184 1.00000     0.1600 1.4976e-09 1.9432e-09 2.776e-10   2.0572  0.5556  0.0000  7.5400  2.278       684  0.950
0.02075 1.00000     0.1600 1.5625e-09 1.9432e-09 2.776e-10   2.0572  0.3889  0.0000  8.4113  1.515       702  0.950
0.01971 1.00000     0.1600 1.5261e-09 1.9432e-09 2.776e-10   2.0572  0.3333  0.0000  7.9814  1.891       720  0.950
0.01872 0.99970     0.1600 1.4758e-09 1.9423e-09 2.776e-10   2.0572  0.2222  0.0002  7.1300  2.636       738  0.950
0.01779 1.00000     0.1600 1.4238e-09 1.9423e-09 2.7748e-10  2.0563  0.3333  0.0000  5.5773  3.995       756  0.950
0.01690 1.00762     0.1600 1.4321e-09 1.9638e-09 2.7748e-10  2.0563  0.3889  0.0130  4.9824  4.515       774  0.950
0.01605 1.00000     0.1600 1.485e-09  2.0176e-09 2.8823e-10  2.1316  0.2778  0.0000  4.7277  4.738       792  0.950
0.01525 1.00000     0.1600 1.4721e-09 2.0176e-09 2.8823e-10  2.1316  0.3333  0.0000  3.9608  5.409       810  0.950
0.01449 1.02273     0.1673 1.4662e-09 2.0176e-09 2.8823e-10  2.1316  0.6111  0.0146  3.5383  5.779       828  0.950
0.01376 1.00000     0.1700 1.4749e-09 2.0176e-09 2.8823e-10  2.1316  0.3889  0.0000  4.1437  5.249       846  0.950
0.01308 0.97532     0.1700 1.3991e-09 1.945e-09  2.8823e-10  2.1316  0.3333  0.0002  3.9319  5.435       864  0.950
0.01242 0.94847     0.1600 1.3409e-09 1.945e-09  2.7785e-10  2.0589  0.2778  0.0000  3.5125  5.802       882  0.950
0.01180 1.01705     0.1655 1.3723e-09 1.945e-09  2.7785e-10  1.9828  0.6111  0.0163  2.9427  6.300       900  0.950
0.01121 1.00000     0.1700 1.382e-09  1.945e-09  2.7785e-10  1.9828  0.3333  0.0000  3.4463  5.860       918  0.950
0.01065 0.98529     0.1650 1.3748e-09 1.945e-09  2.7785e-10  1.9828  0.2222  0.0170  3.0787  6.181       936  0.950
0.01012 0.99462     0.1543 1.3969e-09 1.9112e-09 2.7785e-10  1.9828  0.3889  0.0075  2.4082  6.768       954  0.950
0.00961 0.92497     0.1417 1.2443e-09 1.7324e-09 2.6672e-10  2.0563  0.3333  0.0238  2.2851  6.876       972  0.950
0.00913 1.00000     0.1400 1.2765e-09 1.72e-09   2.4572e-10  1.9075  0.1667  0.0000  2.0414  7.089       990  0.950
0.00868 1.00000     0.1400 1.2684e-09 1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.4834  7.577      1008  0.950
0.00824 1.00000     0.1400 1.2673e-09 1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.4076  7.643      1026  0.950
0.00783 1.00000     0.1400 1.2664e-09 1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.3356  7.706      1044  0.950
0.00744 1.00000     0.1400 1.2626e-09 1.72e-09   2.4572e-10  1.9075  0.5000  0.0000  1.0448  7.961      1062  0.950
0.00707 1.00000     0.1400 1.2634e-09 1.72e-09   2.4572e-10  1.9075  0.3333  0.0000  1.1074  7.906      1080  0.950
0.00671 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.4444  0.0000  1.0000  8.000      1098  0.950
0.00638 1.00000     0.1400 1.2621e-09 1.72e-09   2.4572e-10  1.9075  0.1667  0.0000  1.0044  7.996      1116  0.950
0.00606 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1134  0.950
0.00576 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3333  0.0000  1.0000  8.000      1152  0.950
0.00547 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.4444  0.0000  1.0000  8.000      1170  0.950
0.00519 1.00000     0.1400 1.2621e-09 1.72e-09   2.4572e-10  1.9075  0.4444  0.0000  1.0044  7.996      1188  0.950
0.00493 1.00000     0.1400 1.2621e-09 1.72e-09   2.4572e-10  1.9075  0.5556  0.0000  1.0089  7.992      1206  0.950
0.00469 1.00000     0.1400 1.2636e-09 1.72e-09   2.4572e-10  1.9075  0.2778  0.0000  1.1255  7.890      1224  0.950
0.00445 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0000  8.000      1242  0.950
0.00423 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3333  0.0000  1.0000  8.000      1260  0.950
0.00402 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2778  0.0000  1.0000  8.000      1278  0.950
0.00382 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.0556  0.0000  1.0000  8.000      1296  0.800
0.00305 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.1111  0.0000  1.0000  8.000      1314  0.800
0.00244 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.1667  0.0000  1.0000  8.000      1332  0.950
0.00232 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0000  8.000      1350  0.950
0.00221 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1368  0.950
0.00210 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2778  0.0000  1.0000  8.000      1386  0.950
0.00199 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1404  0.950
0.00189 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0000  8.000      1422  0.950
0.00180 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1440  0.950
0.00171 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.4444  0.0000  1.0000  8.000      1458  0.950
0.00162 1.00000     0.1400 1.2621e-09 1.72e-09   2.4572e-10  1.9075  0.3333  0.0000  1.0044  7.996      1476  0.950
0.00154 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0000  8.000      1494  0.950
0.00146 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2778  0.0000  1.0000  8.000      1512  0.950
0.00139 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.1111  0.0000  1.0000  8.000      1530  0.800
0.00111 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1548  0.950
0.00106 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1566  0.950
0.00100 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2778  0.0000  1.0000  8.000      1584  0.950
0.00095 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3333  0.0000  1.0000  8.000      1602  0.950
0.00091 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0000  8.000      1620  0.950
0.00086 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1638  0.950
0.00082 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.1667  0.0000  1.0000  8.000      1656  0.950
0.00078 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0000  8.000      1674  0.950
0.00074 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.5000  0.0000  1.0000  8.000      1692  0.950
0.00070 1.00000     0.1400 1.2628e-09 1.72e-09   2.4572e-10  1.9075  0.3889  0.0000  1.0600  7.948      1710  0.950
0.00067 1.00000     0.1400 1.2621e-09 1.72e-09   2.4572e-10  1.9075  0.3333  0.0000  1.0058  7.995      1728  0.950
0.00063 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10  1.9075  0.2222  0.0000  1.0000  8.000      1746  0.950
0.00000 1.00000     0.1400 1.262e-09  1.72e-09   2.4572e-10          0.2222  0.0000  1.0000  8.000      1764

BB estimate of min-dist (placement) wire length: 14
bb_cost recomputed from scratch: 0.14
timing_cost recomputed from scratch: 1.26202e-09
delay_cost recomputed from scratch: 1.72001e-09

Completed placement consistency check successfully.

Swaps called: 1773

Placement estimated critical path delay: 1.90748 ns
Placement cost: 1, bb_cost: 0.14, td_cost: 1.26202e-09, delay_cost: 1.72001e-09
Placement total # of swap attempts: 1773
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.03879 seconds.
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)
Build rr_graph took 0.00229 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 23, total available wire length 1728, ratio 0.0133102
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.00 sec  1.82954 ns   0.00e+00 (0.0000 %)
Critical path: 1.82954 ns
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -57453
Circuit successfully routed with a channel width factor of 12.

Average number of bends per net: 3.00000  Maximum # of bends: 7

Number of routed nets (nonglobal): 5
Wire length results (in units of 1 clb segments)...
	Total wirelength: 23, average net length: 4.60000
	Maximum net length: 8

Wire length results in terms of physical segments...
	Total wiring segments used: 23, average wire segments per net: 4.60000
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0

X - Directed channels: j max occ ave occ capacity
                      -- ------- ------- --------
                       0       0  0.0000       12
                       1       0  0.0000       12
                       2       0  0.0000       12
                       3       0  0.0000       12
                       4       0  0.0000       12
                       5       0  0.0000       12
                       6       1  0.1250       12
                       7       3  1.0000       12
                       8       2  0.6250       12
Y - Directed channels: i max occ ave occ capacity
                      -- ------- ------- --------
                       0       0  0.0000       12
                       1       0  0.0000       12
                       2       2  0.2500       12
                       3       1  0.1250       12
                       4       3  0.5000       12
                       5       1  0.2500       12
                       6       0  0.0000       12
                       7       0  0.0000       12
                       8       0  0.0000       12

Total tracks in x-direction: 108, in y-direction: 108

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 323364

Routing area (in minimum width transistor areas)...
	Total routing area: 91265.8, per logic tile: 1426.03

Segment usage by type (index): type utilization
                               ---- -----------
                                  0      0.0133

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0133

Nets on critical path: 4 normal, 0 global.
Total logic delay: 8.0642e-10 (s), total net delay: 1.11804e-09 (s)
Critical path in print timing: 1.82954 ns
Final critical path: 1.82954 ns
Least slack in design: -1.82954 ns

