"""
Counter Generator - Generate Counter Verilog using LLM
=======================================================

Generates parameterized counter designs with:
- Configurable bitwidth (8/16/32-bit)
- Multiple modes: Up, Down, Up-Down
- Features: Enable, Load, Reset
- Outputs: Count, Overflow, Zero flags

Part of the Hardware Generator Pipeline.
"""

import argparse
import json
import os
import re
from datetime import datetime
from pathlib import Path
from typing import Dict, Optional, List


class CounterGenerator:
    """
    Generate Counter Verilog design using LLM.
    """

    def __init__(
        self,
        llm_provider: str = 'groq',
        output_dir: Optional[str] = None,
        project_root: Optional[str] = None,
        debug: bool = True
    ):
        """
        Initialize Counter generator.

        Args:
            llm_provider: LLM to use ('groq', 'deepseek', 'openai', etc.)
            output_dir: Output directory for Counter file
            project_root: Project root directory
            debug: Enable debug output
        """
        self.llm_provider = llm_provider.lower()
        self.debug = debug

        # Setup LLM
        self.llm = self._setup_llm()

        # Setup output directory
        self.output_dir = self._setup_output_dir(output_dir, project_root)

        print(f"üîß Counter Generator initialized")
        print(f"   LLM Provider: {self.llm_provider}")
        print(f"   Output directory: {self.output_dir}")

    def _setup_llm(self):
        """Setup LLM provider"""
        try:
            import sys
            sys.path.insert(0, str(Path(__file__).parent))

            from llm_providers import (
                GeminiProvider,
                OpenAIProvider,
                ClaudeProvider,
                GroqProvider,
                DeepSeekProvider
            )

            providers = {
                'gemini': GeminiProvider,
                'openai': OpenAIProvider,
                'gpt': OpenAIProvider,
                'claude': ClaudeProvider,
                'groq': GroqProvider,
                'deepseek': DeepSeekProvider,
            }

            if self.llm_provider not in providers:
                print(f"‚ö†Ô∏è  Unknown LLM provider: {self.llm_provider}")
                print(f"   Available: {', '.join(providers.keys())}")
                print(f"   Falling back to Groq")
                self.llm_provider = 'groq'

            provider_class = providers[self.llm_provider]
            llm = provider_class()

            print(f"‚úÖ LLM provider loaded: {provider_class.__name__}")
            return llm

        except ImportError as e:
            print(f"‚ùå Failed to import LLM providers: {e}")
            return None

    def _setup_output_dir(self, output_dir: Optional[str], project_root: Optional[str]) -> Path:
        """Setup output directory for DUT, organized by LLM provider"""
        if output_dir:
            base_dir = Path(output_dir)
        elif project_root:
            base_dir = Path(project_root) / "output" / "dut"
        else:
            current = Path.cwd()
            possible_paths = [
                current / "output" / "dut",
                current / "outputs" / "dut",
                current.parent / "output" / "dut",
            ]
            for path in possible_paths:
                if path.parent.exists():
                    base_dir = path
                    break
            else:
                base_dir = current / "output" / "dut"

        # Create LLM-specific subdirectory
        llm_dir = base_dir / self.llm_provider
        llm_dir.mkdir(parents=True, exist_ok=True)

        return llm_dir

    def generate_counter(
        self,
        bitwidth: int = 16,
        modes: Optional[List[str]] = None,
        module_name: str = "counter"
    ) -> str:
        """
        Generate Counter design.

        Args:
            bitwidth: Counter bitwidth (8, 16, 32)
            modes: List of modes to support ['up', 'down', 'updown']
            module_name: Verilog module name

        Returns:
            Path to generated Counter file
        """
        print("\n" + "=" * 80)
        print(f"üîß Generating {bitwidth}-bit Counter using {self.llm_provider.upper()}")
        print("=" * 80)

        # Default modes
        if modes is None:
            modes = ['up', 'down', 'updown']

        # Create prompt
        prompt = self._create_counter_prompt(bitwidth, modes, module_name)

        if self.debug:
            print(f"\nüìù Prompt preview:")
            print(prompt[:500] + "...")

        # Call LLM
        print(f"\nü§ñ Calling {self.llm_provider.upper()} API...")

        try:
            # üîß Ê†πÊçÆ‰ΩçÂÆΩÂä®ÊÄÅËÆ°ÁÆó max_tokensÔºà‰øÆÂ§çÊà™Êñ≠ÈóÆÈ¢òÔºâ
            base_tokens = 4000 + (bitwidth // 16) * 1000  # 64‰ΩçÁ∫¶6000
            max_tokens = min(base_tokens, 12000)

            if hasattr(self.llm, '_call_api'):
                response = self.llm._call_api(
                    prompt,
                    max_tokens=max_tokens,
                    system_prompt="You are an expert Verilog hardware designer. Generate high-quality, synthesizable RTL code."
                )
            else:
                print(f"‚ùå LLM does not have _call_api method")
                return None

            if not response:
                print(f"‚ùå LLM returned empty response")
                return None

            print(f"‚úÖ Received response ({len(response)} chars)")

            # Extract Verilog code
            verilog_code = self._extract_verilog(response)

            # üîß Êñ∞Â¢ûÔºöÊà™Êñ≠Ê£ÄÊµãÂíåËá™Âä®ÈáçËØï
            if not verilog_code and 'module' in response and 'endmodule' not in response:
                print(f"‚ö†Ô∏è Code appears truncated! Retrying with more tokens...")
                retry_tokens = min(max_tokens * 2, 16000)
                response = self.llm._call_api(
                    prompt,
                    max_tokens=retry_tokens,
                    system_prompt="You are an expert Verilog hardware designer. Generate high-quality, synthesizable RTL code."
                )
                if response:
                    verilog_code = self._extract_verilog(response)

            if not verilog_code:
                print(f"‚ùå Could not extract valid Verilog code")
                print(f"   Raw response preview: {response[:200]}...")
                return None

            # Validate
            if self._validate_verilog(verilog_code, bitwidth, modes):
                print(f"‚úÖ Verilog validation passed")
            else:
                print(f"‚ö†Ô∏è  Verilog validation had warnings (continuing anyway)")

            # Save
            counter_path = self._save_counter(verilog_code, module_name, bitwidth, modes)
            print(f"\nüíæ Counter saved to: {counter_path}")

            return str(counter_path)

        except Exception as e:
            print(f"‚ùå Generation failed: {e}")
            import traceback
            traceback.print_exc()
            return None

    def _create_counter_prompt(self, bitwidth: int, modes: List[str], module_name: str) -> str:
        """Create prompt for Counter generation"""

        modes_desc = []
        if 'up' in modes:
            modes_desc.append("UP (2'b00): Count upward")
        if 'down' in modes:
            modes_desc.append("DOWN (2'b01): Count downward")
        if 'updown' in modes:
            modes_desc.append("UP-DOWN (2'b10): Count up then down (ping-pong)")

        prompt = f"""Generate a synthesizable Verilog module for a {bitwidth}-bit counter.

## Requirements

### Module Interface
```verilog
module {module_name} #(
    parameter WIDTH = {bitwidth}
)(
    input  wire             clk,        // Clock
    input  wire             rst_n,      // Active-low reset
    input  wire             enable,     // Count enable
    input  wire             load,       // Load preset value
    input  wire [WIDTH-1:0] load_value, // Preset value to load
    input  wire [1:0]       mode,       // Counter mode
    output reg  [WIDTH-1:0] count,      // Current count value
    output reg              overflow,   // Overflow flag
    output wire             zero        // Zero flag
);
```

### Counter Modes
{chr(10).join('- ' + m for m in modes_desc)}

### Functional Requirements
1. **Reset**: When rst_n is low, count resets to 0
2. **Load**: When load is high, count loads from load_value
3. **Enable**: Counter only counts when enable is high
4. **Overflow**: 
   - In UP mode: overflow when count transitions from MAX to 0
   - In DOWN mode: overflow when count transitions from 0 to MAX
   - In UP-DOWN mode: overflow at both boundaries
5. **Zero**: High when count equals 0

### Implementation Notes
- Use synchronous design (all updates on posedge clk)
- Priority: rst_n > load > enable
- For UP-DOWN mode, use internal direction register
- Ensure clean, synthesizable code

### Expected Behavior Example (8-bit UP mode)
```
count: 0xFD -> 0xFE -> 0xFF -> 0x00 (overflow=1) -> 0x01
```
### CRITICAL Verilog Rules (MUST follow)
1. Signals assigned inside `always` blocks MUST be declared as `reg`, not `wire`
2. Use blocking assignment (=) in combinational always @(*) blocks
3. Use non-blocking assignment (<=) in sequential always @(posedge clk) blocks
4. The `direction` register should ONLY be updated in the sequential always block
5. Ensure all cases in combinational logic have default values to avoid latches
6. Do NOT mix blocking and non-blocking assignments for the same signal
7. NEVER use `assign` for `reg` signals - `assign` is ONLY for `wire` types
8. Output ports declared as `reg` should be assigned directly in the always block, no extra `assign` needed

### Required Implementation for zero flag
The `zero` flag MUST be implemented using assign statement (NOT inside always block):
```verilog
assign zero = (count == 0);
```
Do NOT put zero assignment inside any always block.

## Output Format
Generate ONLY the Verilog code. No explanations.
Start with `module` and end with `endmodule`.
"""

        return prompt

    def _extract_verilog(self, response: str) -> Optional[str]:
        """Extract Verilog code from LLM response (with truncation handling)"""

        patterns = [
            r'```verilog\n(.*?)```',
            r'```v\n(.*?)```',
            r'```\n(.*?)```',
            r'(module\s+.*?endmodule)',
        ]

        for pattern in patterns:
            match = re.search(pattern, response, re.DOTALL | re.IGNORECASE)
            if match:
                code = match.group(1).strip()
                if 'module' in code and 'endmodule' in code:
                    return code

        if 'module' in response and 'endmodule' in response:
            return response.strip()

        # üîß Êñ∞Â¢ûÔºöÂ§ÑÁêÜÊà™Êñ≠ÊÉÖÂÜµ - Âº∫Âà∂Ë°•ÂÖ®
        if 'module' in response and 'endmodule' not in response:
            print(f"‚ö†Ô∏è Verilog code truncated (missing endmodule), attempting force complete...")

            code = response.strip()
            # ÁßªÈô§ markdown Ê†áËÆ∞
            if code.endswith('```'):
                code = code[:-3].strip()

            # Ë°•ÂÖ® endcase
            case_count = len(re.findall(r'\bcase\b', code))
            endcase_count = code.count('endcase')
            while endcase_count < case_count:
                code += '\n            endcase'
                endcase_count += 1

            # Ë°•ÂÖ® end
            begin_count = code.count('begin')
            end_count = len(re.findall(r'\bend\b(?!\w)', code))
            while end_count < begin_count:
                code += '\n    end'
                end_count += 1

            # Ë°•ÂÖ® endmodule
            code += '\n\nendmodule'

            print(f"   ‚úÖ Force completed (added {begin_count - end_count + case_count - endcase_count + 1} closing statements)")
            return code

        return None

    def _validate_verilog(self, verilog_code: str, bitwidth: int, modes: List[str]) -> bool:
        """Validate generated Verilog code"""

        print(f"\nüîç Validating Verilog code...")

        checks = []

        # Check 1: Has module declaration
        has_module = 'module' in verilog_code and 'endmodule' in verilog_code
        checks.append(('Module structure', has_module))

        # Check 2: Has required inputs
        required_inputs = ['clk', 'rst_n', 'enable', 'load', 'mode']
        has_inputs = all(inp in verilog_code for inp in required_inputs)
        checks.append(('Required inputs', has_inputs))

        # Check 3: Has required outputs
        required_outputs = ['count', 'overflow', 'zero']
        has_outputs = all(out in verilog_code for out in required_outputs)
        checks.append(('Required outputs', has_outputs))

        # Check 4: Has always block
        has_always = 'always' in verilog_code
        checks.append(('Always block', has_always))

        # Check 5: Has case or if for mode handling
        has_mode_logic = 'case' in verilog_code or ('mode' in verilog_code and 'if' in verilog_code)
        checks.append(('Mode handling', has_mode_logic))

        # Print validation results
        all_passed = True
        for check_name, passed in checks:
            status = "‚úÖ" if passed else "‚ùå"
            print(f"   {status} {check_name}")
            if not passed:
                all_passed = False

        return all_passed

    def _save_counter(self, verilog_code: str, module_name: str, bitwidth: int, modes: List[str]) -> Path:
        """Save Counter to file"""

        timestamp = datetime.now().strftime("%Y%m%d_%H%M%S")
        filename = f"{module_name}_{timestamp}.v"

        modes_str = ', '.join(modes).upper()
        header = f"""//==============================================================================
// Counter Design - Design Under Test (DUT)
//
// Project: LLM-based Hardware Verification Pipeline
// Authors: Rolf Drechsler, Qian Liu
// Paper: https://arxiv.org/abs/2512.17814
//
// Generated by: counter_generator.py
// LLM Provider: {self.llm_provider}
// Generated at: {timestamp}
// Bitwidth: {bitwidth}
// Modes: {modes_str}
//
// Features:
//   - Synchronous reset (active low)
//   - Preset/Load capability
//   - Enable control
//   - Overflow and Zero flags
//==============================================================================

"""

        full_code = header + verilog_code

        counter_path = self.output_dir / filename
        with open(counter_path, 'w', encoding='utf-8') as f:
            f.write(full_code)

        # Save metadata
        metadata = {
            'module_name': module_name,
            'module_type': 'counter',
            'bitwidth': bitwidth,
            'modes': modes,
            'llm_provider': self.llm_provider,
            'timestamp': timestamp,
            'filepath': str(counter_path),
        }

        metadata_path = self.output_dir / f"{module_name}_{bitwidth}bit_metadata.json"
        with open(metadata_path, 'w', encoding='utf-8') as f:
            json.dump(metadata, f, indent=2)

        print(f"   üíæ Metadata saved: {metadata_path}")

        return counter_path


def main():
    """Main entry point"""
    parser = argparse.ArgumentParser(
        description='Generate Counter Verilog design using LLM',
        formatter_class=argparse.RawDescriptionHelpFormatter,
        epilog='''
Examples:
  # Generate 16-bit counter using Groq (default)
  python counter_generator.py

  # Use specific LLM provider
  python counter_generator.py --llm deepseek

  # Custom bitwidth
  python counter_generator.py --bitwidth 32

  # Specify output directory
  python counter_generator.py --output output/dut/
        '''
    )

    parser.add_argument('--llm', default='groq',
                       help='LLM provider (groq, deepseek, openai, claude, gemini)')
    parser.add_argument('--bitwidth', type=int, default=16,
                       help='Counter bitwidth (default: 16)')
    parser.add_argument('--output', help='Output directory')
    parser.add_argument('--project-root', help='Project root directory')
    parser.add_argument('--module-name', default='counter', help='Verilog module name')
    parser.add_argument('--no-debug', action='store_true', help='Disable debug output')

    args = parser.parse_args()

    print("=" * 80)
    print("üîß Counter Generator")
    print("=" * 80)

    generator = CounterGenerator(
        llm_provider=args.llm,
        output_dir=args.output,
        project_root=args.project_root,
        debug=not args.no_debug
    )

    counter_path = generator.generate_counter(
        bitwidth=args.bitwidth,
        module_name=args.module_name
    )

    if counter_path:
        print("\n" + "=" * 80)
        print("‚úÖ Counter Generation Complete")
        print("=" * 80)
        print(f"\nüìÅ Counter file: {counter_path}")
        return 0
    else:
        print("\n" + "=" * 80)
        print("‚ùå Counter Generation Failed")
        print("=" * 80)
        return 1


if __name__ == "__main__":
    import sys
    sys.exit(main())