m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vproblem2
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1738435612
!i10b 1
!s100 FA34bTgP`X1PgMYXMES`j0
II[zlWV<d[6VdM`eGLQOWS3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 problem2_sv_unit
S1
Z3 dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulations
w1738435306
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Modules/problem2.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Modules/problem2.sv
L0 5
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1738435612.000000
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Modules/problem2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Modules/problem2.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vproblem2_tb
R0
R1
!i10b 1
!s100 =]ZOcZE[f:dE12HIF4@`F3
IcYQ]C75V_P48m^hiz@eRd0
R2
!s105 problem2_tb_sv_unit
S1
R3
w1738435605
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulations/problem2_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulations/problem2_tb.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulations/problem2_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulations/problem2_tb.sv|
!i113 1
R6
R7
