// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\NCO\Subsystem.v
// Created: 2023-09-14 19:11:18
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1
// Target subsystem base rate: 1
// 
// 
// Clock Enable  Sample Time
// -- -------------------------------------------------------------
// ce_out        1
// -- -------------------------------------------------------------
// 
// 
// Output Signal                 Clock Enable  Sample Time
// -- -------------------------------------------------------------
// Out1                          ce_out        1
// Out2                          ce_out        1
// -- -------------------------------------------------------------
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Subsystem
// Source Path: NCO/Subsystem
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Subsystem
          (clk,
           reset,
           clk_enable,
           In1,
           In2,
           ce_out,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   clk_enable;
  input   [15:0] In1;  // uint16
  input   In2;
  output  ce_out;
  output  signed [15:0] Out1;  // sfix16_En13
  output  Out2;


  wire signed [15:0] NCO_out1;  // sfix16_En14
  wire NCO_out2;
  wire signed [15:0] Discrete_FIR_Filter_out1;  // sfix16_En13
  wire Discrete_FIR_Filter_out2;


  NCO u_NCO (.clk(clk),
             .reset(reset),
             .enb(clk_enable),
             .inc(In1),  // uint16
             .validIn(In2),
             .sine(NCO_out1),  // sfix16_En14
             .validOut(NCO_out2)
             );

  Discrete_FIR_Filter u_Discrete_FIR_Filter (.clk(clk),
                                             .reset(reset),
                                             .enb(clk_enable),
                                             .dataIn(NCO_out1),  // sfix16_En14
                                             .validIn(NCO_out2),
                                             .dataOut(Discrete_FIR_Filter_out1),  // sfix16_En13
                                             .validOut(Discrete_FIR_Filter_out2)
                                             );

  assign Out1 = Discrete_FIR_Filter_out1;

  assign Out2 = Discrete_FIR_Filter_out2;

  assign ce_out = clk_enable;

endmodule  // Subsystem

