{"Source Block": ["oh/elink/dv/elink_e16_model.v@4347:4365@HdlStmProcess", "       byte0_inc0     <= 1'b0;\n     else if(start_new_read)\n       byte0_inc0     <= next_inc0_match;\n   \n   //# reference destination address and controls\n   always @(posedge txo_lclk)\n     if(start_new_read)\n       begin\n\t  ref_ctrlmode[3:0]   <= next_ctrlmode[3:0];\n\t  ref_dstaddr[AW-1:0] <= next_dstaddr[AW-1:0];\n\t  ref_datamode[1:0]   <= next_datamode[1:0];\n\t  ref_write           <= next_write;\n\t  ref_access          <= next_access;\n       end\n\n   //# transaction type (double write should be known in advance for burst determination)\n//   assign single_write = ref_access  & ref_write  & ~(&(ref_datamode[1:0]));\n   assign single_write = 1'b0; // No special treatment for single write\n   assign double_write = next_access & next_write &  (&(next_datamode[1:0]));\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[4352, "   always @(posedge txo_lclk)\n"], [4353, "     if(start_new_read)\n"], [4354, "       begin\n"], [4355, "\t  ref_ctrlmode[3:0]   <= next_ctrlmode[3:0];\n"], [4356, "\t  ref_dstaddr[AW-1:0] <= next_dstaddr[AW-1:0];\n"], [4357, "\t  ref_datamode[1:0]   <= next_datamode[1:0];\n"], [4358, "\t  ref_write           <= next_write;\n"], [4359, "\t  ref_access          <= next_access;\n"], [4360, "       end\n"]], "Add": []}}