INFO:CycloneVPLL:Creating CycloneVPLL, speedgrade -C6.
INFO:CycloneVPLL:Registering Single Ended ClkIn of 50.00MHz.
INFO:CycloneVPLL:Creating ClkOut0 sys of 50.00MHz (+-10000.00ppm).
INFO:CycloneVPLL:Creating ClkOut1 sys_ps of 50.00MHz (+-10000.00ppm).
INFO:CycloneVPLL:Creating ClkOut2 vga of 25.18MHz (+-10000.00ppm).
INFO:SoC:        __   _ __      _  __
INFO:SoC:       / /  (_) /____ | |/_/
INFO:SoC:      / /__/ / __/ -_)>  <
INFO:SoC:     /____/_/\__/\__/_/|_|
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2026-01-02 01:12:51)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : 5CSEMA5F31C6.
INFO:SoC:System clock: 50.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoCBusHandler:Adding reserved Bus Regions...
INFO:SoCBusHandler:Bus Handler created.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, little Ordering (Up to 32 Locations).
INFO:SoCCSRHandler:Adding reserved CSRs...
INFO:SoCCSRHandler:CSR Handler created.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to 32 Locations).
INFO:SoCIRQHandler:Adding reserved IRQs...
INFO:SoCIRQHandler:IRQ Handler created.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Initial SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, little Ordering (Up to 32 Locations).
INFO:SoC:IRQ Handler (up to 32 Locations).
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Controller ctrl added.
INFO:SoC:CPU hps added.
INFO:SoC:CPU hps adding IO Region 0 at 0x40000000 (Size: 0x40000000).
INFO:SoCBusHandler:io0 Region added at Origin: 0x40000000, Size: 0x40000000, Mode:  RW, Cached: False, Linker: False.
INFO:SoC:CPU hps overriding sram mapping from 0x01000000 to 0x00000000.
INFO:SoC:CPU hps overriding rom mapping from 0x00000000 to 0xffff0000.
INFO:SoC:CPU hps setting reset address to 0xffff0000.
INFO:SoC:CPU hps adding Bus Master(s).
INFO:SoCBusHandler:cpu_bus0 Bus adapted from AXI 32-bit to Wishbone 32-bit.
INFO:SoCBusHandler:cpu_bus0 added as Bus Master.
INFO:SoC:CPU hps adding Interrupt(s).
INFO:SoCBusHandler:sram Region added at Origin: 0x00000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCBusHandler:sram added as Bus Slave.
INFO:SoC:RAM sram added Origin: 0x00000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCIRQHandler:uart IRQ allocated at Location 0.
INFO:SoCIRQHandler:timer0 IRQ allocated at Location 1.
INFO:SoCBusHandler:gpu_index added as Bus Master.
INFO:SoCBusHandler:gpu_vertex added as Bus Master.
INFO:SoCBusHandler:gpu_depthstencil added as Bus Master.
INFO:SoCBusHandler:gpu_color added as Bus Master.
Traceback (most recent call last):
  File "/usr/lib/python3.10/runpy.py", line 196, in _run_module_as_main
    return _run_code(code, main_globals, None,
  File "/usr/lib/python3.10/runpy.py", line 86, in _run_code
    exec(code, run_globals)
  File "/home/kuba/Desktop/FPGA/praca/gpu/litex/platforms/de1soc/gpu.py", line 175, in <module>
    main()
  File "/home/kuba/Desktop/FPGA/praca/gpu/litex/platforms/de1soc/gpu.py", line 167, in main
    builder.build(**parser.toolchain_argdict)
  File "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.10/site-packages/litex/soc/integration/builder.py", line 371, in build
    new_variables_contents = self._get_variables_contents()
  File "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.10/site-packages/litex/soc/integration/builder.py", line 185, in _get_variables_contents
    for k, v in export.get_cpu_mak(self.soc.cpu, self.compile_software):
  File "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.10/site-packages/litex/soc/integration/export.py", line 93, in get_cpu_mak
    selected_triple = select_triple(triple)
  File "/home/kuba/Desktop/FPGA/praca/.venv/lib/python3.10/site-packages/litex/soc/integration/export.py", line 91, in select_triple
    raise OSError(msg)
OSError: Unable to find any of the cross compilation toolchains:
- arm-none-eabi
