
                         Lattice Mapping Report File

Design:  clk_divider
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Mon Sep  8 23:26:44 2025

Design Information
------------------

Command line:   map -i lab2_ll_two_displays_impl_1_syn.udb -o
     lab2_ll_two_displays_impl_1_map.udb -mp lab2_ll_two_displays_impl_1.mrp
     -hierrpt -gui -msgset C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll
     _two_displays/fpga/radiant_project/lab2_ll_two_displays/promote.xml

Design Summary
--------------

   Number of slice registers:  33 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           120 out of  5280 (2%)
      Number of logic LUT4s:              52
      Number of ripple logic:             34 (68 LUT4s)
   Number of IO sites used:   35 out of 39 (90%)
      Number of IO sites used for general PIO: 35
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 35 out of 36 (97%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 35 out of 39 (90%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 18 loads, 18 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  0
   Number of LSRs:  2
      Net n249: 17 loads, 17 SLICEs
      Net n248: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 33 loads
      Net divisor_shifted_0__N_96: 32 loads
      Net n249: 17 loads
      Net counter[0]: 2 loads
      Net counter[24]: 2 loads
      Net counter[26]: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net counter[28]: 2 loads
      Net counter[29]: 2 loads
      Net counter[30]: 2 loads
      Net counter[31]: 2 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_div             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[31]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[30]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[29]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[28]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[27]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[26]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[25]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[24]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[23]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[22]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[21]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[20]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[19]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[18]         | INPUT     |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[17]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[16]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[15]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[14]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[13]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[12]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[11]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[10]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[9]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[8]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[7]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[6]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[5]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[4]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[3]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[2]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[1]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| divisor[0]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 63 MB
Checksum -- map: 721c1be5a49ee266a4d0798bf25476b4f34880cf


                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
