724 11.1 0.4 0:44.56
724 5.6 0.4 0:44.61
724 5.9 0.4 0:44.64
724 5.6 0.4 0:44.68
724 4.8 0.4 0:44.73
724 0.0 0.4 0:44.76
724 11.1 0.4 0:44.82
724 5.6 0.4 0:44.85
724 5.0 0.4 0:44.89
724 5.6 0.4 0:44.93
724 11.1 0.4 0:44.99
724 0.0 0.4 0:45.02
724 11.8 0.4 0:45.07
724 5.6 0.4 0:45.12
724 5.6 0.4 0:45.15
724 5.6 0.4 0:45.20
724 5.6 0.4 0:45.24
724 4.3 0.4 0:45.28
724 5.6 0.4 0:45.32
724 5.0 0.4 0:45.36
724 0.0 0.4 0:45.40
724 5.6 0.4 0:45.45
724 5.9 0.4 0:45.50
724 5.3 0.4 0:45.54
724 0.0 0.4 0:45.58
724 5.6 0.4 0:45.63
724 0.0 0.4 0:45.66
724 0.0 0.4 0:45.70
724 0.0 0.4 0:45.75
724 0.0 0.4 0:45.80
724 11.1 0.4 0:45.82
KiB 1531724 avail Mem
724 0.0 0.4 0:45.88
724 5.6 0.4 0:45.92
724 5.6 0.4 0:45.97
724 0.0 0.4 0:46.01
724 5.6 0.4 0:46.05
724 5.6 0.4 0:46.09
724 5.6 0.4 0:46.13
724 11.1 0.4 0:46.18
724 11.1 0.4 0:46.22
KiB 1531724 avail Mem
724 4.5 0.4 0:46.30
724 11.1 0.4 0:46.34
724 0.0 0.4 0:46.37
724 4.5 0.4 0:46.41
724 11.1 0.4 0:46.46
724 5.6 0.4 0:46.50
724 4.8 0.4 0:46.54
724 5.6 0.4 0:46.58
724 0.0 0.4 0:46.62
724 0.0 0.4 0:46.65
724 5.6 0.4 0:46.69
724 5.6 0.4 0:46.73
724 0.0 0.4 0:46.76
724 5.6 0.4 0:46.80
724 5.9 0.4 0:46.84
724 5.6 0.4 0:46.88
724 5.6 0.4 0:46.92
724 11.1 0.4 0:46.97
724 5.6 0.4 0:47.01
724 11.1 0.4 0:47.05
724 5.6 0.4 0:47.08
724 5.6 0.4 0:47.13
724 9.5 0.4 0:47.17
724 0.0 0.4 0:47.20
724 0.0 0.4 0:47.23
724 4.8 0.4 0:47.28
724 5.6 0.4 0:47.32
724 5.3 0.4 0:47.36
724 5.6 0.4 0:47.40
724 0.0 0.4 0:47.43
724 5.6 0.4 0:47.47
724 5.6 0.4 0:47.50
724 5.6 0.4 0:47.54
724 5.6 0.4 0:47.58
724 5.3 0.4 0:47.62
724 11.1 0.4 0:47.66
724 0.0 0.4 0:47.70
724 0.0 0.4 0:47.71
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
17245 15.8 0.2 0:00.03
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
KiB used, 292284 buff/cache
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
724 0.0 0.4 0:47.72
