
#####==========stderr_mid==========#####:
clang version 3.5.0 (tags/RELEASE_350/final)
Target: dsp
Thread model: posix
 "D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\clang.exe" -cc1 -triple dsp -emit-llvm -disable-free -main-file-name loopmain.c -mrelocation-model static -mdisable-fp-elim -fmath-errno -no-integrated-as -mconstructor-aliases -v -dwarf-column-info -coverage-file "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test\\./testcase_8slots/loopmain.ll" -resource-dir "D:\\ppp\\lee_han-dsp_compiler-master\\dsp_compiler_old\\build-x64\\Debug\\bin\\..\\lib\\clang\\3.5.0" -I ./include -O1 -fno-dwarf-directory-asm -fdebug-compilation-dir "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test" -ferror-limit 19 -fmessage-length 0 -mstackrealign -fobjc-runtime=gcc -fdiagnostics-show-option -o ./testcase_8slots/loopmain.ll -x c ./testcase_8slots/loopmain.c
clang -cc1 version 3.5.0 based upon LLVM 3.5.0svn default target x86_64-pc-windows-msvc
ignoring nonexistent directory "/usr/local/include"
ignoring nonexistent directory "/usr/include"
#include "..." search starts here:
#include <...> search starts here:
 ./include
 D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\..\lib\clang\3.5.0\include
End of search list.
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=400, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg7<def> = MovGR %ZERO, 1; CPURegs:%vreg7
	ST %vreg7, <fi#0>, 4; mem:ST4[%arrayidx](tbaa=<badref>) CPURegs:%vreg7
	ST %vreg7, <fi#0>, 0; mem:ST4[%arrayidx1](tbaa=<badref>) CPURegs:%vreg7
	%vreg6<def> = MovGR %ZERO, 2; CPURegs:%vreg6
	%vreg1<def> = LEA <fi#0>, 0; CPURegs:%vreg1
	%vreg0<def> = COPY %vreg1; CPURegs:%vreg0,%vreg1
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#0 BB#1
	%vreg2<def> = PHI %vreg6, <BB#0>, %vreg3, <BB#1>; CPURegs:%vreg2,%vreg6,%vreg3
	%vreg9<def> = MovGR %ZERO, 2; CPURegs:%vreg9
	%vreg10<def> = SHL %vreg2, %vreg9<kill>; CPURegs:%vreg10,%vreg2,%vreg9
	%vreg11<def> = LEA <fi#0>, 0; CPURegs:%vreg11
	%vreg12<def> = ADDu %vreg11<kill>, %vreg10<kill>; CPURegs:%vreg12,%vreg11,%vreg10
	%vreg13<def> = LD %vreg12, -4; mem:LD4[%arrayidx2](tbaa=<badref>) CPURegs:%vreg13,%vreg12
	%vreg14<def> = LD %vreg12, -8; mem:LD4[%arrayidx4](tbaa=<badref>) CPURegs:%vreg14,%vreg12
	%vreg15<def> = ADDu %vreg14<kill>, %vreg13<kill>; CPURegs:%vreg15,%vreg14,%vreg13
	ST %vreg15<kill>, %vreg12, 0; mem:ST4[%arrayidx5](tbaa=<badref>) CPURegs:%vreg15,%vreg12
	%vreg8<def> = MovGR %ZERO, 1; CPURegs:%vreg8
	%vreg3<def> = ADDiu %vreg2, 1; CPURegs:%vreg3,%vreg2
	%vreg16<def> = NEQI %vreg3, 100; CPURegs:%vreg16,%vreg3
	JC %vreg16<kill>, <BB#1>; CPURegs:%vreg16
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#1(124)

BB#2: derived from LLVM BB %for.body9
    Predecessors according to CFG: BB#1 BB#2
	%vreg4<def> = PHI %vreg8, <BB#1>, %vreg5, <BB#2>; CPURegs:%vreg4,%vreg8,%vreg5
	%vreg17<def> = MovGR %ZERO, 2; CPURegs:%vreg17
	%vreg18<def> = SHL %vreg4, %vreg17<kill>; CPURegs:%vreg18,%vreg4,%vreg17
	%vreg19<def> = MovIGH %ZERO, <ga:@ExArray>[TF=3]; CPURegs:%vreg19
	%vreg20<def,tied1> = MovIGL %vreg19<tied0>, <ga:@ExArray>[TF=4]; CPURegs:%vreg20,%vreg19
	%vreg21<def> = ADDu %vreg20<kill>, %vreg18<kill>; CPURegs:%vreg21,%vreg20,%vreg18
	%vreg22<def> = LD %vreg21, -4; mem:LD4[%arrayidx11](tbaa=<badref>) CPURegs:%vreg22,%vreg21
	%vreg23<def> = MovGR %ZERO, 1; CPURegs:%vreg23
	%vreg24<def> = SHL %vreg22<kill>, %vreg23<kill>; CPURegs:%vreg24,%vreg22,%vreg23
	ST %vreg24<kill>, %vreg21, 0; mem:ST4[%arrayidx12](tbaa=<badref>) CPURegs:%vreg24,%vreg21
	%vreg5<def> = ADDiu %vreg4, 1; CPURegs:%vreg5,%vreg4
	%vreg25<def> = NEQI %vreg5, 100; CPURegs:%vreg25,%vreg5
	JC %vreg25<kill>, <BB#2>; CPURegs:%vreg25
	Jmp <BB#3>
    Successors according to CFG: BB#3(4) BB#2(124)

BB#3: derived from LLVM BB %for.end15
    Predecessors according to CFG: BB#2
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%vreg26<def> = MovGR %ZERO, 100; CPURegs:%vreg26
	%A0<def> = COPY %vreg1; CPURegs:%vreg1
	%A1<def> = COPY %vreg26; CPURegs:%vreg26
	CALL <ga:@add>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg27<def> = COPY %V0; CPURegs:%vreg27
	%vreg28<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg28
	%vreg29<def,tied1> = MovIGL %vreg28<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg29,%vreg28
	ST %vreg27, %vreg29<kill>, 0; mem:ST4[@sum](tbaa=<badref>) CPURegs:%vreg27,%vreg29
	%V0<def> = COPY %vreg27; CPURegs:%vreg27
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=400, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg7<def> = MovGR %ZERO, 1; CPURegs:%vreg7
	ST %vreg7, <fi#0>, 4; mem:ST4[%arrayidx](tbaa=<badref>) CPURegs:%vreg7
	ST %vreg7, <fi#0>, 0; mem:ST4[%arrayidx1](tbaa=<badref>) CPURegs:%vreg7
	%vreg6<def> = MovGR %ZERO, 2; CPURegs:%vreg6
	%vreg1<def> = LEA <fi#0>, 0; CPURegs:%vreg1
	%vreg0<def> = COPY %vreg1; CPURegs:%vreg0,%vreg1
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#0 BB#1
	%vreg2<def> = PHI %vreg6, <BB#0>, %vreg3, <BB#1>; CPURegs:%vreg2,%vreg6,%vreg3
	%vreg9<def> = MovGR %ZERO, 2; CPURegs:%vreg9
	%vreg10<def> = SHL %vreg2, %vreg9<kill>; CPURegs:%vreg10,%vreg2,%vreg9
	%vreg11<def> = LEA <fi#0>, 0; CPURegs:%vreg11
	%vreg12<def> = ADDu %vreg11<kill>, %vreg10<kill>; CPURegs:%vreg12,%vreg11,%vreg10
	%vreg13<def> = LD %vreg12, -4; mem:LD4[%arrayidx2](tbaa=<badref>) CPURegs:%vreg13,%vreg12
	%vreg14<def> = LD %vreg12, -8; mem:LD4[%arrayidx4](tbaa=<badref>) CPURegs:%vreg14,%vreg12
	%vreg15<def> = ADDu %vreg14<kill>, %vreg13<kill>; CPURegs:%vreg15,%vreg14,%vreg13
	ST %vreg15<kill>, %vreg12, 0; mem:ST4[%arrayidx5](tbaa=<badref>) CPURegs:%vreg15,%vreg12
	%vreg8<def> = MovGR %ZERO, 1; CPURegs:%vreg8
	%vreg3<def> = ADDiu %vreg2, 1; CPURegs:%vreg3,%vreg2
	%vreg16<def> = NEQI %vreg3, 100; CPURegs:%vreg16,%vreg3
	JC %vreg16<kill>, <BB#1>; CPURegs:%vreg16
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#1(124)

BB#2: derived from LLVM BB %for.body9
    Predecessors according to CFG: BB#1 BB#2
	%vreg4<def> = PHI %vreg8, <BB#1>, %vreg5, <BB#2>; CPURegs:%vreg4,%vreg8,%vreg5
	%vreg17<def> = MovGR %ZERO, 2; CPURegs:%vreg17
	%vreg18<def> = SHL %vreg4, %vreg17<kill>; CPURegs:%vreg18,%vreg4,%vreg17
	%vreg19<def> = MovIGH %ZERO, <ga:@ExArray>[TF=3]; CPURegs:%vreg19
	%vreg20<def,tied1> = MovIGL %vreg19<tied0>, <ga:@ExArray>[TF=4]; CPURegs:%vreg20,%vreg19
	%vreg21<def> = ADDu %vreg20<kill>, %vreg18<kill>; CPURegs:%vreg21,%vreg20,%vreg18
	%vreg22<def> = LD %vreg21, -4; mem:LD4[%arrayidx11](tbaa=<badref>) CPURegs:%vreg22,%vreg21
	%vreg23<def> = MovGR %ZERO, 1; CPURegs:%vreg23
	%vreg24<def> = SHL %vreg22<kill>, %vreg23<kill>; CPURegs:%vreg24,%vreg22,%vreg23
	ST %vreg24<kill>, %vreg21, 0; mem:ST4[%arrayidx12](tbaa=<badref>) CPURegs:%vreg24,%vreg21
	%vreg5<def> = ADDiu %vreg4, 1; CPURegs:%vreg5,%vreg4
	%vreg25<def> = NEQI %vreg5, 100; CPURegs:%vreg25,%vreg5
	JC %vreg25<kill>, <BB#2>; CPURegs:%vreg25
	Jmp <BB#3>
    Successors according to CFG: BB#3(4) BB#2(124)

BB#3: derived from LLVM BB %for.end15
    Predecessors according to CFG: BB#2
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%vreg26<def> = MovGR %ZERO, 100; CPURegs:%vreg26
	%A0<def> = COPY %vreg1; CPURegs:%vreg1
	%A1<def> = COPY %vreg26; CPURegs:%vreg26
	CALL <ga:@add>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg27<def> = COPY %V0; CPURegs:%vreg27
	%vreg28<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg28
	%vreg29<def,tied1> = MovIGL %vreg28<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg29,%vreg28
	ST %vreg27, %vreg29<kill>, 0; mem:ST4[@sum](tbaa=<badref>) CPURegs:%vreg27,%vreg29
	%V0<def> = COPY %vreg27; CPURegs:%vreg27
	RetLR %V0<imp-use>

# End machine code for function main.

