#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00C2B8B8 .scope module, "regisLeft" "regisLeft" 2 102;
 .timescale 0 0;
L_00C2F850 .functor OR 1, v005D01E8_0, L_005D0558, C4<0>, C4<0>;
v005D0298_0 .net *"_s1", 0 0, L_005D0558; 1 drivers
v005D02F0_0 .net "clear", 0 0, v005D0138_0; 1 drivers
v005D0348_0 .net "clk", 0 0, v005D0240_0; 1 drivers
v005D03A0_0 .net "data", 0 0, v005D01E8_0; 1 drivers
v005D03F8_0 .net "preset", 0 0, v005D0088_0; 1 drivers
RS_005A61CC/0/0 .resolv tri, L_005D05B0, L_005D0660, L_005D0768, L_005D0870;
RS_005A61CC/0/4 .resolv tri, L_005D0978, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A61CC .resolv tri, RS_005A61CC/0/0, RS_005A61CC/0/4, C4<zzzzz>, C4<zzzzz>;
v005D0450_0 .net8 "q", 4 0, RS_005A61CC; 5 drivers
RS_005A61E4/0/0 .resolv tri, L_005D0608, L_005D06B8, L_005D07C0, L_005D08C8;
RS_005A61E4/0/4 .resolv tri, L_005D09D0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A61E4 .resolv tri, RS_005A61E4/0/0, RS_005A61E4/0/4, C4<zzzzz>, C4<zzzzz>;
v005D04A8_0 .net8 "qnot", 4 0, RS_005A61E4; 5 drivers
v005D0500_0 .net "saida", 0 0, L_00C2F850; 1 drivers
L_005D0558 .part RS_005A61CC, 4, 1;
L_005D05B0 .part/pv v005CFF80_0, 0, 1, 5;
L_005D0608 .part/pv v005CFFD8_0, 0, 1, 5;
L_005D0660 .part/pv v005CFD70_0, 1, 1, 5;
L_005D06B8 .part/pv v005CFDC8_0, 1, 1, 5;
L_005D0710 .part RS_005A61CC, 0, 1;
L_005D0768 .part/pv v005A3C08_0, 2, 1, 5;
L_005D07C0 .part/pv v005CFC10_0, 2, 1, 5;
L_005D0818 .part RS_005A61CC, 1, 1;
L_005D0870 .part/pv v005A24E0_0, 3, 1, 5;
L_005D08C8 .part/pv v005A2538_0, 3, 1, 5;
L_005D0920 .part RS_005A61CC, 2, 1;
L_005D0978 .part/pv v00593CA8_0, 4, 1, 5;
L_005D09D0 .part/pv v00593E28_0, 4, 1, 5;
L_005D0A28 .part RS_005A61CC, 3, 1;
S_00C2BB60 .scope module, "teste0" "clock" 2 112, 2 48, S_00C2B8B8;
 .timescale 0 0;
v005D0240_0 .var "clk", 0 0;
S_00C2BBE8 .scope module, "teste1" "dat" 2 113, 2 60, S_00C2B8B8;
 .timescale 0 0;
v005D0190_0 .alias "clk", 0 0, v005D0348_0;
v005D01E8_0 .var "sinal", 0 0;
S_00C2B7A8 .scope module, "teste2" "limpar" 2 114, 2 75, S_00C2B8B8;
 .timescale 0 0;
v005D00E0_0 .alias "clk", 0 0, v005D0348_0;
v005D0138_0 .var "sinal", 0 0;
S_00C2BC70 .scope module, "teste3" "set" 2 115, 2 85, S_00C2B8B8;
 .timescale 0 0;
v005D0030_0 .alias "clk", 0 0, v005D0348_0;
v005D0088_0 .var "sinal", 0 0;
S_00C2BCF8 .scope module, "teste5" "dff" 2 117, 2 8, S_00C2B8B8;
 .timescale 0 0;
v005CFE20_0 .alias "clear", 0 0, v005D02F0_0;
v005CFE78_0 .alias "clk", 0 0, v005D0348_0;
v005CFED0_0 .alias "d", 0 0, v005D0500_0;
v005CFF28_0 .alias "preset", 0 0, v005D03F8_0;
v005CFF80_0 .var "q", 0 0;
v005CFFD8_0 .var "qnot", 0 0;
S_00C2BD80 .scope module, "teste6" "dff2" 2 118, 2 31, S_00C2B8B8;
 .timescale 0 0;
v005CFC68_0 .alias "clear", 0 0, v005D02F0_0;
v005CFCC0_0 .alias "clk", 0 0, v005D0348_0;
v005CFD18_0 .net "d", 0 0, L_005D0710; 1 drivers
v005CFD70_0 .var "q", 0 0;
v005CFDC8_0 .var "qnot", 0 0;
S_00C2BE08 .scope module, "teste7" "dff2" 2 119, 2 31, S_00C2B8B8;
 .timescale 0 0;
v005A2590_0 .alias "clear", 0 0, v005D02F0_0;
v005A3B58_0 .alias "clk", 0 0, v005D0348_0;
v005A3BB0_0 .net "d", 0 0, L_005D0818; 1 drivers
v005A3C08_0 .var "q", 0 0;
v005CFC10_0 .var "qnot", 0 0;
S_00C2BE90 .scope module, "teste8" "dff2" 2 120, 2 31, S_00C2B8B8;
 .timescale 0 0;
v00599798_0 .alias "clear", 0 0, v005D02F0_0;
v005997F0_0 .alias "clk", 0 0, v005D0348_0;
v00599848_0 .net "d", 0 0, L_005D0920; 1 drivers
v005A24E0_0 .var "q", 0 0;
v005A2538_0 .var "qnot", 0 0;
S_00C2B830 .scope module, "teste9" "dff2" 2 121, 2 31, S_00C2B8B8;
 .timescale 0 0;
v00C2CB70_0 .alias "clear", 0 0, v005D02F0_0;
v00C2CC30_0 .alias "clk", 0 0, v005D0348_0;
v00C2CD50_0 .net "d", 0 0, L_005D0A28; 1 drivers
v00593CA8_0 .var "q", 0 0;
v00593E28_0 .var "qnot", 0 0;
E_00591380 .event posedge, v00C2CC30_0;
    .scope S_00C2BB60;
T_0 ;
    %set/v v005D0240_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00C2BB60;
T_1 ;
    %delay 6, 0;
    %load/v 8, v005D0240_0, 1;
    %inv 8, 1;
    %set/v v005D0240_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00C2BBE8;
T_2 ;
    %wait E_00591380;
    %set/v v005D01E8_0, 0, 1;
    %delay 18, 0;
    %set/v v005D01E8_0, 1, 1;
    %delay 12, 0;
    %set/v v005D01E8_0, 0, 1;
    %delay 96, 0;
    %set/v v005D01E8_0, 1, 1;
    %delay 12, 0;
    %set/v v005D01E8_0, 0, 1;
    %delay 96, 0;
    %set/v v005D01E8_0, 1, 1;
    %delay 12, 0;
    %set/v v005D01E8_0, 0, 1;
    %delay 96, 0;
    %set/v v005D01E8_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00C2B7A8;
T_3 ;
    %set/v v005D0138_0, 0, 1;
    %delay 12, 0;
    %set/v v005D0138_0, 1, 1;
    %delay 300, 0;
    %set/v v005D0138_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00C2BC70;
T_4 ;
    %set/v v005D0088_0, 1, 1;
    %delay 12, 0;
    %set/v v005D0088_0, 0, 1;
    %delay 12, 0;
    %set/v v005D0088_0, 1, 1;
    %delay 96, 0;
    %set/v v005D0088_0, 0, 1;
    %delay 12, 0;
    %set/v v005D0088_0, 1, 1;
    %delay 96, 0;
    %set/v v005D0088_0, 0, 1;
    %delay 12, 0;
    %set/v v005D0088_0, 1, 1;
    %delay 96, 0;
    %set/v v005D0088_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00C2BCF8;
T_5 ;
    %wait E_00591380;
    %load/v 8, v005CFE20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFF80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFFD8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005CFF28_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFF80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFFD8_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005CFED0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFF80_0, 0, 8;
    %load/v 8, v005CFED0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFFD8_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00C2BD80;
T_6 ;
    %wait E_00591380;
    %load/v 8, v005CFC68_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFD70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFDC8_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005CFD18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFD70_0, 0, 8;
    %load/v 8, v005CFD18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFDC8_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00C2BE08;
T_7 ;
    %wait E_00591380;
    %load/v 8, v005A2590_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3C08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFC10_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005A3BB0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3C08_0, 0, 8;
    %load/v 8, v005A3BB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CFC10_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00C2BE90;
T_8 ;
    %wait E_00591380;
    %load/v 8, v00599798_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A24E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2538_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00599848_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A24E0_0, 0, 8;
    %load/v 8, v00599848_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2538_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00C2B830;
T_9 ;
    %wait E_00591380;
    %load/v 8, v00C2CB70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00593CA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00593E28_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00C2CD50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00593CA8_0, 0, 8;
    %load/v 8, v00C2CD50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00593E28_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00C2B8B8;
T_10 ;
    %vpi_call 2 125 "$display", "Exercicio 03";
    %vpi_call 2 126 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 127 "$display", "\012Registrador de deslocamento circular para a direita\012";
    %vpi_call 2 128 "$monitor", "Estagio1 = %b  Estagio2 = %b  Estagio3 = %b  Estagio4 = %b  Estagio5 = %b", &PV<v005D0450_0, 0, 1>, &PV<v005D0450_0, 1, 1>, &PV<v005D0450_0, 2, 1>, &PV<v005D0450_0, 3, 1>, &PV<v005D0450_0, 4, 1>;
    %vpi_call 2 129 "$dumpfile", "Exercicio3.vcd";
    %vpi_call 2 130 "$dumpvars", 2'sb01, v005D0348_0, v005D03A0_0, v005D02F0_0, v005D03F8_0;
    %delay 300, 0;
    %vpi_call 2 131 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercicio03.v";
