# RISC-V Single-Cycle Processor
![Block Diagram](riscv-single-cycle/results/BlockDiagram.png)

## ğŸ“ Project Overview
32-bit RISC-V processor implementing RV32I ISA, developed for IEEE Digital Electronics Design Workshop. Features:
- Single-cycle Harvard architecture
- 7-stage pipeline (fetch â†’ writeback)
- FPGA verified on CycloneÂ® IV

## ğŸ“ Repository Structure
```
riscv-single-cycle/
â”œâ”€â”€ rtl/                   # Source files
â”‚   â”œâ”€â”€ core/             # Main processor components
â”‚   â”‚   â”œâ”€â”€ alu.v         # Arithmetic Logic Unit
â”‚   â”‚   â”œâ”€â”€ ALUDecoder.v
â”‚   â”‚   â”œâ”€â”€ MainDecoder.v
â”‚   â”‚   â”œâ”€â”€ ProgramCounter.v           # Program Counter
â”‚   â”‚   â””â”€â”€ NextPC.v            
â”‚   â”œâ”€â”€ memory/           # Memory components
â”‚   â”‚   â”œâ”€â”€ InstructionMemory.v   # Instruction Memory
â”‚   â”‚   â”œâ”€â”€ RegisterFile.v 
â”‚   â”‚   â””â”€â”€ DataMemory.v    # Data Memory
â”‚   â””â”€â”€ top/              # Top-level modules
â”‚       â”œâ”€â”€ SingleCycleCPU.v  # Main CPU top-level
â”‚       â”œâ”€â”€ SignExtend.v   # Sign Extension unit
â”‚       â””â”€â”€ Mux2.v         # 2-to-1 Multiplexer
â”œâ”€â”€ testbenches/          # Verification
â”‚   â”œâ”€â”€ SingleCycleCPU_tb.v
â”‚   â””â”€â”€ test_programs/    # Assembly tests
â”‚       â””â”€â”€ program.hex # Test program
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ RV-32I.pdf        # IEEE workshop report
â”œâ”€â”€ results/             # Simulation outputs
â”‚   â”œâ”€â”€ BlockDiagram.png          
â”‚   â”œâ”€â”€ PC.png          #Program Counter Simulation        
â”‚   â”œâ”€â”€ IntsMEM.png     #Instruction Memory Check      
â”‚   â”œâ”€â”€ SimulationResults.png      # GTKWave/VCD screenshot
â”‚   â”œâ”€â”€ Synthesis.png          #Synthesis Implementation
â”‚   â””â”€â”€ FPGAImplementation.png          #FPGA Implementation   
â””â”€â”€ README.md             # Project documentation
```

## ğŸ› ï¸ Installation & Simulation
```bash
# Clone repository
git clone https://github.com/a7med57/riscv-single-cycle.git
cd riscv-single-cycle

# Run testbench (Icarus Verilog example)
iverilog -o sim testbenches/SingleCycleCPU_tb.v rtl/core/*.v
vvp sim
```

## ğŸ“Š Results
| Metric          | Value       |
|-----------------|-------------|
| Max Frequency   | 50 MHz      |
| CPI             | 1           |
| FPGA Resources  | 1200 LUTs   |

![Fibonacci Simulation](riscv-single-cycle/results/SimulationResults.png)

