

================================================================
== Vitis HLS Report for 'B_IO_L2_in_boundary_x1'
================================================================
* Date:           Sat Sep  3 20:05:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.420 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43202|    43202|  0.144 ms|  0.144 ms|  43202|  43202|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_boundary_x1_loop_2     |     4224|     4224|        66|          -|          -|    64|        no|
        | + B_IO_L2_in_boundary_x1_loop_3    |       64|       64|         2|          -|          -|    32|        no|
        |- B_IO_L2_in_boundary_x1_loop_4     |    38976|    38976|      1218|          -|          -|    32|        no|
        | + B_IO_L2_in_boundary_x1_loop_5    |     1216|     1216|        19|          -|          -|    64|        no|
        |  ++ B_IO_L2_in_boundary_x1_loop_6  |       16|       16|         1|          -|          -|    16|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      158|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       29|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      121|     -|
|Register             |        -|      -|      345|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       29|      0|      345|      279|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_pong_V_U  |B_IO_L2_in_x0_local_B_pong_V  |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                              |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_979_fu_187_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_980_fu_213_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_981_fu_229_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln691_982_fu_263_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_163_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln7231_fu_197_p2      |         +|   0|  0|  18|          11|          11|
    |empty_2229_fu_247_p2      |         +|   0|  0|  18|          11|          11|
    |ap_block_state8           |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_743_fu_223_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_744_fu_207_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_745_fu_257_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_746_fu_269_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_181_p2      |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 158|          86|          65|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  49|          9|    1|          9|
    |ap_done                         |   9|          2|    1|          2|
    |c4_V_reg_108                    |   9|          2|    7|         14|
    |c5_V_5_reg_119                  |   9|          2|    6|         12|
    |c5_V_reg_130                    |   9|          2|    6|         12|
    |c6_V_reg_141                    |   9|          2|    7|         14|
    |c7_V_reg_152                    |   9|          2|    5|         10|
    |fifo_B_B_IO_L2_in_1_x115_blk_n  |   9|          2|    1|          2|
    |fifo_B_PE_0_1_x169_blk_n        |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 121|         25|   35|         77|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln691_979_reg_288        |    6|   0|    6|          0|
    |add_ln691_980_reg_301        |    6|   0|    6|          0|
    |add_ln691_981_reg_314        |    7|   0|    7|          0|
    |add_ln691_reg_275            |    7|   0|    7|          0|
    |ap_CS_fsm                    |    8|   0|    8|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |c4_V_reg_108                 |    7|   0|    7|          0|
    |c5_V_5_reg_119               |    6|   0|    6|          0|
    |c5_V_reg_130                 |    6|   0|    6|          0|
    |c6_V_reg_141                 |    7|   0|    7|          0|
    |c7_V_reg_152                 |    5|   0|    5|          0|
    |local_B_pong_V_addr_reg_293  |   11|   0|   11|          0|
    |local_B_pong_V_load_reg_327  |  256|   0|  256|          0|
    |tmp_497_cast_reg_280         |    6|   0|   11|          5|
    |zext_ln890_reg_306           |    6|   0|   11|          5|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  345|   0|  355|         10|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|fifo_B_B_IO_L2_in_1_x115_dout     |   in|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x115|       pointer|
|fifo_B_B_IO_L2_in_1_x115_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x115|       pointer|
|fifo_B_B_IO_L2_in_1_x115_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x115|       pointer|
|fifo_B_PE_0_1_x169_din            |  out|  256|     ap_fifo|        fifo_B_PE_0_1_x169|       pointer|
|fifo_B_PE_0_1_x169_full_n         |   in|    1|     ap_fifo|        fifo_B_PE_0_1_x169|       pointer|
|fifo_B_PE_0_1_x169_write          |  out|    1|     ap_fifo|        fifo_B_PE_0_1_x169|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 8 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_1_x169, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x115, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:7220]   --->   Operation 11 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln7220 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:7220]   --->   Operation 12 'specmemcore' 'specmemcore_ln7220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln7226 = br void" [./dut.cpp:7226]   --->   Operation 13 'br' 'br_ln7226' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c4_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 14 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c4_V, i7 1"   --->   Operation 15 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln7231 = trunc i7 %c4_V" [./dut.cpp:7231]   --->   Operation 16 'trunc' 'trunc_ln7231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_497_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln7231, i5 0"   --->   Operation 17 'bitconcatenate' 'tmp_497_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c4_V, i7 64"   --->   Operation 18 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln7226 = br i1 %icmp_ln890, void %.split8, void %.preheader.preheader" [./dut.cpp:7226]   --->   Operation 20 'br' 'br_ln7226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln7226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_294" [./dut.cpp:7226]   --->   Operation 21 'specloopname' 'specloopname_ln7226' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln7228 = br void" [./dut.cpp:7228]   --->   Operation 22 'br' 'br_ln7228' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 23 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c5_V_5 = phi i6 %add_ln691_979, void %.split6, i6 0, void %.split8"   --->   Operation 24 'phi' 'c5_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691_979 = add i6 %c5_V_5, i6 1"   --->   Operation 25 'add' 'add_ln691_979' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln7231 = zext i6 %c5_V_5" [./dut.cpp:7231]   --->   Operation 26 'zext' 'zext_ln7231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.73ns)   --->   "%add_ln7231 = add i11 %tmp_497_cast, i11 %zext_ln7231" [./dut.cpp:7231]   --->   Operation 27 'add' 'add_ln7231' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln7231_1 = zext i11 %add_ln7231" [./dut.cpp:7231]   --->   Operation 28 'zext' 'zext_ln7231_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i256 %local_B_pong_V, i64 0, i64 %zext_ln7231_1" [./dut.cpp:7231]   --->   Operation 29 'getelementptr' 'local_B_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln890_744 = icmp_eq  i6 %c5_V_5, i6 32"   --->   Operation 30 'icmp' 'icmp_ln890_744' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln7228 = br i1 %icmp_ln890_744, void %.split6, void" [./dut.cpp:7228]   --->   Operation 32 'br' 'br_ln7228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln890_744)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln7228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_380" [./dut.cpp:7228]   --->   Operation 34 'specloopname' 'specloopname_ln7228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x115" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (1.20ns)   --->   "%store_ln7231 = store i256 %tmp, i11 %local_B_pong_V_addr" [./dut.cpp:7231]   --->   Operation 36 'store' 'store_ln7231' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.70>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_980, void, i6 0, void %.preheader.preheader"   --->   Operation 38 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691_980 = add i6 %c5_V, i6 1"   --->   Operation 39 'add' 'add_ln691_980' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 40 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_743 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_743' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln7235 = br i1 %icmp_ln890_743, void %.split4, void" [./dut.cpp:7235]   --->   Operation 43 'br' 'br_ln7235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln7235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_506" [./dut.cpp:7235]   --->   Operation 44 'specloopname' 'specloopname_ln7235' <Predicate = (!icmp_ln890_743)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln7237 = br void" [./dut.cpp:7237]   --->   Operation 45 'br' 'br_ln7237' <Predicate = (!icmp_ln890_743)> <Delay = 0.38>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln7247 = ret" [./dut.cpp:7247]   --->   Operation 46 'ret' 'ret_ln7247' <Predicate = (icmp_ln890_743)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.93>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_981, void, i7 0, void %.split4"   --->   Operation 47 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_981 = add i7 %c6_V, i7 1"   --->   Operation 48 'add' 'add_ln691_981' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 49 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty, i5 0"   --->   Operation 50 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.73ns)   --->   "%empty_2229 = add i11 %tmp_cast, i11 %zext_ln890"   --->   Operation 51 'add' 'empty_2229' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_2229"   --->   Operation 52 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_5 = getelementptr i256 %local_B_pong_V, i64 0, i64 %p_cast"   --->   Operation 53 'getelementptr' 'local_B_pong_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.59ns)   --->   "%icmp_ln890_745 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 54 'icmp' 'icmp_ln890_745' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln7237 = br i1 %icmp_ln890_745, void %.split2, void" [./dut.cpp:7237]   --->   Operation 56 'br' 'br_ln7237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr_5"   --->   Operation 57 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_745)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 58 'br' 'br_ln0' <Predicate = (icmp_ln890_745)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln7237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_400" [./dut.cpp:7237]   --->   Operation 59 'specloopname' 'specloopname_ln7237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr_5"   --->   Operation 60 'load' 'local_B_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_7 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln7239 = br void" [./dut.cpp:7239]   --->   Operation 61 'br' 'br_ln7239' <Predicate = true> <Delay = 0.38>

State 8 <SV = 5> <Delay = 1.85>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_982, void %.split, i5 0, void %.split2"   --->   Operation 62 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_982 = add i5 %c7_V, i5 1"   --->   Operation 63 'add' 'add_ln691_982' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln890_746 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 64 'icmp' 'icmp_ln890_746' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln7239 = br i1 %icmp_ln890_746, void %.split, void" [./dut.cpp:7239]   --->   Operation 66 'br' 'br_ln7239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln7239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_375" [./dut.cpp:7239]   --->   Operation 67 'specloopname' 'specloopname_ln7239' <Predicate = (!icmp_ln890_746)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_0_1_x169, i256 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (!icmp_ln890_746)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln890_746)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln890_746)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_1_x115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_1_x169]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
local_B_pong_V        (alloca           ) [ 001111111]
specmemcore_ln7220    (specmemcore      ) [ 000000000]
br_ln7226             (br               ) [ 011110000]
c4_V                  (phi              ) [ 001000000]
add_ln691             (add              ) [ 011110000]
trunc_ln7231          (trunc            ) [ 000000000]
tmp_497_cast          (bitconcatenate   ) [ 000110000]
icmp_ln890            (icmp             ) [ 001110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7226             (br               ) [ 000000000]
specloopname_ln7226   (specloopname     ) [ 000000000]
br_ln7228             (br               ) [ 001110000]
br_ln890              (br               ) [ 001111111]
c5_V_5                (phi              ) [ 000100000]
add_ln691_979         (add              ) [ 001110000]
zext_ln7231           (zext             ) [ 000000000]
add_ln7231            (add              ) [ 000000000]
zext_ln7231_1         (zext             ) [ 000000000]
local_B_pong_V_addr   (getelementptr    ) [ 000010000]
icmp_ln890_744        (icmp             ) [ 001110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7228             (br               ) [ 000000000]
br_ln0                (br               ) [ 011110000]
specloopname_ln7228   (specloopname     ) [ 000000000]
tmp                   (read             ) [ 000000000]
store_ln7231          (store            ) [ 000000000]
br_ln0                (br               ) [ 001110000]
c5_V                  (phi              ) [ 000001000]
add_ln691_980         (add              ) [ 001001111]
zext_ln890            (zext             ) [ 000000111]
icmp_ln890_743        (icmp             ) [ 000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7235             (br               ) [ 000000000]
specloopname_ln7235   (specloopname     ) [ 000000000]
br_ln7237             (br               ) [ 000001111]
ret_ln7247            (ret              ) [ 000000000]
c6_V                  (phi              ) [ 000000100]
add_ln691_981         (add              ) [ 000001111]
empty                 (trunc            ) [ 000000000]
tmp_cast              (bitconcatenate   ) [ 000000000]
empty_2229            (add              ) [ 000000000]
p_cast                (zext             ) [ 000000000]
local_B_pong_V_addr_5 (getelementptr    ) [ 000000010]
icmp_ln890_745        (icmp             ) [ 000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7237             (br               ) [ 000000000]
br_ln0                (br               ) [ 001001111]
specloopname_ln7237   (specloopname     ) [ 000000000]
local_B_pong_V_load   (load             ) [ 000000001]
br_ln7239             (br               ) [ 000001111]
c7_V                  (phi              ) [ 000000001]
add_ln691_982         (add              ) [ 000001111]
icmp_ln890_746        (icmp             ) [ 000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7239             (br               ) [ 000000000]
specloopname_ln7239   (specloopname     ) [ 000000000]
write_ln174           (write            ) [ 000000000]
br_ln0                (br               ) [ 000001111]
br_ln0                (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_1_x115">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x115"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_PE_0_1_x169">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_x169"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_649"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1225"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_294"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_380"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_506"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_400"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_375"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="local_B_pong_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="256" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln174_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="0"/>
<pin id="81" dir="0" index="2" bw="256" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="local_B_pong_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="1"/>
<pin id="96" dir="0" index="4" bw="11" slack="0"/>
<pin id="97" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="256" slack="1"/>
<pin id="99" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln7231/4 local_B_pong_V_load/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="local_B_pong_V_addr_5_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_5/6 "/>
</bind>
</comp>

<comp id="108" class="1005" name="c4_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="1"/>
<pin id="110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="c4_V_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="c5_V_5_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="1"/>
<pin id="121" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_5 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="c5_V_5_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_5/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="c5_V_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="1"/>
<pin id="132" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="c5_V_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="c6_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="c6_V_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/6 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c7_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c7_V_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln691_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln7231_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7231/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_497_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_497_cast/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln890_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln691_979_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_979/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln7231_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7231/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln7231_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="1"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7231/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln7231_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7231_1/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln890_744_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_744/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln691_980_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_980/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln890_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln890_743_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_743/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln691_981_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_981/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="empty_2229_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="1"/>
<pin id="250" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_2229/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln890_745_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_745/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln691_982_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_982/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln890_746_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_746/8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln691_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_497_cast_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="1"/>
<pin id="282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_497_cast "/>
</bind>
</comp>

<comp id="288" class="1005" name="add_ln691_979_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_979 "/>
</bind>
</comp>

<comp id="293" class="1005" name="local_B_pong_V_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln691_980_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_980 "/>
</bind>
</comp>

<comp id="306" class="1005" name="zext_ln890_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="1"/>
<pin id="308" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln890 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln691_981_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_981 "/>
</bind>
</comp>

<comp id="319" class="1005" name="local_B_pong_V_addr_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="local_B_pong_V_load_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="256" slack="1"/>
<pin id="329" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_load "/>
</bind>
</comp>

<comp id="332" class="1005" name="add_ln691_982_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_982 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="100"><net_src comp="72" pin="2"/><net_sink comp="91" pin=4"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="112" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="112" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="112" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="123" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="123" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="211"><net_src comp="123" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="134" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="134" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="134" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="145" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="145" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="261"><net_src comp="145" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="156" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="156" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="163" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="283"><net_src comp="173" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="291"><net_src comp="187" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="296"><net_src comp="85" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="304"><net_src comp="213" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="309"><net_src comp="219" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="317"><net_src comp="229" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="322"><net_src comp="101" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="330"><net_src comp="91" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="335"><net_src comp="263" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_PE_0_1_x169 | {8 }
 - Input state : 
	Port: B_IO_L2_in_boundary_x1 : fifo_B_B_IO_L2_in_1_x115 | {4 }
  - Chain level:
	State 1
		specmemcore_ln7220 : 1
	State 2
		add_ln691 : 1
		trunc_ln7231 : 1
		tmp_497_cast : 2
		icmp_ln890 : 1
		br_ln7226 : 2
	State 3
		add_ln691_979 : 1
		zext_ln7231 : 1
		add_ln7231 : 2
		zext_ln7231_1 : 3
		local_B_pong_V_addr : 4
		icmp_ln890_744 : 1
		br_ln7228 : 2
	State 4
	State 5
		add_ln691_980 : 1
		zext_ln890 : 1
		icmp_ln890_743 : 1
		br_ln7235 : 2
	State 6
		add_ln691_981 : 1
		empty : 1
		tmp_cast : 2
		empty_2229 : 3
		p_cast : 4
		local_B_pong_V_addr_5 : 5
		icmp_ln890_745 : 1
		br_ln7237 : 2
		local_B_pong_V_load : 6
	State 7
	State 8
		add_ln691_982 : 1
		icmp_ln890_746 : 1
		br_ln7239 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_163    |    0    |    14   |
|          |   add_ln691_979_fu_187  |    0    |    13   |
|          |    add_ln7231_fu_197    |    0    |    18   |
|    add   |   add_ln691_980_fu_213  |    0    |    13   |
|          |   add_ln691_981_fu_229  |    0    |    14   |
|          |    empty_2229_fu_247    |    0    |    18   |
|          |   add_ln691_982_fu_263  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_181    |    0    |    10   |
|          |  icmp_ln890_744_fu_207  |    0    |    10   |
|   icmp   |  icmp_ln890_743_fu_223  |    0    |    10   |
|          |  icmp_ln890_745_fu_257  |    0    |    10   |
|          |  icmp_ln890_746_fu_269  |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_72     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |   trunc_ln7231_fu_169   |    0    |    0    |
|          |       empty_fu_235      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   tmp_497_cast_fu_173   |    0    |    0    |
|          |     tmp_cast_fu_239     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln7231_fu_193   |    0    |    0    |
|   zext   |   zext_ln7231_1_fu_202  |    0    |    0    |
|          |    zext_ln890_fu_219    |    0    |    0    |
|          |      p_cast_fu_252      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   151   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_pong_V|   29   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   29   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_979_reg_288    |    6   |
|    add_ln691_980_reg_301    |    6   |
|    add_ln691_981_reg_314    |    7   |
|    add_ln691_982_reg_332    |    5   |
|      add_ln691_reg_275      |    7   |
|         c4_V_reg_108        |    7   |
|        c5_V_5_reg_119       |    6   |
|         c5_V_reg_130        |    6   |
|         c6_V_reg_141        |    7   |
|         c7_V_reg_152        |    5   |
|local_B_pong_V_addr_5_reg_319|   11   |
| local_B_pong_V_addr_reg_293 |   11   |
| local_B_pong_V_load_reg_327 |   256  |
|     tmp_497_cast_reg_280    |   11   |
|      zext_ln890_reg_306     |   11   |
+-----------------------------+--------+
|            Total            |   362  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   151  |
|   Memory  |   29   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    0   |   362  |   160  |
+-----------+--------+--------+--------+--------+
