// Seed: 383722523
module module_0 (
    output reg id_0,
    input id_1#(.id_3(1)),
    output id_2
);
  type_8(
      id_2, 1
  );
  logic id_4;
  logic id_5;
  always @(*) begin
    id_0 <= 1;
  end
  logic id_6 = 1;
  assign id_0 = 1;
endmodule
