{"Source Block": ["hdl/library/util_axis_fifo/address_gray_pipelined.v@64:74@HdlStmAssign", "reg [C_ADDRESS_WIDTH:0] _m_axis_raddr_next;\nwire [C_ADDRESS_WIDTH:0] _m_axis_waddr;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\nbegin\n\tif (s_axis_ready && s_axis_valid)\n\t\t_s_axis_waddr_next <= _s_axis_waddr + 1;\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/address_gray.v@68:78", "reg [C_ADDRESS_WIDTH:0] m_axis_raddr_gray = 'h00;\nwire [C_ADDRESS_WIDTH:0] m_axis_raddr_gray_next;\nwire [C_ADDRESS_WIDTH:0] m_axis_waddr_gray;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\nbegin\n\tif (s_axis_ready && s_axis_valid)\n\t\t_s_axis_waddr_next <= _s_axis_waddr + 1;\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@59:69", "reg [C_ADDRESS_WIDTH:0] _s_axis_waddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _s_axis_waddr_next;\nwire [C_ADDRESS_WIDTH:0] _s_axis_raddr;\n\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr_next;\nwire [C_ADDRESS_WIDTH:0] _m_axis_waddr;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n"], ["hdl/library/util_axis_fifo/address_gray.v@65:75", "wire [C_ADDRESS_WIDTH:0] s_axis_waddr_gray_next;\nwire [C_ADDRESS_WIDTH:0] s_axis_raddr_gray;\n\nreg [C_ADDRESS_WIDTH:0] m_axis_raddr_gray = 'h00;\nwire [C_ADDRESS_WIDTH:0] m_axis_raddr_gray_next;\nwire [C_ADDRESS_WIDTH:0] m_axis_waddr_gray;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\n"], ["hdl/library/util_axis_fifo/address_gray.v@67:77", "\nreg [C_ADDRESS_WIDTH:0] m_axis_raddr_gray = 'h00;\nwire [C_ADDRESS_WIDTH:0] m_axis_raddr_gray_next;\nwire [C_ADDRESS_WIDTH:0] m_axis_waddr_gray;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\nbegin\n\tif (s_axis_ready && s_axis_valid)\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@58:68", "\nreg [C_ADDRESS_WIDTH:0] _s_axis_waddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _s_axis_waddr_next;\nwire [C_ADDRESS_WIDTH:0] _s_axis_raddr;\n\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr_next;\nwire [C_ADDRESS_WIDTH:0] _m_axis_waddr;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@63:73", "reg [C_ADDRESS_WIDTH:0] _m_axis_raddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr_next;\nwire [C_ADDRESS_WIDTH:0] _m_axis_waddr;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\nbegin\n\tif (s_axis_ready && s_axis_valid)\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@60:70", "reg [C_ADDRESS_WIDTH:0] _s_axis_waddr_next;\nwire [C_ADDRESS_WIDTH:0] _s_axis_raddr;\n\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr_next;\nwire [C_ADDRESS_WIDTH:0] _m_axis_waddr;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@66:82", "\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\nbegin\n\tif (s_axis_ready && s_axis_valid)\n\t\t_s_axis_waddr_next <= _s_axis_waddr + 1;\n\telse\n\t\t_s_axis_waddr_next <= _s_axis_waddr;\nend\n\nalways @(posedge s_axis_aclk)\nbegin\n\tif (s_axis_aresetn == 1'b0) begin\n\t\t_s_axis_waddr <= 'h00;\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@62:72", "\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr = 'h00;\nreg [C_ADDRESS_WIDTH:0] _m_axis_raddr_next;\nwire [C_ADDRESS_WIDTH:0] _m_axis_waddr;\n\nassign s_axis_waddr = _s_axis_waddr[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr_next = _m_axis_raddr_next[C_ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n\nalways @(*)\nbegin\n"]], "Diff Content": {"Delete": [[69, "assign m_axis_raddr = _m_axis_raddr[C_ADDRESS_WIDTH-1:0];\n"]], "Add": [[69, "assign s_axis_waddr = _s_axis_waddr[ADDRESS_WIDTH-1:0];\n"], [69, "assign m_axis_raddr = _m_axis_raddr[ADDRESS_WIDTH-1:0];\n"]]}}