<stg><name>pool5_Pipeline_L5_L6</name>


<trans_list>

<trans id="416" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_img, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %mul_ln68_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln68

]]></Node>
<StgValue><ssdm name="mul_ln68_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %indvars_iv59_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %indvars_iv59

]]></Node>
<StgValue><ssdm name="indvars_iv59_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_114_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114_reload

]]></Node>
<StgValue><ssdm name="mux_case_114_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_321_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_321_reload

]]></Node>
<StgValue><ssdm name="mux_case_321_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_528_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_528_reload

]]></Node>
<StgValue><ssdm name="mux_case_528_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %mux_case_735_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_735_reload

]]></Node>
<StgValue><ssdm name="mux_case_735_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %mux_case_942_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_942_reload

]]></Node>
<StgValue><ssdm name="mux_case_942_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %mux_case_1149_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1149_reload

]]></Node>
<StgValue><ssdm name="mux_case_1149_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %mux_case_256_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_256_reload

]]></Node>
<StgValue><ssdm name="mux_case_256_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %mux_case_463_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_463_reload

]]></Node>
<StgValue><ssdm name="mux_case_463_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %mux_case_670_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_670_reload

]]></Node>
<StgValue><ssdm name="mux_case_670_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %mux_case_877_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_877_reload

]]></Node>
<StgValue><ssdm name="mux_case_877_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %mux_case_1084_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1084_reload

]]></Node>
<StgValue><ssdm name="mux_case_1084_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %mux_case_1291_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1291_reload

]]></Node>
<StgValue><ssdm name="mux_case_1291_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload

]]></Node>
<StgValue><ssdm name="p_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %store_ln68 = store i4 2, i4 %row

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln42 = store i32 %p_reload_read, i32 %line_buffer_2D_1_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i32 %mux_case_1291_reload_read, i32 %mux_case_12_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i32 %mux_case_1084_reload_read, i32 %mux_case_10_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 %mux_case_877_reload_read, i32 %mux_case_8_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i32 %mux_case_670_reload_read, i32 %mux_case_6_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i32 %mux_case_463_reload_read, i32 %mux_case_4_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %store_ln42 = store i32 %mux_case_256_reload_read, i32 %line_buffer_2D_3_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i32 %mux_case_1149_reload_read, i32 %mux_case_11_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i32 %mux_case_942_reload_read, i32 %mux_case_9_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i32 %mux_case_735_reload_read, i32 %mux_case_7_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i32 %mux_case_528_reload_read, i32 %mux_case_5_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i32 %mux_case_321_reload_read, i32 %mux_case_3_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %store_ln42 = store i32 %mux_case_114_reload_read, i32 %line_buffer_2D_2_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:34 %store_ln71 = store i4 2, i4 %col

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln0 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body26:0 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body26:1 %icmp_ln68 = icmp_eq  i6 %indvar_flatten_load, i6 36

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body26:2 %add_ln68_1 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26:3 %br_ln68 = br i1 %icmp_ln68, void %for.inc265, void %for.inc268.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc265:3 %col_load = load i4 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc265:17 %row_load = load i4 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:18 %add_ln68 = add i4 %row_load, i4 2

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:21 %icmp_ln71 = icmp_ult  i4 %col_load, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc265:22 %select_ln68 = select i1 %icmp_ln71, i4 %col_load, i4 2

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc265:23 %select_ln68_1 = select i1 %icmp_ln71, i4 %row_load, i4 %add_ln68

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="4">
<![CDATA[
for.inc265:24 %zext_ln68 = zext i4 %select_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc265:39 %empty_83 = add i12 %zext_ln68, i12 %indvars_iv59_read

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
for.inc265:40 %p_cast73 = zext i12 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:41 %inp_img_0_addr_1 = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_0_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:43 %inp_img_2_addr_1 = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_2_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:47 %line_buffer_2D_3 = load i12 %inp_img_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2D_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:59 %inp_img_4_addr_1 = getelementptr i32 %inp_img_4, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_4_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:61 %inp_img_6_addr_1 = getelementptr i32 %inp_img_6, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_6_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:63 %inp_img_8_addr_1 = getelementptr i32 %inp_img_8, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_8_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:65 %inp_img_10_addr_1 = getelementptr i32 %inp_img_10, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_10_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:67 %inp_img_12_addr_1 = getelementptr i32 %inp_img_12, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_12_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:69 %line_buffer_2D_6 = load i12 %inp_img_0_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2D_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:81 %inp_img_4_load_1 = load i12 %inp_img_4_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_4_load_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:83 %inp_img_6_load_1 = load i12 %inp_img_6_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_6_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:85 %inp_img_8_load_1 = load i12 %inp_img_8_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_8_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:87 %inp_img_10_load_1 = load i12 %inp_img_10_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_10_load_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:89 %inp_img_12_load_1 = load i12 %inp_img_12_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_12_load_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:279 %add_ln71 = add i4 %select_ln68, i4 2

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:280 %store_ln68 = store i6 %add_ln68_1, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:281 %store_ln68 = store i4 %select_ln68_1, i4 %row

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:295 %store_ln71 = store i4 %add_ln71, i4 %col

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:0 %p_out2_load = load i32 %p_out2

]]></Node>
<StgValue><ssdm name="p_out2_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:10 %line_buffer_2D_3_out_load = load i32 %line_buffer_2D_3_out

]]></Node>
<StgValue><ssdm name="line_buffer_2D_3_out_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:11 %mux_case_4_out_load = load i32 %mux_case_4_out

]]></Node>
<StgValue><ssdm name="mux_case_4_out_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:12 %mux_case_6_out_load = load i32 %mux_case_6_out

]]></Node>
<StgValue><ssdm name="mux_case_6_out_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:13 %mux_case_8_out_load = load i32 %mux_case_8_out

]]></Node>
<StgValue><ssdm name="mux_case_8_out_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:14 %mux_case_10_out_load = load i32 %mux_case_10_out

]]></Node>
<StgValue><ssdm name="mux_case_10_out_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:15 %mux_case_12_out_load = load i32 %mux_case_12_out

]]></Node>
<StgValue><ssdm name="mux_case_12_out_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:16 %line_buffer_2D_1_out_load = load i32 %line_buffer_2D_1_out

]]></Node>
<StgValue><ssdm name="line_buffer_2D_1_out_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:42 %inp_img_1_addr_1 = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_1_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:46 %line_buffer_2D_2 = load i12 %inp_img_1_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2D_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:47 %line_buffer_2D_3 = load i12 %inp_img_2_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2D_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:58 %inp_img_3_addr_1 = getelementptr i32 %inp_img_3, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_3_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:60 %inp_img_5_addr_1 = getelementptr i32 %inp_img_5, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_5_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:62 %inp_img_7_addr_1 = getelementptr i32 %inp_img_7, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_7_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:64 %inp_img_9_addr_1 = getelementptr i32 %inp_img_9, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_9_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:66 %inp_img_11_addr_1 = getelementptr i32 %inp_img_11, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="inp_img_11_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:69 %line_buffer_2D_6 = load i12 %inp_img_0_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2D_6"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:80 %inp_img_3_load_1 = load i12 %inp_img_3_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_3_load_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:81 %inp_img_4_load_1 = load i12 %inp_img_4_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_4_load_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:82 %inp_img_5_load_1 = load i12 %inp_img_5_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_5_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:83 %inp_img_6_load_1 = load i12 %inp_img_6_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_6_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:84 %inp_img_7_load_1 = load i12 %inp_img_7_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_7_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:85 %inp_img_8_load_1 = load i12 %inp_img_8_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_8_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:86 %inp_img_9_load_1 = load i12 %inp_img_9_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_9_load_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:87 %inp_img_10_load_1 = load i12 %inp_img_10_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_10_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:88 %inp_img_11_load_1 = load i12 %inp_img_11_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_11_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:89 %inp_img_12_load_1 = load i12 %inp_img_12_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_12_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:91 %icmp_ln76 = icmp_eq  i4 %select_ln68, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc265:96 %line_buffer_2D_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_4_load_1, i4 6, i32 %inp_img_6_load_1, i4 8, i32 %inp_img_8_load_1, i4 10, i32 %inp_img_10_load_1, i4 12, i32 %inp_img_12_load_1, i32 <undef>, i4 %select_ln68

]]></Node>
<StgValue><ssdm name="line_buffer_2D_9"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc265:97 %line_buffer_2D_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %mux_case_4_out_load, i4 6, i32 %mux_case_6_out_load, i4 8, i32 %mux_case_8_out_load, i4 10, i32 %mux_case_10_out_load, i4 12, i32 %mux_case_12_out_load, i32 <undef>, i4 %select_ln68

]]></Node>
<StgValue><ssdm name="line_buffer_2D_10"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:98 %line_buffer_2D_12 = select i1 %icmp_ln76, i32 %line_buffer_2D_6, i32 %line_buffer_2D_1_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:99 %icmp_ln114 = icmp_eq  i4 %select_ln68, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:100 %icmp_ln114_1 = icmp_eq  i4 %select_ln68, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:101 %icmp_ln114_2 = icmp_eq  i4 %select_ln68, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln114_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:102 %icmp_ln114_3 = icmp_eq  i4 %select_ln68, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln114_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:103 %or_ln114 = or i1 %icmp_ln114_2, i1 %icmp_ln114_3

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:104 %or_ln114_1 = or i1 %or_ln114, i1 %icmp_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:105 %or_ln114_2 = or i1 %or_ln114_1, i1 %icmp_ln114

]]></Node>
<StgValue><ssdm name="or_ln114_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:106 %or_ln114_3 = or i1 %or_ln114_2, i1 %icmp_ln76

]]></Node>
<StgValue><ssdm name="or_ln114_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:107 %line_buffer_2D_13 = select i1 %or_ln114_3, i32 %mux_case_12_out_load, i32 %line_buffer_2D_9

]]></Node>
<StgValue><ssdm name="line_buffer_2D_13"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:108 %xor_ln76 = xor i1 %icmp_ln76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:109 %and_ln114 = and i1 %icmp_ln114, i1 %xor_ln76

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:110 %line_buffer_2D_14 = select i1 %and_ln114, i32 %line_buffer_2D_9, i32 %mux_case_10_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_14"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:111 %and_ln114_1 = and i1 %icmp_ln114_3, i1 %xor_ln76

]]></Node>
<StgValue><ssdm name="and_ln114_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:112 %line_buffer_2D_15 = select i1 %and_ln114_1, i32 %line_buffer_2D_9, i32 %mux_case_8_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_15"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:113 %and_ln114_2 = and i1 %icmp_ln114_2, i1 %xor_ln76

]]></Node>
<StgValue><ssdm name="and_ln114_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:114 %line_buffer_2D_16 = select i1 %and_ln114_2, i32 %line_buffer_2D_9, i32 %mux_case_6_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_16"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:115 %and_ln114_3 = and i1 %icmp_ln114_1, i1 %xor_ln76

]]></Node>
<StgValue><ssdm name="and_ln114_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:116 %line_buffer_2D_17 = select i1 %and_ln114_3, i32 %line_buffer_2D_9, i32 %mux_case_4_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_17"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:117 %line_buffer_2D_18 = select i1 %icmp_ln76, i32 %line_buffer_2D_3, i32 %line_buffer_2D_3_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_18"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:130 %line_buffer_2D_40 = select i1 %icmp_ln76, i32 %line_buffer_2D_3_out_load, i32 %line_buffer_2D_10

]]></Node>
<StgValue><ssdm name="line_buffer_2D_40"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:132 %line_buffer_2D_42 = select i1 %icmp_ln76, i32 %line_buffer_2D_1_out_load, i32 %p_out2_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_42"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:139 %tmp_s = fcmp_ogt  i32 %line_buffer_2D_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:282 %store_ln42 = store i32 %line_buffer_2D_12, i32 %line_buffer_2D_1_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:283 %store_ln114 = store i32 %line_buffer_2D_13, i32 %mux_case_12_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:284 %store_ln114 = store i32 %line_buffer_2D_14, i32 %mux_case_10_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:285 %store_ln114 = store i32 %line_buffer_2D_15, i32 %mux_case_8_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:286 %store_ln114 = store i32 %line_buffer_2D_16, i32 %mux_case_6_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:287 %store_ln114 = store i32 %line_buffer_2D_17, i32 %mux_case_4_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:288 %store_ln42 = store i32 %line_buffer_2D_18, i32 %line_buffer_2D_3_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc265:298 %store_ln76 = store i32 %line_buffer_2D_40, i32 %p_out2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:4 %line_buffer_2D_2_out_load = load i32 %line_buffer_2D_2_out

]]></Node>
<StgValue><ssdm name="line_buffer_2D_2_out_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:5 %mux_case_3_out_load = load i32 %mux_case_3_out

]]></Node>
<StgValue><ssdm name="mux_case_3_out_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:6 %mux_case_5_out_load = load i32 %mux_case_5_out

]]></Node>
<StgValue><ssdm name="mux_case_5_out_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:7 %mux_case_7_out_load = load i32 %mux_case_7_out

]]></Node>
<StgValue><ssdm name="mux_case_7_out_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:8 %mux_case_9_out_load = load i32 %mux_case_9_out

]]></Node>
<StgValue><ssdm name="mux_case_9_out_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc265:9 %mux_case_11_out_load = load i32 %mux_case_11_out

]]></Node>
<StgValue><ssdm name="mux_case_11_out_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:46 %line_buffer_2D_2 = load i12 %inp_img_1_addr_1

]]></Node>
<StgValue><ssdm name="line_buffer_2D_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:80 %inp_img_3_load_1 = load i12 %inp_img_3_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_3_load_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:82 %inp_img_5_load_1 = load i12 %inp_img_5_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_5_load_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:84 %inp_img_7_load_1 = load i12 %inp_img_7_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_7_load_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:86 %inp_img_9_load_1 = load i12 %inp_img_9_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_9_load_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:88 %inp_img_11_load_1 = load i12 %inp_img_11_addr_1

]]></Node>
<StgValue><ssdm name="inp_img_11_load_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc265:92 %line_buffer_2D_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %mux_case_3_out_load, i4 6, i32 %mux_case_5_out_load, i4 8, i32 %mux_case_7_out_load, i4 10, i32 %mux_case_9_out_load, i4 12, i32 %mux_case_11_out_load, i32 <undef>, i4 %select_ln68

]]></Node>
<StgValue><ssdm name="line_buffer_2D_11"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc265:95 %line_buffer_2D_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_3_load_1, i4 6, i32 %inp_img_5_load_1, i4 8, i32 %inp_img_7_load_1, i4 10, i32 %inp_img_9_load_1, i4 12, i32 %inp_img_11_load_1, i32 <undef>, i4 %select_ln68

]]></Node>
<StgValue><ssdm name="line_buffer_2D_8"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:118 %line_buffer_2D_19 = select i1 %or_ln114_3, i32 %mux_case_11_out_load, i32 %line_buffer_2D_8

]]></Node>
<StgValue><ssdm name="line_buffer_2D_19"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:119 %line_buffer_2D_20 = select i1 %and_ln114, i32 %line_buffer_2D_8, i32 %mux_case_9_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_20"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:120 %line_buffer_2D_21 = select i1 %and_ln114_1, i32 %line_buffer_2D_8, i32 %mux_case_7_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_21"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:121 %line_buffer_2D_22 = select i1 %and_ln114_2, i32 %line_buffer_2D_8, i32 %mux_case_5_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_22"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:122 %line_buffer_2D_23 = select i1 %and_ln114_3, i32 %line_buffer_2D_8, i32 %mux_case_3_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_23"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:123 %line_buffer_2D_24 = select i1 %icmp_ln76, i32 %line_buffer_2D_2, i32 %line_buffer_2D_2_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_24"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:131 %line_buffer_2D_41 = select i1 %icmp_ln76, i32 %line_buffer_2D_2_out_load, i32 %line_buffer_2D_11

]]></Node>
<StgValue><ssdm name="line_buffer_2D_41"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:133 %bitcast_ln156 = bitcast i32 %line_buffer_2D_42

]]></Node>
<StgValue><ssdm name="bitcast_ln156"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:134 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:135 %trunc_ln156 = trunc i32 %bitcast_ln156

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:136 %icmp_ln156 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:137 %icmp_ln156_1 = icmp_eq  i23 %trunc_ln156, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:138 %or_ln156 = or i1 %icmp_ln156_1, i1 %icmp_ln156

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:139 %tmp_s = fcmp_ogt  i32 %line_buffer_2D_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:140 %and_ln156 = and i1 %or_ln156, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln156"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:141 %tmp_41 = select i1 %and_ln156, i32 %line_buffer_2D_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:155 %tmp_15 = fcmp_ogt  i32 %line_buffer_2D_41, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:289 %store_ln114 = store i32 %line_buffer_2D_19, i32 %mux_case_11_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:290 %store_ln114 = store i32 %line_buffer_2D_20, i32 %mux_case_9_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:291 %store_ln114 = store i32 %line_buffer_2D_21, i32 %mux_case_7_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:292 %store_ln114 = store i32 %line_buffer_2D_22, i32 %mux_case_5_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:293 %store_ln114 = store i32 %line_buffer_2D_23, i32 %mux_case_3_out

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc265:294 %store_ln42 = store i32 %line_buffer_2D_24, i32 %line_buffer_2D_2_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="179" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:25 %empty = add i4 %select_ln68_1, i4 14

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:26 %tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:32 %tmp61 = add i4 %select_ln68_1, i4 15

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="4">
<![CDATA[
for.inc265:33 %tmp61_cast = zext i4 %tmp61

]]></Node>
<StgValue><ssdm name="tmp61_cast"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc265:34 %empty_82 = add i12 %tmp61_cast, i12 %indvars_iv59_read

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
for.inc265:35 %p_cast72 = zext i12 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:36 %inp_img_0_addr = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_0_addr"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:38 %inp_img_2_addr = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_2_addr"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:45 %line_buffer_2D_1 = load i12 %inp_img_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2D_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:49 %inp_img_4_addr = getelementptr i32 %inp_img_4, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_4_addr"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:51 %inp_img_6_addr = getelementptr i32 %inp_img_6, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_6_addr"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:53 %inp_img_8_addr = getelementptr i32 %inp_img_8, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_8_addr"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:55 %inp_img_10_addr = getelementptr i32 %inp_img_10, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_10_addr"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:57 %inp_img_12_addr = getelementptr i32 %inp_img_12, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_12_addr"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:68 %line_buffer_2D_5 = load i12 %inp_img_0_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2D_5"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:71 %inp_img_4_load = load i12 %inp_img_4_addr

]]></Node>
<StgValue><ssdm name="inp_img_4_load"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:73 %inp_img_6_load = load i12 %inp_img_6_addr

]]></Node>
<StgValue><ssdm name="inp_img_6_load"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:75 %inp_img_8_load = load i12 %inp_img_8_addr

]]></Node>
<StgValue><ssdm name="inp_img_8_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:77 %inp_img_10_load = load i12 %inp_img_10_addr

]]></Node>
<StgValue><ssdm name="inp_img_10_load"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:79 %inp_img_12_load = load i12 %inp_img_12_addr

]]></Node>
<StgValue><ssdm name="inp_img_12_load"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:142 %bitcast_ln156_1 = bitcast i32 %line_buffer_2D_41

]]></Node>
<StgValue><ssdm name="bitcast_ln156_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:143 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:144 %trunc_ln156_1 = trunc i32 %bitcast_ln156_1

]]></Node>
<StgValue><ssdm name="trunc_ln156_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:145 %bitcast_ln156_2 = bitcast i32 %tmp_41

]]></Node>
<StgValue><ssdm name="bitcast_ln156_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:146 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:147 %trunc_ln156_2 = trunc i32 %bitcast_ln156_2

]]></Node>
<StgValue><ssdm name="trunc_ln156_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:148 %icmp_ln156_2 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:149 %icmp_ln156_3 = icmp_eq  i23 %trunc_ln156_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_3"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:150 %or_ln156_1 = or i1 %icmp_ln156_3, i1 %icmp_ln156_2

]]></Node>
<StgValue><ssdm name="or_ln156_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:151 %icmp_ln156_4 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_4"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:152 %icmp_ln156_5 = icmp_eq  i23 %trunc_ln156_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_5"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:153 %or_ln156_2 = or i1 %icmp_ln156_5, i1 %icmp_ln156_4

]]></Node>
<StgValue><ssdm name="or_ln156_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:154 %and_ln156_1 = and i1 %or_ln156_1, i1 %or_ln156_2

]]></Node>
<StgValue><ssdm name="and_ln156_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:155 %tmp_15 = fcmp_ogt  i32 %line_buffer_2D_41, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:156 %and_ln156_2 = and i1 %and_ln156_1, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln156_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:157 %tmp_43 = select i1 %and_ln156_2, i32 %line_buffer_2D_41, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:171 %tmp_18 = fcmp_ogt  i32 %line_buffer_2D_40, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:1 %p_out1_load = load i32 %p_out1

]]></Node>
<StgValue><ssdm name="p_out1_load"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:37 %inp_img_1_addr = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_1_addr"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:44 %line_buffer_2D = load i12 %inp_img_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2D"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:45 %line_buffer_2D_1 = load i12 %inp_img_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2D_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:48 %inp_img_3_addr = getelementptr i32 %inp_img_3, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_3_addr"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:50 %inp_img_5_addr = getelementptr i32 %inp_img_5, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_5_addr"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:52 %inp_img_7_addr = getelementptr i32 %inp_img_7, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_7_addr"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:54 %inp_img_9_addr = getelementptr i32 %inp_img_9, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_9_addr"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:56 %inp_img_11_addr = getelementptr i32 %inp_img_11, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="inp_img_11_addr"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:68 %line_buffer_2D_5 = load i12 %inp_img_0_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2D_5"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:70 %inp_img_3_load = load i12 %inp_img_3_addr

]]></Node>
<StgValue><ssdm name="inp_img_3_load"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:71 %inp_img_4_load = load i12 %inp_img_4_addr

]]></Node>
<StgValue><ssdm name="inp_img_4_load"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:72 %inp_img_5_load = load i12 %inp_img_5_addr

]]></Node>
<StgValue><ssdm name="inp_img_5_load"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:73 %inp_img_6_load = load i12 %inp_img_6_addr

]]></Node>
<StgValue><ssdm name="inp_img_6_load"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:74 %inp_img_7_load = load i12 %inp_img_7_addr

]]></Node>
<StgValue><ssdm name="inp_img_7_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:75 %inp_img_8_load = load i12 %inp_img_8_addr

]]></Node>
<StgValue><ssdm name="inp_img_8_load"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:76 %inp_img_9_load = load i12 %inp_img_9_addr

]]></Node>
<StgValue><ssdm name="inp_img_9_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:77 %inp_img_10_load = load i12 %inp_img_10_addr

]]></Node>
<StgValue><ssdm name="inp_img_10_load"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:78 %inp_img_11_load = load i12 %inp_img_11_addr

]]></Node>
<StgValue><ssdm name="inp_img_11_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:79 %inp_img_12_load = load i12 %inp_img_12_addr

]]></Node>
<StgValue><ssdm name="inp_img_12_load"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc265:94 %line_buffer_2D_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_4_load, i4 6, i32 %inp_img_6_load, i4 8, i32 %inp_img_8_load, i4 10, i32 %inp_img_10_load, i4 12, i32 %inp_img_12_load, i32 <undef>, i4 %select_ln68

]]></Node>
<StgValue><ssdm name="line_buffer_2D_7"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:127 %line_buffer_2D_37 = select i1 %icmp_ln76, i32 %line_buffer_2D_1, i32 %line_buffer_2D_7

]]></Node>
<StgValue><ssdm name="line_buffer_2D_37"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:129 %line_buffer_2D_39 = select i1 %icmp_ln76, i32 %line_buffer_2D_5, i32 %p_out1_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_39"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:158 %bitcast_ln156_3 = bitcast i32 %line_buffer_2D_40

]]></Node>
<StgValue><ssdm name="bitcast_ln156_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:159 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:160 %trunc_ln156_3 = trunc i32 %bitcast_ln156_3

]]></Node>
<StgValue><ssdm name="trunc_ln156_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:161 %bitcast_ln156_4 = bitcast i32 %tmp_43

]]></Node>
<StgValue><ssdm name="bitcast_ln156_4"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:162 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:163 %trunc_ln156_4 = trunc i32 %bitcast_ln156_4

]]></Node>
<StgValue><ssdm name="trunc_ln156_4"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:164 %icmp_ln156_6 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_6"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:165 %icmp_ln156_7 = icmp_eq  i23 %trunc_ln156_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_7"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:166 %or_ln156_3 = or i1 %icmp_ln156_7, i1 %icmp_ln156_6

]]></Node>
<StgValue><ssdm name="or_ln156_3"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:167 %icmp_ln156_8 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_8"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:168 %icmp_ln156_9 = icmp_eq  i23 %trunc_ln156_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_9"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:169 %or_ln156_4 = or i1 %icmp_ln156_9, i1 %icmp_ln156_8

]]></Node>
<StgValue><ssdm name="or_ln156_4"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:170 %and_ln156_3 = and i1 %or_ln156_3, i1 %or_ln156_4

]]></Node>
<StgValue><ssdm name="and_ln156_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:171 %tmp_18 = fcmp_ogt  i32 %line_buffer_2D_40, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:172 %and_ln156_4 = and i1 %and_ln156_3, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln156_4"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:173 %tmp_45 = select i1 %and_ln156_4, i32 %line_buffer_2D_40, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:187 %tmp_21 = fcmp_ogt  i32 %line_buffer_2D_39, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc265:297 %store_ln76 = store i32 %line_buffer_2D_37, i32 %p_out1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:44 %line_buffer_2D = load i12 %inp_img_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2D"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:70 %inp_img_3_load = load i12 %inp_img_3_addr

]]></Node>
<StgValue><ssdm name="inp_img_3_load"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:72 %inp_img_5_load = load i12 %inp_img_5_addr

]]></Node>
<StgValue><ssdm name="inp_img_5_load"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:74 %inp_img_7_load = load i12 %inp_img_7_addr

]]></Node>
<StgValue><ssdm name="inp_img_7_load"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:76 %inp_img_9_load = load i12 %inp_img_9_addr

]]></Node>
<StgValue><ssdm name="inp_img_9_load"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="select_ln68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="12">
<![CDATA[
for.inc265:78 %inp_img_11_load = load i12 %inp_img_11_addr

]]></Node>
<StgValue><ssdm name="inp_img_11_load"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc265:93 %line_buffer_2D_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_3_load, i4 6, i32 %inp_img_5_load, i4 8, i32 %inp_img_7_load, i4 10, i32 %inp_img_9_load, i4 12, i32 %inp_img_11_load, i32 <undef>, i4 %select_ln68

]]></Node>
<StgValue><ssdm name="line_buffer_2D_4"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:128 %line_buffer_2D_38 = select i1 %icmp_ln76, i32 %line_buffer_2D, i32 %line_buffer_2D_4

]]></Node>
<StgValue><ssdm name="line_buffer_2D_38"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:174 %bitcast_ln156_5 = bitcast i32 %line_buffer_2D_39

]]></Node>
<StgValue><ssdm name="bitcast_ln156_5"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:175 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:176 %trunc_ln156_5 = trunc i32 %bitcast_ln156_5

]]></Node>
<StgValue><ssdm name="trunc_ln156_5"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:177 %bitcast_ln156_6 = bitcast i32 %tmp_45

]]></Node>
<StgValue><ssdm name="bitcast_ln156_6"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:178 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:179 %trunc_ln156_6 = trunc i32 %bitcast_ln156_6

]]></Node>
<StgValue><ssdm name="trunc_ln156_6"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:180 %icmp_ln156_10 = icmp_ne  i8 %tmp_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_10"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:181 %icmp_ln156_11 = icmp_eq  i23 %trunc_ln156_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_11"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:182 %or_ln156_5 = or i1 %icmp_ln156_11, i1 %icmp_ln156_10

]]></Node>
<StgValue><ssdm name="or_ln156_5"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:183 %icmp_ln156_12 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_12"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:184 %icmp_ln156_13 = icmp_eq  i23 %trunc_ln156_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_13"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:185 %or_ln156_6 = or i1 %icmp_ln156_13, i1 %icmp_ln156_12

]]></Node>
<StgValue><ssdm name="or_ln156_6"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:186 %and_ln156_5 = and i1 %or_ln156_5, i1 %or_ln156_6

]]></Node>
<StgValue><ssdm name="and_ln156_5"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:187 %tmp_21 = fcmp_ogt  i32 %line_buffer_2D_39, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:188 %and_ln156_6 = and i1 %and_ln156_5, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln156_6"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:189 %tmp_47 = select i1 %and_ln156_6, i32 %line_buffer_2D_39, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:203 %tmp_24 = fcmp_ogt  i32 %line_buffer_2D_38, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:190 %bitcast_ln156_7 = bitcast i32 %line_buffer_2D_38

]]></Node>
<StgValue><ssdm name="bitcast_ln156_7"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:191 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:192 %trunc_ln156_7 = trunc i32 %bitcast_ln156_7

]]></Node>
<StgValue><ssdm name="trunc_ln156_7"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:193 %bitcast_ln156_8 = bitcast i32 %tmp_47

]]></Node>
<StgValue><ssdm name="bitcast_ln156_8"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:194 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:195 %trunc_ln156_8 = trunc i32 %bitcast_ln156_8

]]></Node>
<StgValue><ssdm name="trunc_ln156_8"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:196 %icmp_ln156_14 = icmp_ne  i8 %tmp_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_14"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:197 %icmp_ln156_15 = icmp_eq  i23 %trunc_ln156_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_15"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:198 %or_ln156_7 = or i1 %icmp_ln156_15, i1 %icmp_ln156_14

]]></Node>
<StgValue><ssdm name="or_ln156_7"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:199 %icmp_ln156_16 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_16"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:200 %icmp_ln156_17 = icmp_eq  i23 %trunc_ln156_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_17"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:201 %or_ln156_8 = or i1 %icmp_ln156_17, i1 %icmp_ln156_16

]]></Node>
<StgValue><ssdm name="or_ln156_8"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:202 %and_ln156_7 = and i1 %or_ln156_7, i1 %or_ln156_8

]]></Node>
<StgValue><ssdm name="and_ln156_7"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:203 %tmp_24 = fcmp_ogt  i32 %line_buffer_2D_38, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:204 %and_ln156_8 = and i1 %and_ln156_7, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln156_8"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:205 %tmp_49 = select i1 %and_ln156_8, i32 %line_buffer_2D_38, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:219 %tmp_28 = fcmp_ogt  i32 %line_buffer_2D_37, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:2 %p_out_load = load i32 %p_out

]]></Node>
<StgValue><ssdm name="p_out_load"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:124 %line_buffer_2D_34 = select i1 %icmp_ln76, i32 %line_buffer_2D_3, i32 %line_buffer_2D_9

]]></Node>
<StgValue><ssdm name="line_buffer_2D_34"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:126 %line_buffer_2D_36 = select i1 %icmp_ln76, i32 %line_buffer_2D_6, i32 %p_out_load

]]></Node>
<StgValue><ssdm name="line_buffer_2D_36"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:206 %bitcast_ln156_9 = bitcast i32 %line_buffer_2D_37

]]></Node>
<StgValue><ssdm name="bitcast_ln156_9"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:207 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:208 %trunc_ln156_9 = trunc i32 %bitcast_ln156_9

]]></Node>
<StgValue><ssdm name="trunc_ln156_9"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:209 %bitcast_ln156_10 = bitcast i32 %tmp_49

]]></Node>
<StgValue><ssdm name="bitcast_ln156_10"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:210 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:211 %trunc_ln156_10 = trunc i32 %bitcast_ln156_10

]]></Node>
<StgValue><ssdm name="trunc_ln156_10"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:212 %icmp_ln156_18 = icmp_ne  i8 %tmp_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_18"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:213 %icmp_ln156_19 = icmp_eq  i23 %trunc_ln156_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_19"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:214 %or_ln156_9 = or i1 %icmp_ln156_19, i1 %icmp_ln156_18

]]></Node>
<StgValue><ssdm name="or_ln156_9"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:215 %icmp_ln156_20 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_20"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:216 %icmp_ln156_21 = icmp_eq  i23 %trunc_ln156_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_21"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:217 %or_ln156_10 = or i1 %icmp_ln156_21, i1 %icmp_ln156_20

]]></Node>
<StgValue><ssdm name="or_ln156_10"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:218 %and_ln156_9 = and i1 %or_ln156_9, i1 %or_ln156_10

]]></Node>
<StgValue><ssdm name="and_ln156_9"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:219 %tmp_28 = fcmp_ogt  i32 %line_buffer_2D_37, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:220 %and_ln156_10 = and i1 %and_ln156_9, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln156_10"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:221 %tmp_51 = select i1 %and_ln156_10, i32 %line_buffer_2D_37, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:235 %tmp_31 = fcmp_ogt  i32 %line_buffer_2D_36, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc265:296 %store_ln76 = store i32 %line_buffer_2D_34, i32 %p_out

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="320" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:125 %line_buffer_2D_35 = select i1 %icmp_ln76, i32 %line_buffer_2D_2, i32 %line_buffer_2D_8

]]></Node>
<StgValue><ssdm name="line_buffer_2D_35"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:222 %bitcast_ln156_11 = bitcast i32 %line_buffer_2D_36

]]></Node>
<StgValue><ssdm name="bitcast_ln156_11"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:223 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:224 %trunc_ln156_11 = trunc i32 %bitcast_ln156_11

]]></Node>
<StgValue><ssdm name="trunc_ln156_11"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:225 %bitcast_ln156_12 = bitcast i32 %tmp_51

]]></Node>
<StgValue><ssdm name="bitcast_ln156_12"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:226 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:227 %trunc_ln156_12 = trunc i32 %bitcast_ln156_12

]]></Node>
<StgValue><ssdm name="trunc_ln156_12"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:228 %icmp_ln156_22 = icmp_ne  i8 %tmp_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_22"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:229 %icmp_ln156_23 = icmp_eq  i23 %trunc_ln156_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_23"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:230 %or_ln156_11 = or i1 %icmp_ln156_23, i1 %icmp_ln156_22

]]></Node>
<StgValue><ssdm name="or_ln156_11"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:231 %icmp_ln156_24 = icmp_ne  i8 %tmp_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_24"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:232 %icmp_ln156_25 = icmp_eq  i23 %trunc_ln156_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_25"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:233 %or_ln156_12 = or i1 %icmp_ln156_25, i1 %icmp_ln156_24

]]></Node>
<StgValue><ssdm name="or_ln156_12"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:234 %and_ln156_11 = and i1 %or_ln156_11, i1 %or_ln156_12

]]></Node>
<StgValue><ssdm name="and_ln156_11"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:235 %tmp_31 = fcmp_ogt  i32 %line_buffer_2D_36, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:236 %and_ln156_12 = and i1 %and_ln156_11, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln156_12"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:237 %tmp_53 = select i1 %and_ln156_12, i32 %line_buffer_2D_36, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:251 %tmp_35 = fcmp_ogt  i32 %line_buffer_2D_35, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:238 %bitcast_ln156_13 = bitcast i32 %line_buffer_2D_35

]]></Node>
<StgValue><ssdm name="bitcast_ln156_13"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:239 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:240 %trunc_ln156_13 = trunc i32 %bitcast_ln156_13

]]></Node>
<StgValue><ssdm name="trunc_ln156_13"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:241 %bitcast_ln156_14 = bitcast i32 %tmp_53

]]></Node>
<StgValue><ssdm name="bitcast_ln156_14"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:242 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:243 %trunc_ln156_14 = trunc i32 %bitcast_ln156_14

]]></Node>
<StgValue><ssdm name="trunc_ln156_14"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:244 %icmp_ln156_26 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_26"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:245 %icmp_ln156_27 = icmp_eq  i23 %trunc_ln156_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_27"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:246 %or_ln156_13 = or i1 %icmp_ln156_27, i1 %icmp_ln156_26

]]></Node>
<StgValue><ssdm name="or_ln156_13"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:247 %icmp_ln156_28 = icmp_ne  i8 %tmp_34, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_28"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:248 %icmp_ln156_29 = icmp_eq  i23 %trunc_ln156_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_29"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:249 %or_ln156_14 = or i1 %icmp_ln156_29, i1 %icmp_ln156_28

]]></Node>
<StgValue><ssdm name="or_ln156_14"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:250 %and_ln156_13 = and i1 %or_ln156_13, i1 %or_ln156_14

]]></Node>
<StgValue><ssdm name="and_ln156_13"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:251 %tmp_35 = fcmp_ogt  i32 %line_buffer_2D_35, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:252 %and_ln156_14 = and i1 %and_ln156_13, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln156_14"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:253 %tmp_55 = select i1 %and_ln156_14, i32 %line_buffer_2D_35, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:267 %tmp_38 = fcmp_ogt  i32 %line_buffer_2D_34, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0">
<![CDATA[
for.inc268.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc265:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L5_L6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc265:20 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc265:27 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_27, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc265:28 %tmp_32 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_27, i1 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="4">
<![CDATA[
for.inc265:29 %p_shl43 = zext i4 %tmp_32

]]></Node>
<StgValue><ssdm name="p_shl43"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc265:30 %empty_81 = sub i6 %p_shl, i6 %p_shl43

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="6">
<![CDATA[
for.inc265:31 %p_cast71 = zext i6 %empty_81

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc265:90 %specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:254 %bitcast_ln156_15 = bitcast i32 %line_buffer_2D_34

]]></Node>
<StgValue><ssdm name="bitcast_ln156_15"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:255 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:256 %trunc_ln156_15 = trunc i32 %bitcast_ln156_15

]]></Node>
<StgValue><ssdm name="trunc_ln156_15"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:257 %bitcast_ln156_16 = bitcast i32 %tmp_55

]]></Node>
<StgValue><ssdm name="bitcast_ln156_16"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:258 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="23" op_0_bw="32">
<![CDATA[
for.inc265:259 %trunc_ln156_16 = trunc i32 %bitcast_ln156_16

]]></Node>
<StgValue><ssdm name="trunc_ln156_16"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:260 %icmp_ln156_30 = icmp_ne  i8 %tmp_36, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_30"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:261 %icmp_ln156_31 = icmp_eq  i23 %trunc_ln156_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_31"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:262 %or_ln156_15 = or i1 %icmp_ln156_31, i1 %icmp_ln156_30

]]></Node>
<StgValue><ssdm name="or_ln156_15"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc265:263 %icmp_ln156_32 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln156_32"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc265:264 %icmp_ln156_33 = icmp_eq  i23 %trunc_ln156_16, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln156_33"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:265 %or_ln156_16 = or i1 %icmp_ln156_33, i1 %icmp_ln156_32

]]></Node>
<StgValue><ssdm name="or_ln156_16"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:266 %and_ln156_15 = and i1 %or_ln156_15, i1 %or_ln156_16

]]></Node>
<StgValue><ssdm name="and_ln156_15"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc265:267 %tmp_38 = fcmp_ogt  i32 %line_buffer_2D_34, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc265:268 %and_ln156_16 = and i1 %and_ln156_15, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln156_16"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc265:269 %tmp_57 = select i1 %and_ln156_16, i32 %line_buffer_2D_34, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc265:270 %add_ln160 = add i4 %select_ln68, i4 14

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc265:271 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln160, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="3">
<![CDATA[
for.inc265:272 %zext_ln160 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc265:273 %add_ln160_2 = add i14 %mul_ln68_read, i14 %zext_ln160

]]></Node>
<StgValue><ssdm name="add_ln160_2"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc265:274 %add_ln160_1 = add i14 %add_ln160_2, i14 %p_cast71

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="14">
<![CDATA[
for.inc265:275 %zext_ln160_2 = zext i14 %add_ln160_1

]]></Node>
<StgValue><ssdm name="zext_ln160_2"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
for.inc265:276 %bitcast_ln160 = bitcast i32 %tmp_57

]]></Node>
<StgValue><ssdm name="bitcast_ln160"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc265:277 %out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln160_2

]]></Node>
<StgValue><ssdm name="out_img_addr"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc265:278 %store_ln160 = store i32 %bitcast_ln160, i14 %out_img_addr

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
for.inc265:299 %br_ln71 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
