Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 818df73187cd43ea9325c766ad7b8409 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_Horloge_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_Horloge xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=31)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=30)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=29)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=28)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [cptmn_default]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=60)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=24)\]
Compiling architecture a_cptmn of entity xil_defaultlib.cptMN [\cptMN(n=12)\]
Compiling architecture a_horloge of entity xil_defaultlib.Horloge [horloge_default]
Compiling architecture a_tb_horloge of entity xil_defaultlib.tb_horloge
Built simulation snapshot TB_Horloge_time_impl
