#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000288245ca060 .scope module, "MEM_tb" "MEM_tb" 2 1;
 .timescale 0 0;
v00000288245d40c0_0 .var "address", 31 0;
v00000288245d3d00_0 .net "alu_result_n", 31 0, v00000288245ca5d0_0;  1 drivers
v00000288245d3300_0 .var "clk", 0 0;
v00000288245d3260_0 .var "mem_read_n2", 0 0;
v00000288245d3760_0 .var "mem_to_reg_n2", 0 0;
v00000288245d3c60_0 .net "mem_to_reg_n3", 0 0, v00000288245ca7b0_0;  1 drivers
v00000288245d3da0_0 .var "mem_write_n2", 0 0;
v00000288245d3e40_0 .net "read_data", 31 0, v00000288245dd7f0_0;  1 drivers
v00000288245d33a0_0 .net "read_data_n", 31 0, v00000288245ca8f0_0;  1 drivers
v00000288245d3800_0 .var "reset", 0 0;
v00000288245d3a80_0 .var "writedata", 31 0;
S_00000288245dd5c0 .scope module, "mem" "memory" 2 14, 3 1 0, S_00000288245ca060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "mem_write_en";
    .port_info 4 /INPUT 1 "mem_read_en";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data";
v00000288245a2dd0_0 .net "address", 31 0, v00000288245d40c0_0;  1 drivers
v000002882458bed0_0 .net "clk", 0 0, v00000288245d3300_0;  1 drivers
v000002882458dad0 .array "data_mem", 255 0, 31 0;
v00000288245a2b20_0 .net "mem_read_en", 0 0, v00000288245d3260_0;  1 drivers
v00000288245dd750_0 .net "mem_write_en", 0 0, v00000288245d3da0_0;  1 drivers
v00000288245dd7f0_0 .var "read_data", 31 0;
v00000288245dd890_0 .net "reset", 0 0, v00000288245d3800_0;  1 drivers
v00000288245dd930_0 .net "write_data", 31 0, v00000288245d3a80_0;  1 drivers
E_00000288245c4d20 .event posedge, v000002882458bed0_0;
S_00000288245ca440 .scope module, "uut" "MEM_WB" 2 25, 4 1 0, S_00000288245ca060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_n2";
    .port_info 3 /INPUT 32 "read_data";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /OUTPUT 1 "mem_to_reg_n3";
    .port_info 6 /OUTPUT 32 "read_data_n";
    .port_info 7 /OUTPUT 32 "alu_result_n";
v00000288245dd9d0_0 .net "alu_result", 31 0, v00000288245d40c0_0;  alias, 1 drivers
v00000288245ca5d0_0 .var "alu_result_n", 31 0;
v00000288245ca670_0 .net "clk", 0 0, v00000288245d3300_0;  alias, 1 drivers
v00000288245ca710_0 .net "mem_to_reg_n2", 0 0, v00000288245d3760_0;  1 drivers
v00000288245ca7b0_0 .var "mem_to_reg_n3", 0 0;
v00000288245ca850_0 .net "read_data", 31 0, v00000288245dd7f0_0;  alias, 1 drivers
v00000288245ca8f0_0 .var "read_data_n", 31 0;
v00000288245ca990_0 .net "reset", 0 0, v00000288245d3800_0;  alias, 1 drivers
    .scope S_00000288245dd5c0;
T_0 ;
    %wait E_00000288245c4d20;
    %load/vec4 v00000288245dd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000288245dd7f0_0, 0;
T_0.0 ;
    %load/vec4 v00000288245a2b20_0;
    %load/vec4 v00000288245a2dd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000288245a2dd0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000002882458dad0, 4;
    %assign/vec4 v00000288245dd7f0_0, 0;
T_0.2 ;
    %load/vec4 v00000288245dd750_0;
    %load/vec4 v00000288245a2dd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000288245dd930_0;
    %load/vec4 v00000288245a2dd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002882458dad0, 0, 4;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000288245ca440;
T_1 ;
    %wait E_00000288245c4d20;
    %load/vec4 v00000288245ca990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000288245ca7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000288245ca8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000288245ca5d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000288245ca710_0;
    %assign/vec4 v00000288245ca7b0_0, 0;
    %load/vec4 v00000288245ca850_0;
    %assign/vec4 v00000288245ca8f0_0, 0;
    %load/vec4 v00000288245dd9d0_0;
    %assign/vec4 v00000288245ca5d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000288245ca060;
T_2 ;
    %delay 10, 0;
    %load/vec4 v00000288245d3300_0;
    %inv;
    %store/vec4 v00000288245d3300_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000288245ca060;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "MEM_tb_test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000288245ca060 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000288245ca060;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000288245d3300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000288245d3800_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000288245d3da0_0, 0, 1;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v00000288245d40c0_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v00000288245d3a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000288245d3800_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 54 "$strobe", "mem_to_reg_n3 = %b , read_data_n = %h, alu_result_n = %h", v00000288245d3c60_0, v00000288245d33a0_0, v00000288245d3d00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000288245d3800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000288245d3800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000288245d3260_0, 0, 1;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v00000288245d40c0_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 60 "$strobe", "mem_to_reg_n3 = %b , read_data_n = %h, alu_result_n = %h", v00000288245d3c60_0, v00000288245d33a0_0, v00000288245d3d00_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MEM_tb.v";
    "memory.v";
    "MEM_WB.v";
