Attribute VB_Name = "AHB_REG_MAP1"
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_0
    Addr = &H1400&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_0_IDCODE_MARKER = &HFE
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_0_IDCODE_MAN_ID_0 = &H01
    Default = &H91
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_1
    Addr = &H1401&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_1_IDCODE_MAN_ID_1 = &HF0
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_0
    Addr = &H1402&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_0_IDCODE_PART_NR_0 = &H00
    Default = &H58
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_1
    Addr = &H1403&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_1_IDCODE_PART_NR_1 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_VERSION
    Addr = &H1404&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_VERSION_IDCODE_VERSION = &HF0
    Default = &H01
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_OTP_REV
    Addr = &H1405&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_OTP_REV_OTP_REVISION = &HE0
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_OTP_REV_OTP_CONSUMER = &H1F
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_PLATFORM_ID
    Addr = &H1406&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_PLATFORM_ID_PLATFORM_ID = &HE0
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_0
    Addr = &H1407&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_0_CHIP_ID_0 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_1
    Addr = &H1408&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_1_CHIP_ID_1 = &H00
    Default = &H01
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_2
    Addr = &H1409&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_2_CHIP_ID_2 = &H00
    Default = &H02
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_3
    Addr = &H140a&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_3_CHIP_ID_3 = &H00
    Default = &H03
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_4
    Addr = &H140b&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_4_CHIP_ID_4 = &H00
    Default = &H04
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_5
    Addr = &H140c&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_5_CHIP_ID_5 = &H00
    Default = &H05
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_6
    Addr = &H140d&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_6_CHIP_ID_6 = &H00
    Default = &H06
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_7
    Addr = &H140e&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_7_CHIP_ID_7 = &H00
    Default = &H07
End Enum
Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_SPMI_0LAT_REG_ADDR
    Addr = &H141f&
    HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_SPMI_0LAT_REG_ADDR_ADDRESS_OF_0LATENCY_REGISTERS = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_CTRL
    Addr = &H1500&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_CTRL_SLAVE_ID = &HF0
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_CTRL_RCS_EN = &HEF
    Default = &H10
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_REVISION
    Addr = &H1501&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_REVISION_SPMI_REV = &HFC
    Default = &H01
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_MASTER_ID
    Addr = &H1502&
    HOST_INTERFACE_SPMI_REGISTERS_MASTER_ID_MASTER_ID = &HFC
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_READ_LATENCY
    Addr = &H1503&
    HOST_INTERFACE_SPMI_REGISTERS_READ_LATENCY_READ_LATENCY = &H00
    Default = &H18
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_ADDR
    Addr = &H1504&
    HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_ADDR_MASTER_WRITE_ADDRESS = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_OFFSET
    Addr = &H1505&
    HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_OFFSET_OFFSET_VALUE = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY
    Addr = &H1506&
    HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_DEVICE_CAPABILITY = &H00
    Default = &H03
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_2
    Addr = &H1507&
    HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_2_DEVICE_CAPABILITY_2 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_ARB_HOLD_CTRL
    Addr = &H1520&
    HOST_INTERFACE_SPMI_REGISTERS_ARB_HOLD_CTRL_ARB_REQ_SR_HOLD_EN = &HFE
    HOST_INTERFACE_SPMI_REGISTERS_ARB_HOLD_CTRL_ARB_REQ_A_HOLD_EN = &HFD
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CTRL
    Addr = &H1521&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CTRL_CRASH_ON_TIMEOUT_EN = &HFE
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CTRL_CRASH_ON_NACK_EN = &HFD
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CTRL_SPMI_NACK_RETRY_CNT = &HF3
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT
    Addr = &H1522&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_SCLK_TIMEOUT = &HFE
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_DATA_PARITY = &HFD
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_ADDR_PARITY = &HFB
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_CMD_PARITY = &HF7
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_UNKNOWN_CMD = &HEF
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_NACK_ON_MASTER_WRITE = &HDF
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_AHB_HRESP = &HBF
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT_SPMI_INTERNAL_ERR = &H7F
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK
    Addr = &H1523&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_SCLK_TIMEOUT = &HFE
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_DATA_PARITY = &HFD
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_ADDR_PARITY = &HFB
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_CMD_PARITY = &HF7
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_UNKNOWN_CMD = &HEF
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_NACK_ON_MASTER_WRITE = &HDF
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_AHB_HRESP = &HBF
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK_SPMI_INTERNAL_ERR = &H7F
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_NACK_ERR_CNT
    Addr = &H1524&
    HOST_INTERFACE_SPMI_REGISTERS_NACK_ERR_CNT_NACK_ERR_CNT = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CNT
    Addr = &H1525&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CNT_SPMI_ERR_CNT = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_COUNTER_THRESH
    Addr = &H1526&
    HOST_INTERFACE_SPMI_REGISTERS_COUNTER_THRESH_COUNTER_THRESH = &H00
    Default = &HC1
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_STATUS
    Addr = &H1527&
    HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_STATUS_SPMI_FSM = &HE0
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR
    Addr = &H1528&
    HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR_WFIFO_OVERFLOW = &HFE
    HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR_WFIFO_UNDERFLOW = &HFD
    HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR_RFIFO_OVERFLOW = &HFB
    HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR_RFIFO_UNDERFLOW = &HF7
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_LO
    Addr = &H1529&
    HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_LO_AHB_BAD_ADDR_LO = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_HI
    Addr = &H152a&
    HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_HI_AHB_BAD_ADDR_HI = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC
    Addr = &H152b&
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC_FORCE_SPMI_ENABLE = &HFE
    HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC_FORCE_DISABLE_SPMI = &HEF
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN0
    Addr = &H152c&
    HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN0_TEST_REG_EN0 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN1
    Addr = &H152d&
    HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN1_TEST_REG_EN1 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN2
    Addr = &H152e&
    HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN2_TEST_REG_EN2 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN3
    Addr = &H152f&
    HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN3_TEST_REG_EN3 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN_CLR
    Addr = &H1530&
    HOST_INTERFACE_SPMI_REGISTERS_TEST_REG_EN_CLR_TEST_REG_EN_CLR = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SPMI_REGISTERS_SYSCTRL_TESTEN_STATUS
    Addr = &H1531&
    HOST_INTERFACE_SPMI_REGISTERS_SYSCTRL_TESTEN_STATUS_TEST_MODE_VAL = &HFE
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_CTRL
    Addr = &H1600&
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_CTRL_SLAVE_ID = &HF0
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_CTRL_GROUP_WRITE_ONLY = &HEF
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_CTRL_CRASH_ON_TIMEOUT_EN = &HDF
    Default = &H10
End Enum
Public Enum HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_GROUP_ID
    Addr = &H1601&
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_GROUP_ID_GROUP_SLAVE_ID = &HF0
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_GROUP_ID_GROUP_SLAVE_ID_VALID = &HEF
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_TIME_OUT_THRE
    Addr = &H1602&
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_TIME_OUT_THRE_TIME_OUT_THRE = &H00
    Default = &HC1
End Enum
Public Enum HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_MASK
    Addr = &H1603&
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_MASK_SCLK_TIMEOUT = &HFE
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_MASK_DATA_PARITY = &HFD
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_MASK_ADDR_PARITY = &HFB
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_MASK_CMD_PARITY = &HF7
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_MASK_UNKNOWN_CMD = &HEF
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_EVENT
    Addr = &H1604&
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_EVENT_SCLK_TIMEOUT = &HFE
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_EVENT_DATA_PARITY = &HFD
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_EVENT_ADDR_PARITY = &HFB
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_EVENT_CMD_PARITY = &HF7
    HOST_INTERFACE_SGPIO_REGISTERS_SGPIO_ERR_EVENT_UNKNOWN_CMD = &HEF
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_EH_SPMI_IRQ_EN
    Addr = &H1700&
    HOST_INTERFACE_EVENT_HANDLER_EH_SPMI_IRQ_EN_SPMI_IRQ_EN = &HFE
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_EH_EVT_REQ
    Addr = &H1701&
    HOST_INTERFACE_EVENT_HANDLER_EH_EVT_REQ_EH_EVT_REQ = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_7_0
    Addr = &H1702&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_7_0_SPMI_PRIORITY_7_0 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_15_8
    Addr = &H1703&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_15_8_SPMI_PRIORITY_15_8 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_23_16
    Addr = &H1704&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_23_16_SPMI_PRIORITY_23_16 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_31_24
    Addr = &H1705&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_31_24_SPMI_PRIORITY_31_24 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_39_32
    Addr = &H1706&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_39_32_SPMI_PRIORITY_39_32 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_47_40
    Addr = &H1707&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_47_40_SPMI_PRIORITY_47_40 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_55_48
    Addr = &H1708&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_55_48_SPMI_PRIORITY_55_48 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_63_56
    Addr = &H1709&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_63_56_SPMI_PRIORITY_63_56 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_199_192
    Addr = &H170a&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_199_192_SPMI_PRIORITY_199_192 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_207_200
    Addr = &H170b&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_207_200_SPMI_PRIORITY_207_200 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_215_208
    Addr = &H170c&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_215_208_SPMI_PRIORITY_215_208 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_223_216
    Addr = &H170d&
    HOST_INTERFACE_EVENT_HANDLER_SPMI_PRIORITY_223_216_SPMI_PRIORITY_223_216 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_7_0
    Addr = &H170e&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_7_0_PENDING_EVT_DBG_7_0 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_15_8
    Addr = &H170f&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_15_8_PENDING_EVT_DBG_15_8 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_23_16
    Addr = &H1710&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_23_16_PENDING_EVT_DBG_23_16 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_31_24
    Addr = &H1711&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_31_24_PENDING_EVT_DBG_31_24 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_39_32
    Addr = &H1712&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_39_32_PENDING_EVT_DBG_39_32 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_47_40
    Addr = &H1713&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_47_40_PENDING_EVT_DBG_47_40 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_55_48
    Addr = &H1714&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_55_48_PENDING_EVT_DBG_55_48 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_63_56
    Addr = &H1715&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_63_56_PENDING_EVT_DBG_63_56 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_199_192
    Addr = &H1716&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_199_192_PENDING_EVT_DBG_199_192 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_207_200
    Addr = &H1717&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_207_200_PENDING_EVT_DBG_207_200 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_215_208
    Addr = &H1718&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_215_208_PENDING_EVT_DBG_215_208 = &H00
    Default = &H00
End Enum
Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_223_216
    Addr = &H1719&
    HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_223_216_PENDING_EVT_DBG_223_216 = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_FAULT
    Addr = &H1800&
    GPIO_GCB_FAULT_FAULT = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_EVENT_GPIO
    Addr = &H1801&
    GPIO_GCB_EVENT_GPIO_EVENT_GPIO = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_EVENT_GCB
    Addr = &H1802&
    GPIO_GCB_EVENT_GCB_EVENT_GCB = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_STA_GPIO
    Addr = &H1803&
    GPIO_GCB_STA_GPIO_STA_GPIO = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_STA_GCB
    Addr = &H1804&
    GPIO_GCB_STA_GCB_STA_GCB = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_IRQ_MASK_FAULT
    Addr = &H1805&
    GPIO_GCB_IRQ_MASK_FAULT_MASK_FAULT = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_IRQ_MASK_GPIO_EVT
    Addr = &H1806&
    GPIO_GCB_IRQ_MASK_GPIO_EVT_IRQ_MASK_GPIO_EVT = &HC0
    Default = &H00
End Enum
Public Enum GPIO_GCB_IRQ_MASK_GCB_EVT
    Addr = &H1807&
    GPIO_GCB_IRQ_MASK_GCB_EVT_MSK_GCB_EVT = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO0_CFG1
    Addr = &H1808&
    GPIO_GCB_GPIO0_CFG1_GPIO0_WKUP_LVL = &HFE
    GPIO_GCB_GPIO0_CFG1_GPIO0_PU_PD = &HF9
    GPIO_GCB_GPIO0_CFG1_GPIO0_IOTYPE = &HC7
    GPIO_GCB_GPIO0_CFG1_GPIO0_IOCONFIG = &H3F
    Default = &H04
End Enum
Public Enum GPIO_GCB_GPIO1_CFG1
    Addr = &H1809&
    GPIO_GCB_GPIO1_CFG1_GPIO1_WKUP_LVL = &HFE
    GPIO_GCB_GPIO1_CFG1_GPIO1_PU_PD = &HF9
    GPIO_GCB_GPIO1_CFG1_GPIO1_IOTYPE = &HC7
    GPIO_GCB_GPIO1_CFG1_GPIO1_IOCONFIG = &H3F
    Default = &H04
End Enum
Public Enum GPIO_GCB_GPIO2_CFG1
    Addr = &H180a&
    GPIO_GCB_GPIO2_CFG1_GPIO2_WKUP_LVL = &HFE
    GPIO_GCB_GPIO2_CFG1_GPIO2_PU_PD = &HF9
    GPIO_GCB_GPIO2_CFG1_GPIO2_IOTYPE = &HC7
    GPIO_GCB_GPIO2_CFG1_GPIO2_IOCONFIG = &H3F
    Default = &H04
End Enum
Public Enum GPIO_GCB_GPIO3_CFG1
    Addr = &H180b&
    GPIO_GCB_GPIO3_CFG1_GPIO3_WKUP_LVL = &HFE
    GPIO_GCB_GPIO3_CFG1_GPIO3_PU_PD = &HF9
    GPIO_GCB_GPIO3_CFG1_GPIO3_IOTYPE = &HC7
    GPIO_GCB_GPIO3_CFG1_GPIO3_IOCONFIG = &H3F
    Default = &H04
End Enum
Public Enum GPIO_GCB_GPIO4_CFG1
    Addr = &H180c&
    GPIO_GCB_GPIO4_CFG1_GPIO4_WKUP_LVL = &HFE
    GPIO_GCB_GPIO4_CFG1_GPIO4_PU_PD = &HF9
    GPIO_GCB_GPIO4_CFG1_GPIO4_IOTYPE = &HC7
    GPIO_GCB_GPIO4_CFG1_GPIO4_IOCONFIG = &H3F
    Default = &H04
End Enum
Public Enum GPIO_GCB_GPIO5_CFG1
    Addr = &H180d&
    GPIO_GCB_GPIO5_CFG1_GPIO5_WKUP_LVL = &HFE
    GPIO_GCB_GPIO5_CFG1_GPIO5_PU_PD = &HF9
    GPIO_GCB_GPIO5_CFG1_GPIO5_IOTYPE = &HC7
    GPIO_GCB_GPIO5_CFG1_GPIO5_IOCONFIG = &H3F
    Default = &H04
End Enum
Public Enum GPIO_GCB_GPIO0_CFG2
    Addr = &H180e&
    GPIO_GCB_GPIO0_CFG2_GPIO0_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO1_CFG2
    Addr = &H180f&
    GPIO_GCB_GPIO1_CFG2_GPIO1_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO2_CFG2
    Addr = &H1810&
    GPIO_GCB_GPIO2_CFG2_GPIO2_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO3_CFG2
    Addr = &H1811&
    GPIO_GCB_GPIO3_CFG2_GPIO3_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO4_CFG2
    Addr = &H1812&
    GPIO_GCB_GPIO4_CFG2_GPIO4_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO5_CFG2
    Addr = &H1813&
    GPIO_GCB_GPIO5_CFG2_GPIO5_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_GPIO0_CFG3
    Addr = &H1814&
    GPIO_GCB_GPIO0_CFG3_GPIO0_DS = &HF0
    GPIO_GCB_GPIO0_CFG3_GPIO0_SR = &HEF
    GPIO_GCB_GPIO0_CFG3_GPIO0_ST = &HDF
    GPIO_GCB_GPIO0_CFG3_GPIO0_SPU = &HBF
    Default = &H70
End Enum
Public Enum GPIO_GCB_GPIO1_CFG3
    Addr = &H1815&
    GPIO_GCB_GPIO1_CFG3_GPIO1_DS = &HF0
    GPIO_GCB_GPIO1_CFG3_GPIO1_SR = &HEF
    GPIO_GCB_GPIO1_CFG3_GPIO1_ST = &HDF
    GPIO_GCB_GPIO1_CFG3_GPIO1_SPU = &HBF
    Default = &H70
End Enum
Public Enum GPIO_GCB_GPIO2_CFG3
    Addr = &H1816&
    GPIO_GCB_GPIO2_CFG3_GPIO2_DS = &HF0
    GPIO_GCB_GPIO2_CFG3_GPIO2_SR = &HEF
    GPIO_GCB_GPIO2_CFG3_GPIO2_ST = &HDF
    GPIO_GCB_GPIO2_CFG3_GPIO2_SPU = &HBF
    Default = &H70
End Enum
Public Enum GPIO_GCB_GPIO3_CFG3
    Addr = &H1817&
    GPIO_GCB_GPIO3_CFG3_GPIO3_DS = &HF0
    GPIO_GCB_GPIO3_CFG3_GPIO3_SR = &HEF
    GPIO_GCB_GPIO3_CFG3_GPIO3_ST = &HDF
    GPIO_GCB_GPIO3_CFG3_GPIO3_SPU = &HBF
    Default = &H70
End Enum
Public Enum GPIO_GCB_GPIO4_CFG3
    Addr = &H1818&
    GPIO_GCB_GPIO4_CFG3_GPIO4_DS = &HF0
    GPIO_GCB_GPIO4_CFG3_GPIO4_SR = &HEF
    GPIO_GCB_GPIO4_CFG3_GPIO4_ST = &HDF
    GPIO_GCB_GPIO4_CFG3_GPIO4_SPU = &HBF
    Default = &H70
End Enum
Public Enum GPIO_GCB_GPIO5_CFG3
    Addr = &H1819&
    GPIO_GCB_GPIO5_CFG3_GPIO5_DS = &HF0
    GPIO_GCB_GPIO5_CFG3_GPIO5_SR = &HEF
    GPIO_GCB_GPIO5_CFG3_GPIO5_ST = &HDF
    GPIO_GCB_GPIO5_CFG3_GPIO5_SPU = &HBF
    Default = &H70
End Enum
Public Enum GPIO_GCB_RESETL_CFG1
    Addr = &H181a&
    GPIO_GCB_RESETL_CFG1_RESETL_DS = &HF0
    GPIO_GCB_RESETL_CFG1_RESETL_IE = &HEF
    GPIO_GCB_RESETL_CFG1_RESETL_O_DIS = &HDF
    GPIO_GCB_RESETL_CFG1_RESETL_PE = &HBF
    GPIO_GCB_RESETL_CFG1_RESETL_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_RESETL_CFG2
    Addr = &H181b&
    GPIO_GCB_RESETL_CFG2_RESETL_SR = &HFE
    GPIO_GCB_RESETL_CFG2_RESETL_ST = &HFD
    GPIO_GCB_RESETL_CFG2_RESETL_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_REFCLK_CFG1
    Addr = &H181c&
    GPIO_GCB_REFCLK_CFG1_REFCLK_DS = &HF0
    GPIO_GCB_REFCLK_CFG1_REFCLK_IE = &HEF
    GPIO_GCB_REFCLK_CFG1_REFCLK_O_DIS = &HDF
    GPIO_GCB_REFCLK_CFG1_REFCLK_PE = &HBF
    GPIO_GCB_REFCLK_CFG1_REFCLK_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_REFCLK_CFG2
    Addr = &H181d&
    GPIO_GCB_REFCLK_CFG2_REFCLK_SR = &HFE
    GPIO_GCB_REFCLK_CFG2_REFCLK_ST = &HFD
    GPIO_GCB_REFCLK_CFG2_REFCLK_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_CRASHL_CFG1
    Addr = &H181e&
    GPIO_GCB_CRASHL_CFG1_CRASHL_DS = &HF0
    GPIO_GCB_CRASHL_CFG1_CRASHL_IE = &HEF
    GPIO_GCB_CRASHL_CFG1_CRASHL_O_DIS = &HDF
    GPIO_GCB_CRASHL_CFG1_CRASHL_PE = &HBF
    GPIO_GCB_CRASHL_CFG1_CRASHL_PS = &H7F
    Default = &H30
End Enum
Public Enum GPIO_GCB_CRASHL_CFG2
    Addr = &H181f&
    GPIO_GCB_CRASHL_CFG2_CRASHL_SR = &HFE
    GPIO_GCB_CRASHL_CFG2_CRASHL_ST = &HFD
    GPIO_GCB_CRASHL_CFG2_CRASHL_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_JTAG_TCK_CFG1
    Addr = &H1820&
    GPIO_GCB_JTAG_TCK_CFG1_JTAG_TCK_DS = &HF0
    GPIO_GCB_JTAG_TCK_CFG1_JTAG_TCK_IE = &HEF
    GPIO_GCB_JTAG_TCK_CFG1_JTAG_TCK_O_DIS = &HDF
    GPIO_GCB_JTAG_TCK_CFG1_JTAG_TCK_PE = &HBF
    GPIO_GCB_JTAG_TCK_CFG1_JTAG_TCK_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_JTAG_TCK_CFG2
    Addr = &H1821&
    GPIO_GCB_JTAG_TCK_CFG2_JTAG_TCK_SR = &HFE
    GPIO_GCB_JTAG_TCK_CFG2_JTAG_TCK_ST = &HFD
    GPIO_GCB_JTAG_TCK_CFG2_JTAG_TCK_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_JTAG_TDI_CFG1
    Addr = &H1822&
    GPIO_GCB_JTAG_TDI_CFG1_JTAG_TDI_DS = &HF0
    GPIO_GCB_JTAG_TDI_CFG1_JTAG_TDI_IE = &HEF
    GPIO_GCB_JTAG_TDI_CFG1_JTAG_TDI_O_DIS = &HDF
    GPIO_GCB_JTAG_TDI_CFG1_JTAG_TDI_PE = &HBF
    GPIO_GCB_JTAG_TDI_CFG1_JTAG_TDI_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_JTAG_TDI_CFG2
    Addr = &H1823&
    GPIO_GCB_JTAG_TDI_CFG2_JTAG_TDI_SR = &HFE
    GPIO_GCB_JTAG_TDI_CFG2_JTAG_TDI_ST = &HFD
    GPIO_GCB_JTAG_TDI_CFG2_JTAG_TDI_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_JTAG_TMS_CFG1
    Addr = &H1824&
    GPIO_GCB_JTAG_TMS_CFG1_JTAG_TMS_DS = &HF0
    GPIO_GCB_JTAG_TMS_CFG1_JTAG_TMS_IE = &HEF
    GPIO_GCB_JTAG_TMS_CFG1_JTAG_TMS_O_DIS = &HDF
    GPIO_GCB_JTAG_TMS_CFG1_JTAG_TMS_PE = &HBF
    GPIO_GCB_JTAG_TMS_CFG1_JTAG_TMS_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_JTAG_TMS_CFG2
    Addr = &H1825&
    GPIO_GCB_JTAG_TMS_CFG2_JTAG_TMS_SR = &HFE
    GPIO_GCB_JTAG_TMS_CFG2_JTAG_TMS_ST = &HFD
    GPIO_GCB_JTAG_TMS_CFG2_JTAG_TMS_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_JTAG_TRSTN_CFG1
    Addr = &H1826&
    GPIO_GCB_JTAG_TRSTN_CFG1_JTAG_TRSTN_DS = &HF0
    GPIO_GCB_JTAG_TRSTN_CFG1_JTAG_TRSTN_IE = &HEF
    GPIO_GCB_JTAG_TRSTN_CFG1_JTAG_TRSTN_O_DIS = &HDF
    GPIO_GCB_JTAG_TRSTN_CFG1_JTAG_TRSTN_PE = &HBF
    GPIO_GCB_JTAG_TRSTN_CFG1_JTAG_TRSTN_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_JTAG_TRSTN_CFG2
    Addr = &H1827&
    GPIO_GCB_JTAG_TRSTN_CFG2_JTAG_TRSTN_SR = &HFE
    GPIO_GCB_JTAG_TRSTN_CFG2_JTAG_TRSTN_ST = &HFD
    GPIO_GCB_JTAG_TRSTN_CFG2_JTAG_TRSTN_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_JTAG_TDO_CFG1
    Addr = &H1828&
    GPIO_GCB_JTAG_TDO_CFG1_JTAG_TDO_DS = &HF0
    GPIO_GCB_JTAG_TDO_CFG1_JTAG_TDO_IE = &HEF
    GPIO_GCB_JTAG_TDO_CFG1_JTAG_TDO_O_DIS = &HDF
    GPIO_GCB_JTAG_TDO_CFG1_JTAG_TDO_PE = &HBF
    GPIO_GCB_JTAG_TDO_CFG1_JTAG_TDO_PS = &H7F
    Default = &H70
End Enum
Public Enum GPIO_GCB_JTAG_TDO_CFG2
    Addr = &H1829&
    GPIO_GCB_JTAG_TDO_CFG2_JTAG_TDO_SR = &HFE
    GPIO_GCB_JTAG_TDO_CFG2_JTAG_TDO_ST = &HFD
    GPIO_GCB_JTAG_TDO_CFG2_JTAG_TDO_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_SPMI_SDATA_CFG1
    Addr = &H182a&
    GPIO_GCB_SPMI_SDATA_CFG1_SPMI_SDATA_DS = &HF0
    GPIO_GCB_SPMI_SDATA_CFG1_SPMI_SDATA_O_DIS = &HEF
    GPIO_GCB_SPMI_SDATA_CFG1_SPMI_SDATA_PE = &HDF
    GPIO_GCB_SPMI_SDATA_CFG1_SPMI_SDATA_PS = &HBF
    Default = &H20
End Enum
Public Enum GPIO_GCB_SPMI_SDATA_CFG2
    Addr = &H182b&
    GPIO_GCB_SPMI_SDATA_CFG2_SPMI_SDATA_SR = &HFE
    GPIO_GCB_SPMI_SDATA_CFG2_SPMI_SDATA_ST = &HFD
    GPIO_GCB_SPMI_SDATA_CFG2_SPMI_SDATA_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_SGPIO_D_CFG1
    Addr = &H182c&
    GPIO_GCB_SGPIO_D_CFG1_SGPIO_D_DS = &HF0
    GPIO_GCB_SGPIO_D_CFG1_SGPIO_D_O_DIS = &HEF
    GPIO_GCB_SGPIO_D_CFG1_SGPIO_D_PE = &HDF
    GPIO_GCB_SGPIO_D_CFG1_SGPIO_D_PS = &HBF
    Default = &H20
End Enum
Public Enum GPIO_GCB_SGPIO_D_CFG2
    Addr = &H182d&
    GPIO_GCB_SGPIO_D_CFG2_SGPIO_D_SR = &HFE
    GPIO_GCB_SGPIO_D_CFG2_SGPIO_D_ST = &HFD
    GPIO_GCB_SGPIO_D_CFG2_SGPIO_D_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_SPMI_SCLK_CFG1
    Addr = &H182e&
    GPIO_GCB_SPMI_SCLK_CFG1_SPMI_SCLK_DS = &HF0
    GPIO_GCB_SPMI_SCLK_CFG1_SPMI_SCLK_PE = &HEF
    GPIO_GCB_SPMI_SCLK_CFG1_SPMI_SCLK_PS = &HDF
    Default = &H10
End Enum
Public Enum GPIO_GCB_SPMI_SCLK_CFG2
    Addr = &H182f&
    GPIO_GCB_SPMI_SCLK_CFG2_SPMI_SCLK_SR = &HFE
    GPIO_GCB_SPMI_SCLK_CFG2_SPMI_SCLK_ST = &HFD
    GPIO_GCB_SPMI_SCLK_CFG2_SPMI_SCLK_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_SGPIO_SCLK_CFG1
    Addr = &H1830&
    GPIO_GCB_SGPIO_SCLK_CFG1_SGPIO_SCLK_DS = &HF0
    GPIO_GCB_SGPIO_SCLK_CFG1_SGPIO_SCLK_PE = &HEF
    GPIO_GCB_SGPIO_SCLK_CFG1_SGPIO_SCLK_PS = &HDF
    Default = &H10
End Enum
Public Enum GPIO_GCB_SGPIO_SCLK_CFG2
    Addr = &H1831&
    GPIO_GCB_SGPIO_SCLK_CFG2_SGPIO_SCLK_SR = &HFE
    GPIO_GCB_SGPIO_SCLK_CFG2_SGPIO_SCLK_ST = &HFD
    GPIO_GCB_SGPIO_SCLK_CFG2_SGPIO_SCLK_SPU = &HFB
    Default = &H00
End Enum
Public Enum GPIO_GCB_CRASHL_CFG3
    Addr = &H1832&
    GPIO_GCB_CRASHL_CFG3_CRASHL_DEB = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_MISC1_CFG
    Addr = &H1833&
    GPIO_GCB_MISC1_CFG_JTAG_AHB_DIS = &HDF
    Default = &H00
End Enum
Public Enum GPIO_GCB_MISC2_CFG
    Addr = &H1834&
    GPIO_GCB_MISC2_CFG_GPIO_DEB_MASK = &HFE
    GPIO_GCB_MISC2_CFG_FORCE_CRASHL = &HFD
    Default = &H00
End Enum
Public Enum GPIO_GCB_TEST_CFG
    Addr = &H1835&
    GPIO_GCB_TEST_CFG_GPIO_OTP_PROG = &HFE
    GPIO_GCB_TEST_CFG_TEST_IOTYPE_IMAXT_B0 = &HFD
    GPIO_GCB_TEST_CFG_TEST_RSVD = &H03
    Default = &H00
End Enum
Public Enum GPIO_GCB_DTBO_MAIN0_CFG
    Addr = &H1836&
    GPIO_GCB_DTBO_MAIN0_CFG_DTBO_MAIN0_SEL = &H00
    Default = &H00
End Enum
Public Enum GPIO_GCB_DTBO_MAIN1_CFG
    Addr = &H1837&
    GPIO_GCB_DTBO_MAIN1_CFG_DTBO_MAIN1_SEL = &HFE
    Default = &H00
End Enum
Public Enum GPIO_GCB_DTBO_ENABLE
    Addr = &H1838&
    GPIO_GCB_DTBO_ENABLE_DTBO_MAIN_EN = &HC0
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_CONV_CFG
    Addr = &H2000&
    GPADC_MANUAL_0_CONV_CFG_CH_SEL = &H00
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_CONV_RES_LSB
    Addr = &H2001&
    GPADC_MANUAL_0_CONV_RES_LSB_DATA_LSB = &HFC
    GPADC_MANUAL_0_CONV_RES_LSB_DATA_VALID = &H7F
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_CONV_RES_MSB
    Addr = &H2002&
    GPADC_MANUAL_0_CONV_RES_MSB_DATA_MSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_COMP
    Addr = &H2003&
    GPADC_MANUAL_0_COMP_CONVERSION_COMPLETE = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_COMP_IRQ_MASK
    Addr = &H2004&
    GPADC_MANUAL_0_COMP_IRQ_MASK_MASK = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_SCHN_CFG0_SENSE
    Addr = &H2005&
    GPADC_MANUAL_0_SCHN_CFG0_SENSE_SETUP_TIME = &H00
    Default = &H01
End Enum
Public Enum GPADC_MANUAL_0_SCHN_CFG1_ADC
    Addr = &H2006&
    GPADC_MANUAL_0_SCHN_CFG1_ADC_SAMPLE_TIME = &HE0
    Default = &H0A
End Enum
Public Enum GPADC_MANUAL_0_SCHN_CFG2_ADC
    Addr = &H2007&
    GPADC_MANUAL_0_SCHN_CFG2_ADC_ADC_AVG = &HFC
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_TCHN_CFG0_SENSE
    Addr = &H2008&
    GPADC_MANUAL_0_TCHN_CFG0_SENSE_SNS_PRD = &HFE
    GPADC_MANUAL_0_TCHN_CFG0_SENSE_SNS_CYC_CNT = &HF9
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_TCHN_CFG1_ADC
    Addr = &H2009&
    GPADC_MANUAL_0_TCHN_CFG1_ADC_SAMPLE_TIME = &HE0
    Default = &H0A
End Enum
Public Enum GPADC_MANUAL_0_TCHN_CFG2_ADC
    Addr = &H200a&
    GPADC_MANUAL_0_TCHN_CFG2_ADC_ADC_AVG = &HFC
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_CHN_STS
    Addr = &H200b&
    GPADC_MANUAL_0_CHN_STS_CNV_REQ = &HFE
    GPADC_MANUAL_0_CHN_STS_CNV_REQ_ERR = &HFD
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_CHN_ERR_CLEAR
    Addr = &H200c&
    GPADC_MANUAL_0_CHN_ERR_CLEAR_CLR = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_MODE
    Addr = &H200d&
    GPADC_MANUAL_0_MSRL_MODE_DIRECT = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CFG0
    Addr = &H200e&
    GPADC_MANUAL_0_MSRL_DIRECT_CFG0_PHASE_NO = &HE0
    GPADC_MANUAL_0_MSRL_DIRECT_CFG0_PHASE_EN = &H7F
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG1
    Addr = &H200f&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG1_EN = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG2
    Addr = &H2010&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG2_C0_COUNT = &HC0
    Default = &H30
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG3
    Addr = &H2011&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG3_C1_OFFSET = &HC0
    Default = &H30
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG4
    Addr = &H2012&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG4_C2_OFFSET = &HC0
    Default = &H0C
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG5
    Addr = &H2013&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG5_HALF_DLY_EN = &HF8
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG6
    Addr = &H2014&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG6_ENABLE_A = &HF8
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG7
    Addr = &H2015&
    GPADC_MANUAL_0_MSRL_DIRECT_CLK_CFG7_ENABLE_B = &HF8
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PUSH_CFG8
    Addr = &H2016&
    GPADC_MANUAL_0_MSRL_DIRECT_PUSH_CFG8_DT = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9
    Addr = &H2017&
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_CLC_EN_BIAS = &HFE
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_CLC_EN_DAC = &HFD
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_CLC_EN_LOAD = &HFB
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_CLC_EN_PRE = &HF7
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_CLC_EN_RAMP = &HEF
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_CLC_BREFTEST = &HDF
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG9_EN_PFET = &HBF
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG10
    Addr = &H2018&
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG10_CLC_BIREF = &HF0
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG10_CLC_BDAC = &H0F
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG11
    Addr = &H2019&
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG11_TM_ATB_SEL = &HFC
    GPADC_MANUAL_0_MSRL_DIRECT_PHA_CFG11_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12
    Addr = &H201a&
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_CLC_EN_BIAS = &HFE
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_CLC_EN_DAC = &HFD
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_CLC_EN_LOAD = &HFB
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_CLC_EN_PRE = &HF7
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_CLC_EN_RAMP = &HEF
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_CLC_BREFTEST = &HDF
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG12_EN_PFET = &HBF
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG13
    Addr = &H201b&
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG13_CLC_BIREF = &HF0
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG13_CLC_BDAC = &H0F
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG14
    Addr = &H201c&
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG14_TM_ATB_SEL = &HFC
    GPADC_MANUAL_0_MSRL_DIRECT_PHB_CFG14_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_0_MSRL_DIRECT_ACORE_CFG15
    Addr = &H201d&
    GPADC_MANUAL_0_MSRL_DIRECT_ACORE_CFG15_ATB_COL_SLCT = &HF0
    GPADC_MANUAL_0_MSRL_DIRECT_ACORE_CFG15_BG_RQ = &HEF
    GPADC_MANUAL_0_MSRL_DIRECT_ACORE_CFG15_L_SENSE_CLK = &HDF
    GPADC_MANUAL_0_MSRL_DIRECT_ACORE_CFG15_L_SENSE_EN = &HBF
    GPADC_MANUAL_0_MSRL_DIRECT_ACORE_CFG15_L_SENSE_DRV_EN = &H7F
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_CONV_CFG
    Addr = &H2020&
    GPADC_MANUAL_1_CONV_CFG_CH_SEL = &H00
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_CONV_RES_LSB
    Addr = &H2021&
    GPADC_MANUAL_1_CONV_RES_LSB_DATA_LSB = &HFC
    GPADC_MANUAL_1_CONV_RES_LSB_DATA_VALID = &H7F
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_CONV_RES_MSB
    Addr = &H2022&
    GPADC_MANUAL_1_CONV_RES_MSB_DATA_MSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_COMP
    Addr = &H2023&
    GPADC_MANUAL_1_COMP_CONVERSION_COMPLETE = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_COMP_IRQ_MASK
    Addr = &H2024&
    GPADC_MANUAL_1_COMP_IRQ_MASK_MASK = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_SCHN_CFG0_SENSE
    Addr = &H2025&
    GPADC_MANUAL_1_SCHN_CFG0_SENSE_SETUP_TIME = &H00
    Default = &H01
End Enum
Public Enum GPADC_MANUAL_1_SCHN_CFG1_ADC
    Addr = &H2026&
    GPADC_MANUAL_1_SCHN_CFG1_ADC_SAMPLE_TIME = &HE0
    Default = &H0A
End Enum
Public Enum GPADC_MANUAL_1_SCHN_CFG2_ADC
    Addr = &H2027&
    GPADC_MANUAL_1_SCHN_CFG2_ADC_ADC_AVG = &HFC
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_TCHN_CFG0_SENSE
    Addr = &H2028&
    GPADC_MANUAL_1_TCHN_CFG0_SENSE_SNS_PRD = &HFE
    GPADC_MANUAL_1_TCHN_CFG0_SENSE_SNS_CYC_CNT = &HF9
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_TCHN_CFG1_ADC
    Addr = &H2029&
    GPADC_MANUAL_1_TCHN_CFG1_ADC_SAMPLE_TIME = &HE0
    Default = &H0A
End Enum
Public Enum GPADC_MANUAL_1_TCHN_CFG2_ADC
    Addr = &H202a&
    GPADC_MANUAL_1_TCHN_CFG2_ADC_ADC_AVG = &HFC
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_CHN_STS
    Addr = &H202b&
    GPADC_MANUAL_1_CHN_STS_CNV_REQ = &HFE
    GPADC_MANUAL_1_CHN_STS_CNV_REQ_ERR = &HFD
    Default = &H00
End Enum
Public Enum GPADC_MANUAL_1_CHN_ERR_CLEAR
    Addr = &H202c&
    GPADC_MANUAL_1_CHN_ERR_CLEAR_CLR = &HFE
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CFG
    Addr = &H2040&
    GPADC_TEMP_MON_CFG_SCH_RATE = &HFC
    GPADC_TEMP_MON_CFG_ALL_PWR_STATES_EN = &H7F
    Default = &H03
End Enum
Public Enum GPADC_TEMP_MON_SLOT_XCT_EN
    Addr = &H2041&
    GPADC_TEMP_MON_SLOT_XCT_EN_XCT0 = &HFE
    GPADC_TEMP_MON_SLOT_XCT_EN_XCT1 = &HFD
    GPADC_TEMP_MON_SLOT_XCT_EN_XCT2 = &HFB
    GPADC_TEMP_MON_SLOT_XCT_EN_XCT3 = &HF7
    Default = &H0F
End Enum
Public Enum GPADC_TEMP_MON_SLOT_SNIFF_EN
    Addr = &H2042&
    GPADC_TEMP_MON_SLOT_SNIFF_EN_SNIFF0 = &HFE
    GPADC_TEMP_MON_SLOT_SNIFF_EN_SNIFF1 = &HFD
    GPADC_TEMP_MON_SLOT_SNIFF_EN_SNIFF2 = &HFB
    GPADC_TEMP_MON_SLOT_SNIFF_EN_SNIFF3 = &HF7
    Default = &H0F
End Enum
Public Enum GPADC_TEMP_MON_SLOT0_CHN
    Addr = &H2043&
    GPADC_TEMP_MON_SLOT0_CHN_VCHN = &H00
    Default = &H40
End Enum
Public Enum GPADC_TEMP_MON_SLOT1_CHN
    Addr = &H2044&
    GPADC_TEMP_MON_SLOT1_CHN_VCHN = &H00
    Default = &H41
End Enum
Public Enum GPADC_TEMP_MON_SLOT2_CHN
    Addr = &H2045&
    GPADC_TEMP_MON_SLOT2_CHN_VCHN = &H00
    Default = &H42
End Enum
Public Enum GPADC_TEMP_MON_SLOT3_CHN
    Addr = &H2046&
    GPADC_TEMP_MON_SLOT3_CHN_VCHN = &H00
    Default = &H43
End Enum
Public Enum GPADC_TEMP_MON_IRQ_MASK
    Addr = &H2047&
    GPADC_TEMP_MON_IRQ_MASK_MIN = &HFE
    GPADC_TEMP_MON_IRQ_MASK_MAX = &HFD
    GPADC_TEMP_MON_IRQ_MASK_OVER = &HFB
    GPADC_TEMP_MON_IRQ_MASK_SCH_BEAT_DONE = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CRASH_MASK
    Addr = &H2048&
    GPADC_TEMP_MON_CRASH_MASK_OVER = &HFE
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_MIN_THRESHOLD_LSB
    Addr = &H2049&
    GPADC_TEMP_MON_MIN_THRESHOLD_LSB_TH_LSB = &HFC
    Default = &H02
End Enum
Public Enum GPADC_TEMP_MON_MIN_THRESHOLD_MSB
    Addr = &H204a&
    GPADC_TEMP_MON_MIN_THRESHOLD_MSB_TH_MSB = &H00
    Default = &H4D
End Enum
Public Enum GPADC_TEMP_MON_MAX_THRESHOLD_LSB
    Addr = &H204b&
    GPADC_TEMP_MON_MAX_THRESHOLD_LSB_TH_LSB = &HFC
    Default = &H02
End Enum
Public Enum GPADC_TEMP_MON_MAX_THRESHOLD_MSB
    Addr = &H204c&
    GPADC_TEMP_MON_MAX_THRESHOLD_MSB_TH_MSB = &H00
    Default = &HD5
End Enum
Public Enum GPADC_TEMP_MON_CRASH_THRESHOLD_LSB
    Addr = &H204d&
    GPADC_TEMP_MON_CRASH_THRESHOLD_LSB_TH_LSB = &HFC
    Default = &H01
End Enum
Public Enum GPADC_TEMP_MON_CRASH_THRESHOLD_MSB
    Addr = &H204e&
    GPADC_TEMP_MON_CRASH_THRESHOLD_MSB_TH_MSB = &H00
    Default = &HE7
End Enum
Public Enum GPADC_TEMP_MON_SLOT_STATUS
    Addr = &H204f&
    GPADC_TEMP_MON_SLOT_STATUS_VALID_VCHN0 = &HFE
    GPADC_TEMP_MON_SLOT_STATUS_VALID_VCHN1 = &HFD
    GPADC_TEMP_MON_SLOT_STATUS_VALID_VCHN2 = &HFB
    GPADC_TEMP_MON_SLOT_STATUS_VALID_VCHN3 = &HF7
    Default = &H0F
End Enum
Public Enum GPADC_TEMP_MON_LOW_STATUS
    Addr = &H2050&
    GPADC_TEMP_MON_LOW_STATUS_MIN_SLOT0 = &HFE
    GPADC_TEMP_MON_LOW_STATUS_MIN_SLOT1 = &HFD
    GPADC_TEMP_MON_LOW_STATUS_MIN_SLOT2 = &HFB
    GPADC_TEMP_MON_LOW_STATUS_MIN_SLOT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_HIGH_STATUS
    Addr = &H2051&
    GPADC_TEMP_MON_HIGH_STATUS_MAX_SLOT0 = &HFE
    GPADC_TEMP_MON_HIGH_STATUS_MAX_SLOT1 = &HFD
    GPADC_TEMP_MON_HIGH_STATUS_MAX_SLOT2 = &HFB
    GPADC_TEMP_MON_HIGH_STATUS_MAX_SLOT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_OVER_STATUS
    Addr = &H2052&
    GPADC_TEMP_MON_OVER_STATUS_OVER_SLOT0 = &HFE
    GPADC_TEMP_MON_OVER_STATUS_OVER_SLOT1 = &HFD
    GPADC_TEMP_MON_OVER_STATUS_OVER_SLOT2 = &HFB
    GPADC_TEMP_MON_OVER_STATUS_OVER_SLOT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_FALL_EVENT
    Addr = &H2053&
    GPADC_TEMP_MON_FALL_EVENT_MIN_SLOT0 = &HFE
    GPADC_TEMP_MON_FALL_EVENT_MIN_SLOT1 = &HFD
    GPADC_TEMP_MON_FALL_EVENT_MIN_SLOT2 = &HFB
    GPADC_TEMP_MON_FALL_EVENT_MIN_SLOT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_RISE_EVENT
    Addr = &H2054&
    GPADC_TEMP_MON_RISE_EVENT_MAX_SLOT0 = &HFE
    GPADC_TEMP_MON_RISE_EVENT_MAX_SLOT1 = &HFD
    GPADC_TEMP_MON_RISE_EVENT_MAX_SLOT2 = &HFB
    GPADC_TEMP_MON_RISE_EVENT_MAX_SLOT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CRASH_EVENT
    Addr = &H2055&
    GPADC_TEMP_MON_CRASH_EVENT_OVER_SLOT0 = &HFE
    GPADC_TEMP_MON_CRASH_EVENT_OVER_SLOT1 = &HFD
    GPADC_TEMP_MON_CRASH_EVENT_OVER_SLOT2 = &HFB
    GPADC_TEMP_MON_CRASH_EVENT_OVER_SLOT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_TCHN_CFG0_SENSE
    Addr = &H2056&
    GPADC_TEMP_MON_TCHN_CFG0_SENSE_SNS_PRD = &HFE
    GPADC_TEMP_MON_TCHN_CFG0_SENSE_SNS_CYC_CNT = &HF9
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_TCHN_CFG1_ADC
    Addr = &H2057&
    GPADC_TEMP_MON_TCHN_CFG1_ADC_SAMPLE_TIME = &HE0
    Default = &H0A
End Enum
Public Enum GPADC_TEMP_MON_TCHN_CFG2_ADC
    Addr = &H2058&
    GPADC_TEMP_MON_TCHN_CFG2_ADC_ADC_AVG = &HFC
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN0_TMPR_LSB
    Addr = &H2059&
    GPADC_TEMP_MON_CHN0_TMPR_LSB_DT = &HFC
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN0_TMPR_MSB
    Addr = &H205a&
    GPADC_TEMP_MON_CHN0_TMPR_MSB_DT = &H00
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN1_TMPR_LSB
    Addr = &H205b&
    GPADC_TEMP_MON_CHN1_TMPR_LSB_DT = &HFC
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN1_TMPR_MSB
    Addr = &H205c&
    GPADC_TEMP_MON_CHN1_TMPR_MSB_DT = &H00
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN2_TMPR_LSB
    Addr = &H205d&
    GPADC_TEMP_MON_CHN2_TMPR_LSB_DT = &HFC
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN2_TMPR_MSB
    Addr = &H205e&
    GPADC_TEMP_MON_CHN2_TMPR_MSB_DT = &H00
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN3_TMPR_LSB
    Addr = &H205f&
    GPADC_TEMP_MON_CHN3_TMPR_LSB_DT = &HFC
    Default = &H00
End Enum
Public Enum GPADC_TEMP_MON_CHN3_TMPR_MSB
    Addr = &H2060&
    GPADC_TEMP_MON_CHN3_TMPR_MSB_DT = &H00
    Default = &H00
End Enum
Public Enum GPADC_SDRV_RESERVE0
    Addr = &H2080&
    GPADC_SDRV_RESERVE0_RSRV = &HFE
    Default = &H00
End Enum
Public Enum GPADC_TDRV_TMPR_OFFSET
    Addr = &H20a0&
    GPADC_TDRV_TMPR_OFFSET_TOFFSET = &HE0
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_POWERUP_CTL
    Addr = &H20c0&
    GPADC_CTL_ADC_POWERUP_CTL_EXE_PWRUP_SQNC = &HFE
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_SQNC_BGOK_DLY
    Addr = &H20c1&
    GPADC_CTL_ADC_SQNC_BGOK_DLY_BGOK_DLY = &HE0
    Default = &H14
End Enum
Public Enum GPADC_CTL_ADC_SQNC_CLB0_DLY
    Addr = &H20c2&
    GPADC_CTL_ADC_SQNC_CLB0_DLY_CLB0_DLY = &HE0
    Default = &H03
End Enum
Public Enum GPADC_CTL_ADC_SQNC_CLB1_DLY
    Addr = &H20c3&
    GPADC_CTL_ADC_SQNC_CLB1_DLY_CLB1_DLY = &HE0
    Default = &H0F
End Enum
Public Enum GPADC_CTL_DEBUG_CTL_ADC
    Addr = &H20c4&
    GPADC_CTL_DEBUG_CTL_ADC_DEBUG_CTL_ADC = &H00
    Default = &H00
End Enum
Public Enum GPADC_CTL_DEBUG_CTL_BG
    Addr = &H20c5&
    GPADC_CTL_DEBUG_CTL_BG_DEBUG_CTL_BG = &H00
    Default = &H00
End Enum
Public Enum GPADC_CTL_REF_CTL
    Addr = &H20c6&
    GPADC_CTL_REF_CTL_REFERENCE_CTL = &H00
    Default = &HFF
End Enum
Public Enum GPADC_CTL_TRIM_CFG
    Addr = &H20c7&
    GPADC_CTL_TRIM_CFG_TRIM_EN = &HFE
    Default = &H00
End Enum
Public Enum GPADC_CTL_TM_DIRECT_DRV_CFG
    Addr = &H20c8&
    GPADC_CTL_TM_DIRECT_DRV_CFG_ADC_SRC = &HF8
    GPADC_CTL_TM_DIRECT_DRV_CFG_START_CNV = &HF7
    GPADC_CTL_TM_DIRECT_DRV_CFG_REF_UPDT = &HEF
    GPADC_CTL_TM_DIRECT_DRV_CFG_ADC_CLK = &HDF
    GPADC_CTL_TM_DIRECT_DRV_CFG_ADC_EN = &HBF
    GPADC_CTL_TM_DIRECT_DRV_CFG_DIRECT_DRIVE_EN = &H7F
    Default = &H00
End Enum
Public Enum GPADC_CTL_TM_DIRECT_DRV_CMP_CFG
    Addr = &H20c9&
    GPADC_CTL_TM_DIRECT_DRV_CMP_CFG_CMP_CLK = &HFE
    GPADC_CTL_TM_DIRECT_DRV_CMP_CFG_CMP_EN = &HFD
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_DIRECT_STS
    Addr = &H20ca&
    GPADC_CTL_ADC_DIRECT_STS_END_CNV = &HFE
    GPADC_CTL_ADC_DIRECT_STS_CMP_OUT = &HFD
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_DIRECT_DATA_7_0
    Addr = &H20cb&
    GPADC_CTL_ADC_DIRECT_DATA_7_0_ADC_DIRECT_DATA_7_0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_DIRECT_DATA_9_8
    Addr = &H20cc&
    GPADC_CTL_ADC_DIRECT_DATA_9_8_ADC_DIRECT_DATA_9_8 = &HFC
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_CLK_PWR_UP
    Addr = &H20cd&
    GPADC_CTL_ADC_CLK_PWR_UP_HALF_PERIOD_CNT = &HE0
    Default = &H0C
End Enum
Public Enum GPADC_CTL_ADC_CLK_CNV
    Addr = &H20ce&
    GPADC_CTL_ADC_CLK_CNV_HALF_PERIOD_CNT = &HE0
    Default = &H18
End Enum
Public Enum GPADC_CTL_ADC_CLK_CTL
    Addr = &H20cf&
    GPADC_CTL_ADC_CLK_CTL_EN_CLK_REQ = &HFE
    GPADC_CTL_ADC_CLK_CTL_FRC_CLK_REQ = &HFD
    Default = &H01
End Enum
Public Enum GPADC_CTL_ADC_OPERATION_STATUS
    Addr = &H20d0&
    GPADC_CTL_ADC_OPERATION_STATUS_ADC_ENABLE = &HFE
    GPADC_CTL_ADC_OPERATION_STATUS_ADC_READY = &HFD
    Default = &H00
End Enum
Public Enum GPADC_CTL_ADC_GRANT_STATUS
    Addr = &H20d1&
    GPADC_CTL_ADC_GRANT_STATUS_ADC_GRANT = &HF8
    Default = &H00
End Enum
Public Enum GPADC_MCOM_TRANSMIT0
    Addr = &H20e0&
    GPADC_MCOM_TRANSMIT0_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_TRANSMIT1
    Addr = &H20e1&
    GPADC_MCOM_TRANSMIT1_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_TRANSMIT2
    Addr = &H20e2&
    GPADC_MCOM_TRANSMIT2_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_TRANSMIT3
    Addr = &H20e3&
    GPADC_MCOM_TRANSMIT3_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_TRANSMIT_EVENT
    Addr = &H20e4&
    GPADC_MCOM_TRANSMIT_EVENT_EVT0 = &HFE
    GPADC_MCOM_TRANSMIT_EVENT_EVT1 = &HFD
    GPADC_MCOM_TRANSMIT_EVENT_EVT2 = &HFB
    GPADC_MCOM_TRANSMIT_EVENT_EVT3 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_MCOM_TRANSMIT_INTR
    Addr = &H20e5&
    GPADC_MCOM_TRANSMIT_INTR_INTR0 = &HFE
    Default = &H00
End Enum
Public Enum GPADC_MCOM_RECEIVE0
    Addr = &H20e6&
    GPADC_MCOM_RECEIVE0_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_RECEIVE1
    Addr = &H20e7&
    GPADC_MCOM_RECEIVE1_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_RECEIVE2
    Addr = &H20e8&
    GPADC_MCOM_RECEIVE2_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_RECEIVE3
    Addr = &H20e9&
    GPADC_MCOM_RECEIVE3_DATA = &H00
    Default = &H00
End Enum
Public Enum GPADC_MCOM_RECEIVE_EVENT
    Addr = &H20ea&
    GPADC_MCOM_RECEIVE_EVENT_EVT0 = &HFE
    GPADC_MCOM_RECEIVE_EVENT_EVT1 = &HFD
    GPADC_MCOM_RECEIVE_EVENT_EVT2 = &HFB
    GPADC_MCOM_RECEIVE_EVENT_EVT3 = &HF7
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_POWER_STATE_STATUS
    Addr = &H2400&
    POWER_CONTROL_MAINFSM_POWER_STATE_STATUS_CURR_STATE = &HF8
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_VOUT_HP0_EN_CTRL
    Addr = &H2401&
    POWER_CONTROL_MAINFSM_VOUT_HP0_EN_CTRL_VOUT_HP0_EN_CTRL = &HF8
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_VOUT_LP0_EN_CTRL
    Addr = &H2402&
    POWER_CONTROL_MAINFSM_VOUT_LP0_EN_CTRL_VOUT_LP0_EN_CTRL = &HF8
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_VOUT_HP1_EN_CTRL
    Addr = &H2403&
    POWER_CONTROL_MAINFSM_VOUT_HP1_EN_CTRL_VOUT_HP1_EN_CTRL = &HF8
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_VOUT_LP1_EN_CTRL
    Addr = &H2404&
    POWER_CONTROL_MAINFSM_VOUT_LP1_EN_CTRL_VOUT_LP1_EN_CTRL = &HF8
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_BUCK_EN
    Addr = &H2405&
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_HP0_EN = &HFE
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_HP0_EN_VALID = &HFD
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_LP0_EN = &HFB
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_LP0_EN_VALID = &HF7
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_HP1_EN = &HEF
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_HP1_EN_VALID = &HDF
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_LP1_EN = &HBF
    POWER_CONTROL_MAINFSM_BUCK_EN_VOUT_LP1_EN_VALID = &H7F
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_SPMI_ENABLE_CTRL
    Addr = &H2406&
    POWER_CONTROL_MAINFSM_SPMI_ENABLE_CTRL_SPMI_ENABLE_CONTROL = &HFE
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_SPMI_ENABLE
    Addr = &H2407&
    POWER_CONTROL_MAINFSM_SPMI_ENABLE_SPMI_ENABLE = &HFE
    POWER_CONTROL_MAINFSM_SPMI_ENABLE_SPMI_ENABLE_VALID = &HFD
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_OTP_SKIP
    Addr = &H2408&
    POWER_CONTROL_MAINFSM_OTP_SKIP_OTP_RESET_TO_AWAKE_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_PLL_1G_COMMON_CFG
    Addr = &H2409&
    POWER_CONTROL_MAINFSM_PLL_1G_COMMON_CFG_NAP_ENABLE = &HFE
    POWER_CONTROL_MAINFSM_PLL_1G_COMMON_CFG_NAP_PERIOD = &H01
    Default = &H03
End Enum
Public Enum POWER_CONTROL_MAINFSM_CRASH_DISABLE_CFG
    Addr = &H240a&
    POWER_CONTROL_MAINFSM_CRASH_DISABLE_CFG_VDDH_UV_CRASH_DISABLE = &HFE
    POWER_CONTROL_MAINFSM_CRASH_DISABLE_CFG_OVERTEMP_CRASH_DISABLE = &HFD
    POWER_CONTROL_MAINFSM_CRASH_DISABLE_CFG_SPMI_CRASH_DISABLE = &HFB
    POWER_CONTROL_MAINFSM_CRASH_DISABLE_CFG_SGPIO_CRASH_DISABLE = &HF7
    POWER_CONTROL_MAINFSM_CRASH_DISABLE_CFG_CRASHL_CRASH_DISABLE = &HEF
    Default = &H00
End Enum
Public Enum POWER_CONTROL_MAINFSM_DEBUG_TESTMODE
    Addr = &H240b&
    POWER_CONTROL_MAINFSM_DEBUG_TESTMODE_FORCE_PLL_STATE_LOCKED = &HFE
    POWER_CONTROL_MAINFSM_DEBUG_TESTMODE_FORCE_EN_PLL_1G = &HE1
    POWER_CONTROL_MAINFSM_DEBUG_TESTMODE_FORCE_EN_BG = &HDF
    POWER_CONTROL_MAINFSM_DEBUG_TESTMODE_FORCE_MFSM_AWAKE = &HBF
    POWER_CONTROL_MAINFSM_DEBUG_TESTMODE_FORCE_FIRST_1G_LOCK = &H7F
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_VECT_PTR
    Addr = &H2800&
    CM0P_CFG_GLOBAL_BOOTLOADER_VECT_PTR_VECT_PTR = &HC0
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_0
    Addr = &H2801&
    CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_0_FW_SIZE_7_0 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_1
    Addr = &H2802&
    CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_1_FW_SIZE_12_8 = &HE0
    Default = &H18
End Enum
Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_SRC_PTR
    Addr = &H2803&
    CM0P_CFG_GLOBAL_BOOTLOADER_SRC_PTR_SRC_PTR = &H80
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_CFG
    Addr = &H2804&
    CM0P_CFG_GLOBAL_BOOTLOADER_CFG_EXEC_MODE = &HF8
    CM0P_CFG_GLOBAL_BOOTLOADER_CFG_AUTO_DIS_MODE = &HF7
    CM0P_CFG_GLOBAL_BOOTLOADER_CFG_PFSM_MODE = &HCF
    CM0P_CFG_GLOBAL_BOOTLOADER_CFG_HASH_MODE = &HBF
    CM0P_CFG_GLOBAL_BOOTLOADER_CFG_SRAM_INIT_MODE = &H7F
    Default = &H04
End Enum
Public Enum CM0P_CFG_GLOBAL_CONFIG
    Addr = &H2805&
    CM0P_CFG_GLOBAL_CONFIG_LOCKUP_RESET = &HFE
    Default = &H01
End Enum
Public Enum CM0P_CFG_GLOBAL_CONTROL
    Addr = &H2806&
    CM0P_CFG_GLOBAL_CONTROL_CPU_EN = &HFE
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_HOST_IRQ
    Addr = &H2807&
    CM0P_CFG_GLOBAL_HOST_IRQ_TRIGGER_ID = &H80
    CM0P_CFG_GLOBAL_HOST_IRQ_PENDING = &H7F
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_DEBUG_CTRL
    Addr = &H2808&
    CM0P_CFG_GLOBAL_DEBUG_CTRL_DAP_EN = &HFE
    CM0P_CFG_GLOBAL_DEBUG_CTRL_SWD_IF_EN = &HFD
    CM0P_CFG_GLOBAL_DEBUG_CTRL_SWD_INST_ID = &H0F
    Default = &H03
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_0
    Addr = &H2809&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_0_HASH_7_0 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_1
    Addr = &H280a&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_1_HASH_15_8 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_2
    Addr = &H280b&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_2_HASH_23_16 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_3
    Addr = &H280c&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_3_HASH_31_24 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_4
    Addr = &H280d&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_4_HASH_39_32 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_5
    Addr = &H280e&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_5_HASH_47_40 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_6
    Addr = &H280f&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_6_HASH_55_48 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_7
    Addr = &H2810&
    CM0P_CFG_GLOBAL_FIRMWARE_VERSION_7_HASH_63_56 = &H00
    Default = &HFF
End Enum
Public Enum CM0P_CFG_GLOBAL_CM0P_HW_EVENT
    Addr = &H2811&
    CM0P_CFG_GLOBAL_CM0P_HW_EVENT_BOOTLOADER_HARDFAULT = &HFE
    CM0P_CFG_GLOBAL_CM0P_HW_EVENT_BOOTLOADER_HASH_ERROR = &HFD
    CM0P_CFG_GLOBAL_CM0P_HW_EVENT_LOCKUP = &HEF
    CM0P_CFG_GLOBAL_CM0P_HW_EVENT_LOCKED_SRAM_ACCESS = &HBF
    CM0P_CFG_GLOBAL_CM0P_HW_EVENT_WATCHDOG = &H7F
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_CM0P_SW_EVENT
    Addr = &H2812&
    CM0P_CFG_GLOBAL_CM0P_SW_EVENT_CM0P_EVENT0 = &HFE
    CM0P_CFG_GLOBAL_CM0P_SW_EVENT_CM0P_EVENT1 = &HFD
    CM0P_CFG_GLOBAL_CM0P_SW_EVENT_CM0P_EVENT2 = &HFB
    CM0P_CFG_GLOBAL_CM0P_SW_EVENT_CM0P_EVENT3 = &HF7
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_CM0P_HW_STATUS
    Addr = &H2813&
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_BOOTLOADER_HARDFAULT = &HFE
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_BOOTLOADER_HASH_ERROR = &HFD
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_BOOTLOADER_BUSY = &HFB
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_BOOTLOADER_DONE = &HF7
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_LOCKUP = &HEF
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_HALTED = &HDF
    CM0P_CFG_GLOBAL_CM0P_HW_STATUS_SWDETECT = &HBF
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK
    Addr = &H2815&
    CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK_BOOTLOADER_HARDFAULT = &HFE
    CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK_BOOTLOADER_HASH_ERROR = &HFD
    CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK_LOCKUP = &HEF
    CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK_LOCKED_SRAM_ACCESS = &HBF
    CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK_WATCHDOG = &H7F
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK
    Addr = &H2816&
    CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK_CM0P_EVENT0 = &HFE
    CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK_CM0P_EVENT1 = &HFD
    CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK_CM0P_EVENT2 = &HFB
    CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK_CM0P_EVENT3 = &HF7
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_TEST_CFG
    Addr = &H2817&
    CM0P_CFG_GLOBAL_TEST_CFG_TEST_EXEC_MODE = &HFE
    CM0P_CFG_GLOBAL_TEST_CFG_TEST_HASH_MODE = &HBF
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_TEST_FW_SIZE_0
    Addr = &H2818&
    CM0P_CFG_GLOBAL_TEST_FW_SIZE_0_FW_SIZE_7_0 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_GLOBAL_TEST_FW_SIZE_1
    Addr = &H2819&
    CM0P_CFG_GLOBAL_TEST_FW_SIZE_1_FW_SIZE_12_8 = &HE0
    Default = &H18
End Enum
Public Enum CM0P_CFG_SRAM_ADDR_LO
    Addr = &H2820&
    CM0P_CFG_SRAM_ADDR_LO_ADDR_LO = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_ADDR_HI
    Addr = &H2821&
    CM0P_CFG_SRAM_ADDR_HI_ADDR_HI = &HC0
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA0
    Addr = &H2823&
    CM0P_CFG_SRAM_DATA0_DATA0 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA1
    Addr = &H2824&
    CM0P_CFG_SRAM_DATA1_DATA1 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA2
    Addr = &H2825&
    CM0P_CFG_SRAM_DATA2_DATA2 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA3
    Addr = &H2826&
    CM0P_CFG_SRAM_DATA3_DATA3 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA4
    Addr = &H2827&
    CM0P_CFG_SRAM_DATA4_DATA4 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA5
    Addr = &H2828&
    CM0P_CFG_SRAM_DATA5_DATA5 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA6
    Addr = &H2829&
    CM0P_CFG_SRAM_DATA6_DATA6 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA7
    Addr = &H282a&
    CM0P_CFG_SRAM_DATA7_DATA7 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA8
    Addr = &H282b&
    CM0P_CFG_SRAM_DATA8_DATA8 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA9
    Addr = &H282c&
    CM0P_CFG_SRAM_DATA9_DATA9 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA10
    Addr = &H282d&
    CM0P_CFG_SRAM_DATA10_DATA10 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA11
    Addr = &H282e&
    CM0P_CFG_SRAM_DATA11_DATA11 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA12
    Addr = &H282f&
    CM0P_CFG_SRAM_DATA12_DATA12 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA13
    Addr = &H2830&
    CM0P_CFG_SRAM_DATA13_DATA13 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA14
    Addr = &H2831&
    CM0P_CFG_SRAM_DATA14_DATA14 = &H00
    Default = &H00
End Enum
Public Enum CM0P_CFG_SRAM_DATA15
    Addr = &H2832&
    CM0P_CFG_SRAM_DATA15_DATA15 = &H00
    Default = &H00
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_FBDIV_LSB
    Addr = &H2f00&
    CLK_GEN_PLL_24M_REGISTERS_FBDIV_LSB_PLL24M_FBDIV_0 = &H00
    Default = &HDC
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_FBDIV_MSB
    Addr = &H2f01&
    CLK_GEN_PLL_24M_REGISTERS_FBDIV_MSB_PLL24M_FBDIV_1 = &HC0
    Default = &H02
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_POSTDIV
    Addr = &H2f02&
    CLK_GEN_PLL_24M_REGISTERS_POSTDIV_PLL24_POSTDIV = &HF0
    CLK_GEN_PLL_24M_REGISTERS_POSTDIV_PLL24M_POSTDIVEN = &HEF
    Default = &H00
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_FCALIN
    Addr = &H2f03&
    CLK_GEN_PLL_24M_REGISTERS_FCALIN_PLL24M_FCALIN = &H00
    Default = &H00
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_FCALOUT
    Addr = &H2f04&
    CLK_GEN_PLL_24M_REGISTERS_FCALOUT_PLL24M_FCALOUT = &H00
    Default = &H00
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_FCAL_SEL
    Addr = &H2f05&
    CLK_GEN_PLL_24M_REGISTERS_FCAL_SEL_PLL24M_FCAL_AUTO_BYP = &HFE
    CLK_GEN_PLL_24M_REGISTERS_FCAL_SEL_PLL24M_FCAL_EXT_BYP = &HFD
    Default = &H02
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_LOCKCOUNT
    Addr = &H2f06&
    CLK_GEN_PLL_24M_REGISTERS_LOCKCOUNT_PLL24M_LOCKCNT = &HFC
    Default = &H00
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_PLL_TEST
    Addr = &H2f07&
    CLK_GEN_PLL_24M_REGISTERS_PLL_TEST_PLL24M_ATEST_SEL = &HF8
    CLK_GEN_PLL_24M_REGISTERS_PLL_TEST_PLL24M_ATEST_EN = &HF7
    CLK_GEN_PLL_24M_REGISTERS_PLL_TEST_PLL24M_FCALTEST = &HEF
    CLK_GEN_PLL_24M_REGISTERS_PLL_TEST_PLL24M_BYPASS = &HDF
    CLK_GEN_PLL_24M_REGISTERS_PLL_TEST_PLL24M_FORCE_PLL_EN = &HBF
    CLK_GEN_PLL_24M_REGISTERS_PLL_TEST_PLL24M_FORCE_FOUTVCO_EN = &H7F
    Default = &H00
End Enum
Public Enum CLK_GEN_PLL_24M_REGISTERS_DEBUG
    Addr = &H2f08&
    CLK_GEN_PLL_24M_REGISTERS_DEBUG_PLL24M_LOCK = &HFE
    CLK_GEN_PLL_24M_REGISTERS_DEBUG_PLL_CLOCK_TO_GPIO = &HFD
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TRIM_DC_BG
    Addr = &H2f40&
    CLK_GEN_ACORE_TRIM_DC_BG_TRIMDCBG = &H00
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TRIM_TC_BG
    Addr = &H2f41&
    CLK_GEN_ACORE_TRIM_TC_BG_TRIMTCBG = &HC0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TRIM_IDAC_5UA
    Addr = &H2f42&
    CLK_GEN_ACORE_TRIM_IDAC_5UA_TRIMIDAC5UA = &HC0
    Default = &H1C
End Enum
Public Enum CLK_GEN_ACORE_TRIM_IDAC_200UA
    Addr = &H2f43&
    CLK_GEN_ACORE_TRIM_IDAC_200UA_TRIMIDAC200UA = &HC0
    Default = &H1C
End Enum
Public Enum CLK_GEN_ACORE_TRIM_IDAC_10MA
    Addr = &H2f44&
    CLK_GEN_ACORE_TRIM_IDAC_10MA_TRIMIDAC10MA = &HE0
    Default = &H0C
End Enum
Public Enum CLK_GEN_ACORE_TRIM_VDDIO_TH_SEL
    Addr = &H2f45&
    CLK_GEN_ACORE_TRIM_VDDIO_TH_SEL_TRIMVDDIOTHSEL = &HFE
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TRIM_CFG_BG_DECAP
    Addr = &H2f46&
    CLK_GEN_ACORE_TRIM_CFG_BG_DECAP_TRIMCFGBGDECAP = &HFC
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TRIM_SPARE0
    Addr = &H2f47&
    CLK_GEN_ACORE_TRIM_SPARE0_TRIMSPARE0 = &HF0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TRIM_APPLY
    Addr = &H2f48&
    CLK_GEN_ACORE_TRIM_APPLY_TRIMAPPLY = &HFE
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_TEST_BG
    Addr = &H2f49&
    CLK_GEN_ACORE_TEST_BG_TESTBG = &HF8
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_ATB_COLUMN_SEL
    Addr = &H2f4a&
    CLK_GEN_ACORE_ATB_COLUMN_SEL_ATBCOLUMNSEL = &HF0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_ATB_TO_BALL
    Addr = &H2f4b&
    CLK_GEN_ACORE_ATB_TO_BALL_ATBTOBALL = &H00
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_IREF_HP_COL_SEL
    Addr = &H2f4c&
    CLK_GEN_ACORE_IREF_HP_COL_SEL_IREFHPCOLUMNSEL = &HE0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_IREF_LP_COL_SEL
    Addr = &H2f4d&
    CLK_GEN_ACORE_IREF_LP_COL_SEL_IREFLPCOLUMNSEL = &HE0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_IREF_LP_SEL
    Addr = &H2f4e&
    CLK_GEN_ACORE_IREF_LP_SEL_IREFLPSEL = &HFC
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_CLVR_VOUT_SEL
    Addr = &H2f4f&
    CLK_GEN_ACORE_CLVR_VOUT_SEL_CLVRVOUTSEL = &HF0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_VREF_SEL
    Addr = &H2f50&
    CLK_GEN_ACORE_VREF_SEL_VREFSEL = &HFC
    Default = &H01
End Enum
Public Enum CLK_GEN_ACORE_TMPR_SENSE
    Addr = &H2f51&
    CLK_GEN_ACORE_TMPR_SENSE_TSENSESEL = &HF0
    CLK_GEN_ACORE_TMPR_SENSE_TSENSECLK = &HEF
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_CFG_GAIN_SC_AMP
    Addr = &H2f52&
    CLK_GEN_ACORE_CFG_GAIN_SC_AMP_CFGGAINSCAMP = &HFE
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_DCFG_SPARE0
    Addr = &H2f53&
    CLK_GEN_ACORE_DCFG_SPARE0_DCFGSPARE0 = &HF0
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_EN_IREF
    Addr = &H2f54&
    CLK_GEN_ACORE_EN_IREF_ENIREF10MA = &HFE
    CLK_GEN_ACORE_EN_IREF_ENIREF5UA = &HFD
    CLK_GEN_ACORE_EN_IREF_ENIREF200UA = &HFB
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_EN_SENSE
    Addr = &H2f55&
    CLK_GEN_ACORE_EN_SENSE_ENTSENSE = &HFE
    CLK_GEN_ACORE_EN_SENSE_ENLMSR = &HFD
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_ENACORE_SPARE0
    Addr = &H2f56&
    CLK_GEN_ACORE_ENACORE_SPARE0_ENACORESPARE0 = &HFC
    Default = &H00
End Enum
Public Enum CLK_GEN_ACORE_BG_OK_DLY_CFG
    Addr = &H2f57&
    CLK_GEN_ACORE_BG_OK_DLY_CFG_BGOKDLY = &HFC
    Default = &H03
End Enum
Public Enum CLK_GEN_ACORE_BG_TEST_CFG
    Addr = &H2f58&
    CLK_GEN_ACORE_BG_TEST_CFG_ENMM = &HFE
    CLK_GEN_ACORE_BG_TEST_CFG_RQTM = &HFD
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_BUCK_TOP_CFG_SEL
    Addr = &H3000&
    BUCK_CONFIG_BUCK_TOP_CFG_SEL_CFG_SEL = &HFC
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_GAIN0
    Addr = &H3020&
    BUCK_CONFIG_DIG0_GAIN0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_GAIN1
    Addr = &H3021&
    BUCK_CONFIG_DIG0_GAIN1_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_GAIN2
    Addr = &H3022&
    BUCK_CONFIG_DIG0_GAIN2_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG0_GAIN3
    Addr = &H3023&
    BUCK_CONFIG_DIG0_GAIN3_VAL = &HE0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG0_GAIN4
    Addr = &H3024&
    BUCK_CONFIG_DIG0_GAIN4_VAL = &HE0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_DIG0_ADD_THRES0
    Addr = &H3025&
    BUCK_CONFIG_DIG0_ADD_THRES0_VAL = &HE0
    Default = &H0B
End Enum
Public Enum BUCK_CONFIG_DIG0_ADD_THRES1
    Addr = &H3026&
    BUCK_CONFIG_DIG0_ADD_THRES1_VAL = &HE0
    Default = &H0D
End Enum
Public Enum BUCK_CONFIG_DIG0_ADD_THRES2
    Addr = &H3027&
    BUCK_CONFIG_DIG0_ADD_THRES2_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_ADD_THRES3
    Addr = &H3028&
    BUCK_CONFIG_DIG0_ADD_THRES3_VAL = &HE0
    Default = &H11
End Enum
Public Enum BUCK_CONFIG_DIG0_ADD_THRES4
    Addr = &H3029&
    BUCK_CONFIG_DIG0_ADD_THRES4_VAL = &HE0
    Default = &H13
End Enum
Public Enum BUCK_CONFIG_DIG0_SHED_THRES0
    Addr = &H302a&
    BUCK_CONFIG_DIG0_SHED_THRES0_VAL = &HE0
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG0_SHED_THRES1
    Addr = &H302b&
    BUCK_CONFIG_DIG0_SHED_THRES1_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG0_SHED_THRES2
    Addr = &H302c&
    BUCK_CONFIG_DIG0_SHED_THRES2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG0_SHED_THRES3
    Addr = &H302d&
    BUCK_CONFIG_DIG0_SHED_THRES3_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG0_SHED_THRES4
    Addr = &H302e&
    BUCK_CONFIG_DIG0_SHED_THRES4_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG0_LOG2_NUM_AVG0
    Addr = &H302f&
    BUCK_CONFIG_DIG0_LOG2_NUM_AVG0_VAL = &HF8
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_LOG2_NUM_AVG1
    Addr = &H3030&
    BUCK_CONFIG_DIG0_LOG2_NUM_AVG1_VAL = &HF8
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_LOG2_NUM_AVG2
    Addr = &H3031&
    BUCK_CONFIG_DIG0_LOG2_NUM_AVG2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_LOG2_NUM_AVG3
    Addr = &H3032&
    BUCK_CONFIG_DIG0_LOG2_NUM_AVG3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_LOG2_NUM_AVG4
    Addr = &H3033&
    BUCK_CONFIG_DIG0_LOG2_NUM_AVG4_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_BLANK
    Addr = &H3034&
    BUCK_CONFIG_DIG0_PFM_BLANK_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_0
    Addr = &H3035&
    BUCK_CONFIG_DIG0_PFM_TON1_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_0
    Addr = &H3036&
    BUCK_CONFIG_DIG0_PFM_TON2_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_0
    Addr = &H3037&
    BUCK_CONFIG_DIG0_PFM_TD_0_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_0
    Addr = &H3038&
    BUCK_CONFIG_DIG0_PFM_NP_0_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_1
    Addr = &H3039&
    BUCK_CONFIG_DIG0_PFM_TON1_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_1
    Addr = &H303a&
    BUCK_CONFIG_DIG0_PFM_TON2_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_1
    Addr = &H303b&
    BUCK_CONFIG_DIG0_PFM_TD_1_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_1
    Addr = &H303c&
    BUCK_CONFIG_DIG0_PFM_NP_1_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_2
    Addr = &H303d&
    BUCK_CONFIG_DIG0_PFM_TON1_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_2
    Addr = &H303e&
    BUCK_CONFIG_DIG0_PFM_TON2_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_2
    Addr = &H303f&
    BUCK_CONFIG_DIG0_PFM_TD_2_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_2
    Addr = &H3040&
    BUCK_CONFIG_DIG0_PFM_NP_2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_3
    Addr = &H3041&
    BUCK_CONFIG_DIG0_PFM_TON1_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_3
    Addr = &H3042&
    BUCK_CONFIG_DIG0_PFM_TON2_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_3
    Addr = &H3043&
    BUCK_CONFIG_DIG0_PFM_TD_3_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_3
    Addr = &H3044&
    BUCK_CONFIG_DIG0_PFM_NP_3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_4
    Addr = &H3045&
    BUCK_CONFIG_DIG0_PFM_TON1_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_4
    Addr = &H3046&
    BUCK_CONFIG_DIG0_PFM_TON2_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_4
    Addr = &H3047&
    BUCK_CONFIG_DIG0_PFM_TD_4_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_4
    Addr = &H3048&
    BUCK_CONFIG_DIG0_PFM_NP_4_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_5
    Addr = &H3049&
    BUCK_CONFIG_DIG0_PFM_TON1_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_5
    Addr = &H304a&
    BUCK_CONFIG_DIG0_PFM_TON2_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_5
    Addr = &H304b&
    BUCK_CONFIG_DIG0_PFM_TD_5_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_5
    Addr = &H304c&
    BUCK_CONFIG_DIG0_PFM_NP_5_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_6
    Addr = &H304d&
    BUCK_CONFIG_DIG0_PFM_TON1_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_6
    Addr = &H304e&
    BUCK_CONFIG_DIG0_PFM_TON2_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_6
    Addr = &H304f&
    BUCK_CONFIG_DIG0_PFM_TD_6_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_6
    Addr = &H3050&
    BUCK_CONFIG_DIG0_PFM_NP_6_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON1_7
    Addr = &H3051&
    BUCK_CONFIG_DIG0_PFM_TON1_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TON2_7
    Addr = &H3052&
    BUCK_CONFIG_DIG0_PFM_TON2_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_TD_7
    Addr = &H3053&
    BUCK_CONFIG_DIG0_PFM_TD_7_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PFM_NP_7
    Addr = &H3054&
    BUCK_CONFIG_DIG0_PFM_NP_7_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_INIT_PULSE
    Addr = &H3055&
    BUCK_CONFIG_DIG0_PWM_INIT_PULSE_BLANK_TIME = &HF0
    BUCK_CONFIG_DIG0_PWM_INIT_PULSE_USE_PFM_PARAM = &HEF
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_INIT_OV
    Addr = &H3056&
    BUCK_CONFIG_DIG0_PWM_INIT_OV_LEVEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_INIT_TON1
    Addr = &H3057&
    BUCK_CONFIG_DIG0_PWM_INIT_TON1_VAL = &HE0
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_INIT_TON2
    Addr = &H3058&
    BUCK_CONFIG_DIG0_PWM_INIT_TON2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_INIT_TD
    Addr = &H3059&
    BUCK_CONFIG_DIG0_PWM_INIT_TD_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_MISC_SETTING_0
    Addr = &H305a&
    BUCK_CONFIG_DIG0_MISC_SETTING_0_STARTUP_2CL = &HFE
    BUCK_CONFIG_DIG0_MISC_SETTING_0_MSTR_DVC_RAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_DVC_DN_MIN_STATE
    Addr = &H305b&
    BUCK_CONFIG_DIG0_DVC_DN_MIN_STATE_VAL = &HF8
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG0_DVC_UP_MIN_STATE
    Addr = &H305c&
    BUCK_CONFIG_DIG0_DVC_UP_MIN_STATE_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_DVC_SLEW
    Addr = &H305d&
    BUCK_CONFIG_DIG0_DVC_SLEW_DISABLE_VAL = &HF8
    BUCK_CONFIG_DIG0_DVC_SLEW_REENABLE_VAL = &HC7
    Default = &H2D
End Enum
Public Enum BUCK_CONFIG_DIG0_SHED_TIMER_LIM
    Addr = &H305e&
    BUCK_CONFIG_DIG0_SHED_TIMER_LIM_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_ZERO_CURRENT_CODE
    Addr = &H305f&
    BUCK_CONFIG_DIG0_ZERO_CURRENT_CODE_VAL = &HF0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG0_GM_ADC_OFFSET
    Addr = &H3060&
    BUCK_CONFIG_DIG0_GM_ADC_OFFSET_VAL = &HF8
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG0_STARTUP_IDEM
    Addr = &H3061&
    BUCK_CONFIG_DIG0_STARTUP_IDEM_VAL = &HE0
    Default = &H10
End Enum
Public Enum BUCK_CONFIG_DIG0_PH_FULL_BIAS_DLY
    Addr = &H3062&
    BUCK_CONFIG_DIG0_PH_FULL_BIAS_DLY_VAL = &H00
    Default = &H18
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_SYNTH_SETUP
    Addr = &H3063&
    BUCK_CONFIG_DIG0_PWM_SYNTH_SETUP_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG0_VREF_DELAY
    Addr = &H3064&
    BUCK_CONFIG_DIG0_VREF_DELAY_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG0_PCH_VCOM_TIME
    Addr = &H3065&
    BUCK_CONFIG_DIG0_PCH_VCOM_TIME_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_VDDC_FILT_SEL
    Addr = &H3066&
    BUCK_CONFIG_DIG0_VDDC_FILT_SEL_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG0_PULLDOWN_EN
    Addr = &H3067&
    BUCK_CONFIG_DIG0_PULLDOWN_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_ILIM_THROTTLE_EN
    Addr = &H3068&
    BUCK_CONFIG_DIG0_ILIM_THROTTLE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT_ILIM
    Addr = &H3069&
    BUCK_CONFIG_DIG0_THRT_ILIM_VAL = &H00
    Default = &H90
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT_ILIM_FILT
    Addr = &H306a&
    BUCK_CONFIG_DIG0_THRT_ILIM_FILT_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT1_SET_DLY
    Addr = &H306b&
    BUCK_CONFIG_DIG0_THRT1_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT2_SET_DLY
    Addr = &H306c&
    BUCK_CONFIG_DIG0_THRT2_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT0_RESET_DLY
    Addr = &H306d&
    BUCK_CONFIG_DIG0_THRT0_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT1_RESET_DLY
    Addr = &H306e&
    BUCK_CONFIG_DIG0_THRT1_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT2_RESET_DLY
    Addr = &H306f&
    BUCK_CONFIG_DIG0_THRT2_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG0_THRT_EVT_MASK
    Addr = &H3070&
    BUCK_CONFIG_DIG0_THRT_EVT_MASK_SET_VAL = &HF8
    BUCK_CONFIG_DIG0_THRT_EVT_MASK_RESET_VAL = &HC7
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_LIMIT_CL
    Addr = &H3071&
    BUCK_CONFIG_DIG0_LIMIT_CL_VAL = &HE0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_DIG0_LIMIT_STATE
    Addr = &H3072&
    BUCK_CONFIG_DIG0_LIMIT_STATE_MIN = &HF8
    BUCK_CONFIG_DIG0_LIMIT_STATE_MAX = &H8F
    Default = &H70
End Enum
Public Enum BUCK_CONFIG_DIG0_FORCE_STATE
    Addr = &H3073&
    BUCK_CONFIG_DIG0_FORCE_STATE_VAL = &HF0
    BUCK_CONFIG_DIG0_FORCE_STATE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_FORCE_CLOCK
    Addr = &H3074&
    BUCK_CONFIG_DIG0_FORCE_CLOCK_DCLK_REQ = &HFE
    BUCK_CONFIG_DIG0_FORCE_CLOCK_ADC_COMP_SAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_PWM_SYNTH_OVERRIDE
    Addr = &H3075&
    BUCK_CONFIG_DIG0_PWM_SYNTH_OVERRIDE_VAL = &HF0
    BUCK_CONFIG_DIG0_PWM_SYNTH_OVERRIDE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_OBS_STICKY_STATE
    Addr = &H3076&
    BUCK_CONFIG_DIG0_OBS_STICKY_STATE_PFM = &HFE
    BUCK_CONFIG_DIG0_OBS_STICKY_STATE_PWM1 = &HFD
    BUCK_CONFIG_DIG0_OBS_STICKY_STATE_PWM2 = &HFB
    BUCK_CONFIG_DIG0_OBS_STICKY_STATE_PWM3 = &HF7
    BUCK_CONFIG_DIG0_OBS_STICKY_STATE_PWM4 = &HEF
    BUCK_CONFIG_DIG0_OBS_STICKY_STATE_PWM5 = &HDF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_STICKY_STATE_EN
    Addr = &H3077&
    BUCK_CONFIG_DIG0_STICKY_STATE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG0_STICKY_STATE_CLR
    Addr = &H3078&
    BUCK_CONFIG_DIG0_STICKY_STATE_CLR_VAL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG1_GAIN0
    Addr = &H30a0&
    BUCK_CONFIG_DIG1_GAIN0_VAL = &HE0
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG1_ADD_THRES0
    Addr = &H30a1&
    BUCK_CONFIG_DIG1_ADD_THRES0_VAL = &HE0
    Default = &H0B
End Enum
Public Enum BUCK_CONFIG_DIG1_SHED_THRES0
    Addr = &H30a2&
    BUCK_CONFIG_DIG1_SHED_THRES0_VAL = &HE0
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG1_LOG2_NUM_AVG0
    Addr = &H30a3&
    BUCK_CONFIG_DIG1_LOG2_NUM_AVG0_VAL = &HF8
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_BLANK
    Addr = &H30a4&
    BUCK_CONFIG_DIG1_PFM_BLANK_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_0
    Addr = &H30a5&
    BUCK_CONFIG_DIG1_PFM_TON1_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_0
    Addr = &H30a6&
    BUCK_CONFIG_DIG1_PFM_TON2_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_0
    Addr = &H30a7&
    BUCK_CONFIG_DIG1_PFM_TD_0_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_0
    Addr = &H30a8&
    BUCK_CONFIG_DIG1_PFM_NP_0_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_1
    Addr = &H30a9&
    BUCK_CONFIG_DIG1_PFM_TON1_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_1
    Addr = &H30aa&
    BUCK_CONFIG_DIG1_PFM_TON2_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_1
    Addr = &H30ab&
    BUCK_CONFIG_DIG1_PFM_TD_1_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_1
    Addr = &H30ac&
    BUCK_CONFIG_DIG1_PFM_NP_1_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_2
    Addr = &H30ad&
    BUCK_CONFIG_DIG1_PFM_TON1_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_2
    Addr = &H30ae&
    BUCK_CONFIG_DIG1_PFM_TON2_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_2
    Addr = &H30af&
    BUCK_CONFIG_DIG1_PFM_TD_2_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_2
    Addr = &H30b0&
    BUCK_CONFIG_DIG1_PFM_NP_2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_3
    Addr = &H30b1&
    BUCK_CONFIG_DIG1_PFM_TON1_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_3
    Addr = &H30b2&
    BUCK_CONFIG_DIG1_PFM_TON2_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_3
    Addr = &H30b3&
    BUCK_CONFIG_DIG1_PFM_TD_3_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_3
    Addr = &H30b4&
    BUCK_CONFIG_DIG1_PFM_NP_3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_4
    Addr = &H30b5&
    BUCK_CONFIG_DIG1_PFM_TON1_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_4
    Addr = &H30b6&
    BUCK_CONFIG_DIG1_PFM_TON2_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_4
    Addr = &H30b7&
    BUCK_CONFIG_DIG1_PFM_TD_4_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_4
    Addr = &H30b8&
    BUCK_CONFIG_DIG1_PFM_NP_4_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_5
    Addr = &H30b9&
    BUCK_CONFIG_DIG1_PFM_TON1_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_5
    Addr = &H30ba&
    BUCK_CONFIG_DIG1_PFM_TON2_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_5
    Addr = &H30bb&
    BUCK_CONFIG_DIG1_PFM_TD_5_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_5
    Addr = &H30bc&
    BUCK_CONFIG_DIG1_PFM_NP_5_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_6
    Addr = &H30bd&
    BUCK_CONFIG_DIG1_PFM_TON1_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_6
    Addr = &H30be&
    BUCK_CONFIG_DIG1_PFM_TON2_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_6
    Addr = &H30bf&
    BUCK_CONFIG_DIG1_PFM_TD_6_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_6
    Addr = &H30c0&
    BUCK_CONFIG_DIG1_PFM_NP_6_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON1_7
    Addr = &H30c1&
    BUCK_CONFIG_DIG1_PFM_TON1_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TON2_7
    Addr = &H30c2&
    BUCK_CONFIG_DIG1_PFM_TON2_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_TD_7
    Addr = &H30c3&
    BUCK_CONFIG_DIG1_PFM_TD_7_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PFM_NP_7
    Addr = &H30c4&
    BUCK_CONFIG_DIG1_PFM_NP_7_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_INIT_PULSE
    Addr = &H30c5&
    BUCK_CONFIG_DIG1_PWM_INIT_PULSE_BLANK_TIME = &HF0
    BUCK_CONFIG_DIG1_PWM_INIT_PULSE_USE_PFM_PARAM = &HEF
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_INIT_OV
    Addr = &H30c6&
    BUCK_CONFIG_DIG1_PWM_INIT_OV_LEVEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_INIT_TON1
    Addr = &H30c7&
    BUCK_CONFIG_DIG1_PWM_INIT_TON1_VAL = &HE0
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_INIT_TON2
    Addr = &H30c8&
    BUCK_CONFIG_DIG1_PWM_INIT_TON2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_INIT_TD
    Addr = &H30c9&
    BUCK_CONFIG_DIG1_PWM_INIT_TD_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_MISC_SETTING_0
    Addr = &H30ca&
    BUCK_CONFIG_DIG1_MISC_SETTING_0_STARTUP_2CL = &HFE
    BUCK_CONFIG_DIG1_MISC_SETTING_0_MSTR_DVC_RAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_DVC_DN_MIN_STATE
    Addr = &H30cb&
    BUCK_CONFIG_DIG1_DVC_DN_MIN_STATE_VAL = &HF8
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG1_DVC_UP_MIN_STATE
    Addr = &H30cc&
    BUCK_CONFIG_DIG1_DVC_UP_MIN_STATE_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_DVC_SLEW
    Addr = &H30cd&
    BUCK_CONFIG_DIG1_DVC_SLEW_DISABLE_VAL = &HF8
    BUCK_CONFIG_DIG1_DVC_SLEW_REENABLE_VAL = &HC7
    Default = &H2D
End Enum
Public Enum BUCK_CONFIG_DIG1_SHED_TIMER_LIM
    Addr = &H30ce&
    BUCK_CONFIG_DIG1_SHED_TIMER_LIM_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_ZERO_CURRENT_CODE
    Addr = &H30cf&
    BUCK_CONFIG_DIG1_ZERO_CURRENT_CODE_VAL = &HF0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG1_GM_ADC_OFFSET
    Addr = &H30d0&
    BUCK_CONFIG_DIG1_GM_ADC_OFFSET_VAL = &HF8
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG1_STARTUP_IDEM
    Addr = &H30d1&
    BUCK_CONFIG_DIG1_STARTUP_IDEM_VAL = &HE0
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG1_PH_FULL_BIAS_DLY
    Addr = &H30d2&
    BUCK_CONFIG_DIG1_PH_FULL_BIAS_DLY_VAL = &H00
    Default = &H18
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_SYNTH_SETUP
    Addr = &H30d3&
    BUCK_CONFIG_DIG1_PWM_SYNTH_SETUP_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG1_VREF_DELAY
    Addr = &H30d4&
    BUCK_CONFIG_DIG1_VREF_DELAY_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG1_PCH_VCOM_TIME
    Addr = &H30d5&
    BUCK_CONFIG_DIG1_PCH_VCOM_TIME_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG1_VDDC_FILT_SEL
    Addr = &H30d6&
    BUCK_CONFIG_DIG1_VDDC_FILT_SEL_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG1_PULLDOWN_EN
    Addr = &H30d7&
    BUCK_CONFIG_DIG1_PULLDOWN_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_ILIM_THROTTLE_EN
    Addr = &H30d8&
    BUCK_CONFIG_DIG1_ILIM_THROTTLE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT_ILIM
    Addr = &H30d9&
    BUCK_CONFIG_DIG1_THRT_ILIM_VAL = &H00
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT_ILIM_FILT
    Addr = &H30da&
    BUCK_CONFIG_DIG1_THRT_ILIM_FILT_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT1_SET_DLY
    Addr = &H30db&
    BUCK_CONFIG_DIG1_THRT1_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT2_SET_DLY
    Addr = &H30dc&
    BUCK_CONFIG_DIG1_THRT2_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT0_RESET_DLY
    Addr = &H30dd&
    BUCK_CONFIG_DIG1_THRT0_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT1_RESET_DLY
    Addr = &H30de&
    BUCK_CONFIG_DIG1_THRT1_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT2_RESET_DLY
    Addr = &H30df&
    BUCK_CONFIG_DIG1_THRT2_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG1_THRT_EVT_MASK
    Addr = &H30e0&
    BUCK_CONFIG_DIG1_THRT_EVT_MASK_SET_VAL = &HF8
    BUCK_CONFIG_DIG1_THRT_EVT_MASK_RESET_VAL = &HC7
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_LIMIT_CL
    Addr = &H30e1&
    BUCK_CONFIG_DIG1_LIMIT_CL_VAL = &HE0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_DIG1_LIMIT_STATE
    Addr = &H30e2&
    BUCK_CONFIG_DIG1_LIMIT_STATE_MIN = &HF8
    BUCK_CONFIG_DIG1_LIMIT_STATE_MAX = &H8F
    Default = &H70
End Enum
Public Enum BUCK_CONFIG_DIG1_FORCE_STATE
    Addr = &H30e3&
    BUCK_CONFIG_DIG1_FORCE_STATE_VAL = &HF0
    BUCK_CONFIG_DIG1_FORCE_STATE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_FORCE_CLOCK
    Addr = &H30e4&
    BUCK_CONFIG_DIG1_FORCE_CLOCK_DCLK_REQ = &HFE
    BUCK_CONFIG_DIG1_FORCE_CLOCK_ADC_COMP_SAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_PWM_SYNTH_OVERRIDE
    Addr = &H30e5&
    BUCK_CONFIG_DIG1_PWM_SYNTH_OVERRIDE_VAL = &HF0
    BUCK_CONFIG_DIG1_PWM_SYNTH_OVERRIDE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_OBS_STICKY_STATE
    Addr = &H30e6&
    BUCK_CONFIG_DIG1_OBS_STICKY_STATE_PFM = &HFE
    BUCK_CONFIG_DIG1_OBS_STICKY_STATE_PWM1 = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_STICKY_STATE_EN
    Addr = &H30e7&
    BUCK_CONFIG_DIG1_STICKY_STATE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG1_STICKY_STATE_CLR
    Addr = &H30e8&
    BUCK_CONFIG_DIG1_STICKY_STATE_CLR_VAL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG2_GAIN0
    Addr = &H3120&
    BUCK_CONFIG_DIG2_GAIN0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_GAIN1
    Addr = &H3121&
    BUCK_CONFIG_DIG2_GAIN1_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_GAIN2
    Addr = &H3122&
    BUCK_CONFIG_DIG2_GAIN2_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG2_GAIN3
    Addr = &H3123&
    BUCK_CONFIG_DIG2_GAIN3_VAL = &HE0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG2_GAIN4
    Addr = &H3124&
    BUCK_CONFIG_DIG2_GAIN4_VAL = &HE0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_DIG2_ADD_THRES0
    Addr = &H3125&
    BUCK_CONFIG_DIG2_ADD_THRES0_VAL = &HE0
    Default = &H0B
End Enum
Public Enum BUCK_CONFIG_DIG2_ADD_THRES1
    Addr = &H3126&
    BUCK_CONFIG_DIG2_ADD_THRES1_VAL = &HE0
    Default = &H0D
End Enum
Public Enum BUCK_CONFIG_DIG2_ADD_THRES2
    Addr = &H3127&
    BUCK_CONFIG_DIG2_ADD_THRES2_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_ADD_THRES3
    Addr = &H3128&
    BUCK_CONFIG_DIG2_ADD_THRES3_VAL = &HE0
    Default = &H11
End Enum
Public Enum BUCK_CONFIG_DIG2_ADD_THRES4
    Addr = &H3129&
    BUCK_CONFIG_DIG2_ADD_THRES4_VAL = &HE0
    Default = &H13
End Enum
Public Enum BUCK_CONFIG_DIG2_SHED_THRES0
    Addr = &H312a&
    BUCK_CONFIG_DIG2_SHED_THRES0_VAL = &HE0
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG2_SHED_THRES1
    Addr = &H312b&
    BUCK_CONFIG_DIG2_SHED_THRES1_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG2_SHED_THRES2
    Addr = &H312c&
    BUCK_CONFIG_DIG2_SHED_THRES2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG2_SHED_THRES3
    Addr = &H312d&
    BUCK_CONFIG_DIG2_SHED_THRES3_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG2_SHED_THRES4
    Addr = &H312e&
    BUCK_CONFIG_DIG2_SHED_THRES4_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG2_LOG2_NUM_AVG0
    Addr = &H312f&
    BUCK_CONFIG_DIG2_LOG2_NUM_AVG0_VAL = &HF8
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_LOG2_NUM_AVG1
    Addr = &H3130&
    BUCK_CONFIG_DIG2_LOG2_NUM_AVG1_VAL = &HF8
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_LOG2_NUM_AVG2
    Addr = &H3131&
    BUCK_CONFIG_DIG2_LOG2_NUM_AVG2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_LOG2_NUM_AVG3
    Addr = &H3132&
    BUCK_CONFIG_DIG2_LOG2_NUM_AVG3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_LOG2_NUM_AVG4
    Addr = &H3133&
    BUCK_CONFIG_DIG2_LOG2_NUM_AVG4_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_BLANK
    Addr = &H3134&
    BUCK_CONFIG_DIG2_PFM_BLANK_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_0
    Addr = &H3135&
    BUCK_CONFIG_DIG2_PFM_TON1_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_0
    Addr = &H3136&
    BUCK_CONFIG_DIG2_PFM_TON2_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_0
    Addr = &H3137&
    BUCK_CONFIG_DIG2_PFM_TD_0_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_0
    Addr = &H3138&
    BUCK_CONFIG_DIG2_PFM_NP_0_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_1
    Addr = &H3139&
    BUCK_CONFIG_DIG2_PFM_TON1_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_1
    Addr = &H313a&
    BUCK_CONFIG_DIG2_PFM_TON2_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_1
    Addr = &H313b&
    BUCK_CONFIG_DIG2_PFM_TD_1_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_1
    Addr = &H313c&
    BUCK_CONFIG_DIG2_PFM_NP_1_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_2
    Addr = &H313d&
    BUCK_CONFIG_DIG2_PFM_TON1_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_2
    Addr = &H313e&
    BUCK_CONFIG_DIG2_PFM_TON2_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_2
    Addr = &H313f&
    BUCK_CONFIG_DIG2_PFM_TD_2_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_2
    Addr = &H3140&
    BUCK_CONFIG_DIG2_PFM_NP_2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_3
    Addr = &H3141&
    BUCK_CONFIG_DIG2_PFM_TON1_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_3
    Addr = &H3142&
    BUCK_CONFIG_DIG2_PFM_TON2_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_3
    Addr = &H3143&
    BUCK_CONFIG_DIG2_PFM_TD_3_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_3
    Addr = &H3144&
    BUCK_CONFIG_DIG2_PFM_NP_3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_4
    Addr = &H3145&
    BUCK_CONFIG_DIG2_PFM_TON1_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_4
    Addr = &H3146&
    BUCK_CONFIG_DIG2_PFM_TON2_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_4
    Addr = &H3147&
    BUCK_CONFIG_DIG2_PFM_TD_4_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_4
    Addr = &H3148&
    BUCK_CONFIG_DIG2_PFM_NP_4_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_5
    Addr = &H3149&
    BUCK_CONFIG_DIG2_PFM_TON1_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_5
    Addr = &H314a&
    BUCK_CONFIG_DIG2_PFM_TON2_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_5
    Addr = &H314b&
    BUCK_CONFIG_DIG2_PFM_TD_5_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_5
    Addr = &H314c&
    BUCK_CONFIG_DIG2_PFM_NP_5_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_6
    Addr = &H314d&
    BUCK_CONFIG_DIG2_PFM_TON1_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_6
    Addr = &H314e&
    BUCK_CONFIG_DIG2_PFM_TON2_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_6
    Addr = &H314f&
    BUCK_CONFIG_DIG2_PFM_TD_6_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_6
    Addr = &H3150&
    BUCK_CONFIG_DIG2_PFM_NP_6_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON1_7
    Addr = &H3151&
    BUCK_CONFIG_DIG2_PFM_TON1_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TON2_7
    Addr = &H3152&
    BUCK_CONFIG_DIG2_PFM_TON2_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_TD_7
    Addr = &H3153&
    BUCK_CONFIG_DIG2_PFM_TD_7_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PFM_NP_7
    Addr = &H3154&
    BUCK_CONFIG_DIG2_PFM_NP_7_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_INIT_PULSE
    Addr = &H3155&
    BUCK_CONFIG_DIG2_PWM_INIT_PULSE_BLANK_TIME = &HF0
    BUCK_CONFIG_DIG2_PWM_INIT_PULSE_USE_PFM_PARAM = &HEF
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_INIT_OV
    Addr = &H3156&
    BUCK_CONFIG_DIG2_PWM_INIT_OV_LEVEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_INIT_TON1
    Addr = &H3157&
    BUCK_CONFIG_DIG2_PWM_INIT_TON1_VAL = &HE0
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_INIT_TON2
    Addr = &H3158&
    BUCK_CONFIG_DIG2_PWM_INIT_TON2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_INIT_TD
    Addr = &H3159&
    BUCK_CONFIG_DIG2_PWM_INIT_TD_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_MISC_SETTING_0
    Addr = &H315a&
    BUCK_CONFIG_DIG2_MISC_SETTING_0_STARTUP_2CL = &HFE
    BUCK_CONFIG_DIG2_MISC_SETTING_0_MSTR_DVC_RAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_DVC_DN_MIN_STATE
    Addr = &H315b&
    BUCK_CONFIG_DIG2_DVC_DN_MIN_STATE_VAL = &HF8
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG2_DVC_UP_MIN_STATE
    Addr = &H315c&
    BUCK_CONFIG_DIG2_DVC_UP_MIN_STATE_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_DVC_SLEW
    Addr = &H315d&
    BUCK_CONFIG_DIG2_DVC_SLEW_DISABLE_VAL = &HF8
    BUCK_CONFIG_DIG2_DVC_SLEW_REENABLE_VAL = &HC7
    Default = &H2D
End Enum
Public Enum BUCK_CONFIG_DIG2_SHED_TIMER_LIM
    Addr = &H315e&
    BUCK_CONFIG_DIG2_SHED_TIMER_LIM_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_ZERO_CURRENT_CODE
    Addr = &H315f&
    BUCK_CONFIG_DIG2_ZERO_CURRENT_CODE_VAL = &HF0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG2_GM_ADC_OFFSET
    Addr = &H3160&
    BUCK_CONFIG_DIG2_GM_ADC_OFFSET_VAL = &HF8
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG2_STARTUP_IDEM
    Addr = &H3161&
    BUCK_CONFIG_DIG2_STARTUP_IDEM_VAL = &HE0
    Default = &H10
End Enum
Public Enum BUCK_CONFIG_DIG2_PH_FULL_BIAS_DLY
    Addr = &H3162&
    BUCK_CONFIG_DIG2_PH_FULL_BIAS_DLY_VAL = &H00
    Default = &H18
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_SYNTH_SETUP
    Addr = &H3163&
    BUCK_CONFIG_DIG2_PWM_SYNTH_SETUP_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG2_VREF_DELAY
    Addr = &H3164&
    BUCK_CONFIG_DIG2_VREF_DELAY_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG2_PCH_VCOM_TIME
    Addr = &H3165&
    BUCK_CONFIG_DIG2_PCH_VCOM_TIME_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_VDDC_FILT_SEL
    Addr = &H3166&
    BUCK_CONFIG_DIG2_VDDC_FILT_SEL_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG2_PULLDOWN_EN
    Addr = &H3167&
    BUCK_CONFIG_DIG2_PULLDOWN_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_ILIM_THROTTLE_EN
    Addr = &H3168&
    BUCK_CONFIG_DIG2_ILIM_THROTTLE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT_ILIM
    Addr = &H3169&
    BUCK_CONFIG_DIG2_THRT_ILIM_VAL = &H00
    Default = &H90
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT_ILIM_FILT
    Addr = &H316a&
    BUCK_CONFIG_DIG2_THRT_ILIM_FILT_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT1_SET_DLY
    Addr = &H316b&
    BUCK_CONFIG_DIG2_THRT1_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT2_SET_DLY
    Addr = &H316c&
    BUCK_CONFIG_DIG2_THRT2_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT0_RESET_DLY
    Addr = &H316d&
    BUCK_CONFIG_DIG2_THRT0_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT1_RESET_DLY
    Addr = &H316e&
    BUCK_CONFIG_DIG2_THRT1_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT2_RESET_DLY
    Addr = &H316f&
    BUCK_CONFIG_DIG2_THRT2_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG2_THRT_EVT_MASK
    Addr = &H3170&
    BUCK_CONFIG_DIG2_THRT_EVT_MASK_SET_VAL = &HF8
    BUCK_CONFIG_DIG2_THRT_EVT_MASK_RESET_VAL = &HC7
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_LIMIT_CL
    Addr = &H3171&
    BUCK_CONFIG_DIG2_LIMIT_CL_VAL = &HE0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_DIG2_LIMIT_STATE
    Addr = &H3172&
    BUCK_CONFIG_DIG2_LIMIT_STATE_MIN = &HF8
    BUCK_CONFIG_DIG2_LIMIT_STATE_MAX = &H8F
    Default = &H70
End Enum
Public Enum BUCK_CONFIG_DIG2_FORCE_STATE
    Addr = &H3173&
    BUCK_CONFIG_DIG2_FORCE_STATE_VAL = &HF0
    BUCK_CONFIG_DIG2_FORCE_STATE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_FORCE_CLOCK
    Addr = &H3174&
    BUCK_CONFIG_DIG2_FORCE_CLOCK_DCLK_REQ = &HFE
    BUCK_CONFIG_DIG2_FORCE_CLOCK_ADC_COMP_SAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_PWM_SYNTH_OVERRIDE
    Addr = &H3175&
    BUCK_CONFIG_DIG2_PWM_SYNTH_OVERRIDE_VAL = &HF0
    BUCK_CONFIG_DIG2_PWM_SYNTH_OVERRIDE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_OBS_STICKY_STATE
    Addr = &H3176&
    BUCK_CONFIG_DIG2_OBS_STICKY_STATE_PFM = &HFE
    BUCK_CONFIG_DIG2_OBS_STICKY_STATE_PWM1 = &HFD
    BUCK_CONFIG_DIG2_OBS_STICKY_STATE_PWM2 = &HFB
    BUCK_CONFIG_DIG2_OBS_STICKY_STATE_PWM3 = &HF7
    BUCK_CONFIG_DIG2_OBS_STICKY_STATE_PWM4 = &HEF
    BUCK_CONFIG_DIG2_OBS_STICKY_STATE_PWM5 = &HDF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_STICKY_STATE_EN
    Addr = &H3177&
    BUCK_CONFIG_DIG2_STICKY_STATE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG2_STICKY_STATE_CLR
    Addr = &H3178&
    BUCK_CONFIG_DIG2_STICKY_STATE_CLR_VAL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG3_GAIN0
    Addr = &H31a0&
    BUCK_CONFIG_DIG3_GAIN0_VAL = &HE0
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG3_GAIN1
    Addr = &H31a1&
    BUCK_CONFIG_DIG3_GAIN1_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_GAIN2
    Addr = &H31a2&
    BUCK_CONFIG_DIG3_GAIN2_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG3_GAIN3
    Addr = &H31a3&
    BUCK_CONFIG_DIG3_GAIN3_VAL = &HE0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG3_ADD_THRES0
    Addr = &H31a4&
    BUCK_CONFIG_DIG3_ADD_THRES0_VAL = &HE0
    Default = &H0B
End Enum
Public Enum BUCK_CONFIG_DIG3_ADD_THRES1
    Addr = &H31a5&
    BUCK_CONFIG_DIG3_ADD_THRES1_VAL = &HE0
    Default = &H0D
End Enum
Public Enum BUCK_CONFIG_DIG3_ADD_THRES2
    Addr = &H31a6&
    BUCK_CONFIG_DIG3_ADD_THRES2_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_ADD_THRES3
    Addr = &H31a7&
    BUCK_CONFIG_DIG3_ADD_THRES3_VAL = &HE0
    Default = &H11
End Enum
Public Enum BUCK_CONFIG_DIG3_SHED_THRES0
    Addr = &H31a8&
    BUCK_CONFIG_DIG3_SHED_THRES0_VAL = &HE0
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG3_SHED_THRES1
    Addr = &H31a9&
    BUCK_CONFIG_DIG3_SHED_THRES1_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG3_SHED_THRES2
    Addr = &H31aa&
    BUCK_CONFIG_DIG3_SHED_THRES2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG3_SHED_THRES3
    Addr = &H31ab&
    BUCK_CONFIG_DIG3_SHED_THRES3_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG3_LOG2_NUM_AVG0
    Addr = &H31ac&
    BUCK_CONFIG_DIG3_LOG2_NUM_AVG0_VAL = &HF8
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_LOG2_NUM_AVG1
    Addr = &H31ad&
    BUCK_CONFIG_DIG3_LOG2_NUM_AVG1_VAL = &HF8
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_LOG2_NUM_AVG2
    Addr = &H31ae&
    BUCK_CONFIG_DIG3_LOG2_NUM_AVG2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_LOG2_NUM_AVG3
    Addr = &H31af&
    BUCK_CONFIG_DIG3_LOG2_NUM_AVG3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_BLANK
    Addr = &H31b0&
    BUCK_CONFIG_DIG3_PFM_BLANK_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_0
    Addr = &H31b1&
    BUCK_CONFIG_DIG3_PFM_TON1_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_0
    Addr = &H31b2&
    BUCK_CONFIG_DIG3_PFM_TON2_0_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_0
    Addr = &H31b3&
    BUCK_CONFIG_DIG3_PFM_TD_0_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_0
    Addr = &H31b4&
    BUCK_CONFIG_DIG3_PFM_NP_0_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_1
    Addr = &H31b5&
    BUCK_CONFIG_DIG3_PFM_TON1_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_1
    Addr = &H31b6&
    BUCK_CONFIG_DIG3_PFM_TON2_1_VAL = &HE0
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_1
    Addr = &H31b7&
    BUCK_CONFIG_DIG3_PFM_TD_1_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_1
    Addr = &H31b8&
    BUCK_CONFIG_DIG3_PFM_NP_1_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_2
    Addr = &H31b9&
    BUCK_CONFIG_DIG3_PFM_TON1_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_2
    Addr = &H31ba&
    BUCK_CONFIG_DIG3_PFM_TON2_2_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_2
    Addr = &H31bb&
    BUCK_CONFIG_DIG3_PFM_TD_2_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_2
    Addr = &H31bc&
    BUCK_CONFIG_DIG3_PFM_NP_2_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_3
    Addr = &H31bd&
    BUCK_CONFIG_DIG3_PFM_TON1_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_3
    Addr = &H31be&
    BUCK_CONFIG_DIG3_PFM_TON2_3_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_3
    Addr = &H31bf&
    BUCK_CONFIG_DIG3_PFM_TD_3_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_3
    Addr = &H31c0&
    BUCK_CONFIG_DIG3_PFM_NP_3_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_4
    Addr = &H31c1&
    BUCK_CONFIG_DIG3_PFM_TON1_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_4
    Addr = &H31c2&
    BUCK_CONFIG_DIG3_PFM_TON2_4_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_4
    Addr = &H31c3&
    BUCK_CONFIG_DIG3_PFM_TD_4_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_4
    Addr = &H31c4&
    BUCK_CONFIG_DIG3_PFM_NP_4_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_5
    Addr = &H31c5&
    BUCK_CONFIG_DIG3_PFM_TON1_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_5
    Addr = &H31c6&
    BUCK_CONFIG_DIG3_PFM_TON2_5_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_5
    Addr = &H31c7&
    BUCK_CONFIG_DIG3_PFM_TD_5_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_5
    Addr = &H31c8&
    BUCK_CONFIG_DIG3_PFM_NP_5_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_6
    Addr = &H31c9&
    BUCK_CONFIG_DIG3_PFM_TON1_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_6
    Addr = &H31ca&
    BUCK_CONFIG_DIG3_PFM_TON2_6_VAL = &HE0
    Default = &H03
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_6
    Addr = &H31cb&
    BUCK_CONFIG_DIG3_PFM_TD_6_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_6
    Addr = &H31cc&
    BUCK_CONFIG_DIG3_PFM_NP_6_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON1_7
    Addr = &H31cd&
    BUCK_CONFIG_DIG3_PFM_TON1_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TON2_7
    Addr = &H31ce&
    BUCK_CONFIG_DIG3_PFM_TON2_7_VAL = &HE0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_TD_7
    Addr = &H31cf&
    BUCK_CONFIG_DIG3_PFM_TD_7_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PFM_NP_7
    Addr = &H31d0&
    BUCK_CONFIG_DIG3_PFM_NP_7_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_INIT_PULSE
    Addr = &H31d1&
    BUCK_CONFIG_DIG3_PWM_INIT_PULSE_BLANK_TIME = &HF0
    BUCK_CONFIG_DIG3_PWM_INIT_PULSE_USE_PFM_PARAM = &HEF
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_INIT_OV
    Addr = &H31d2&
    BUCK_CONFIG_DIG3_PWM_INIT_OV_LEVEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_INIT_TON1
    Addr = &H31d3&
    BUCK_CONFIG_DIG3_PWM_INIT_TON1_VAL = &HE0
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_INIT_TON2
    Addr = &H31d4&
    BUCK_CONFIG_DIG3_PWM_INIT_TON2_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_INIT_TD
    Addr = &H31d5&
    BUCK_CONFIG_DIG3_PWM_INIT_TD_VAL = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_MISC_SETTING_0
    Addr = &H31d6&
    BUCK_CONFIG_DIG3_MISC_SETTING_0_STARTUP_2CL = &HFE
    BUCK_CONFIG_DIG3_MISC_SETTING_0_MSTR_DVC_RAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_DVC_DN_MIN_STATE
    Addr = &H31d7&
    BUCK_CONFIG_DIG3_DVC_DN_MIN_STATE_VAL = &HF8
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_DIG3_DVC_UP_MIN_STATE
    Addr = &H31d8&
    BUCK_CONFIG_DIG3_DVC_UP_MIN_STATE_VAL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_DVC_SLEW
    Addr = &H31d9&
    BUCK_CONFIG_DIG3_DVC_SLEW_DISABLE_VAL = &HF8
    BUCK_CONFIG_DIG3_DVC_SLEW_REENABLE_VAL = &HC7
    Default = &H2D
End Enum
Public Enum BUCK_CONFIG_DIG3_SHED_TIMER_LIM
    Addr = &H31da&
    BUCK_CONFIG_DIG3_SHED_TIMER_LIM_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_ZERO_CURRENT_CODE
    Addr = &H31db&
    BUCK_CONFIG_DIG3_ZERO_CURRENT_CODE_VAL = &HF0
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG3_GM_ADC_OFFSET
    Addr = &H31dc&
    BUCK_CONFIG_DIG3_GM_ADC_OFFSET_VAL = &HF8
    Default = &H07
End Enum
Public Enum BUCK_CONFIG_DIG3_STARTUP_IDEM
    Addr = &H31dd&
    BUCK_CONFIG_DIG3_STARTUP_IDEM_VAL = &HE0
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG3_PH_FULL_BIAS_DLY
    Addr = &H31de&
    BUCK_CONFIG_DIG3_PH_FULL_BIAS_DLY_VAL = &H00
    Default = &H18
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_SYNTH_SETUP
    Addr = &H31df&
    BUCK_CONFIG_DIG3_PWM_SYNTH_SETUP_VAL = &HF0
    Default = &H05
End Enum
Public Enum BUCK_CONFIG_DIG3_VREF_DELAY
    Addr = &H31e0&
    BUCK_CONFIG_DIG3_VREF_DELAY_VAL = &HE0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_DIG3_PCH_VCOM_TIME
    Addr = &H31e1&
    BUCK_CONFIG_DIG3_PCH_VCOM_TIME_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_VDDC_FILT_SEL
    Addr = &H31e2&
    BUCK_CONFIG_DIG3_VDDC_FILT_SEL_VAL = &HFC
    Default = &H02
End Enum
Public Enum BUCK_CONFIG_DIG3_PULLDOWN_EN
    Addr = &H31e3&
    BUCK_CONFIG_DIG3_PULLDOWN_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_ILIM_THROTTLE_EN
    Addr = &H31e4&
    BUCK_CONFIG_DIG3_ILIM_THROTTLE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT_ILIM
    Addr = &H31e5&
    BUCK_CONFIG_DIG3_THRT_ILIM_VAL = &H00
    Default = &H0A
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT_ILIM_FILT
    Addr = &H31e6&
    BUCK_CONFIG_DIG3_THRT_ILIM_FILT_VAL = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT1_SET_DLY
    Addr = &H31e7&
    BUCK_CONFIG_DIG3_THRT1_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT2_SET_DLY
    Addr = &H31e8&
    BUCK_CONFIG_DIG3_THRT2_SET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT0_RESET_DLY
    Addr = &H31e9&
    BUCK_CONFIG_DIG3_THRT0_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT1_RESET_DLY
    Addr = &H31ea&
    BUCK_CONFIG_DIG3_THRT1_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT2_RESET_DLY
    Addr = &H31eb&
    BUCK_CONFIG_DIG3_THRT2_RESET_DLY_VAL = &HF0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_DIG3_THRT_EVT_MASK
    Addr = &H31ec&
    BUCK_CONFIG_DIG3_THRT_EVT_MASK_SET_VAL = &HF8
    BUCK_CONFIG_DIG3_THRT_EVT_MASK_RESET_VAL = &HC7
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_LIMIT_CL
    Addr = &H31ed&
    BUCK_CONFIG_DIG3_LIMIT_CL_VAL = &HE0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_DIG3_LIMIT_STATE
    Addr = &H31ee&
    BUCK_CONFIG_DIG3_LIMIT_STATE_MIN = &HF8
    BUCK_CONFIG_DIG3_LIMIT_STATE_MAX = &H8F
    Default = &H70
End Enum
Public Enum BUCK_CONFIG_DIG3_FORCE_STATE
    Addr = &H31ef&
    BUCK_CONFIG_DIG3_FORCE_STATE_VAL = &HF0
    BUCK_CONFIG_DIG3_FORCE_STATE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_FORCE_CLOCK
    Addr = &H31f0&
    BUCK_CONFIG_DIG3_FORCE_CLOCK_DCLK_REQ = &HFE
    BUCK_CONFIG_DIG3_FORCE_CLOCK_ADC_COMP_SAMP = &HFD
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_PWM_SYNTH_OVERRIDE
    Addr = &H31f1&
    BUCK_CONFIG_DIG3_PWM_SYNTH_OVERRIDE_VAL = &HF0
    BUCK_CONFIG_DIG3_PWM_SYNTH_OVERRIDE_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_OBS_STICKY_STATE
    Addr = &H31f2&
    BUCK_CONFIG_DIG3_OBS_STICKY_STATE_PFM = &HFE
    BUCK_CONFIG_DIG3_OBS_STICKY_STATE_PWM1 = &HFD
    BUCK_CONFIG_DIG3_OBS_STICKY_STATE_PWM2 = &HFB
    BUCK_CONFIG_DIG3_OBS_STICKY_STATE_PWM3 = &HF7
    BUCK_CONFIG_DIG3_OBS_STICKY_STATE_PWM4 = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_STICKY_STATE_EN
    Addr = &H31f3&
    BUCK_CONFIG_DIG3_STICKY_STATE_EN_VAL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_DIG3_STICKY_STATE_CLR
    Addr = &H31f4&
    BUCK_CONFIG_DIG3_STICKY_STATE_CLR_VAL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG0
    Addr = &H3220&
    BUCK_CONFIG_MSTR0_VFB_CFG0_CFG_LL_SET = &HE0
    Default = &H0E
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG1
    Addr = &H3221&
    BUCK_CONFIG_MSTR0_VFB_CFG1_CFG_CAL_OS_SET = &HC0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG2
    Addr = &H3222&
    BUCK_CONFIG_MSTR0_VFB_CFG2_CFG_BUFF_BIAS_SEL = &HF8
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG3
    Addr = &H3223&
    BUCK_CONFIG_MSTR0_VFB_CFG3_CFG_VSEL_BASE = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG4
    Addr = &H3224&
    BUCK_CONFIG_MSTR0_VFB_CFG4_CFG_VCOM_OS_TRIM = &HC0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG5
    Addr = &H3225&
    BUCK_CONFIG_MSTR0_VFB_CFG5_CFG_VSEL_GAIN_TRIM = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG6
    Addr = &H3226&
    BUCK_CONFIG_MSTR0_VFB_CFG6_CFG_PFM_OS_TRIM = &HC0
    Default = &H20
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG7
    Addr = &H3227&
    BUCK_CONFIG_MSTR0_VFB_CFG7_CFG_DCO_VREF_SEL = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG8
    Addr = &H3228&
    BUCK_CONFIG_MSTR0_VFB_CFG8_CFG_ATB_SEL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG9
    Addr = &H3229&
    BUCK_CONFIG_MSTR0_VFB_CFG9_CFG_PFM_OS_SEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG10
    Addr = &H322a&
    BUCK_CONFIG_MSTR0_VFB_CFG10_CFG_VCOM_TAP_SEL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_CFG11
    Addr = &H322b&
    BUCK_CONFIG_MSTR0_VFB_CFG11_CFG_SPARE = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM0
    Addr = &H322c&
    BUCK_CONFIG_MSTR0_ADC_TRIM0_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM0_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM1
    Addr = &H322d&
    BUCK_CONFIG_MSTR0_ADC_TRIM1_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM1_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM2
    Addr = &H322e&
    BUCK_CONFIG_MSTR0_ADC_TRIM2_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM2_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM3
    Addr = &H322f&
    BUCK_CONFIG_MSTR0_ADC_TRIM3_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM3_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM4
    Addr = &H3230&
    BUCK_CONFIG_MSTR0_ADC_TRIM4_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM4_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM5
    Addr = &H3231&
    BUCK_CONFIG_MSTR0_ADC_TRIM5_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM5_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM6
    Addr = &H3232&
    BUCK_CONFIG_MSTR0_ADC_TRIM6_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM6_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM7
    Addr = &H3233&
    BUCK_CONFIG_MSTR0_ADC_TRIM7_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM7_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM8
    Addr = &H3234&
    BUCK_CONFIG_MSTR0_ADC_TRIM8_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM8_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM9
    Addr = &H3235&
    BUCK_CONFIG_MSTR0_ADC_TRIM9_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM9_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM10
    Addr = &H3236&
    BUCK_CONFIG_MSTR0_ADC_TRIM10_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM10_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM11
    Addr = &H3237&
    BUCK_CONFIG_MSTR0_ADC_TRIM11_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM11_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM12
    Addr = &H3238&
    BUCK_CONFIG_MSTR0_ADC_TRIM12_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM12_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM13
    Addr = &H3239&
    BUCK_CONFIG_MSTR0_ADC_TRIM13_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM13_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM14
    Addr = &H323a&
    BUCK_CONFIG_MSTR0_ADC_TRIM14_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM14_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM15
    Addr = &H323b&
    BUCK_CONFIG_MSTR0_ADC_TRIM15_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM15_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM16
    Addr = &H323c&
    BUCK_CONFIG_MSTR0_ADC_TRIM16_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM16_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM17
    Addr = &H323d&
    BUCK_CONFIG_MSTR0_ADC_TRIM17_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM17_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM18
    Addr = &H323e&
    BUCK_CONFIG_MSTR0_ADC_TRIM18_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM18_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM19
    Addr = &H323f&
    BUCK_CONFIG_MSTR0_ADC_TRIM19_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM19_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM20
    Addr = &H3240&
    BUCK_CONFIG_MSTR0_ADC_TRIM20_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM20_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM21
    Addr = &H3241&
    BUCK_CONFIG_MSTR0_ADC_TRIM21_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM21_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM22
    Addr = &H3242&
    BUCK_CONFIG_MSTR0_ADC_TRIM22_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM22_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM23
    Addr = &H3243&
    BUCK_CONFIG_MSTR0_ADC_TRIM23_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM23_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM24
    Addr = &H3244&
    BUCK_CONFIG_MSTR0_ADC_TRIM24_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM24_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM25
    Addr = &H3245&
    BUCK_CONFIG_MSTR0_ADC_TRIM25_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM25_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM26
    Addr = &H3246&
    BUCK_CONFIG_MSTR0_ADC_TRIM26_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM26_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM27
    Addr = &H3247&
    BUCK_CONFIG_MSTR0_ADC_TRIM27_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM27_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM28
    Addr = &H3248&
    BUCK_CONFIG_MSTR0_ADC_TRIM28_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM28_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM29
    Addr = &H3249&
    BUCK_CONFIG_MSTR0_ADC_TRIM29_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM29_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_ADC_TRIM30
    Addr = &H324a&
    BUCK_CONFIG_MSTR0_ADC_TRIM30_CODE = &HC0
    BUCK_CONFIG_MSTR0_ADC_TRIM30_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK
    Addr = &H324b&
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK_EN_VID = &HFE
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_MASK_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE
    Addr = &H324c&
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE_EN_VID = &HFE
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR0_VFB_ADC_EN_OVERRIDE_VALUE_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_0
    Addr = &H324d&
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_0_VID = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_1
    Addr = &H324e&
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_1_VO_PLDN = &HFE
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_1_PCH_VCOM = &HFD
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_1_DVC_RAMP = &HFB
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_VAL_1_DCFG_SPARE = &H07
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_EN
    Addr = &H324f&
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_EN_VID = &HFE
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_EN_VO_PLDN = &HFD
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_EN_PCH_VCOM = &HFB
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_EN_DVC_RAMP = &HF7
    BUCK_CONFIG_MSTR0_VFB_ADC_DCFG_OVERRIDE_EN_DCFG_SPARE = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL0
    Addr = &H3250&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL1
    Addr = &H3251&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL2
    Addr = &H3252&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL3
    Addr = &H3253&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_VAL3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN0
    Addr = &H3254&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN1
    Addr = &H3255&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN2
    Addr = &H3256&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN3
    Addr = &H3257&
    BUCK_CONFIG_MSTR0_MSTR_ADC_COMP_EN_OVERRIDE_EN3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_0
    Addr = &H3258&
    BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_1
    Addr = &H3259&
    BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_2
    Addr = &H325a&
    BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_3
    Addr = &H325b&
    BUCK_CONFIG_MSTR0_OBS_MSTR_ADC_OUT_3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG0
    Addr = &H3260&
    BUCK_CONFIG_MSTR1_VFB_CFG0_CFG_LL_SET = &HE0
    Default = &H19
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG1
    Addr = &H3261&
    BUCK_CONFIG_MSTR1_VFB_CFG1_CFG_CAL_OS_SET = &HC0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG2
    Addr = &H3262&
    BUCK_CONFIG_MSTR1_VFB_CFG2_CFG_BUFF_BIAS_SEL = &HF8
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG3
    Addr = &H3263&
    BUCK_CONFIG_MSTR1_VFB_CFG3_CFG_VSEL_BASE = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG4
    Addr = &H3264&
    BUCK_CONFIG_MSTR1_VFB_CFG4_CFG_VCOM_OS_TRIM = &HC0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG5
    Addr = &H3265&
    BUCK_CONFIG_MSTR1_VFB_CFG5_CFG_VSEL_GAIN_TRIM = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG6
    Addr = &H3266&
    BUCK_CONFIG_MSTR1_VFB_CFG6_CFG_PFM_OS_TRIM = &HC0
    Default = &H20
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG7
    Addr = &H3267&
    BUCK_CONFIG_MSTR1_VFB_CFG7_CFG_DCO_VREF_SEL = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG8
    Addr = &H3268&
    BUCK_CONFIG_MSTR1_VFB_CFG8_CFG_ATB_SEL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG9
    Addr = &H3269&
    BUCK_CONFIG_MSTR1_VFB_CFG9_CFG_PFM_OS_SEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG10
    Addr = &H326a&
    BUCK_CONFIG_MSTR1_VFB_CFG10_CFG_VCOM_TAP_SEL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_CFG11
    Addr = &H326b&
    BUCK_CONFIG_MSTR1_VFB_CFG11_CFG_SPARE = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM0
    Addr = &H326c&
    BUCK_CONFIG_MSTR1_ADC_TRIM0_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM0_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM1
    Addr = &H326d&
    BUCK_CONFIG_MSTR1_ADC_TRIM1_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM1_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM2
    Addr = &H326e&
    BUCK_CONFIG_MSTR1_ADC_TRIM2_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM2_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM3
    Addr = &H326f&
    BUCK_CONFIG_MSTR1_ADC_TRIM3_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM3_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM4
    Addr = &H3270&
    BUCK_CONFIG_MSTR1_ADC_TRIM4_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM4_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM5
    Addr = &H3271&
    BUCK_CONFIG_MSTR1_ADC_TRIM5_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM5_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM6
    Addr = &H3272&
    BUCK_CONFIG_MSTR1_ADC_TRIM6_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM6_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM7
    Addr = &H3273&
    BUCK_CONFIG_MSTR1_ADC_TRIM7_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM7_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM8
    Addr = &H3274&
    BUCK_CONFIG_MSTR1_ADC_TRIM8_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM8_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM9
    Addr = &H3275&
    BUCK_CONFIG_MSTR1_ADC_TRIM9_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM9_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM10
    Addr = &H3276&
    BUCK_CONFIG_MSTR1_ADC_TRIM10_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM10_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM11
    Addr = &H3277&
    BUCK_CONFIG_MSTR1_ADC_TRIM11_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM11_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM12
    Addr = &H3278&
    BUCK_CONFIG_MSTR1_ADC_TRIM12_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM12_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM13
    Addr = &H3279&
    BUCK_CONFIG_MSTR1_ADC_TRIM13_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM13_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM14
    Addr = &H327a&
    BUCK_CONFIG_MSTR1_ADC_TRIM14_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM14_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM15
    Addr = &H327b&
    BUCK_CONFIG_MSTR1_ADC_TRIM15_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM15_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM16
    Addr = &H327c&
    BUCK_CONFIG_MSTR1_ADC_TRIM16_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM16_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM17
    Addr = &H327d&
    BUCK_CONFIG_MSTR1_ADC_TRIM17_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM17_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM18
    Addr = &H327e&
    BUCK_CONFIG_MSTR1_ADC_TRIM18_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM18_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM19
    Addr = &H327f&
    BUCK_CONFIG_MSTR1_ADC_TRIM19_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM19_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM20
    Addr = &H3280&
    BUCK_CONFIG_MSTR1_ADC_TRIM20_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM20_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM21
    Addr = &H3281&
    BUCK_CONFIG_MSTR1_ADC_TRIM21_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM21_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM22
    Addr = &H3282&
    BUCK_CONFIG_MSTR1_ADC_TRIM22_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM22_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM23
    Addr = &H3283&
    BUCK_CONFIG_MSTR1_ADC_TRIM23_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM23_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM24
    Addr = &H3284&
    BUCK_CONFIG_MSTR1_ADC_TRIM24_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM24_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM25
    Addr = &H3285&
    BUCK_CONFIG_MSTR1_ADC_TRIM25_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM25_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM26
    Addr = &H3286&
    BUCK_CONFIG_MSTR1_ADC_TRIM26_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM26_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM27
    Addr = &H3287&
    BUCK_CONFIG_MSTR1_ADC_TRIM27_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM27_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM28
    Addr = &H3288&
    BUCK_CONFIG_MSTR1_ADC_TRIM28_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM28_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM29
    Addr = &H3289&
    BUCK_CONFIG_MSTR1_ADC_TRIM29_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM29_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_ADC_TRIM30
    Addr = &H328a&
    BUCK_CONFIG_MSTR1_ADC_TRIM30_CODE = &HC0
    BUCK_CONFIG_MSTR1_ADC_TRIM30_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK
    Addr = &H328b&
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK_EN_VID = &HFE
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_MASK_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE
    Addr = &H328c&
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE_EN_VID = &HFE
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR1_VFB_ADC_EN_OVERRIDE_VALUE_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_0
    Addr = &H328d&
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_0_VID = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_1
    Addr = &H328e&
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_1_VO_PLDN = &HFE
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_1_PCH_VCOM = &HFD
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_1_DVC_RAMP = &HFB
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_VAL_1_DCFG_SPARE = &H07
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_EN
    Addr = &H328f&
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_EN_VID = &HFE
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_EN_VO_PLDN = &HFD
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_EN_PCH_VCOM = &HFB
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_EN_DVC_RAMP = &HF7
    BUCK_CONFIG_MSTR1_VFB_ADC_DCFG_OVERRIDE_EN_DCFG_SPARE = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL0
    Addr = &H3290&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL1
    Addr = &H3291&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL2
    Addr = &H3292&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL3
    Addr = &H3293&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_VAL3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN0
    Addr = &H3294&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN1
    Addr = &H3295&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN2
    Addr = &H3296&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN3
    Addr = &H3297&
    BUCK_CONFIG_MSTR1_MSTR_ADC_COMP_EN_OVERRIDE_EN3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_0
    Addr = &H3298&
    BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_1
    Addr = &H3299&
    BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_2
    Addr = &H329a&
    BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_3
    Addr = &H329b&
    BUCK_CONFIG_MSTR1_OBS_MSTR_ADC_OUT_3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG0
    Addr = &H32a0&
    BUCK_CONFIG_MSTR2_VFB_CFG0_CFG_LL_SET = &HE0
    Default = &H0E
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG1
    Addr = &H32a1&
    BUCK_CONFIG_MSTR2_VFB_CFG1_CFG_CAL_OS_SET = &HC0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG2
    Addr = &H32a2&
    BUCK_CONFIG_MSTR2_VFB_CFG2_CFG_BUFF_BIAS_SEL = &HF8
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG3
    Addr = &H32a3&
    BUCK_CONFIG_MSTR2_VFB_CFG3_CFG_VSEL_BASE = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG4
    Addr = &H32a4&
    BUCK_CONFIG_MSTR2_VFB_CFG4_CFG_VCOM_OS_TRIM = &HC0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG5
    Addr = &H32a5&
    BUCK_CONFIG_MSTR2_VFB_CFG5_CFG_VSEL_GAIN_TRIM = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG6
    Addr = &H32a6&
    BUCK_CONFIG_MSTR2_VFB_CFG6_CFG_PFM_OS_TRIM = &HC0
    Default = &H20
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG7
    Addr = &H32a7&
    BUCK_CONFIG_MSTR2_VFB_CFG7_CFG_DCO_VREF_SEL = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG8
    Addr = &H32a8&
    BUCK_CONFIG_MSTR2_VFB_CFG8_CFG_ATB_SEL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG9
    Addr = &H32a9&
    BUCK_CONFIG_MSTR2_VFB_CFG9_CFG_PFM_OS_SEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG10
    Addr = &H32aa&
    BUCK_CONFIG_MSTR2_VFB_CFG10_CFG_VCOM_TAP_SEL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_CFG11
    Addr = &H32ab&
    BUCK_CONFIG_MSTR2_VFB_CFG11_CFG_SPARE = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM0
    Addr = &H32ac&
    BUCK_CONFIG_MSTR2_ADC_TRIM0_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM0_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM1
    Addr = &H32ad&
    BUCK_CONFIG_MSTR2_ADC_TRIM1_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM1_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM2
    Addr = &H32ae&
    BUCK_CONFIG_MSTR2_ADC_TRIM2_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM2_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM3
    Addr = &H32af&
    BUCK_CONFIG_MSTR2_ADC_TRIM3_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM3_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM4
    Addr = &H32b0&
    BUCK_CONFIG_MSTR2_ADC_TRIM4_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM4_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM5
    Addr = &H32b1&
    BUCK_CONFIG_MSTR2_ADC_TRIM5_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM5_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM6
    Addr = &H32b2&
    BUCK_CONFIG_MSTR2_ADC_TRIM6_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM6_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM7
    Addr = &H32b3&
    BUCK_CONFIG_MSTR2_ADC_TRIM7_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM7_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM8
    Addr = &H32b4&
    BUCK_CONFIG_MSTR2_ADC_TRIM8_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM8_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM9
    Addr = &H32b5&
    BUCK_CONFIG_MSTR2_ADC_TRIM9_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM9_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM10
    Addr = &H32b6&
    BUCK_CONFIG_MSTR2_ADC_TRIM10_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM10_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM11
    Addr = &H32b7&
    BUCK_CONFIG_MSTR2_ADC_TRIM11_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM11_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM12
    Addr = &H32b8&
    BUCK_CONFIG_MSTR2_ADC_TRIM12_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM12_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM13
    Addr = &H32b9&
    BUCK_CONFIG_MSTR2_ADC_TRIM13_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM13_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM14
    Addr = &H32ba&
    BUCK_CONFIG_MSTR2_ADC_TRIM14_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM14_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM15
    Addr = &H32bb&
    BUCK_CONFIG_MSTR2_ADC_TRIM15_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM15_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM16
    Addr = &H32bc&
    BUCK_CONFIG_MSTR2_ADC_TRIM16_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM16_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM17
    Addr = &H32bd&
    BUCK_CONFIG_MSTR2_ADC_TRIM17_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM17_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM18
    Addr = &H32be&
    BUCK_CONFIG_MSTR2_ADC_TRIM18_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM18_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM19
    Addr = &H32bf&
    BUCK_CONFIG_MSTR2_ADC_TRIM19_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM19_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM20
    Addr = &H32c0&
    BUCK_CONFIG_MSTR2_ADC_TRIM20_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM20_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM21
    Addr = &H32c1&
    BUCK_CONFIG_MSTR2_ADC_TRIM21_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM21_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM22
    Addr = &H32c2&
    BUCK_CONFIG_MSTR2_ADC_TRIM22_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM22_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM23
    Addr = &H32c3&
    BUCK_CONFIG_MSTR2_ADC_TRIM23_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM23_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM24
    Addr = &H32c4&
    BUCK_CONFIG_MSTR2_ADC_TRIM24_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM24_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM25
    Addr = &H32c5&
    BUCK_CONFIG_MSTR2_ADC_TRIM25_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM25_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM26
    Addr = &H32c6&
    BUCK_CONFIG_MSTR2_ADC_TRIM26_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM26_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM27
    Addr = &H32c7&
    BUCK_CONFIG_MSTR2_ADC_TRIM27_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM27_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM28
    Addr = &H32c8&
    BUCK_CONFIG_MSTR2_ADC_TRIM28_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM28_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM29
    Addr = &H32c9&
    BUCK_CONFIG_MSTR2_ADC_TRIM29_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM29_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_ADC_TRIM30
    Addr = &H32ca&
    BUCK_CONFIG_MSTR2_ADC_TRIM30_CODE = &HC0
    BUCK_CONFIG_MSTR2_ADC_TRIM30_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK
    Addr = &H32cb&
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK_EN_VID = &HFE
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_MASK_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE
    Addr = &H32cc&
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE_EN_VID = &HFE
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR2_VFB_ADC_EN_OVERRIDE_VALUE_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_0
    Addr = &H32cd&
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_0_VID = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_1
    Addr = &H32ce&
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_1_VO_PLDN = &HFE
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_1_PCH_VCOM = &HFD
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_1_DVC_RAMP = &HFB
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_VAL_1_DCFG_SPARE = &H07
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_EN
    Addr = &H32cf&
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_EN_VID = &HFE
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_EN_VO_PLDN = &HFD
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_EN_PCH_VCOM = &HFB
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_EN_DVC_RAMP = &HF7
    BUCK_CONFIG_MSTR2_VFB_ADC_DCFG_OVERRIDE_EN_DCFG_SPARE = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL0
    Addr = &H32d0&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL1
    Addr = &H32d1&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL2
    Addr = &H32d2&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL3
    Addr = &H32d3&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_VAL3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN0
    Addr = &H32d4&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN1
    Addr = &H32d5&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN2
    Addr = &H32d6&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN3
    Addr = &H32d7&
    BUCK_CONFIG_MSTR2_MSTR_ADC_COMP_EN_OVERRIDE_EN3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_0
    Addr = &H32d8&
    BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_1
    Addr = &H32d9&
    BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_2
    Addr = &H32da&
    BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_3
    Addr = &H32db&
    BUCK_CONFIG_MSTR2_OBS_MSTR_ADC_OUT_3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG0
    Addr = &H32e0&
    BUCK_CONFIG_MSTR3_VFB_CFG0_CFG_LL_SET = &HE0
    Default = &H19
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG1
    Addr = &H32e1&
    BUCK_CONFIG_MSTR3_VFB_CFG1_CFG_CAL_OS_SET = &HC0
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG2
    Addr = &H32e2&
    BUCK_CONFIG_MSTR3_VFB_CFG2_CFG_BUFF_BIAS_SEL = &HF8
    Default = &H06
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG3
    Addr = &H32e3&
    BUCK_CONFIG_MSTR3_VFB_CFG3_CFG_VSEL_BASE = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG4
    Addr = &H32e4&
    BUCK_CONFIG_MSTR3_VFB_CFG4_CFG_VCOM_OS_TRIM = &HC0
    Default = &H1F
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG5
    Addr = &H32e5&
    BUCK_CONFIG_MSTR3_VFB_CFG5_CFG_VSEL_GAIN_TRIM = &HE0
    Default = &H0F
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG6
    Addr = &H32e6&
    BUCK_CONFIG_MSTR3_VFB_CFG6_CFG_PFM_OS_TRIM = &HC0
    Default = &H20
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG7
    Addr = &H32e7&
    BUCK_CONFIG_MSTR3_VFB_CFG7_CFG_DCO_VREF_SEL = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG8
    Addr = &H32e8&
    BUCK_CONFIG_MSTR3_VFB_CFG8_CFG_ATB_SEL = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG9
    Addr = &H32e9&
    BUCK_CONFIG_MSTR3_VFB_CFG9_CFG_PFM_OS_SEL = &HF8
    Default = &H04
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG10
    Addr = &H32ea&
    BUCK_CONFIG_MSTR3_VFB_CFG10_CFG_VCOM_TAP_SEL = &HFE
    Default = &H01
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_CFG11
    Addr = &H32eb&
    BUCK_CONFIG_MSTR3_VFB_CFG11_CFG_SPARE = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM0
    Addr = &H32ec&
    BUCK_CONFIG_MSTR3_ADC_TRIM0_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM0_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM1
    Addr = &H32ed&
    BUCK_CONFIG_MSTR3_ADC_TRIM1_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM1_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM2
    Addr = &H32ee&
    BUCK_CONFIG_MSTR3_ADC_TRIM2_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM2_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM3
    Addr = &H32ef&
    BUCK_CONFIG_MSTR3_ADC_TRIM3_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM3_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM4
    Addr = &H32f0&
    BUCK_CONFIG_MSTR3_ADC_TRIM4_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM4_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM5
    Addr = &H32f1&
    BUCK_CONFIG_MSTR3_ADC_TRIM5_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM5_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM6
    Addr = &H32f2&
    BUCK_CONFIG_MSTR3_ADC_TRIM6_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM6_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM7
    Addr = &H32f3&
    BUCK_CONFIG_MSTR3_ADC_TRIM7_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM7_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM8
    Addr = &H32f4&
    BUCK_CONFIG_MSTR3_ADC_TRIM8_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM8_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM9
    Addr = &H32f5&
    BUCK_CONFIG_MSTR3_ADC_TRIM9_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM9_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM10
    Addr = &H32f6&
    BUCK_CONFIG_MSTR3_ADC_TRIM10_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM10_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM11
    Addr = &H32f7&
    BUCK_CONFIG_MSTR3_ADC_TRIM11_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM11_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM12
    Addr = &H32f8&
    BUCK_CONFIG_MSTR3_ADC_TRIM12_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM12_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM13
    Addr = &H32f9&
    BUCK_CONFIG_MSTR3_ADC_TRIM13_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM13_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM14
    Addr = &H32fa&
    BUCK_CONFIG_MSTR3_ADC_TRIM14_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM14_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM15
    Addr = &H32fb&
    BUCK_CONFIG_MSTR3_ADC_TRIM15_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM15_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM16
    Addr = &H32fc&
    BUCK_CONFIG_MSTR3_ADC_TRIM16_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM16_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM17
    Addr = &H32fd&
    BUCK_CONFIG_MSTR3_ADC_TRIM17_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM17_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM18
    Addr = &H32fe&
    BUCK_CONFIG_MSTR3_ADC_TRIM18_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM18_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM19
    Addr = &H32ff&
    BUCK_CONFIG_MSTR3_ADC_TRIM19_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM19_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM20
    Addr = &H3300&
    BUCK_CONFIG_MSTR3_ADC_TRIM20_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM20_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM21
    Addr = &H3301&
    BUCK_CONFIG_MSTR3_ADC_TRIM21_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM21_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM22
    Addr = &H3302&
    BUCK_CONFIG_MSTR3_ADC_TRIM22_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM22_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM23
    Addr = &H3303&
    BUCK_CONFIG_MSTR3_ADC_TRIM23_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM23_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM24
    Addr = &H3304&
    BUCK_CONFIG_MSTR3_ADC_TRIM24_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM24_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM25
    Addr = &H3305&
    BUCK_CONFIG_MSTR3_ADC_TRIM25_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM25_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM26
    Addr = &H3306&
    BUCK_CONFIG_MSTR3_ADC_TRIM26_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM26_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM27
    Addr = &H3307&
    BUCK_CONFIG_MSTR3_ADC_TRIM27_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM27_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM28
    Addr = &H3308&
    BUCK_CONFIG_MSTR3_ADC_TRIM28_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM28_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM29
    Addr = &H3309&
    BUCK_CONFIG_MSTR3_ADC_TRIM29_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM29_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_ADC_TRIM30
    Addr = &H330a&
    BUCK_CONFIG_MSTR3_ADC_TRIM30_CODE = &HC0
    BUCK_CONFIG_MSTR3_ADC_TRIM30_EN = &HBF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK
    Addr = &H330b&
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK_EN_VID = &HFE
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_MASK_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE
    Addr = &H330c&
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE_EN_VID = &HFE
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE_EN_VCOM_BUFF = &HFD
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE_EN_LL_DAC = &HFB
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE_EN_CAL_OS_DAC = &HF7
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE_EN_PFM_COMP = &HEF
    BUCK_CONFIG_MSTR3_VFB_ADC_EN_OVERRIDE_VALUE_EN_SPARE = &H1F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_0
    Addr = &H330d&
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_0_VID = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_1
    Addr = &H330e&
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_1_VO_PLDN = &HFE
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_1_PCH_VCOM = &HFD
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_1_DVC_RAMP = &HFB
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_VAL_1_DCFG_SPARE = &H07
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_EN
    Addr = &H330f&
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_EN_VID = &HFE
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_EN_VO_PLDN = &HFD
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_EN_PCH_VCOM = &HFB
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_EN_DVC_RAMP = &HF7
    BUCK_CONFIG_MSTR3_VFB_ADC_DCFG_OVERRIDE_EN_DCFG_SPARE = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL0
    Addr = &H3310&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL1
    Addr = &H3311&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL2
    Addr = &H3312&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL3
    Addr = &H3313&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_VAL3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN0
    Addr = &H3314&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN1
    Addr = &H3315&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN2
    Addr = &H3316&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN3
    Addr = &H3317&
    BUCK_CONFIG_MSTR3_MSTR_ADC_COMP_EN_OVERRIDE_EN3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_0
    Addr = &H3318&
    BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_1
    Addr = &H3319&
    BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_2
    Addr = &H331a&
    BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_3
    Addr = &H331b&
    BUCK_CONFIG_MSTR3_OBS_MSTR_ADC_OUT_3_BIT_30_24 = &H80
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_0
    Addr = &H3320&
    BUCK_CONFIG_CFG_PH_A0_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_1
    Addr = &H3321&
    BUCK_CONFIG_CFG_PH_A0_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_2
    Addr = &H3322&
    BUCK_CONFIG_CFG_PH_A0_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_3
    Addr = &H3323&
    BUCK_CONFIG_CFG_PH_A0_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_4
    Addr = &H3324&
    BUCK_CONFIG_CFG_PH_A0_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_5
    Addr = &H3325&
    BUCK_CONFIG_CFG_PH_A0_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_6
    Addr = &H3326&
    BUCK_CONFIG_CFG_PH_A0_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_7
    Addr = &H3327&
    BUCK_CONFIG_CFG_PH_A0_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_8
    Addr = &H3328&
    BUCK_CONFIG_CFG_PH_A0_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_9
    Addr = &H3329&
    BUCK_CONFIG_CFG_PH_A0_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_10
    Addr = &H332a&
    BUCK_CONFIG_CFG_PH_A0_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_11
    Addr = &H332b&
    BUCK_CONFIG_CFG_PH_A0_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_12
    Addr = &H332c&
    BUCK_CONFIG_CFG_PH_A0_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_13
    Addr = &H332d&
    BUCK_CONFIG_CFG_PH_A0_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_14
    Addr = &H332e&
    BUCK_CONFIG_CFG_PH_A0_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_15
    Addr = &H332f&
    BUCK_CONFIG_CFG_PH_A0_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_16
    Addr = &H3330&
    BUCK_CONFIG_CFG_PH_A0_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A0_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A0_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A0_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A0_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_17
    Addr = &H3331&
    BUCK_CONFIG_CFG_PH_A0_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_18
    Addr = &H3332&
    BUCK_CONFIG_CFG_PH_A0_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_19
    Addr = &H3333&
    BUCK_CONFIG_CFG_PH_A0_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_21
    Addr = &H3335&
    BUCK_CONFIG_CFG_PH_A0_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_22
    Addr = &H3336&
    BUCK_CONFIG_CFG_PH_A0_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A0_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_23
    Addr = &H3337&
    BUCK_CONFIG_CFG_PH_A0_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A0_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_24
    Addr = &H3338&
    BUCK_CONFIG_CFG_PH_A0_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A0_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_25
    Addr = &H3339&
    BUCK_CONFIG_CFG_PH_A0_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A0_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_26
    Addr = &H333a&
    BUCK_CONFIG_CFG_PH_A0_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_27
    Addr = &H333b&
    BUCK_CONFIG_CFG_PH_A0_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A0_CFG_28
    Addr = &H333c&
    BUCK_CONFIG_CFG_PH_A0_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_0
    Addr = &H3340&
    BUCK_CONFIG_CFG_PH_B0_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_1
    Addr = &H3341&
    BUCK_CONFIG_CFG_PH_B0_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_2
    Addr = &H3342&
    BUCK_CONFIG_CFG_PH_B0_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_3
    Addr = &H3343&
    BUCK_CONFIG_CFG_PH_B0_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_4
    Addr = &H3344&
    BUCK_CONFIG_CFG_PH_B0_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_5
    Addr = &H3345&
    BUCK_CONFIG_CFG_PH_B0_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_6
    Addr = &H3346&
    BUCK_CONFIG_CFG_PH_B0_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_7
    Addr = &H3347&
    BUCK_CONFIG_CFG_PH_B0_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_8
    Addr = &H3348&
    BUCK_CONFIG_CFG_PH_B0_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_9
    Addr = &H3349&
    BUCK_CONFIG_CFG_PH_B0_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_10
    Addr = &H334a&
    BUCK_CONFIG_CFG_PH_B0_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_11
    Addr = &H334b&
    BUCK_CONFIG_CFG_PH_B0_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_12
    Addr = &H334c&
    BUCK_CONFIG_CFG_PH_B0_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_13
    Addr = &H334d&
    BUCK_CONFIG_CFG_PH_B0_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_14
    Addr = &H334e&
    BUCK_CONFIG_CFG_PH_B0_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_15
    Addr = &H334f&
    BUCK_CONFIG_CFG_PH_B0_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_16
    Addr = &H3350&
    BUCK_CONFIG_CFG_PH_B0_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B0_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B0_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B0_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B0_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_17
    Addr = &H3351&
    BUCK_CONFIG_CFG_PH_B0_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_18
    Addr = &H3352&
    BUCK_CONFIG_CFG_PH_B0_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_19
    Addr = &H3353&
    BUCK_CONFIG_CFG_PH_B0_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_21
    Addr = &H3355&
    BUCK_CONFIG_CFG_PH_B0_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_22
    Addr = &H3356&
    BUCK_CONFIG_CFG_PH_B0_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B0_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_23
    Addr = &H3357&
    BUCK_CONFIG_CFG_PH_B0_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B0_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_24
    Addr = &H3358&
    BUCK_CONFIG_CFG_PH_B0_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B0_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_25
    Addr = &H3359&
    BUCK_CONFIG_CFG_PH_B0_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B0_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_26
    Addr = &H335a&
    BUCK_CONFIG_CFG_PH_B0_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_27
    Addr = &H335b&
    BUCK_CONFIG_CFG_PH_B0_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B0_CFG_28
    Addr = &H335c&
    BUCK_CONFIG_CFG_PH_B0_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_0
    Addr = &H3360&
    BUCK_CONFIG_CFG_PH_A1_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_1
    Addr = &H3361&
    BUCK_CONFIG_CFG_PH_A1_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_2
    Addr = &H3362&
    BUCK_CONFIG_CFG_PH_A1_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_3
    Addr = &H3363&
    BUCK_CONFIG_CFG_PH_A1_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_4
    Addr = &H3364&
    BUCK_CONFIG_CFG_PH_A1_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_5
    Addr = &H3365&
    BUCK_CONFIG_CFG_PH_A1_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_6
    Addr = &H3366&
    BUCK_CONFIG_CFG_PH_A1_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_7
    Addr = &H3367&
    BUCK_CONFIG_CFG_PH_A1_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_8
    Addr = &H3368&
    BUCK_CONFIG_CFG_PH_A1_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_9
    Addr = &H3369&
    BUCK_CONFIG_CFG_PH_A1_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_10
    Addr = &H336a&
    BUCK_CONFIG_CFG_PH_A1_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_11
    Addr = &H336b&
    BUCK_CONFIG_CFG_PH_A1_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_12
    Addr = &H336c&
    BUCK_CONFIG_CFG_PH_A1_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_13
    Addr = &H336d&
    BUCK_CONFIG_CFG_PH_A1_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_14
    Addr = &H336e&
    BUCK_CONFIG_CFG_PH_A1_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_15
    Addr = &H336f&
    BUCK_CONFIG_CFG_PH_A1_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_16
    Addr = &H3370&
    BUCK_CONFIG_CFG_PH_A1_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A1_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A1_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A1_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A1_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_17
    Addr = &H3371&
    BUCK_CONFIG_CFG_PH_A1_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_18
    Addr = &H3372&
    BUCK_CONFIG_CFG_PH_A1_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_19
    Addr = &H3373&
    BUCK_CONFIG_CFG_PH_A1_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_21
    Addr = &H3375&
    BUCK_CONFIG_CFG_PH_A1_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_22
    Addr = &H3376&
    BUCK_CONFIG_CFG_PH_A1_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A1_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_23
    Addr = &H3377&
    BUCK_CONFIG_CFG_PH_A1_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A1_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_24
    Addr = &H3378&
    BUCK_CONFIG_CFG_PH_A1_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A1_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_25
    Addr = &H3379&
    BUCK_CONFIG_CFG_PH_A1_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A1_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_26
    Addr = &H337a&
    BUCK_CONFIG_CFG_PH_A1_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_27
    Addr = &H337b&
    BUCK_CONFIG_CFG_PH_A1_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A1_CFG_28
    Addr = &H337c&
    BUCK_CONFIG_CFG_PH_A1_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_0
    Addr = &H3380&
    BUCK_CONFIG_CFG_PH_B1_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_1
    Addr = &H3381&
    BUCK_CONFIG_CFG_PH_B1_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_2
    Addr = &H3382&
    BUCK_CONFIG_CFG_PH_B1_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_3
    Addr = &H3383&
    BUCK_CONFIG_CFG_PH_B1_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_4
    Addr = &H3384&
    BUCK_CONFIG_CFG_PH_B1_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_5
    Addr = &H3385&
    BUCK_CONFIG_CFG_PH_B1_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_6
    Addr = &H3386&
    BUCK_CONFIG_CFG_PH_B1_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_7
    Addr = &H3387&
    BUCK_CONFIG_CFG_PH_B1_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_8
    Addr = &H3388&
    BUCK_CONFIG_CFG_PH_B1_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_9
    Addr = &H3389&
    BUCK_CONFIG_CFG_PH_B1_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_10
    Addr = &H338a&
    BUCK_CONFIG_CFG_PH_B1_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B1_CFG_11
    Addr = &H338b&
    BUCK_CONFIG_CFG_PH_B1_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
