============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:43 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5167 ps) Late External Delay Assertion at pin prob_bit
          Group: I2O
     Startpoint: (R) probability[0]
          Clock: (R) clk
       Endpoint: (R) prob_bit
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     733                  
             Slack:=    5167                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_24_1 
  output_delay             2000            chip.sdc_line_8      

#--------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  probability[0]        (u)     -       R     (arrival)              1  1.0     0     0    2000    (-,-) 
  prob_gen_inst/g5792/z (u)     in_1->z F     unmapped_complex2      1  1.0     0    68    2068    (-,-) 
  prob_gen_inst/g5786/z (u)     in_1->z F     unmapped_complex2      1  1.0     0    68    2137    (-,-) 
  prob_gen_inst/g5782/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2205    (-,-) 
  prob_gen_inst/g5781/z (u)     in_0->z F     unmapped_nand2         1  1.0     0    68    2274    (-,-) 
  prob_gen_inst/g5780/z (u)     in_0->z R     unmapped_nand2         1  1.0     0    68    2342    (-,-) 
  prob_gen_inst/g5779/z (u)     in_0->z F     unmapped_nand2         1  1.0     0    68    2410    (-,-) 
  prob_gen_inst/g5778/z (u)     in_0->z R     unmapped_nand2         1  1.0     0    68    2479    (-,-) 
  prob_gen_inst/g5777/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    68    2547    (-,-) 
  prob_gen_inst/g5776/z (u)     in_0->z R     unmapped_nand2         1  1.0     0    68    2616    (-,-) 
  prob_gen_inst/g5775/z (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2684    (-,-) 
  prob_gen_inst/g5774/z (u)     in_0->z R     unmapped_complex2      1  1.6     0    49    2733    (-,-) 
  prob_bit              -       -       R     (port)                 -    -     -     0    2733    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (9161 ps) Setup Check with Pin lfsr_inst/shift_value_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     620                  
             Slack:=    9161                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[12]/clk -       -       R     (arrival)             16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        3  3.0     0   336     336    (-,-) 
  lfsr_inst/g303/z                  (u)     in_1->z F     unmapped_complex2      1  1.0     0    68     405    (-,-) 
  lfsr_inst/g304/z                  (u)     in_1->z R     unmapped_nand2         2  2.0     0    79     483    (-,-) 
  lfsr_inst/g235/z                  (u)     in_1->z F     unmapped_complex2      1  1.0     0    68     552    (-,-) 
  lfsr_inst/g236/z                  (u)     in_1->z R     unmapped_nand2         1  1.0     0    68     620    (-,-) 
  lfsr_inst/shift_value_reg[0]/d    -       -       R     unmapped_d_flop        1    -     -     0     620    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[14]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#-----------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[13]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[13]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[14]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[13]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#-----------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[12]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[12]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[13]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[12]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#-----------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[11]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[11]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[12]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[7]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[6]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[6]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[7]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[5]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[5]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[6]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[4]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[4]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[5]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[3]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[3]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[4]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[3]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[2]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[2]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[3]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[2]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    9445                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[1]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[1]/q   (u)     clk->q R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/shift_value_reg[2]/d   -       -      R     unmapped_d_flop      3    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (9454 ps) Setup Check with Pin lfsr_inst/shift_value_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    9454                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[0]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[0]/q   (u)     clk->q R     unmapped_d_flop      2  2.0     0   328     328    (-,-) 
  lfsr_inst/shift_value_reg[1]/d   -       -      R     unmapped_d_flop      2    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (9464 ps) Setup Check with Pin lfsr_inst/shift_value_reg[15]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[14]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    9464                  

#-----------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[14]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[14]/q   (u)     clk->q R     unmapped_d_flop      1  1.0     0   317     317    (-,-) 
  lfsr_inst/shift_value_reg[15]/d   -       -      R     unmapped_d_flop      1    -     -     0     317    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (9464 ps) Setup Check with Pin lfsr_inst/shift_value_reg[11]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[10]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    9464                  

#-----------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[10]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[10]/q   (u)     clk->q R     unmapped_d_flop      1  1.0     0   317     317    (-,-) 
  lfsr_inst/shift_value_reg[11]/d   -       -      R     unmapped_d_flop      1    -     -     0     317    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (9464 ps) Setup Check with Pin lfsr_inst/shift_value_reg[10]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    9464                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[9]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[9]/q   (u)     clk->q R     unmapped_d_flop      1  1.0     0   317     317    (-,-) 
  lfsr_inst/shift_value_reg[10]/d  -       -      R     unmapped_d_flop      1    -     -     0     317    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (9464 ps) Setup Check with Pin lfsr_inst/shift_value_reg[9]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[8]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    9464                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[8]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[8]/q   (u)     clk->q R     unmapped_d_flop      1  1.0     0   317     317    (-,-) 
  lfsr_inst/shift_value_reg[9]/d   -       -      R     unmapped_d_flop      1    -     -     0     317    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (9464 ps) Setup Check with Pin lfsr_inst/shift_value_reg[8]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    9464                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[7]/clk -       -      R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[7]/q   (u)     clk->q R     unmapped_d_flop      1  1.0     0   317     317    (-,-) 
  lfsr_inst/shift_value_reg[8]/d   -       -      R     unmapped_d_flop      1    -     -     0     317    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

