// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FAST_t_opr (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_mask_data_stream_V_din,
        p_mask_data_stream_V_full_n,
        p_mask_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state13 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_mask_data_stream_V_din;
input   p_mask_data_stream_V_full_n;
output   p_mask_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_src_data_stream_V_read;
reg p_mask_data_stream_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond4_reg_4524;
reg   [0:0] or_cond_reg_4533;
reg    p_mask_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] or_cond4_reg_4595;
reg   [0:0] or_cond4_reg_4595_pp0_iter8_reg;
reg   [10:0] t_V_3_reg_553;
wire   [0:0] exitcond3_fu_1315_p2;
wire    ap_CS_fsm_state2;
wire   [9:0] i_V_fu_1321_p2;
reg   [9:0] i_V_reg_4500;
wire   [0:0] tmp_s_fu_1327_p2;
reg   [0:0] tmp_s_reg_4505;
wire   [0:0] or_cond1_fu_1339_p2;
reg   [0:0] or_cond1_reg_4510;
wire   [0:0] tmp_2_fu_1345_p2;
reg   [0:0] tmp_2_reg_4514;
wire   [0:0] icmp_fu_1361_p2;
reg   [0:0] icmp_reg_4519;
wire   [0:0] exitcond4_fu_1367_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op181_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_state12_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond4_reg_4524_pp0_iter1_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter2_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter3_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter4_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter5_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter6_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter7_reg;
reg   [0:0] exitcond4_reg_4524_pp0_iter8_reg;
wire   [10:0] j_V_fu_1373_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_fu_1393_p2;
reg   [0:0] or_cond_reg_4533_pp0_iter1_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter2_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter3_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter4_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter5_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter6_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter7_reg;
reg   [0:0] or_cond_reg_4533_pp0_iter8_reg;
reg   [9:0] k_buf_val_0_V_addr_reg_4538;
reg   [9:0] k_buf_val_1_V_addr_reg_4544;
reg   [9:0] k_buf_val_2_V_addr_reg_4550;
reg   [9:0] k_buf_val_3_V_addr_reg_4556;
reg   [9:0] k_buf_val_4_V_addr_reg_4562;
reg   [9:0] k_buf_val_5_V_addr_reg_4568;
reg   [10:0] core_buf_val_0_V_ad_reg_4574;
reg   [10:0] core_buf_val_1_V_ad_reg_4580;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter1_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter2_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter3_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter4_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter5_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter6_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter7_reg;
reg   [10:0] core_buf_val_1_V_ad_reg_4580_pp0_iter8_reg;
wire   [0:0] tmp_8_fu_1420_p2;
reg   [0:0] tmp_8_reg_4586;
reg   [0:0] tmp_8_reg_4586_pp0_iter1_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter2_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter3_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter4_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter5_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter6_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter7_reg;
reg   [0:0] tmp_8_reg_4586_pp0_iter8_reg;
wire   [0:0] tmp_12_fu_1426_p2;
reg   [0:0] tmp_12_reg_4590;
wire   [0:0] or_cond4_fu_1448_p2;
reg   [0:0] or_cond4_reg_4595_pp0_iter1_reg;
reg   [0:0] or_cond4_reg_4595_pp0_iter2_reg;
reg   [0:0] or_cond4_reg_4595_pp0_iter3_reg;
reg   [0:0] or_cond4_reg_4595_pp0_iter4_reg;
reg   [0:0] or_cond4_reg_4595_pp0_iter5_reg;
reg   [0:0] or_cond4_reg_4595_pp0_iter6_reg;
reg   [0:0] or_cond4_reg_4595_pp0_iter7_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter2_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter3_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter4_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter5_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter6_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter7_reg;
reg   [15:0] core_win_val_1_V_1_1_reg_4599_pp0_iter8_reg;
wire   [0:0] tmp_115_2_fu_1806_p2;
reg   [0:0] tmp_115_2_reg_4606;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter2_reg;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter3_reg;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter4_reg;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter5_reg;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter6_reg;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter7_reg;
reg   [0:0] tmp_115_2_reg_4606_pp0_iter8_reg;
wire   [0:0] tmp_13_fu_1812_p2;
reg   [0:0] tmp_13_reg_4611;
reg   [0:0] tmp_13_reg_4611_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_4611_pp0_iter3_reg;
reg   [0:0] tmp_13_reg_4611_pp0_iter4_reg;
reg   [0:0] tmp_13_reg_4611_pp0_iter5_reg;
reg   [0:0] tmp_13_reg_4611_pp0_iter6_reg;
reg   [0:0] tmp_13_reg_4611_pp0_iter7_reg;
reg   [0:0] tmp_13_reg_4611_pp0_iter8_reg;
wire   [0:0] tmp_14_fu_1818_p2;
reg   [0:0] tmp_14_reg_4616;
reg   [0:0] tmp_14_reg_4616_pp0_iter2_reg;
reg   [0:0] tmp_14_reg_4616_pp0_iter3_reg;
reg   [0:0] tmp_14_reg_4616_pp0_iter4_reg;
reg   [0:0] tmp_14_reg_4616_pp0_iter5_reg;
reg   [0:0] tmp_14_reg_4616_pp0_iter6_reg;
reg   [0:0] tmp_14_reg_4616_pp0_iter7_reg;
reg   [0:0] tmp_14_reg_4616_pp0_iter8_reg;
wire   [0:0] tmp20_fu_1840_p2;
reg   [0:0] tmp20_reg_4621;
reg   [0:0] tmp20_reg_4621_pp0_iter2_reg;
reg   [0:0] tmp20_reg_4621_pp0_iter3_reg;
reg   [0:0] tmp20_reg_4621_pp0_iter4_reg;
reg   [0:0] tmp20_reg_4621_pp0_iter5_reg;
reg   [0:0] tmp20_reg_4621_pp0_iter6_reg;
reg   [0:0] tmp20_reg_4621_pp0_iter7_reg;
reg   [0:0] tmp20_reg_4621_pp0_iter8_reg;
wire  signed [8:0] ret_V_fu_1931_p2;
reg  signed [8:0] ret_V_reg_4626;
reg  signed [8:0] ret_V_reg_4626_pp0_iter3_reg;
wire  signed [8:0] ret_V_1_fu_1941_p2;
reg  signed [8:0] ret_V_1_reg_4631;
wire  signed [8:0] ret_V_s_fu_2019_p2;
reg  signed [8:0] ret_V_s_reg_4636;
wire  signed [8:0] ret_V_1_1_fu_2029_p2;
reg  signed [8:0] ret_V_1_1_reg_4641;
wire  signed [8:0] ret_V_2_fu_2107_p2;
reg  signed [8:0] ret_V_2_reg_4646;
wire  signed [8:0] ret_V_1_2_fu_2117_p2;
reg  signed [8:0] ret_V_1_2_reg_4651;
wire  signed [8:0] ret_V_3_fu_2195_p2;
reg  signed [8:0] ret_V_3_reg_4656;
wire  signed [8:0] ret_V_1_3_fu_2205_p2;
reg  signed [8:0] ret_V_1_3_reg_4661;
wire  signed [8:0] ret_V_4_fu_2283_p2;
reg  signed [8:0] ret_V_4_reg_4666;
wire  signed [8:0] ret_V_1_4_fu_2293_p2;
reg  signed [8:0] ret_V_1_4_reg_4671;
wire  signed [8:0] ret_V_5_fu_2371_p2;
reg  signed [8:0] ret_V_5_reg_4676;
wire  signed [8:0] ret_V_1_5_fu_2381_p2;
reg  signed [8:0] ret_V_1_5_reg_4681;
reg  signed [8:0] ret_V_1_5_reg_4681_pp0_iter3_reg;
wire  signed [8:0] ret_V_6_fu_2459_p2;
reg  signed [8:0] ret_V_6_reg_4686;
wire  signed [8:0] ret_V_1_6_fu_2469_p2;
reg  signed [8:0] ret_V_1_6_reg_4691;
reg  signed [8:0] ret_V_1_6_reg_4691_pp0_iter3_reg;
wire  signed [8:0] ret_V_7_fu_2547_p2;
reg  signed [8:0] ret_V_7_reg_4696;
wire  signed [8:0] ret_V_1_7_fu_2557_p2;
reg  signed [8:0] ret_V_1_7_reg_4701;
reg  signed [8:0] ret_V_1_7_reg_4701_pp0_iter3_reg;
wire   [0:0] or_cond5_fu_2643_p2;
reg   [0:0] or_cond5_reg_4706;
wire   [0:0] tmp_69_1_not_fu_2649_p2;
reg   [0:0] tmp_69_1_not_reg_4712;
wire   [0:0] tmp_71_1_fu_2655_p2;
reg   [0:0] tmp_71_1_reg_4717;
wire   [0:0] or_cond6_fu_2661_p2;
reg   [0:0] or_cond6_reg_4722;
wire   [0:0] tmp_69_2_not_fu_2667_p2;
reg   [0:0] tmp_69_2_not_reg_4727;
wire   [0:0] tmp_71_2_fu_2673_p2;
reg   [0:0] tmp_71_2_reg_4732;
wire   [0:0] or_cond7_fu_2679_p2;
reg   [0:0] or_cond7_reg_4737;
wire   [0:0] tmp_69_3_not_fu_2685_p2;
reg   [0:0] tmp_69_3_not_reg_4742;
wire   [0:0] tmp_71_3_fu_2691_p2;
reg   [0:0] tmp_71_3_reg_4747;
wire   [0:0] or_cond8_fu_2697_p2;
reg   [0:0] or_cond8_reg_4752;
wire   [0:0] tmp_69_4_not_fu_2703_p2;
reg   [0:0] tmp_69_4_not_reg_4757;
wire   [0:0] tmp_71_4_fu_2709_p2;
reg   [0:0] tmp_71_4_reg_4762;
wire   [0:0] or_cond9_fu_2715_p2;
reg   [0:0] or_cond9_reg_4767;
wire   [0:0] tmp_69_5_not_fu_2721_p2;
reg   [0:0] tmp_69_5_not_reg_4772;
wire   [0:0] tmp_71_5_fu_2727_p2;
reg   [0:0] tmp_71_5_reg_4777;
wire   [0:0] or_cond2_fu_2733_p2;
reg   [0:0] or_cond2_reg_4782;
wire   [0:0] not_or_cond_fu_2855_p2;
reg   [0:0] not_or_cond_reg_4787;
wire   [3:0] count_1_i_2_fu_3141_p3;
reg   [3:0] count_1_i_2_reg_4792;
wire   [0:0] tmp_69_3_fu_3149_p2;
reg   [0:0] tmp_69_3_reg_4798;
wire   [0:0] tmp_71_11_fu_3155_p2;
reg   [0:0] tmp_71_11_reg_4804;
wire   [0:0] tmp_69_4_fu_3161_p2;
reg   [0:0] tmp_69_4_reg_4810;
wire   [0:0] tmp_71_12_fu_3167_p2;
reg   [0:0] tmp_71_12_reg_4816;
wire   [0:0] or_cond18_fu_3179_p2;
reg   [0:0] or_cond18_reg_4822;
wire   [0:0] not_or_cond11_fu_3191_p2;
reg   [0:0] not_or_cond11_reg_4828;
wire   [0:0] tmp6_fu_3209_p2;
reg   [0:0] tmp6_reg_4834;
wire   [0:0] tmp10_fu_3215_p2;
reg   [0:0] tmp10_reg_4839;
wire   [31:0] flag_d_assign_8_fu_3221_p1;
reg  signed [31:0] flag_d_assign_8_reg_4844;
reg  signed [31:0] flag_d_assign_8_reg_4844_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_8_reg_4844_pp0_iter5_reg;
reg   [31:0] flag_d_assign_8_reg_4844_pp0_iter6_reg;
wire   [31:0] flag_d_assign_1_fu_3226_p1;
reg  signed [31:0] flag_d_assign_1_reg_4850;
reg  signed [31:0] flag_d_assign_1_reg_4850_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_1_reg_4850_pp0_iter5_reg;
reg   [31:0] flag_d_assign_1_reg_4850_pp0_iter6_reg;
wire   [31:0] flag_d_assign_9_fu_3231_p1;
reg  signed [31:0] flag_d_assign_9_reg_4856;
reg  signed [31:0] flag_d_assign_9_reg_4856_pp0_iter4_reg;
reg   [31:0] flag_d_assign_9_reg_4856_pp0_iter5_reg;
wire   [31:0] flag_d_assign_2_fu_3236_p1;
reg  signed [31:0] flag_d_assign_2_reg_4862;
reg  signed [31:0] flag_d_assign_2_reg_4862_pp0_iter4_reg;
reg   [31:0] flag_d_assign_2_reg_4862_pp0_iter5_reg;
wire   [31:0] flag_d_assign_10_fu_3241_p1;
reg  signed [31:0] flag_d_assign_10_reg_4868;
reg  signed [31:0] flag_d_assign_10_reg_4868_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_10_reg_4868_pp0_iter5_reg;
reg   [31:0] flag_d_assign_10_reg_4868_pp0_iter6_reg;
wire   [31:0] flag_d_assign_3_fu_3246_p1;
reg  signed [31:0] flag_d_assign_3_reg_4874;
reg  signed [31:0] flag_d_assign_3_reg_4874_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_3_reg_4874_pp0_iter5_reg;
reg   [31:0] flag_d_assign_3_reg_4874_pp0_iter6_reg;
wire   [31:0] flag_d_assign_11_fu_3251_p1;
reg  signed [31:0] flag_d_assign_11_reg_4880;
reg  signed [31:0] flag_d_assign_11_reg_4880_pp0_iter4_reg;
reg   [31:0] flag_d_assign_11_reg_4880_pp0_iter5_reg;
wire   [31:0] flag_d_assign_4_fu_3256_p1;
reg  signed [31:0] flag_d_assign_4_reg_4886;
reg  signed [31:0] flag_d_assign_4_reg_4886_pp0_iter4_reg;
reg   [31:0] flag_d_assign_4_reg_4886_pp0_iter5_reg;
wire   [31:0] flag_d_assign_12_fu_3261_p1;
reg  signed [31:0] flag_d_assign_12_reg_4892;
reg  signed [31:0] flag_d_assign_12_reg_4892_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_12_reg_4892_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_12_reg_4892_pp0_iter6_reg;
reg   [31:0] flag_d_assign_12_reg_4892_pp0_iter7_reg;
wire   [31:0] flag_d_assign_5_fu_3266_p1;
reg  signed [31:0] flag_d_assign_5_reg_4898;
reg  signed [31:0] flag_d_assign_5_reg_4898_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_5_reg_4898_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_5_reg_4898_pp0_iter6_reg;
reg   [31:0] flag_d_assign_5_reg_4898_pp0_iter7_reg;
wire   [31:0] flag_d_assign_6_fu_3271_p1;
reg  signed [31:0] flag_d_assign_6_reg_4904;
reg  signed [31:0] flag_d_assign_6_reg_4904_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_6_reg_4904_pp0_iter5_reg;
reg   [31:0] flag_d_assign_6_reg_4904_pp0_iter6_reg;
wire   [31:0] flag_d_assign_7_fu_3276_p1;
reg  signed [31:0] flag_d_assign_7_reg_4910;
reg  signed [31:0] flag_d_assign_7_reg_4910_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_7_reg_4910_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_7_reg_4910_pp0_iter6_reg;
reg   [31:0] flag_d_assign_7_reg_4910_pp0_iter7_reg;
wire   [0:0] iscorner_2_i_s_fu_3695_p2;
reg   [0:0] iscorner_2_i_s_reg_4916;
reg   [0:0] iscorner_2_i_s_reg_4916_pp0_iter4_reg;
reg   [0:0] iscorner_2_i_s_reg_4916_pp0_iter5_reg;
reg   [0:0] iscorner_2_i_s_reg_4916_pp0_iter6_reg;
reg   [0:0] iscorner_2_i_s_reg_4916_pp0_iter7_reg;
reg   [0:0] iscorner_2_i_s_reg_4916_pp0_iter8_reg;
wire   [31:0] flag_d_assign_s_fu_3793_p1;
reg  signed [31:0] flag_d_assign_s_reg_4920;
reg   [31:0] flag_d_assign_s_reg_4920_pp0_iter5_reg;
wire   [31:0] flag_d_assign_13_fu_3798_p1;
reg  signed [31:0] flag_d_assign_13_reg_4926;
reg   [31:0] flag_d_assign_13_reg_4926_pp0_iter5_reg;
wire   [31:0] flag_d_assign_14_fu_3803_p1;
reg  signed [31:0] flag_d_assign_14_reg_4932;
reg  signed [31:0] flag_d_assign_14_reg_4932_pp0_iter5_reg;
reg  signed [31:0] flag_d_assign_14_reg_4932_pp0_iter6_reg;
reg   [31:0] flag_d_assign_14_reg_4932_pp0_iter7_reg;
wire   [31:0] flag_d_assign_15_fu_3808_p1;
reg  signed [31:0] flag_d_assign_15_reg_4938;
reg  signed [31:0] flag_d_assign_15_reg_4938_pp0_iter5_reg;
reg   [31:0] flag_d_assign_15_reg_4938_pp0_iter6_reg;
wire   [31:0] grp_reg_int_s_fu_3701_ap_return;
reg   [31:0] flag_d_min2_1_reg_4944;
wire   [31:0] grp_reg_int_s_fu_3708_ap_return;
reg   [31:0] flag_d_max2_1_reg_4949;
wire   [31:0] grp_reg_int_s_fu_3779_ap_return;
reg   [31:0] flag_d_min2_11_reg_4954;
wire   [31:0] grp_reg_int_s_fu_3786_ap_return;
reg   [31:0] flag_d_max2_11_reg_4959;
wire   [31:0] grp_reg_int_s_fu_3845_ap_return;
reg   [31:0] flag_d_min4_1_reg_4964;
wire   [31:0] grp_reg_int_s_fu_3852_ap_return;
reg   [31:0] flag_d_max4_1_reg_4969;
wire   [31:0] grp_reg_int_s_fu_3859_ap_return;
reg   [31:0] flag_d_min4_3_reg_4974;
wire   [31:0] grp_reg_int_s_fu_3866_ap_return;
reg   [31:0] flag_d_max4_3_reg_4979;
wire   [31:0] grp_reg_int_s_fu_3889_ap_return;
reg   [31:0] flag_d_min4_7_reg_4984;
wire   [31:0] grp_reg_int_s_fu_3896_ap_return;
reg   [31:0] flag_d_max4_7_reg_4989;
wire   [31:0] grp_reg_int_s_fu_3903_ap_return;
reg   [31:0] flag_d_min4_9_reg_4994;
wire   [31:0] grp_reg_int_s_fu_3910_ap_return;
reg   [31:0] flag_d_max4_9_reg_4999;
wire   [31:0] tmp_90_2_min_int_s_fu_713_ap_return;
reg   [31:0] tmp_90_2_reg_5004;
wire   [31:0] tmp_92_2_max_int_s_fu_1063_ap_return;
reg   [31:0] tmp_92_2_reg_5009;
wire   [31:0] tmp_90_4_min_int_s_fu_719_ap_return;
reg   [31:0] tmp_90_4_reg_5014;
wire   [31:0] tmp_92_4_max_int_s_fu_1069_ap_return;
reg   [31:0] tmp_92_4_reg_5019;
wire   [31:0] a0_2_max_int_s_fu_1107_ap_return;
reg   [31:0] a0_2_reg_5024;
wire   [31:0] tmp_101_2_min_int_s_fu_755_ap_return;
reg   [31:0] tmp_101_2_reg_5029;
wire   [31:0] b0_2_min_int_s_fu_789_ap_return;
reg   [31:0] b0_2_reg_5034;
wire   [31:0] tmp_109_2_max_int_s_fu_1150_ap_return;
reg   [31:0] tmp_109_2_reg_5039;
wire   [31:0] a0_5_max_int_s_fu_1194_ap_return;
reg   [31:0] a0_5_reg_5044;
wire   [31:0] tmp_101_5_min_int_s_fu_826_ap_return;
reg   [31:0] tmp_101_5_reg_5049;
wire   [31:0] b0_5_min_int_s_fu_866_ap_return;
reg   [31:0] b0_5_reg_5054;
wire   [31:0] tmp_109_5_max_int_s_fu_1237_ap_return;
reg   [31:0] tmp_109_5_reg_5059;
wire   [31:0] a0_1_7_max_int_s_fu_1273_ap_return;
reg   [31:0] a0_1_7_reg_5064;
wire   [31:0] b0_1_7_min_int_s_fu_924_ap_return;
reg   [31:0] b0_1_7_reg_5069;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
wire   [9:0] k_buf_val_0_V_address0;
reg    k_buf_val_0_V_ce0;
wire   [7:0] k_buf_val_0_V_q0;
reg    k_buf_val_0_V_ce1;
reg    k_buf_val_0_V_we1;
wire   [9:0] k_buf_val_1_V_address0;
reg    k_buf_val_1_V_ce0;
wire   [7:0] k_buf_val_1_V_q0;
reg    k_buf_val_1_V_ce1;
reg    k_buf_val_1_V_we1;
wire   [9:0] k_buf_val_2_V_address0;
reg    k_buf_val_2_V_ce0;
wire   [7:0] k_buf_val_2_V_q0;
reg    k_buf_val_2_V_ce1;
reg    k_buf_val_2_V_we1;
wire   [9:0] k_buf_val_3_V_address0;
reg    k_buf_val_3_V_ce0;
wire   [7:0] k_buf_val_3_V_q0;
reg    k_buf_val_3_V_ce1;
reg    k_buf_val_3_V_we1;
wire   [9:0] k_buf_val_4_V_address0;
reg    k_buf_val_4_V_ce0;
wire   [7:0] k_buf_val_4_V_q0;
reg    k_buf_val_4_V_ce1;
reg    k_buf_val_4_V_we1;
wire   [9:0] k_buf_val_5_V_address0;
reg    k_buf_val_5_V_ce0;
wire   [7:0] k_buf_val_5_V_q0;
reg    k_buf_val_5_V_ce1;
reg    k_buf_val_5_V_we1;
wire   [10:0] core_buf_val_0_V_address0;
reg    core_buf_val_0_V_ce0;
wire   [15:0] core_buf_val_0_V_q0;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
wire   [10:0] core_buf_val_1_V_address0;
reg    core_buf_val_1_V_ce0;
wire   [15:0] core_buf_val_1_V_q0;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire    tmp_76_1_min_int_s_fu_581_ap_ready;
wire   [31:0] tmp_76_1_min_int_s_fu_581_ap_return;
wire    tmp_76_3_min_int_s_fu_587_ap_ready;
wire   [31:0] tmp_76_3_min_int_s_fu_587_ap_return;
wire    tmp_76_5_min_int_s_fu_593_ap_ready;
wire   [31:0] tmp_76_5_min_int_s_fu_593_ap_return;
wire    tmp_76_7_min_int_s_fu_599_ap_ready;
wire   [31:0] tmp_76_7_min_int_s_fu_599_ap_return;
wire    tmp_76_9_min_int_s_fu_605_ap_ready;
wire   [31:0] tmp_76_9_min_int_s_fu_605_ap_return;
wire    tmp_76_s_min_int_s_fu_611_ap_ready;
wire   [31:0] tmp_76_s_min_int_s_fu_611_ap_return;
wire    tmp_76_2_min_int_s_fu_617_ap_ready;
wire   [31:0] tmp_76_2_min_int_s_fu_617_ap_return;
wire    tmp_76_4_min_int_s_fu_623_ap_ready;
wire   [31:0] tmp_76_4_min_int_s_fu_623_ap_return;
wire    tmp_83_1_min_int_s_fu_629_ap_ready;
wire   [31:0] tmp_83_1_min_int_s_fu_629_ap_return;
wire    tmp_83_3_min_int_s_fu_635_ap_ready;
wire   [31:0] tmp_83_3_min_int_s_fu_635_ap_return;
wire    tmp_83_5_min_int_s_fu_641_ap_ready;
wire   [31:0] tmp_83_5_min_int_s_fu_641_ap_return;
wire    tmp_83_7_min_int_s_fu_647_ap_ready;
wire   [31:0] tmp_83_7_min_int_s_fu_647_ap_return;
wire    tmp_83_9_min_int_s_fu_653_ap_ready;
wire   [31:0] tmp_83_9_min_int_s_fu_653_ap_return;
wire    tmp_83_s_min_int_s_fu_659_ap_ready;
wire   [31:0] tmp_83_s_min_int_s_fu_659_ap_return;
wire    tmp_83_2_min_int_s_fu_665_ap_ready;
wire   [31:0] tmp_83_2_min_int_s_fu_665_ap_return;
wire    tmp_83_4_min_int_s_fu_671_ap_ready;
wire   [31:0] tmp_83_4_min_int_s_fu_671_ap_return;
wire    tmp_90_1_min_int_s_fu_677_ap_ready;
wire   [31:0] tmp_90_1_min_int_s_fu_677_ap_return;
wire    tmp_90_3_min_int_s_fu_683_ap_ready;
wire   [31:0] tmp_90_3_min_int_s_fu_683_ap_return;
wire    tmp_90_5_min_int_s_fu_689_ap_ready;
wire   [31:0] tmp_90_5_min_int_s_fu_689_ap_return;
wire    tmp_90_7_min_int_s_fu_695_ap_ready;
wire   [31:0] tmp_90_7_min_int_s_fu_695_ap_return;
wire    tmp_90_9_min_int_s_fu_701_ap_ready;
wire   [31:0] tmp_90_9_min_int_s_fu_701_ap_return;
wire    tmp_90_s_min_int_s_fu_707_ap_ready;
wire   [31:0] tmp_90_s_min_int_s_fu_707_ap_return;
wire    tmp_90_2_min_int_s_fu_713_ap_ready;
wire    tmp_90_4_min_int_s_fu_719_ap_ready;
wire    tmp_27_min_int_s_fu_725_ap_ready;
wire   [31:0] tmp_27_min_int_s_fu_725_ap_return;
wire    tmp_29_min_int_s_fu_731_ap_ready;
wire   [31:0] tmp_29_min_int_s_fu_731_ap_return;
wire    tmp_98_1_min_int_s_fu_737_ap_ready;
wire   [31:0] tmp_98_1_min_int_s_fu_737_ap_return;
wire    tmp_101_1_min_int_s_fu_743_ap_ready;
wire   [31:0] tmp_101_1_min_int_s_fu_743_ap_return;
wire    tmp_98_2_min_int_s_fu_749_ap_ready;
wire   [31:0] tmp_98_2_min_int_s_fu_749_ap_return;
wire    tmp_101_2_min_int_s_fu_755_ap_ready;
wire    b0_min_int_s_fu_761_ap_ready;
wire   [31:0] b0_min_int_s_fu_761_ap_return;
wire    b0_1_min_int_s_fu_768_ap_ready;
wire   [31:0] b0_1_min_int_s_fu_768_ap_return;
wire    b0_s_min_int_s_fu_775_ap_ready;
wire   [31:0] b0_s_min_int_s_fu_775_ap_return;
wire    b0_1_1_min_int_s_fu_782_ap_ready;
wire   [31:0] b0_1_1_min_int_s_fu_782_ap_return;
wire    b0_2_min_int_s_fu_789_ap_ready;
wire    tmp_98_3_min_int_s_fu_796_ap_ready;
wire   [31:0] tmp_98_3_min_int_s_fu_796_ap_return;
wire    tmp_101_3_min_int_s_fu_802_ap_ready;
wire   [31:0] tmp_101_3_min_int_s_fu_802_ap_return;
wire    tmp_98_4_min_int_s_fu_808_ap_ready;
wire   [31:0] tmp_98_4_min_int_s_fu_808_ap_return;
wire    tmp_101_4_min_int_s_fu_814_ap_ready;
wire   [31:0] tmp_101_4_min_int_s_fu_814_ap_return;
wire    tmp_98_5_min_int_s_fu_820_ap_ready;
wire   [31:0] tmp_98_5_min_int_s_fu_820_ap_return;
wire    tmp_101_5_min_int_s_fu_826_ap_ready;
wire    b0_1_2_min_int_s_fu_832_ap_ready;
wire   [31:0] b0_1_2_min_int_s_fu_832_ap_return;
wire    b0_3_min_int_s_fu_838_ap_ready;
wire   [31:0] b0_3_min_int_s_fu_838_ap_return;
wire    b0_1_3_min_int_s_fu_845_ap_ready;
wire   [31:0] b0_1_3_min_int_s_fu_845_ap_return;
wire    b0_4_min_int_s_fu_852_ap_ready;
wire   [31:0] b0_4_min_int_s_fu_852_ap_return;
wire    b0_1_4_min_int_s_fu_859_ap_ready;
wire   [31:0] b0_1_4_min_int_s_fu_859_ap_return;
wire    b0_5_min_int_s_fu_866_ap_ready;
wire    tmp_98_6_min_int_s_fu_873_ap_ready;
wire   [31:0] tmp_98_6_min_int_s_fu_873_ap_return;
wire    tmp_101_6_min_int_s_fu_879_ap_ready;
wire   [31:0] tmp_101_6_min_int_s_fu_879_ap_return;
wire    tmp_98_7_min_int_s_fu_885_ap_ready;
wire   [31:0] tmp_98_7_min_int_s_fu_885_ap_return;
wire    tmp_101_7_min_int_s_fu_891_ap_ready;
wire   [31:0] tmp_101_7_min_int_s_fu_891_ap_return;
wire    b0_1_5_min_int_s_fu_897_ap_ready;
wire   [31:0] b0_1_5_min_int_s_fu_897_ap_return;
wire    b0_6_min_int_s_fu_903_ap_ready;
wire   [31:0] b0_6_min_int_s_fu_903_ap_return;
wire    b0_1_6_min_int_s_fu_910_ap_ready;
wire   [31:0] b0_1_6_min_int_s_fu_910_ap_return;
wire    b0_7_min_int_s_fu_917_ap_ready;
wire   [31:0] b0_7_min_int_s_fu_917_ap_return;
wire    b0_1_7_min_int_s_fu_924_ap_ready;
wire    tmp_78_1_max_int_s_fu_931_ap_ready;
wire   [31:0] tmp_78_1_max_int_s_fu_931_ap_return;
wire    tmp_78_3_max_int_s_fu_937_ap_ready;
wire   [31:0] tmp_78_3_max_int_s_fu_937_ap_return;
wire    tmp_78_5_max_int_s_fu_943_ap_ready;
wire   [31:0] tmp_78_5_max_int_s_fu_943_ap_return;
wire    tmp_78_7_max_int_s_fu_949_ap_ready;
wire   [31:0] tmp_78_7_max_int_s_fu_949_ap_return;
wire    tmp_78_9_max_int_s_fu_955_ap_ready;
wire   [31:0] tmp_78_9_max_int_s_fu_955_ap_return;
wire    tmp_78_s_max_int_s_fu_961_ap_ready;
wire   [31:0] tmp_78_s_max_int_s_fu_961_ap_return;
wire    tmp_78_2_max_int_s_fu_967_ap_ready;
wire   [31:0] tmp_78_2_max_int_s_fu_967_ap_return;
wire    tmp_78_4_max_int_s_fu_973_ap_ready;
wire   [31:0] tmp_78_4_max_int_s_fu_973_ap_return;
wire    tmp_85_1_max_int_s_fu_979_ap_ready;
wire   [31:0] tmp_85_1_max_int_s_fu_979_ap_return;
wire    tmp_85_3_max_int_s_fu_985_ap_ready;
wire   [31:0] tmp_85_3_max_int_s_fu_985_ap_return;
wire    tmp_85_5_max_int_s_fu_991_ap_ready;
wire   [31:0] tmp_85_5_max_int_s_fu_991_ap_return;
wire    tmp_85_7_max_int_s_fu_997_ap_ready;
wire   [31:0] tmp_85_7_max_int_s_fu_997_ap_return;
wire    tmp_85_9_max_int_s_fu_1003_ap_ready;
wire   [31:0] tmp_85_9_max_int_s_fu_1003_ap_return;
wire    tmp_85_s_max_int_s_fu_1009_ap_ready;
wire   [31:0] tmp_85_s_max_int_s_fu_1009_ap_return;
wire    tmp_85_2_max_int_s_fu_1015_ap_ready;
wire   [31:0] tmp_85_2_max_int_s_fu_1015_ap_return;
wire    tmp_85_4_max_int_s_fu_1021_ap_ready;
wire   [31:0] tmp_85_4_max_int_s_fu_1021_ap_return;
wire    tmp_92_1_max_int_s_fu_1027_ap_ready;
wire   [31:0] tmp_92_1_max_int_s_fu_1027_ap_return;
wire    tmp_92_3_max_int_s_fu_1033_ap_ready;
wire   [31:0] tmp_92_3_max_int_s_fu_1033_ap_return;
wire    tmp_92_5_max_int_s_fu_1039_ap_ready;
wire   [31:0] tmp_92_5_max_int_s_fu_1039_ap_return;
wire    tmp_92_7_max_int_s_fu_1045_ap_ready;
wire   [31:0] tmp_92_7_max_int_s_fu_1045_ap_return;
wire    tmp_92_9_max_int_s_fu_1051_ap_ready;
wire   [31:0] tmp_92_9_max_int_s_fu_1051_ap_return;
wire    tmp_92_s_max_int_s_fu_1057_ap_ready;
wire   [31:0] tmp_92_s_max_int_s_fu_1057_ap_return;
wire    tmp_92_2_max_int_s_fu_1063_ap_ready;
wire    tmp_92_4_max_int_s_fu_1069_ap_ready;
wire    a0_max_int_s_fu_1075_ap_ready;
wire   [31:0] a0_max_int_s_fu_1075_ap_return;
wire    a0_1_max_int_s_fu_1083_ap_ready;
wire   [31:0] a0_1_max_int_s_fu_1083_ap_return;
wire    a0_s_max_int_s_fu_1091_ap_ready;
wire   [31:0] a0_s_max_int_s_fu_1091_ap_return;
wire    a0_1_1_max_int_s_fu_1099_ap_ready;
wire   [31:0] a0_1_1_max_int_s_fu_1099_ap_return;
wire    a0_2_max_int_s_fu_1107_ap_ready;
wire    tmp_30_max_int_s_fu_1115_ap_ready;
wire   [31:0] tmp_30_max_int_s_fu_1115_ap_return;
wire    tmp_31_max_int_s_fu_1122_ap_ready;
wire   [31:0] tmp_31_max_int_s_fu_1122_ap_return;
wire    tmp_106_1_max_int_s_fu_1129_ap_ready;
wire   [31:0] tmp_106_1_max_int_s_fu_1129_ap_return;
wire    tmp_109_1_max_int_s_fu_1136_ap_ready;
wire   [31:0] tmp_109_1_max_int_s_fu_1136_ap_return;
wire    tmp_106_2_max_int_s_fu_1143_ap_ready;
wire   [31:0] tmp_106_2_max_int_s_fu_1143_ap_return;
wire    tmp_109_2_max_int_s_fu_1150_ap_ready;
wire    a0_1_2_max_int_s_fu_1156_ap_ready;
wire   [31:0] a0_1_2_max_int_s_fu_1156_ap_return;
wire    a0_3_max_int_s_fu_1162_ap_ready;
wire   [31:0] a0_3_max_int_s_fu_1162_ap_return;
wire    a0_1_3_max_int_s_fu_1170_ap_ready;
wire   [31:0] a0_1_3_max_int_s_fu_1170_ap_return;
wire    a0_4_max_int_s_fu_1178_ap_ready;
wire   [31:0] a0_4_max_int_s_fu_1178_ap_return;
wire    a0_1_4_max_int_s_fu_1186_ap_ready;
wire   [31:0] a0_1_4_max_int_s_fu_1186_ap_return;
wire    a0_5_max_int_s_fu_1194_ap_ready;
wire    tmp_106_3_max_int_s_fu_1202_ap_ready;
wire   [31:0] tmp_106_3_max_int_s_fu_1202_ap_return;
wire    tmp_109_3_max_int_s_fu_1209_ap_ready;
wire   [31:0] tmp_109_3_max_int_s_fu_1209_ap_return;
wire    tmp_106_4_max_int_s_fu_1216_ap_ready;
wire   [31:0] tmp_106_4_max_int_s_fu_1216_ap_return;
wire    tmp_109_4_max_int_s_fu_1223_ap_ready;
wire   [31:0] tmp_109_4_max_int_s_fu_1223_ap_return;
wire    tmp_106_5_max_int_s_fu_1230_ap_ready;
wire   [31:0] tmp_106_5_max_int_s_fu_1230_ap_return;
wire    tmp_109_5_max_int_s_fu_1237_ap_ready;
wire    a0_1_5_max_int_s_fu_1243_ap_ready;
wire   [31:0] a0_1_5_max_int_s_fu_1243_ap_return;
wire    a0_6_max_int_s_fu_1249_ap_ready;
wire   [31:0] a0_6_max_int_s_fu_1249_ap_return;
wire    a0_1_6_max_int_s_fu_1257_ap_ready;
wire   [31:0] a0_1_6_max_int_s_fu_1257_ap_return;
wire    a0_7_max_int_s_fu_1265_ap_ready;
wire   [31:0] a0_7_max_int_s_fu_1265_ap_return;
wire    a0_1_7_max_int_s_fu_1273_ap_ready;
wire    tmp_106_6_max_int_s_fu_1281_ap_ready;
wire   [31:0] tmp_106_6_max_int_s_fu_1281_ap_return;
wire    tmp_109_6_max_int_s_fu_1288_ap_ready;
wire   [31:0] tmp_109_6_max_int_s_fu_1288_ap_return;
wire    tmp_106_7_max_int_s_fu_1295_ap_ready;
wire   [31:0] tmp_106_7_max_int_s_fu_1295_ap_return;
wire    tmp_109_7_max_int_s_fu_1302_ap_ready;
wire   [31:0] tmp_109_7_max_int_s_fu_1302_ap_return;
wire    tmp_10_max_int_s_fu_1309_ap_ready;
wire   [31:0] tmp_10_max_int_s_fu_1309_y;
wire   [31:0] tmp_10_max_int_s_fu_1309_ap_return;
reg    grp_reg_int_s_fu_3701_ap_ce;
reg    ap_predicate_op562_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call1;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call1;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call1;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call1;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call1;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp562;
reg    grp_reg_int_s_fu_3708_ap_ce;
reg    ap_predicate_op564_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call3;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call3;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp564;
wire   [31:0] grp_reg_int_s_fu_3715_ap_return;
reg    grp_reg_int_s_fu_3715_ap_ce;
reg    ap_predicate_op566_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call5;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call5;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp566;
wire   [31:0] grp_reg_int_s_fu_3723_ap_return;
reg    grp_reg_int_s_fu_3723_ap_ce;
reg    ap_predicate_op568_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call7;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call7;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call7;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call7;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call7;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp568;
wire   [31:0] grp_reg_int_s_fu_3731_ap_return;
reg    grp_reg_int_s_fu_3731_ap_ce;
reg    ap_predicate_op570_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call9;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call9;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call9;
reg    ap_block_pp0_stage0_11001_ignoreCallOp570;
wire   [31:0] grp_reg_int_s_fu_3739_ap_return;
reg    grp_reg_int_s_fu_3739_ap_ce;
reg    ap_predicate_op572_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call11;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call11;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call11;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call11;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call11;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call11;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp572;
wire   [31:0] grp_reg_int_s_fu_3747_ap_return;
reg    grp_reg_int_s_fu_3747_ap_ce;
reg    ap_predicate_op574_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call13;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call13;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call13;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call13;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call13;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp574;
wire   [31:0] grp_reg_int_s_fu_3755_ap_return;
reg    grp_reg_int_s_fu_3755_ap_ce;
reg    ap_predicate_op576_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call15;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call15;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call15;
reg    ap_block_pp0_stage0_11001_ignoreCallOp576;
wire   [31:0] grp_reg_int_s_fu_3763_ap_return;
reg    grp_reg_int_s_fu_3763_ap_ce;
reg    ap_predicate_op578_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call17;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call17;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call17;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call17;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call17;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call17;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call17;
reg    ap_block_pp0_stage0_11001_ignoreCallOp578;
wire   [31:0] grp_reg_int_s_fu_3771_ap_return;
reg    grp_reg_int_s_fu_3771_ap_ce;
reg    ap_predicate_op580_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call19;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call19;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call19;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call19;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call19;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call19;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call19;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call19;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call19;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call19;
reg    ap_block_pp0_stage0_11001_ignoreCallOp580;
reg    grp_reg_int_s_fu_3779_ap_ce;
reg    ap_predicate_op582_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call21;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call21;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call21;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call21;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call21;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call21;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call21;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call21;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call21;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call21;
reg    ap_block_pp0_stage0_11001_ignoreCallOp582;
reg    grp_reg_int_s_fu_3786_ap_ce;
reg    ap_predicate_op584_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call23;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call23;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call23;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call23;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call23;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call23;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call23;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call23;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call23;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call23;
reg    ap_block_pp0_stage0_11001_ignoreCallOp584;
wire   [31:0] grp_reg_int_s_fu_3813_ap_return;
reg    grp_reg_int_s_fu_3813_ap_ce;
reg    ap_predicate_op602_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call25;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call25;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call25;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call25;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call25;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call25;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call25;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call25;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call25;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call25;
reg    ap_block_pp0_stage0_11001_ignoreCallOp602;
wire   [31:0] grp_reg_int_s_fu_3821_ap_return;
reg    grp_reg_int_s_fu_3821_ap_ce;
reg    ap_predicate_op604_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call27;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call27;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp604;
wire   [31:0] grp_reg_int_s_fu_3829_ap_return;
reg    grp_reg_int_s_fu_3829_ap_ce;
reg    ap_predicate_op606_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call29;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call29;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp606;
wire   [31:0] grp_reg_int_s_fu_3837_ap_return;
reg    grp_reg_int_s_fu_3837_ap_ce;
reg    ap_predicate_op608_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call31;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call31;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call31;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call31;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call31;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call31;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call31;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call31;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call31;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call31;
reg    ap_block_pp0_stage0_11001_ignoreCallOp608;
reg    grp_reg_int_s_fu_3845_ap_ce;
reg    ap_predicate_op610_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call33;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call33;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp610;
reg    grp_reg_int_s_fu_3852_ap_ce;
reg    ap_predicate_op612_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call35;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call35;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp612;
reg    grp_reg_int_s_fu_3859_ap_ce;
reg    ap_predicate_op614_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call37;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call37;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call37;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call37;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call37;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call37;
reg    ap_block_pp0_stage0_11001_ignoreCallOp614;
reg    grp_reg_int_s_fu_3866_ap_ce;
reg    ap_predicate_op616_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call39;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call39;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call39;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call39;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call39;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call39;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call39;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call39;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call39;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call39;
reg    ap_block_pp0_stage0_11001_ignoreCallOp616;
wire   [31:0] grp_reg_int_s_fu_3873_ap_return;
reg    grp_reg_int_s_fu_3873_ap_ce;
reg    ap_predicate_op618_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call41;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call41;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call41;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call41;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call41;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call41;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call41;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call41;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call41;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call41;
reg    ap_block_pp0_stage0_11001_ignoreCallOp618;
wire   [31:0] grp_reg_int_s_fu_3881_ap_return;
reg    grp_reg_int_s_fu_3881_ap_ce;
reg    ap_predicate_op620_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call43;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call43;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call43;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp620;
reg    grp_reg_int_s_fu_3889_ap_ce;
reg    ap_predicate_op622_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call45;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call45;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call45;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call45;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call45;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call45;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call45;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call45;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call45;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call45;
reg    ap_block_pp0_stage0_11001_ignoreCallOp622;
reg    grp_reg_int_s_fu_3896_ap_ce;
reg    ap_predicate_op624_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call47;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call47;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp624;
reg    grp_reg_int_s_fu_3903_ap_ce;
reg    ap_predicate_op626_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call49;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call49;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call49;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call49;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call49;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call49;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call49;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call49;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call49;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call49;
reg    ap_block_pp0_stage0_11001_ignoreCallOp626;
reg    grp_reg_int_s_fu_3910_ap_ce;
reg    ap_predicate_op628_call_state7;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call51;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call51;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call51;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call51;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call51;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call51;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call51;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call51;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call51;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call51;
reg    ap_block_pp0_stage0_11001_ignoreCallOp628;
wire   [31:0] grp_reg_int_s_fu_3917_ap_return;
reg    grp_reg_int_s_fu_3917_ap_ce;
reg    ap_predicate_op644_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call53;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call53;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call53;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call53;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call53;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call53;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call53;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call53;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call53;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call53;
reg    ap_block_pp0_stage0_11001_ignoreCallOp644;
wire   [31:0] grp_reg_int_s_fu_3925_ap_return;
reg    grp_reg_int_s_fu_3925_ap_ce;
reg    ap_predicate_op646_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call55;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call55;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call55;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call55;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call55;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call55;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call55;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call55;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call55;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call55;
reg    ap_block_pp0_stage0_11001_ignoreCallOp646;
wire   [31:0] grp_reg_int_s_fu_3933_ap_return;
reg    grp_reg_int_s_fu_3933_ap_ce;
reg    ap_predicate_op648_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call57;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call57;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call57;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call57;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call57;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call57;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call57;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call57;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call57;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call57;
reg    ap_block_pp0_stage0_11001_ignoreCallOp648;
wire   [31:0] grp_reg_int_s_fu_3941_ap_return;
reg    grp_reg_int_s_fu_3941_ap_ce;
reg    ap_predicate_op650_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call59;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call59;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp650;
wire   [31:0] grp_reg_int_s_fu_3949_ap_return;
reg    grp_reg_int_s_fu_3949_ap_ce;
reg    ap_predicate_op652_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call61;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call61;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call61;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call61;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call61;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call61;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call61;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call61;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call61;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call61;
reg    ap_block_pp0_stage0_11001_ignoreCallOp652;
wire   [31:0] grp_reg_int_s_fu_3957_ap_return;
reg    grp_reg_int_s_fu_3957_ap_ce;
reg    ap_predicate_op654_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call63;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call63;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp654;
wire   [31:0] grp_reg_int_s_fu_3965_ap_return;
reg    grp_reg_int_s_fu_3965_ap_ce;
reg    ap_predicate_op656_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call65;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call65;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp656;
wire   [31:0] grp_reg_int_s_fu_3973_ap_return;
reg    grp_reg_int_s_fu_3973_ap_ce;
reg    ap_predicate_op658_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call67;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call67;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call67;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call67;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call67;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call67;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call67;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call67;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call67;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call67;
reg    ap_block_pp0_stage0_11001_ignoreCallOp658;
wire   [31:0] grp_reg_int_s_fu_3981_ap_return;
reg    grp_reg_int_s_fu_3981_ap_ce;
reg    ap_predicate_op660_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call69;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call69;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp660;
wire   [31:0] grp_reg_int_s_fu_3989_ap_return;
reg    grp_reg_int_s_fu_3989_ap_ce;
reg    ap_predicate_op662_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call71;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call71;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call71;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call71;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call71;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call71;
reg    ap_block_pp0_stage0_11001_ignoreCallOp662;
wire   [31:0] grp_reg_int_s_fu_3997_ap_return;
reg    grp_reg_int_s_fu_3997_ap_ce;
reg    ap_predicate_op664_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call73;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call73;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call73;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call73;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call73;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call73;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call73;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call73;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call73;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call73;
reg    ap_block_pp0_stage0_11001_ignoreCallOp664;
wire   [31:0] grp_reg_int_s_fu_4005_ap_return;
reg    grp_reg_int_s_fu_4005_ap_ce;
reg    ap_predicate_op666_call_state8;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call75;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call75;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp666;
wire   [31:0] grp_reg_int_s_fu_4013_ap_return;
reg    grp_reg_int_s_fu_4013_ap_ce;
reg    ap_predicate_op680_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call77;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call77;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp680;
wire   [31:0] grp_reg_int_s_fu_4021_ap_return;
reg    grp_reg_int_s_fu_4021_ap_ce;
reg    ap_predicate_op682_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call79;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call79;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call79;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp682;
wire   [31:0] grp_reg_int_s_fu_4029_ap_return;
reg    grp_reg_int_s_fu_4029_ap_ce;
reg    ap_predicate_op684_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call81;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call81;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call81;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call81;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call81;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call81;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call81;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call81;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call81;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call81;
reg    ap_block_pp0_stage0_11001_ignoreCallOp684;
wire   [31:0] grp_reg_int_s_fu_4037_ap_return;
reg    grp_reg_int_s_fu_4037_ap_ce;
reg    ap_predicate_op686_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call83;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call83;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp686;
wire   [31:0] grp_reg_int_s_fu_4045_ap_return;
reg    grp_reg_int_s_fu_4045_ap_ce;
reg    ap_predicate_op688_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call85;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call85;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call85;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call85;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call85;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call85;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call85;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call85;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call85;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call85;
reg    ap_block_pp0_stage0_11001_ignoreCallOp688;
wire   [31:0] grp_reg_int_s_fu_4053_ap_return;
reg    grp_reg_int_s_fu_4053_ap_ce;
reg    ap_predicate_op690_call_state9;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call87;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call87;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call87;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call87;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call87;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call87;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call87;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call87;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call87;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call87;
reg    ap_block_pp0_stage0_11001_ignoreCallOp690;
wire   [31:0] grp_reg_int_s_fu_4061_ap_return;
reg    grp_reg_int_s_fu_4061_ap_ce;
reg    ap_predicate_op723_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call89;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call89;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp723;
wire   [31:0] grp_reg_int_s_fu_4068_ap_return;
reg    grp_reg_int_s_fu_4068_ap_ce;
reg    ap_predicate_op724_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call91;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call91;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call91;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call91;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call91;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call91;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call91;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call91;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call91;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call91;
reg    ap_block_pp0_stage0_11001_ignoreCallOp724;
wire   [31:0] grp_reg_int_s_fu_4075_ap_return;
reg    grp_reg_int_s_fu_4075_ap_ce;
reg    ap_predicate_op725_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call93;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call93;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call93;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call93;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call93;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call93;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call93;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call93;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call93;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp725;
wire   [31:0] grp_reg_int_s_fu_4082_ap_return;
reg    grp_reg_int_s_fu_4082_ap_ce;
reg    ap_predicate_op726_call_state10;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call95;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call95;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call95;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call95;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call95;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call95;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call95;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call95;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call95;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call95;
reg    ap_block_pp0_stage0_11001_ignoreCallOp726;
reg   [9:0] t_V_reg_542;
reg    ap_block_state1;
wire    ap_CS_fsm_state13;
reg   [15:0] ap_phi_mux_core_1_phi_fu_568_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter1_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter2_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter3_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter4_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter5_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter6_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter7_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter8_core_1_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter9_core_1_reg_564;
wire   [15:0] phitmp_fu_4099_p2;
wire   [63:0] tmp_5_fu_1398_p1;
wire   [63:0] tmp_6_fu_1408_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] core_win_val_2_V_1_fu_166;
wire   [15:0] core_win_val_2_V_2_fu_4112_p3;
reg   [15:0] core_win_val_2_V_0_fu_170;
reg   [15:0] core_win_val_1_V_1_fu_174;
reg   [15:0] core_win_val_1_V_0_fu_178;
reg   [15:0] core_win_val_0_V_1_fu_182;
reg   [15:0] core_win_val_0_V_0_fu_186;
reg   [7:0] win_val_0_V_2_fu_190;
reg   [7:0] win_val_0_V_2_1_fu_194;
reg   [7:0] win_val_0_V_3_fu_198;
reg   [7:0] win_val_0_V_4_fu_202;
reg   [7:0] win_val_0_V_5_fu_206;
reg   [7:0] win_val_1_V_1_fu_210;
reg   [7:0] win_val_1_V_1_1_fu_214;
reg   [7:0] win_val_1_V_2_fu_218;
reg   [7:0] win_val_1_V_3_fu_222;
reg   [7:0] win_val_1_V_4_fu_226;
reg   [7:0] win_val_1_V_5_fu_230;
reg   [7:0] win_val_2_V_0_fu_234;
reg   [7:0] win_val_2_V_0_1_fu_238;
reg   [7:0] win_val_2_V_1_fu_242;
reg   [7:0] win_val_2_V_2_fu_246;
reg   [7:0] win_val_2_V_3_fu_250;
reg   [7:0] win_val_2_V_4_fu_254;
reg   [7:0] win_val_2_V_5_fu_258;
reg   [7:0] win_val_3_V_0_fu_262;
reg   [7:0] win_val_3_V_0_1_fu_266;
reg   [7:0] win_val_3_V_1_fu_270;
reg   [7:0] win_val_3_V_2_fu_274;
reg   [7:0] win_val_3_V_3_fu_278;
reg   [7:0] win_val_3_V_4_fu_282;
reg   [7:0] win_val_3_V_5_fu_286;
reg   [7:0] win_val_4_V_0_fu_290;
reg   [7:0] win_val_4_V_0_1_fu_294;
reg   [7:0] win_val_4_V_1_fu_298;
reg   [7:0] win_val_4_V_2_fu_302;
reg   [7:0] win_val_4_V_3_fu_306;
reg   [7:0] win_val_4_V_4_fu_310;
reg   [7:0] win_val_4_V_5_fu_314;
reg   [7:0] win_val_5_V_1_fu_318;
reg   [7:0] win_val_5_V_1_1_fu_322;
reg   [7:0] win_val_5_V_2_fu_326;
reg   [7:0] win_val_5_V_3_fu_330;
reg   [7:0] win_val_5_V_4_fu_334;
reg   [7:0] win_val_5_V_5_fu_338;
reg   [7:0] win_val_6_V_2_fu_342;
reg   [7:0] win_val_6_V_2_1_fu_346;
reg   [7:0] win_val_6_V_3_fu_350;
reg   [7:0] win_val_6_V_4_fu_354;
reg   [7:0] win_val_6_V_5_fu_358;
wire   [0:0] tmp_1_fu_1333_p2;
wire   [7:0] tmp_28_fu_1351_p4;
wire   [0:0] tmp_32_fu_1379_p3;
wire   [0:0] rev_fu_1387_p2;
wire   [0:0] tmp_7_fu_1414_p2;
wire   [8:0] tmp_50_fu_1432_p4;
wire   [0:0] icmp1_fu_1442_p2;
wire   [0:0] tmp_11_fu_1788_p2;
wire   [0:0] tmp_33_fu_1794_p2;
wire   [0:0] tmp_115_1_fu_1800_p2;
wire   [0:0] tmp23_fu_1829_p2;
wire   [0:0] tmp22_fu_1835_p2;
wire   [0:0] tmp21_fu_1824_p2;
wire   [8:0] lhs_V_fu_1923_p1;
wire   [8:0] rhs_V_fu_1927_p1;
wire   [8:0] rhs_V_1_fu_1937_p1;
wire   [0:0] tmp_15_fu_1947_p2;
wire   [0:0] tmp_16_fu_1953_p2;
wire   [0:0] tmp_17_fu_1967_p2;
wire   [1:0] phitmp_i_i_fu_1959_p3;
wire   [0:0] tmp_18_fu_1981_p2;
wire   [0:0] tmp_19_fu_1987_p2;
wire   [0:0] tmp_20_fu_2001_p2;
wire   [1:0] phitmp1_i_i_fu_1993_p3;
wire   [8:0] rhs_V_s_fu_2015_p1;
wire   [8:0] rhs_V_1_1_fu_2025_p1;
wire   [0:0] tmp_64_1_fu_2035_p2;
wire   [0:0] tmp_65_1_fu_2041_p2;
wire   [0:0] tmp_21_fu_2055_p2;
wire   [1:0] phitmp_i_i_1_fu_2047_p3;
wire   [0:0] tmp_70_1_fu_2069_p2;
wire   [0:0] tmp_72_1_fu_2075_p2;
wire   [0:0] tmp_22_fu_2089_p2;
wire   [1:0] phitmp1_i_i_1_fu_2081_p3;
wire   [8:0] rhs_V_2_fu_2103_p1;
wire   [8:0] rhs_V_1_2_fu_2113_p1;
wire   [0:0] tmp_64_2_fu_2123_p2;
wire   [0:0] tmp_65_2_fu_2129_p2;
wire   [0:0] tmp_37_fu_2143_p2;
wire   [1:0] phitmp_i_i_2_fu_2135_p3;
wire   [0:0] tmp_70_2_fu_2157_p2;
wire   [0:0] tmp_72_2_fu_2163_p2;
wire   [0:0] tmp_38_fu_2177_p2;
wire   [1:0] phitmp1_i_i_2_fu_2169_p3;
wire   [8:0] rhs_V_3_fu_2191_p1;
wire   [8:0] rhs_V_1_3_fu_2201_p1;
wire   [0:0] tmp_64_3_fu_2211_p2;
wire   [0:0] tmp_65_3_fu_2217_p2;
wire   [0:0] tmp_39_fu_2231_p2;
wire   [1:0] phitmp_i_i_3_fu_2223_p3;
wire   [0:0] tmp_70_3_fu_2245_p2;
wire   [0:0] tmp_72_3_fu_2251_p2;
wire   [0:0] tmp_40_fu_2265_p2;
wire   [1:0] phitmp1_i_i_3_fu_2257_p3;
wire   [8:0] rhs_V_4_fu_2279_p1;
wire   [8:0] rhs_V_1_4_fu_2289_p1;
wire   [0:0] tmp_64_4_fu_2299_p2;
wire   [0:0] tmp_65_4_fu_2305_p2;
wire   [0:0] tmp_41_fu_2319_p2;
wire   [1:0] phitmp_i_i_4_fu_2311_p3;
wire   [0:0] tmp_70_4_fu_2333_p2;
wire   [0:0] tmp_72_4_fu_2339_p2;
wire   [0:0] tmp_42_fu_2353_p2;
wire   [1:0] phitmp1_i_i_4_fu_2345_p3;
wire   [8:0] rhs_V_5_fu_2367_p1;
wire   [8:0] rhs_V_1_5_fu_2377_p1;
wire   [0:0] tmp_64_5_fu_2387_p2;
wire   [0:0] tmp_65_5_fu_2393_p2;
wire   [0:0] tmp_43_fu_2407_p2;
wire   [1:0] phitmp_i_i_5_fu_2399_p3;
wire   [0:0] tmp_70_5_fu_2421_p2;
wire   [0:0] tmp_72_5_fu_2427_p2;
wire   [0:0] tmp_44_fu_2441_p2;
wire   [1:0] phitmp1_i_i_5_fu_2433_p3;
wire   [8:0] rhs_V_6_fu_2455_p1;
wire   [8:0] rhs_V_1_6_fu_2465_p1;
wire   [0:0] tmp_64_6_fu_2475_p2;
wire   [0:0] tmp_65_6_fu_2481_p2;
wire   [0:0] tmp_45_fu_2495_p2;
wire   [1:0] phitmp_i_i_6_fu_2487_p3;
wire   [0:0] tmp_70_6_fu_2509_p2;
wire   [0:0] tmp_72_6_fu_2515_p2;
wire   [0:0] tmp_46_fu_2529_p2;
wire   [1:0] phitmp1_i_i_6_fu_2521_p3;
wire   [8:0] rhs_V_7_fu_2543_p1;
wire   [8:0] rhs_V_1_7_fu_2553_p1;
wire   [0:0] tmp_64_7_fu_2563_p2;
wire   [0:0] tmp_65_7_fu_2569_p2;
wire   [0:0] tmp_47_fu_2583_p2;
wire   [1:0] phitmp_i_i_7_fu_2575_p3;
wire   [0:0] tmp_70_7_fu_2597_p2;
wire   [0:0] tmp_72_7_fu_2603_p2;
wire   [0:0] tmp_48_fu_2617_p2;
wire   [1:0] phitmp1_i_i_7_fu_2609_p3;
wire   [1:0] flag_val_V_assign_lo_fu_1973_p3;
wire   [1:0] flag_val_V_assign_lo_2_fu_2061_p3;
wire   [0:0] tmp_23_fu_2637_p2;
wire   [0:0] tmp_69_0_not_fu_2631_p2;
wire   [1:0] flag_val_V_assign_lo_4_fu_2149_p3;
wire   [1:0] flag_val_V_assign_lo_6_fu_2237_p3;
wire   [1:0] flag_val_V_assign_lo_8_fu_2325_p3;
wire   [1:0] flag_val_V_assign_lo_15_fu_2413_p3;
wire   [1:0] flag_val_V_assign_lo_11_fu_2501_p3;
wire   [1:0] flag_val_V_assign_lo_13_fu_2589_p3;
wire   [0:0] tmp_71_6_fu_2745_p2;
wire   [0:0] tmp_69_6_not_fu_2739_p2;
wire   [0:0] tmp_24_fu_2773_p2;
wire   [3:0] phitmp42_op_op_cast_s_fu_2765_p3;
wire   [3:0] count_1_i_0_op_op_fu_2757_p3;
wire   [0:0] tmp_25_fu_2795_p2;
wire   [3:0] phitmp41_op_cast_cas_fu_2787_p3;
wire   [3:0] count_1_i_2_op_op_fu_2779_p3;
wire   [0:0] or_cond3_fu_2751_p2;
wire   [0:0] tmp_26_fu_2817_p2;
wire   [3:0] phitmp1_cast_cast_ca_fu_2809_p3;
wire   [3:0] count_1_i_4_op_fu_2801_p3;
wire   [1:0] flag_val_V_assign_lo_1_fu_2007_p3;
wire   [0:0] tmp_71_7_fu_2837_p2;
wire   [0:0] tmp_69_7_not_fu_2831_p2;
wire   [3:0] count_1_i_6_fu_2823_p3;
wire   [0:0] or_cond10_fu_2843_p2;
wire   [0:0] tmp_73_7_fu_2849_p2;
wire   [1:0] flag_val_V_assign_lo_3_fu_2095_p3;
wire   [0:0] tmp_69_8_fu_2875_p2;
wire   [3:0] count_1_i_7_fu_2867_p3;
wire   [3:0] count_8_fu_2887_p2;
wire   [0:0] or_cond11_fu_2881_p2;
wire   [0:0] tmp_73_8_fu_2893_p2;
wire   [0:0] not_or_cond1_fu_2905_p2;
wire   [3:0] phitmp2_fu_2899_p2;
wire   [1:0] flag_val_V_assign_lo_5_fu_2183_p3;
wire   [0:0] tmp_69_9_fu_2925_p2;
wire   [0:0] tmp_71_9_fu_2931_p2;
wire   [3:0] count_1_i_8_fu_2917_p3;
wire   [0:0] not_or_cond2_demorga_fu_2949_p2;
wire   [0:0] tmp_73_9_fu_2943_p2;
wire   [0:0] not_or_cond2_fu_2955_p2;
wire   [0:0] or_cond12_fu_2937_p2;
wire   [1:0] flag_val_V_assign_lo_7_fu_2271_p3;
wire   [0:0] tmp_69_s_fu_2975_p2;
wire   [0:0] tmp_71_s_fu_2981_p2;
wire   [3:0] count_1_i_9_fu_2967_p3;
wire   [3:0] count_s_fu_2993_p2;
wire   [0:0] not_or_cond3_demorga_fu_3011_p2;
wire   [0:0] tmp_73_s_fu_2999_p2;
wire   [0:0] not_or_cond3_fu_3017_p2;
wire   [0:0] or_cond13_fu_2987_p2;
wire   [3:0] phitmp3_fu_3005_p2;
wire   [1:0] flag_val_V_assign_lo_9_fu_2359_p3;
wire   [0:0] tmp_69_1_fu_3037_p2;
wire   [0:0] tmp_71_8_fu_3043_p2;
wire   [3:0] count_1_i_s_fu_3029_p3;
wire   [0:0] not_or_cond4_demorga_fu_3061_p2;
wire   [0:0] tmp_73_1_fu_3055_p2;
wire   [0:0] not_or_cond4_fu_3067_p2;
wire   [0:0] or_cond14_fu_3049_p2;
wire   [1:0] flag_val_V_assign_lo_10_fu_2447_p3;
wire   [0:0] tmp_69_2_fu_3087_p2;
wire   [0:0] tmp_71_10_fu_3093_p2;
wire   [3:0] count_1_i_1_fu_3079_p3;
wire   [3:0] count_1_fu_3105_p2;
wire   [0:0] not_or_cond12_demorg_fu_3123_p2;
wire   [0:0] tmp_73_2_fu_3111_p2;
wire   [0:0] not_or_cond12_fu_3129_p2;
wire   [0:0] or_cond15_fu_3099_p2;
wire   [3:0] phitmp4_fu_3117_p2;
wire   [1:0] flag_val_V_assign_lo_12_fu_2535_p3;
wire   [1:0] flag_val_V_assign_lo_14_fu_2623_p3;
wire   [0:0] tmp_69_5_fu_3173_p2;
wire   [0:0] not_or_cond11_demorg_fu_3185_p2;
wire   [0:0] iscorner_2_i_7_fu_2861_p2;
wire   [0:0] p_iscorner_0_i_8_fu_2911_p2;
wire   [0:0] p_iscorner_0_i_9_fu_2961_p2;
wire   [0:0] p_iscorner_0_i_s_fu_3023_p2;
wire   [0:0] tmp8_fu_3203_p2;
wire   [0:0] tmp7_fu_3197_p2;
wire   [0:0] p_iscorner_0_i_1_fu_3073_p2;
wire   [0:0] p_iscorner_0_i_2_fu_3135_p2;
wire   [0:0] not_or_cond13_demorg_fu_3290_p2;
wire   [0:0] tmp_73_3_fu_3285_p2;
wire   [0:0] not_or_cond13_fu_3294_p2;
wire   [0:0] or_cond16_fu_3281_p2;
wire   [3:0] count_1_i_3_fu_3306_p3;
wire   [4:0] count_1_i_3_cast_fu_3313_p1;
wire   [4:0] count_2_fu_3321_p2;
wire   [0:0] not_or_cond14_demorg_fu_3339_p2;
wire   [0:0] tmp_73_4_fu_3327_p2;
wire   [0:0] not_or_cond14_fu_3343_p2;
wire   [0:0] or_cond17_fu_3317_p2;
wire   [4:0] phitmp5_fu_3333_p2;
wire   [4:0] count_1_i_4_fu_3355_p3;
wire   [0:0] tmp_73_5_fu_3363_p2;
wire   [0:0] not_or_cond15_fu_3369_p2;
wire   [4:0] count_1_i_5_fu_3380_p3;
wire   [4:0] count_3_fu_3387_p2;
wire   [0:0] tmp_73_6_fu_3393_p2;
wire   [0:0] not_or_cond5_fu_3405_p2;
wire   [4:0] phitmp6_fu_3399_p2;
wire   [4:0] count_1_i_10_fu_3416_p3;
wire   [0:0] not_or_cond6_demorga_fu_3429_p2;
wire   [0:0] tmp_73_10_fu_3423_p2;
wire   [0:0] not_or_cond6_fu_3433_p2;
wire   [4:0] count_1_i_11_fu_3445_p3;
wire   [4:0] count_4_fu_3452_p2;
wire   [0:0] not_or_cond7_demorga_fu_3470_p2;
wire   [0:0] tmp_73_11_fu_3458_p2;
wire   [0:0] not_or_cond7_fu_3474_p2;
wire   [4:0] phitmp7_fu_3464_p2;
wire   [4:0] count_1_i_12_fu_3486_p3;
wire   [0:0] not_or_cond8_demorga_fu_3499_p2;
wire   [0:0] tmp_73_12_fu_3493_p2;
wire   [0:0] not_or_cond8_fu_3503_p2;
wire   [4:0] count_1_i_13_fu_3515_p3;
wire   [4:0] count_5_fu_3522_p2;
wire   [0:0] not_or_cond9_demorga_fu_3540_p2;
wire   [0:0] tmp_73_13_fu_3528_p2;
wire   [0:0] not_or_cond9_fu_3544_p2;
wire   [4:0] phitmp8_fu_3534_p2;
wire   [4:0] count_1_i_14_fu_3556_p3;
wire   [0:0] not_or_cond10_demorg_fu_3569_p2;
wire   [0:0] tmp_73_14_fu_3563_p2;
wire   [0:0] not_or_cond10_fu_3573_p2;
wire   [4:0] count_1_i_15_fu_3585_p3;
wire   [4:0] count_6_fu_3592_p2;
wire   [0:0] tmp_73_15_fu_3598_p2;
wire   [4:0] phitmp9_fu_3604_p2;
wire   [0:0] tmp4_fu_3621_p2;
wire   [0:0] tmp_73_16_fu_3615_p2;
wire   [0:0] p_iscorner_0_i_3_fu_3300_p2;
wire   [0:0] p_iscorner_0_i_4_fu_3349_p2;
wire   [0:0] tmp11_fu_3631_p2;
wire   [0:0] tmp9_fu_3637_p2;
wire   [0:0] p_iscorner_0_i_5_fu_3374_p2;
wire   [0:0] p_iscorner_0_i_6_fu_3410_p2;
wire   [0:0] p_iscorner_0_i_7_fu_3439_p2;
wire   [0:0] p_iscorner_0_i_10_fu_3480_p2;
wire   [0:0] tmp15_fu_3653_p2;
wire   [0:0] tmp14_fu_3647_p2;
wire   [0:0] p_iscorner_0_i_11_fu_3509_p2;
wire   [0:0] p_iscorner_0_i_12_fu_3550_p2;
wire   [0:0] p_iscorner_0_i_14_fu_3610_p2;
wire   [0:0] p_iscorner_0_i_15_fu_3625_p2;
wire   [0:0] tmp19_fu_3671_p2;
wire   [0:0] p_iscorner_0_i_13_fu_3579_p2;
wire   [0:0] tmp18_fu_3677_p2;
wire   [0:0] tmp17_fu_3665_p2;
wire   [0:0] tmp16_fu_3683_p2;
wire   [0:0] tmp13_fu_3659_p2;
wire   [0:0] tmp12_fu_3689_p2;
wire   [0:0] tmp5_fu_3642_p2;
wire   [15:0] tmp_49_fu_4095_p1;
wire   [0:0] tmp_34_fu_4120_p2;
wire   [0:0] tmp_118_1_fu_4125_p2;
wire   [0:0] tmp26_fu_4135_p2;
wire   [0:0] tmp28_fu_4146_p2;
wire   [0:0] tmp_118_2_fu_4130_p2;
wire   [0:0] tmp27_fu_4150_p2;
wire   [0:0] tmp25_fu_4141_p2;
wire   [0:0] tmp24_fu_4156_p2;
wire   [0:0] tmp_36_fu_4162_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2362;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

FAST_t_opr_k_buf_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_0_V_address0),
    .ce0(k_buf_val_0_V_ce0),
    .q0(k_buf_val_0_V_q0),
    .address1(k_buf_val_0_V_addr_reg_4538),
    .ce1(k_buf_val_0_V_ce1),
    .we1(k_buf_val_0_V_we1),
    .d1(k_buf_val_1_V_q0)
);

FAST_t_opr_k_buf_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_1_V_address0),
    .ce0(k_buf_val_1_V_ce0),
    .q0(k_buf_val_1_V_q0),
    .address1(k_buf_val_1_V_addr_reg_4544),
    .ce1(k_buf_val_1_V_ce1),
    .we1(k_buf_val_1_V_we1),
    .d1(k_buf_val_2_V_q0)
);

FAST_t_opr_k_buf_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_val_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_2_V_address0),
    .ce0(k_buf_val_2_V_ce0),
    .q0(k_buf_val_2_V_q0),
    .address1(k_buf_val_2_V_addr_reg_4550),
    .ce1(k_buf_val_2_V_ce1),
    .we1(k_buf_val_2_V_we1),
    .d1(k_buf_val_3_V_q0)
);

FAST_t_opr_k_buf_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_val_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_3_V_address0),
    .ce0(k_buf_val_3_V_ce0),
    .q0(k_buf_val_3_V_q0),
    .address1(k_buf_val_3_V_addr_reg_4556),
    .ce1(k_buf_val_3_V_ce1),
    .we1(k_buf_val_3_V_we1),
    .d1(k_buf_val_4_V_q0)
);

FAST_t_opr_k_buf_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_val_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_4_V_address0),
    .ce0(k_buf_val_4_V_ce0),
    .q0(k_buf_val_4_V_q0),
    .address1(k_buf_val_4_V_addr_reg_4562),
    .ce1(k_buf_val_4_V_ce1),
    .we1(k_buf_val_4_V_we1),
    .d1(k_buf_val_5_V_q0)
);

FAST_t_opr_k_buf_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
k_buf_val_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_5_V_address0),
    .ce0(k_buf_val_5_V_ce0),
    .q0(k_buf_val_5_V_q0),
    .address1(k_buf_val_5_V_addr_reg_4568),
    .ce1(k_buf_val_5_V_ce1),
    .we1(k_buf_val_5_V_we1),
    .d1(p_src_data_stream_V_dout)
);

FAST_t_opr_core_bjbC #(
    .DataWidth( 16 ),
    .AddressRange( 1031 ),
    .AddressWidth( 11 ))
core_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_0_V_address0),
    .ce0(core_buf_val_0_V_ce0),
    .q0(core_buf_val_0_V_q0),
    .address1(core_buf_val_0_V_ad_reg_4574),
    .ce1(core_buf_val_0_V_ce1),
    .we1(core_buf_val_0_V_we1),
    .d1(core_buf_val_1_V_q0)
);

FAST_t_opr_core_bjbC #(
    .DataWidth( 16 ),
    .AddressRange( 1031 ),
    .AddressWidth( 11 ))
core_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_1_V_address0),
    .ce0(core_buf_val_1_V_ce0),
    .q0(core_buf_val_1_V_q0),
    .address1(core_buf_val_1_V_ad_reg_4580_pp0_iter8_reg),
    .ce1(core_buf_val_1_V_ce1),
    .we1(core_buf_val_1_V_we1),
    .d1(core_win_val_2_V_2_fu_4112_p3)
);

min_int_s tmp_76_1_min_int_s_fu_581(
    .ap_ready(tmp_76_1_min_int_s_fu_581_ap_ready),
    .x(flag_d_assign_1_fu_3226_p1),
    .y(flag_d_assign_2_fu_3236_p1),
    .ap_return(tmp_76_1_min_int_s_fu_581_ap_return)
);

min_int_s tmp_76_3_min_int_s_fu_587(
    .ap_ready(tmp_76_3_min_int_s_fu_587_ap_ready),
    .x(flag_d_assign_3_fu_3246_p1),
    .y(flag_d_assign_4_fu_3256_p1),
    .ap_return(tmp_76_3_min_int_s_fu_587_ap_return)
);

min_int_s tmp_76_5_min_int_s_fu_593(
    .ap_ready(tmp_76_5_min_int_s_fu_593_ap_ready),
    .x(flag_d_assign_5_fu_3266_p1),
    .y(flag_d_assign_6_fu_3271_p1),
    .ap_return(tmp_76_5_min_int_s_fu_593_ap_return)
);

min_int_s tmp_76_7_min_int_s_fu_599(
    .ap_ready(tmp_76_7_min_int_s_fu_599_ap_ready),
    .x(flag_d_assign_7_fu_3276_p1),
    .y(flag_d_assign_8_fu_3221_p1),
    .ap_return(tmp_76_7_min_int_s_fu_599_ap_return)
);

min_int_s tmp_76_9_min_int_s_fu_605(
    .ap_ready(tmp_76_9_min_int_s_fu_605_ap_ready),
    .x(flag_d_assign_9_fu_3231_p1),
    .y(flag_d_assign_10_fu_3241_p1),
    .ap_return(tmp_76_9_min_int_s_fu_605_ap_return)
);

min_int_s tmp_76_s_min_int_s_fu_611(
    .ap_ready(tmp_76_s_min_int_s_fu_611_ap_ready),
    .x(flag_d_assign_11_fu_3251_p1),
    .y(flag_d_assign_12_fu_3261_p1),
    .ap_return(tmp_76_s_min_int_s_fu_611_ap_return)
);

min_int_s tmp_76_2_min_int_s_fu_617(
    .ap_ready(tmp_76_2_min_int_s_fu_617_ap_ready),
    .x(flag_d_assign_13_fu_3798_p1),
    .y(flag_d_assign_14_fu_3803_p1),
    .ap_return(tmp_76_2_min_int_s_fu_617_ap_return)
);

min_int_s tmp_76_4_min_int_s_fu_623(
    .ap_ready(tmp_76_4_min_int_s_fu_623_ap_ready),
    .x(flag_d_assign_15_fu_3808_p1),
    .y(flag_d_assign_s_fu_3793_p1),
    .ap_return(tmp_76_4_min_int_s_fu_623_ap_return)
);

min_int_s tmp_83_1_min_int_s_fu_629(
    .ap_ready(tmp_83_1_min_int_s_fu_629_ap_ready),
    .x(grp_reg_int_s_fu_3701_ap_return),
    .y(grp_reg_int_s_fu_3715_ap_return),
    .ap_return(tmp_83_1_min_int_s_fu_629_ap_return)
);

min_int_s tmp_83_3_min_int_s_fu_635(
    .ap_ready(tmp_83_3_min_int_s_fu_635_ap_ready),
    .x(grp_reg_int_s_fu_3715_ap_return),
    .y(grp_reg_int_s_fu_3731_ap_return),
    .ap_return(tmp_83_3_min_int_s_fu_635_ap_return)
);

min_int_s tmp_83_5_min_int_s_fu_641(
    .ap_ready(tmp_83_5_min_int_s_fu_641_ap_ready),
    .x(grp_reg_int_s_fu_3731_ap_return),
    .y(grp_reg_int_s_fu_3747_ap_return),
    .ap_return(tmp_83_5_min_int_s_fu_641_ap_return)
);

min_int_s tmp_83_7_min_int_s_fu_647(
    .ap_ready(tmp_83_7_min_int_s_fu_647_ap_ready),
    .x(grp_reg_int_s_fu_3747_ap_return),
    .y(grp_reg_int_s_fu_3763_ap_return),
    .ap_return(tmp_83_7_min_int_s_fu_647_ap_return)
);

min_int_s tmp_83_9_min_int_s_fu_653(
    .ap_ready(tmp_83_9_min_int_s_fu_653_ap_ready),
    .x(grp_reg_int_s_fu_3763_ap_return),
    .y(grp_reg_int_s_fu_3779_ap_return),
    .ap_return(tmp_83_9_min_int_s_fu_653_ap_return)
);

min_int_s tmp_83_s_min_int_s_fu_659(
    .ap_ready(tmp_83_s_min_int_s_fu_659_ap_ready),
    .x(flag_d_min2_11_reg_4954),
    .y(grp_reg_int_s_fu_3813_ap_return),
    .ap_return(tmp_83_s_min_int_s_fu_659_ap_return)
);

min_int_s tmp_83_2_min_int_s_fu_665(
    .ap_ready(tmp_83_2_min_int_s_fu_665_ap_ready),
    .x(grp_reg_int_s_fu_3813_ap_return),
    .y(grp_reg_int_s_fu_3829_ap_return),
    .ap_return(tmp_83_2_min_int_s_fu_665_ap_return)
);

min_int_s tmp_83_4_min_int_s_fu_671(
    .ap_ready(tmp_83_4_min_int_s_fu_671_ap_ready),
    .x(grp_reg_int_s_fu_3829_ap_return),
    .y(flag_d_min2_1_reg_4944),
    .ap_return(tmp_83_4_min_int_s_fu_671_ap_return)
);

min_int_s tmp_90_1_min_int_s_fu_677(
    .ap_ready(tmp_90_1_min_int_s_fu_677_ap_ready),
    .x(grp_reg_int_s_fu_3845_ap_return),
    .y(grp_reg_int_s_fu_3873_ap_return),
    .ap_return(tmp_90_1_min_int_s_fu_677_ap_return)
);

min_int_s tmp_90_3_min_int_s_fu_683(
    .ap_ready(tmp_90_3_min_int_s_fu_683_ap_ready),
    .x(grp_reg_int_s_fu_3859_ap_return),
    .y(grp_reg_int_s_fu_3889_ap_return),
    .ap_return(tmp_90_3_min_int_s_fu_683_ap_return)
);

min_int_s tmp_90_5_min_int_s_fu_689(
    .ap_ready(tmp_90_5_min_int_s_fu_689_ap_ready),
    .x(grp_reg_int_s_fu_3873_ap_return),
    .y(grp_reg_int_s_fu_3903_ap_return),
    .ap_return(tmp_90_5_min_int_s_fu_689_ap_return)
);

min_int_s tmp_90_7_min_int_s_fu_695(
    .ap_ready(tmp_90_7_min_int_s_fu_695_ap_ready),
    .x(flag_d_min4_7_reg_4984),
    .y(grp_reg_int_s_fu_3917_ap_return),
    .ap_return(tmp_90_7_min_int_s_fu_695_ap_return)
);

min_int_s tmp_90_9_min_int_s_fu_701(
    .ap_ready(tmp_90_9_min_int_s_fu_701_ap_ready),
    .x(flag_d_min4_9_reg_4994),
    .y(grp_reg_int_s_fu_3933_ap_return),
    .ap_return(tmp_90_9_min_int_s_fu_701_ap_return)
);

min_int_s tmp_90_s_min_int_s_fu_707(
    .ap_ready(tmp_90_s_min_int_s_fu_707_ap_ready),
    .x(grp_reg_int_s_fu_3917_ap_return),
    .y(grp_reg_int_s_fu_3949_ap_return),
    .ap_return(tmp_90_s_min_int_s_fu_707_ap_return)
);

min_int_s tmp_90_2_min_int_s_fu_713(
    .ap_ready(tmp_90_2_min_int_s_fu_713_ap_ready),
    .x(grp_reg_int_s_fu_3933_ap_return),
    .y(flag_d_min4_1_reg_4964),
    .ap_return(tmp_90_2_min_int_s_fu_713_ap_return)
);

min_int_s tmp_90_4_min_int_s_fu_719(
    .ap_ready(tmp_90_4_min_int_s_fu_719_ap_ready),
    .x(grp_reg_int_s_fu_3949_ap_return),
    .y(flag_d_min4_3_reg_4974),
    .ap_return(tmp_90_4_min_int_s_fu_719_ap_return)
);

min_int_s tmp_27_min_int_s_fu_725(
    .ap_ready(tmp_27_min_int_s_fu_725_ap_ready),
    .x(grp_reg_int_s_fu_3965_ap_return),
    .y(flag_d_assign_s_reg_4920_pp0_iter5_reg),
    .ap_return(tmp_27_min_int_s_fu_725_ap_return)
);

min_int_s tmp_29_min_int_s_fu_731(
    .ap_ready(tmp_29_min_int_s_fu_731_ap_ready),
    .x(grp_reg_int_s_fu_3965_ap_return),
    .y(flag_d_assign_9_reg_4856_pp0_iter5_reg),
    .ap_return(tmp_29_min_int_s_fu_731_ap_return)
);

min_int_s tmp_98_1_min_int_s_fu_737(
    .ap_ready(tmp_98_1_min_int_s_fu_737_ap_ready),
    .x(grp_reg_int_s_fu_3981_ap_return),
    .y(flag_d_assign_2_reg_4862_pp0_iter5_reg),
    .ap_return(tmp_98_1_min_int_s_fu_737_ap_return)
);

min_int_s tmp_101_1_min_int_s_fu_743(
    .ap_ready(tmp_101_1_min_int_s_fu_743_ap_ready),
    .x(grp_reg_int_s_fu_3981_ap_return),
    .y(flag_d_assign_11_reg_4880_pp0_iter5_reg),
    .ap_return(tmp_101_1_min_int_s_fu_743_ap_return)
);

min_int_s tmp_98_2_min_int_s_fu_749(
    .ap_ready(tmp_98_2_min_int_s_fu_749_ap_ready),
    .x(grp_reg_int_s_fu_3997_ap_return),
    .y(flag_d_assign_4_reg_4886_pp0_iter5_reg),
    .ap_return(tmp_98_2_min_int_s_fu_749_ap_return)
);

min_int_s tmp_101_2_min_int_s_fu_755(
    .ap_ready(tmp_101_2_min_int_s_fu_755_ap_ready),
    .x(grp_reg_int_s_fu_3997_ap_return),
    .y(flag_d_assign_13_reg_4926_pp0_iter5_reg),
    .ap_return(tmp_101_2_min_int_s_fu_755_ap_return)
);

min_int_s b0_min_int_s_fu_761(
    .ap_ready(b0_min_int_s_fu_761_ap_ready),
    .x(32'd4294967276),
    .y(tmp_30_max_int_s_fu_1115_ap_return),
    .ap_return(b0_min_int_s_fu_761_ap_return)
);

min_int_s b0_1_min_int_s_fu_768(
    .ap_ready(b0_1_min_int_s_fu_768_ap_ready),
    .x(b0_min_int_s_fu_761_ap_return),
    .y(tmp_31_max_int_s_fu_1122_ap_return),
    .ap_return(b0_1_min_int_s_fu_768_ap_return)
);

min_int_s b0_s_min_int_s_fu_775(
    .ap_ready(b0_s_min_int_s_fu_775_ap_ready),
    .x(b0_1_min_int_s_fu_768_ap_return),
    .y(tmp_106_1_max_int_s_fu_1129_ap_return),
    .ap_return(b0_s_min_int_s_fu_775_ap_return)
);

min_int_s b0_1_1_min_int_s_fu_782(
    .ap_ready(b0_1_1_min_int_s_fu_782_ap_ready),
    .x(b0_s_min_int_s_fu_775_ap_return),
    .y(tmp_109_1_max_int_s_fu_1136_ap_return),
    .ap_return(b0_1_1_min_int_s_fu_782_ap_return)
);

min_int_s b0_2_min_int_s_fu_789(
    .ap_ready(b0_2_min_int_s_fu_789_ap_ready),
    .x(b0_1_1_min_int_s_fu_782_ap_return),
    .y(tmp_106_2_max_int_s_fu_1143_ap_return),
    .ap_return(b0_2_min_int_s_fu_789_ap_return)
);

min_int_s tmp_98_3_min_int_s_fu_796(
    .ap_ready(tmp_98_3_min_int_s_fu_796_ap_ready),
    .x(grp_reg_int_s_fu_4013_ap_return),
    .y(flag_d_assign_6_reg_4904_pp0_iter6_reg),
    .ap_return(tmp_98_3_min_int_s_fu_796_ap_return)
);

min_int_s tmp_101_3_min_int_s_fu_802(
    .ap_ready(tmp_101_3_min_int_s_fu_802_ap_ready),
    .x(grp_reg_int_s_fu_4013_ap_return),
    .y(flag_d_assign_15_reg_4938_pp0_iter6_reg),
    .ap_return(tmp_101_3_min_int_s_fu_802_ap_return)
);

min_int_s tmp_98_4_min_int_s_fu_808(
    .ap_ready(tmp_98_4_min_int_s_fu_808_ap_ready),
    .x(grp_reg_int_s_fu_4029_ap_return),
    .y(flag_d_assign_8_reg_4844_pp0_iter6_reg),
    .ap_return(tmp_98_4_min_int_s_fu_808_ap_return)
);

min_int_s tmp_101_4_min_int_s_fu_814(
    .ap_ready(tmp_101_4_min_int_s_fu_814_ap_ready),
    .x(grp_reg_int_s_fu_4029_ap_return),
    .y(flag_d_assign_1_reg_4850_pp0_iter6_reg),
    .ap_return(tmp_101_4_min_int_s_fu_814_ap_return)
);

min_int_s tmp_98_5_min_int_s_fu_820(
    .ap_ready(tmp_98_5_min_int_s_fu_820_ap_ready),
    .x(grp_reg_int_s_fu_4045_ap_return),
    .y(flag_d_assign_10_reg_4868_pp0_iter6_reg),
    .ap_return(tmp_98_5_min_int_s_fu_820_ap_return)
);

min_int_s tmp_101_5_min_int_s_fu_826(
    .ap_ready(tmp_101_5_min_int_s_fu_826_ap_ready),
    .x(grp_reg_int_s_fu_4045_ap_return),
    .y(flag_d_assign_3_reg_4874_pp0_iter6_reg),
    .ap_return(tmp_101_5_min_int_s_fu_826_ap_return)
);

min_int_s b0_1_2_min_int_s_fu_832(
    .ap_ready(b0_1_2_min_int_s_fu_832_ap_ready),
    .x(b0_2_reg_5034),
    .y(tmp_109_2_reg_5039),
    .ap_return(b0_1_2_min_int_s_fu_832_ap_return)
);

min_int_s b0_3_min_int_s_fu_838(
    .ap_ready(b0_3_min_int_s_fu_838_ap_ready),
    .x(b0_1_2_min_int_s_fu_832_ap_return),
    .y(tmp_106_3_max_int_s_fu_1202_ap_return),
    .ap_return(b0_3_min_int_s_fu_838_ap_return)
);

min_int_s b0_1_3_min_int_s_fu_845(
    .ap_ready(b0_1_3_min_int_s_fu_845_ap_ready),
    .x(b0_3_min_int_s_fu_838_ap_return),
    .y(tmp_109_3_max_int_s_fu_1209_ap_return),
    .ap_return(b0_1_3_min_int_s_fu_845_ap_return)
);

min_int_s b0_4_min_int_s_fu_852(
    .ap_ready(b0_4_min_int_s_fu_852_ap_ready),
    .x(b0_1_3_min_int_s_fu_845_ap_return),
    .y(tmp_106_4_max_int_s_fu_1216_ap_return),
    .ap_return(b0_4_min_int_s_fu_852_ap_return)
);

min_int_s b0_1_4_min_int_s_fu_859(
    .ap_ready(b0_1_4_min_int_s_fu_859_ap_ready),
    .x(b0_4_min_int_s_fu_852_ap_return),
    .y(tmp_109_4_max_int_s_fu_1223_ap_return),
    .ap_return(b0_1_4_min_int_s_fu_859_ap_return)
);

min_int_s b0_5_min_int_s_fu_866(
    .ap_ready(b0_5_min_int_s_fu_866_ap_ready),
    .x(b0_1_4_min_int_s_fu_859_ap_return),
    .y(tmp_106_5_max_int_s_fu_1230_ap_return),
    .ap_return(b0_5_min_int_s_fu_866_ap_return)
);

min_int_s tmp_98_6_min_int_s_fu_873(
    .ap_ready(tmp_98_6_min_int_s_fu_873_ap_ready),
    .x(grp_reg_int_s_fu_4061_ap_return),
    .y(flag_d_assign_12_reg_4892_pp0_iter7_reg),
    .ap_return(tmp_98_6_min_int_s_fu_873_ap_return)
);

min_int_s tmp_101_6_min_int_s_fu_879(
    .ap_ready(tmp_101_6_min_int_s_fu_879_ap_ready),
    .x(grp_reg_int_s_fu_4061_ap_return),
    .y(flag_d_assign_5_reg_4898_pp0_iter7_reg),
    .ap_return(tmp_101_6_min_int_s_fu_879_ap_return)
);

min_int_s tmp_98_7_min_int_s_fu_885(
    .ap_ready(tmp_98_7_min_int_s_fu_885_ap_ready),
    .x(grp_reg_int_s_fu_4075_ap_return),
    .y(flag_d_assign_14_reg_4932_pp0_iter7_reg),
    .ap_return(tmp_98_7_min_int_s_fu_885_ap_return)
);

min_int_s tmp_101_7_min_int_s_fu_891(
    .ap_ready(tmp_101_7_min_int_s_fu_891_ap_ready),
    .x(grp_reg_int_s_fu_4075_ap_return),
    .y(flag_d_assign_7_reg_4910_pp0_iter7_reg),
    .ap_return(tmp_101_7_min_int_s_fu_891_ap_return)
);

min_int_s b0_1_5_min_int_s_fu_897(
    .ap_ready(b0_1_5_min_int_s_fu_897_ap_ready),
    .x(b0_5_reg_5054),
    .y(tmp_109_5_reg_5059),
    .ap_return(b0_1_5_min_int_s_fu_897_ap_return)
);

min_int_s b0_6_min_int_s_fu_903(
    .ap_ready(b0_6_min_int_s_fu_903_ap_ready),
    .x(b0_1_5_min_int_s_fu_897_ap_return),
    .y(tmp_106_6_max_int_s_fu_1281_ap_return),
    .ap_return(b0_6_min_int_s_fu_903_ap_return)
);

min_int_s b0_1_6_min_int_s_fu_910(
    .ap_ready(b0_1_6_min_int_s_fu_910_ap_ready),
    .x(b0_6_min_int_s_fu_903_ap_return),
    .y(tmp_109_6_max_int_s_fu_1288_ap_return),
    .ap_return(b0_1_6_min_int_s_fu_910_ap_return)
);

min_int_s b0_7_min_int_s_fu_917(
    .ap_ready(b0_7_min_int_s_fu_917_ap_ready),
    .x(b0_1_6_min_int_s_fu_910_ap_return),
    .y(tmp_106_7_max_int_s_fu_1295_ap_return),
    .ap_return(b0_7_min_int_s_fu_917_ap_return)
);

min_int_s b0_1_7_min_int_s_fu_924(
    .ap_ready(b0_1_7_min_int_s_fu_924_ap_ready),
    .x(b0_7_min_int_s_fu_917_ap_return),
    .y(tmp_109_7_max_int_s_fu_1302_ap_return),
    .ap_return(b0_1_7_min_int_s_fu_924_ap_return)
);

max_int_s tmp_78_1_max_int_s_fu_931(
    .ap_ready(tmp_78_1_max_int_s_fu_931_ap_ready),
    .x(flag_d_assign_1_fu_3226_p1),
    .y(flag_d_assign_2_fu_3236_p1),
    .ap_return(tmp_78_1_max_int_s_fu_931_ap_return)
);

max_int_s tmp_78_3_max_int_s_fu_937(
    .ap_ready(tmp_78_3_max_int_s_fu_937_ap_ready),
    .x(flag_d_assign_3_fu_3246_p1),
    .y(flag_d_assign_4_fu_3256_p1),
    .ap_return(tmp_78_3_max_int_s_fu_937_ap_return)
);

max_int_s tmp_78_5_max_int_s_fu_943(
    .ap_ready(tmp_78_5_max_int_s_fu_943_ap_ready),
    .x(flag_d_assign_5_fu_3266_p1),
    .y(flag_d_assign_6_fu_3271_p1),
    .ap_return(tmp_78_5_max_int_s_fu_943_ap_return)
);

max_int_s tmp_78_7_max_int_s_fu_949(
    .ap_ready(tmp_78_7_max_int_s_fu_949_ap_ready),
    .x(flag_d_assign_7_fu_3276_p1),
    .y(flag_d_assign_8_fu_3221_p1),
    .ap_return(tmp_78_7_max_int_s_fu_949_ap_return)
);

max_int_s tmp_78_9_max_int_s_fu_955(
    .ap_ready(tmp_78_9_max_int_s_fu_955_ap_ready),
    .x(flag_d_assign_9_fu_3231_p1),
    .y(flag_d_assign_10_fu_3241_p1),
    .ap_return(tmp_78_9_max_int_s_fu_955_ap_return)
);

max_int_s tmp_78_s_max_int_s_fu_961(
    .ap_ready(tmp_78_s_max_int_s_fu_961_ap_ready),
    .x(flag_d_assign_11_fu_3251_p1),
    .y(flag_d_assign_12_fu_3261_p1),
    .ap_return(tmp_78_s_max_int_s_fu_961_ap_return)
);

max_int_s tmp_78_2_max_int_s_fu_967(
    .ap_ready(tmp_78_2_max_int_s_fu_967_ap_ready),
    .x(flag_d_assign_13_fu_3798_p1),
    .y(flag_d_assign_14_fu_3803_p1),
    .ap_return(tmp_78_2_max_int_s_fu_967_ap_return)
);

max_int_s tmp_78_4_max_int_s_fu_973(
    .ap_ready(tmp_78_4_max_int_s_fu_973_ap_ready),
    .x(flag_d_assign_15_fu_3808_p1),
    .y(flag_d_assign_s_fu_3793_p1),
    .ap_return(tmp_78_4_max_int_s_fu_973_ap_return)
);

max_int_s tmp_85_1_max_int_s_fu_979(
    .ap_ready(tmp_85_1_max_int_s_fu_979_ap_ready),
    .x(grp_reg_int_s_fu_3708_ap_return),
    .y(grp_reg_int_s_fu_3723_ap_return),
    .ap_return(tmp_85_1_max_int_s_fu_979_ap_return)
);

max_int_s tmp_85_3_max_int_s_fu_985(
    .ap_ready(tmp_85_3_max_int_s_fu_985_ap_ready),
    .x(grp_reg_int_s_fu_3723_ap_return),
    .y(grp_reg_int_s_fu_3739_ap_return),
    .ap_return(tmp_85_3_max_int_s_fu_985_ap_return)
);

max_int_s tmp_85_5_max_int_s_fu_991(
    .ap_ready(tmp_85_5_max_int_s_fu_991_ap_ready),
    .x(grp_reg_int_s_fu_3739_ap_return),
    .y(grp_reg_int_s_fu_3755_ap_return),
    .ap_return(tmp_85_5_max_int_s_fu_991_ap_return)
);

max_int_s tmp_85_7_max_int_s_fu_997(
    .ap_ready(tmp_85_7_max_int_s_fu_997_ap_ready),
    .x(grp_reg_int_s_fu_3755_ap_return),
    .y(grp_reg_int_s_fu_3771_ap_return),
    .ap_return(tmp_85_7_max_int_s_fu_997_ap_return)
);

max_int_s tmp_85_9_max_int_s_fu_1003(
    .ap_ready(tmp_85_9_max_int_s_fu_1003_ap_ready),
    .x(grp_reg_int_s_fu_3771_ap_return),
    .y(grp_reg_int_s_fu_3786_ap_return),
    .ap_return(tmp_85_9_max_int_s_fu_1003_ap_return)
);

max_int_s tmp_85_s_max_int_s_fu_1009(
    .ap_ready(tmp_85_s_max_int_s_fu_1009_ap_ready),
    .x(flag_d_max2_11_reg_4959),
    .y(grp_reg_int_s_fu_3821_ap_return),
    .ap_return(tmp_85_s_max_int_s_fu_1009_ap_return)
);

max_int_s tmp_85_2_max_int_s_fu_1015(
    .ap_ready(tmp_85_2_max_int_s_fu_1015_ap_ready),
    .x(grp_reg_int_s_fu_3821_ap_return),
    .y(grp_reg_int_s_fu_3837_ap_return),
    .ap_return(tmp_85_2_max_int_s_fu_1015_ap_return)
);

max_int_s tmp_85_4_max_int_s_fu_1021(
    .ap_ready(tmp_85_4_max_int_s_fu_1021_ap_ready),
    .x(grp_reg_int_s_fu_3837_ap_return),
    .y(flag_d_max2_1_reg_4949),
    .ap_return(tmp_85_4_max_int_s_fu_1021_ap_return)
);

max_int_s tmp_92_1_max_int_s_fu_1027(
    .ap_ready(tmp_92_1_max_int_s_fu_1027_ap_ready),
    .x(grp_reg_int_s_fu_3852_ap_return),
    .y(grp_reg_int_s_fu_3881_ap_return),
    .ap_return(tmp_92_1_max_int_s_fu_1027_ap_return)
);

max_int_s tmp_92_3_max_int_s_fu_1033(
    .ap_ready(tmp_92_3_max_int_s_fu_1033_ap_ready),
    .x(grp_reg_int_s_fu_3866_ap_return),
    .y(grp_reg_int_s_fu_3896_ap_return),
    .ap_return(tmp_92_3_max_int_s_fu_1033_ap_return)
);

max_int_s tmp_92_5_max_int_s_fu_1039(
    .ap_ready(tmp_92_5_max_int_s_fu_1039_ap_ready),
    .x(grp_reg_int_s_fu_3881_ap_return),
    .y(grp_reg_int_s_fu_3910_ap_return),
    .ap_return(tmp_92_5_max_int_s_fu_1039_ap_return)
);

max_int_s tmp_92_7_max_int_s_fu_1045(
    .ap_ready(tmp_92_7_max_int_s_fu_1045_ap_ready),
    .x(flag_d_max4_7_reg_4989),
    .y(grp_reg_int_s_fu_3925_ap_return),
    .ap_return(tmp_92_7_max_int_s_fu_1045_ap_return)
);

max_int_s tmp_92_9_max_int_s_fu_1051(
    .ap_ready(tmp_92_9_max_int_s_fu_1051_ap_ready),
    .x(flag_d_max4_9_reg_4999),
    .y(grp_reg_int_s_fu_3941_ap_return),
    .ap_return(tmp_92_9_max_int_s_fu_1051_ap_return)
);

max_int_s tmp_92_s_max_int_s_fu_1057(
    .ap_ready(tmp_92_s_max_int_s_fu_1057_ap_ready),
    .x(grp_reg_int_s_fu_3925_ap_return),
    .y(grp_reg_int_s_fu_3957_ap_return),
    .ap_return(tmp_92_s_max_int_s_fu_1057_ap_return)
);

max_int_s tmp_92_2_max_int_s_fu_1063(
    .ap_ready(tmp_92_2_max_int_s_fu_1063_ap_ready),
    .x(grp_reg_int_s_fu_3941_ap_return),
    .y(flag_d_max4_1_reg_4969),
    .ap_return(tmp_92_2_max_int_s_fu_1063_ap_return)
);

max_int_s tmp_92_4_max_int_s_fu_1069(
    .ap_ready(tmp_92_4_max_int_s_fu_1069_ap_ready),
    .x(grp_reg_int_s_fu_3957_ap_return),
    .y(flag_d_max4_3_reg_4979),
    .ap_return(tmp_92_4_max_int_s_fu_1069_ap_return)
);

max_int_s a0_max_int_s_fu_1075(
    .ap_ready(a0_max_int_s_fu_1075_ap_ready),
    .x(32'd20),
    .y(tmp_27_min_int_s_fu_725_ap_return),
    .ap_return(a0_max_int_s_fu_1075_ap_return)
);

max_int_s a0_1_max_int_s_fu_1083(
    .ap_ready(a0_1_max_int_s_fu_1083_ap_ready),
    .x(a0_max_int_s_fu_1075_ap_return),
    .y(tmp_29_min_int_s_fu_731_ap_return),
    .ap_return(a0_1_max_int_s_fu_1083_ap_return)
);

max_int_s a0_s_max_int_s_fu_1091(
    .ap_ready(a0_s_max_int_s_fu_1091_ap_ready),
    .x(a0_1_max_int_s_fu_1083_ap_return),
    .y(tmp_98_1_min_int_s_fu_737_ap_return),
    .ap_return(a0_s_max_int_s_fu_1091_ap_return)
);

max_int_s a0_1_1_max_int_s_fu_1099(
    .ap_ready(a0_1_1_max_int_s_fu_1099_ap_ready),
    .x(a0_s_max_int_s_fu_1091_ap_return),
    .y(tmp_101_1_min_int_s_fu_743_ap_return),
    .ap_return(a0_1_1_max_int_s_fu_1099_ap_return)
);

max_int_s a0_2_max_int_s_fu_1107(
    .ap_ready(a0_2_max_int_s_fu_1107_ap_ready),
    .x(a0_1_1_max_int_s_fu_1099_ap_return),
    .y(tmp_98_2_min_int_s_fu_749_ap_return),
    .ap_return(a0_2_max_int_s_fu_1107_ap_return)
);

max_int_s tmp_30_max_int_s_fu_1115(
    .ap_ready(tmp_30_max_int_s_fu_1115_ap_ready),
    .x(grp_reg_int_s_fu_3973_ap_return),
    .y(flag_d_assign_s_reg_4920_pp0_iter5_reg),
    .ap_return(tmp_30_max_int_s_fu_1115_ap_return)
);

max_int_s tmp_31_max_int_s_fu_1122(
    .ap_ready(tmp_31_max_int_s_fu_1122_ap_ready),
    .x(grp_reg_int_s_fu_3973_ap_return),
    .y(flag_d_assign_9_reg_4856_pp0_iter5_reg),
    .ap_return(tmp_31_max_int_s_fu_1122_ap_return)
);

max_int_s tmp_106_1_max_int_s_fu_1129(
    .ap_ready(tmp_106_1_max_int_s_fu_1129_ap_ready),
    .x(grp_reg_int_s_fu_3989_ap_return),
    .y(flag_d_assign_2_reg_4862_pp0_iter5_reg),
    .ap_return(tmp_106_1_max_int_s_fu_1129_ap_return)
);

max_int_s tmp_109_1_max_int_s_fu_1136(
    .ap_ready(tmp_109_1_max_int_s_fu_1136_ap_ready),
    .x(grp_reg_int_s_fu_3989_ap_return),
    .y(flag_d_assign_11_reg_4880_pp0_iter5_reg),
    .ap_return(tmp_109_1_max_int_s_fu_1136_ap_return)
);

max_int_s tmp_106_2_max_int_s_fu_1143(
    .ap_ready(tmp_106_2_max_int_s_fu_1143_ap_ready),
    .x(grp_reg_int_s_fu_4005_ap_return),
    .y(flag_d_assign_4_reg_4886_pp0_iter5_reg),
    .ap_return(tmp_106_2_max_int_s_fu_1143_ap_return)
);

max_int_s tmp_109_2_max_int_s_fu_1150(
    .ap_ready(tmp_109_2_max_int_s_fu_1150_ap_ready),
    .x(grp_reg_int_s_fu_4005_ap_return),
    .y(flag_d_assign_13_reg_4926_pp0_iter5_reg),
    .ap_return(tmp_109_2_max_int_s_fu_1150_ap_return)
);

max_int_s a0_1_2_max_int_s_fu_1156(
    .ap_ready(a0_1_2_max_int_s_fu_1156_ap_ready),
    .x(a0_2_reg_5024),
    .y(tmp_101_2_reg_5029),
    .ap_return(a0_1_2_max_int_s_fu_1156_ap_return)
);

max_int_s a0_3_max_int_s_fu_1162(
    .ap_ready(a0_3_max_int_s_fu_1162_ap_ready),
    .x(a0_1_2_max_int_s_fu_1156_ap_return),
    .y(tmp_98_3_min_int_s_fu_796_ap_return),
    .ap_return(a0_3_max_int_s_fu_1162_ap_return)
);

max_int_s a0_1_3_max_int_s_fu_1170(
    .ap_ready(a0_1_3_max_int_s_fu_1170_ap_ready),
    .x(a0_3_max_int_s_fu_1162_ap_return),
    .y(tmp_101_3_min_int_s_fu_802_ap_return),
    .ap_return(a0_1_3_max_int_s_fu_1170_ap_return)
);

max_int_s a0_4_max_int_s_fu_1178(
    .ap_ready(a0_4_max_int_s_fu_1178_ap_ready),
    .x(a0_1_3_max_int_s_fu_1170_ap_return),
    .y(tmp_98_4_min_int_s_fu_808_ap_return),
    .ap_return(a0_4_max_int_s_fu_1178_ap_return)
);

max_int_s a0_1_4_max_int_s_fu_1186(
    .ap_ready(a0_1_4_max_int_s_fu_1186_ap_ready),
    .x(a0_4_max_int_s_fu_1178_ap_return),
    .y(tmp_101_4_min_int_s_fu_814_ap_return),
    .ap_return(a0_1_4_max_int_s_fu_1186_ap_return)
);

max_int_s a0_5_max_int_s_fu_1194(
    .ap_ready(a0_5_max_int_s_fu_1194_ap_ready),
    .x(a0_1_4_max_int_s_fu_1186_ap_return),
    .y(tmp_98_5_min_int_s_fu_820_ap_return),
    .ap_return(a0_5_max_int_s_fu_1194_ap_return)
);

max_int_s tmp_106_3_max_int_s_fu_1202(
    .ap_ready(tmp_106_3_max_int_s_fu_1202_ap_ready),
    .x(grp_reg_int_s_fu_4021_ap_return),
    .y(flag_d_assign_6_reg_4904_pp0_iter6_reg),
    .ap_return(tmp_106_3_max_int_s_fu_1202_ap_return)
);

max_int_s tmp_109_3_max_int_s_fu_1209(
    .ap_ready(tmp_109_3_max_int_s_fu_1209_ap_ready),
    .x(grp_reg_int_s_fu_4021_ap_return),
    .y(flag_d_assign_15_reg_4938_pp0_iter6_reg),
    .ap_return(tmp_109_3_max_int_s_fu_1209_ap_return)
);

max_int_s tmp_106_4_max_int_s_fu_1216(
    .ap_ready(tmp_106_4_max_int_s_fu_1216_ap_ready),
    .x(grp_reg_int_s_fu_4037_ap_return),
    .y(flag_d_assign_8_reg_4844_pp0_iter6_reg),
    .ap_return(tmp_106_4_max_int_s_fu_1216_ap_return)
);

max_int_s tmp_109_4_max_int_s_fu_1223(
    .ap_ready(tmp_109_4_max_int_s_fu_1223_ap_ready),
    .x(grp_reg_int_s_fu_4037_ap_return),
    .y(flag_d_assign_1_reg_4850_pp0_iter6_reg),
    .ap_return(tmp_109_4_max_int_s_fu_1223_ap_return)
);

max_int_s tmp_106_5_max_int_s_fu_1230(
    .ap_ready(tmp_106_5_max_int_s_fu_1230_ap_ready),
    .x(grp_reg_int_s_fu_4053_ap_return),
    .y(flag_d_assign_10_reg_4868_pp0_iter6_reg),
    .ap_return(tmp_106_5_max_int_s_fu_1230_ap_return)
);

max_int_s tmp_109_5_max_int_s_fu_1237(
    .ap_ready(tmp_109_5_max_int_s_fu_1237_ap_ready),
    .x(grp_reg_int_s_fu_4053_ap_return),
    .y(flag_d_assign_3_reg_4874_pp0_iter6_reg),
    .ap_return(tmp_109_5_max_int_s_fu_1237_ap_return)
);

max_int_s a0_1_5_max_int_s_fu_1243(
    .ap_ready(a0_1_5_max_int_s_fu_1243_ap_ready),
    .x(a0_5_reg_5044),
    .y(tmp_101_5_reg_5049),
    .ap_return(a0_1_5_max_int_s_fu_1243_ap_return)
);

max_int_s a0_6_max_int_s_fu_1249(
    .ap_ready(a0_6_max_int_s_fu_1249_ap_ready),
    .x(a0_1_5_max_int_s_fu_1243_ap_return),
    .y(tmp_98_6_min_int_s_fu_873_ap_return),
    .ap_return(a0_6_max_int_s_fu_1249_ap_return)
);

max_int_s a0_1_6_max_int_s_fu_1257(
    .ap_ready(a0_1_6_max_int_s_fu_1257_ap_ready),
    .x(a0_6_max_int_s_fu_1249_ap_return),
    .y(tmp_101_6_min_int_s_fu_879_ap_return),
    .ap_return(a0_1_6_max_int_s_fu_1257_ap_return)
);

max_int_s a0_7_max_int_s_fu_1265(
    .ap_ready(a0_7_max_int_s_fu_1265_ap_ready),
    .x(a0_1_6_max_int_s_fu_1257_ap_return),
    .y(tmp_98_7_min_int_s_fu_885_ap_return),
    .ap_return(a0_7_max_int_s_fu_1265_ap_return)
);

max_int_s a0_1_7_max_int_s_fu_1273(
    .ap_ready(a0_1_7_max_int_s_fu_1273_ap_ready),
    .x(a0_7_max_int_s_fu_1265_ap_return),
    .y(tmp_101_7_min_int_s_fu_891_ap_return),
    .ap_return(a0_1_7_max_int_s_fu_1273_ap_return)
);

max_int_s tmp_106_6_max_int_s_fu_1281(
    .ap_ready(tmp_106_6_max_int_s_fu_1281_ap_ready),
    .x(grp_reg_int_s_fu_4068_ap_return),
    .y(flag_d_assign_12_reg_4892_pp0_iter7_reg),
    .ap_return(tmp_106_6_max_int_s_fu_1281_ap_return)
);

max_int_s tmp_109_6_max_int_s_fu_1288(
    .ap_ready(tmp_109_6_max_int_s_fu_1288_ap_ready),
    .x(grp_reg_int_s_fu_4068_ap_return),
    .y(flag_d_assign_5_reg_4898_pp0_iter7_reg),
    .ap_return(tmp_109_6_max_int_s_fu_1288_ap_return)
);

max_int_s tmp_106_7_max_int_s_fu_1295(
    .ap_ready(tmp_106_7_max_int_s_fu_1295_ap_ready),
    .x(grp_reg_int_s_fu_4082_ap_return),
    .y(flag_d_assign_14_reg_4932_pp0_iter7_reg),
    .ap_return(tmp_106_7_max_int_s_fu_1295_ap_return)
);

max_int_s tmp_109_7_max_int_s_fu_1302(
    .ap_ready(tmp_109_7_max_int_s_fu_1302_ap_ready),
    .x(grp_reg_int_s_fu_4082_ap_return),
    .y(flag_d_assign_7_reg_4910_pp0_iter7_reg),
    .ap_return(tmp_109_7_max_int_s_fu_1302_ap_return)
);

max_int_s tmp_10_max_int_s_fu_1309(
    .ap_ready(tmp_10_max_int_s_fu_1309_ap_ready),
    .x(a0_1_7_reg_5064),
    .y(tmp_10_max_int_s_fu_1309_y),
    .ap_return(tmp_10_max_int_s_fu_1309_ap_return)
);

reg_int_s grp_reg_int_s_fu_3701(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_1_min_int_s_fu_581_ap_return),
    .ap_return(grp_reg_int_s_fu_3701_ap_return),
    .ap_ce(grp_reg_int_s_fu_3701_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3708(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_1_max_int_s_fu_931_ap_return),
    .ap_return(grp_reg_int_s_fu_3708_ap_return),
    .ap_ce(grp_reg_int_s_fu_3708_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3715(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_3_min_int_s_fu_587_ap_return),
    .ap_return(grp_reg_int_s_fu_3715_ap_return),
    .ap_ce(grp_reg_int_s_fu_3715_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3723(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_3_max_int_s_fu_937_ap_return),
    .ap_return(grp_reg_int_s_fu_3723_ap_return),
    .ap_ce(grp_reg_int_s_fu_3723_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3731(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_5_min_int_s_fu_593_ap_return),
    .ap_return(grp_reg_int_s_fu_3731_ap_return),
    .ap_ce(grp_reg_int_s_fu_3731_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3739(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_5_max_int_s_fu_943_ap_return),
    .ap_return(grp_reg_int_s_fu_3739_ap_return),
    .ap_ce(grp_reg_int_s_fu_3739_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3747(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_7_min_int_s_fu_599_ap_return),
    .ap_return(grp_reg_int_s_fu_3747_ap_return),
    .ap_ce(grp_reg_int_s_fu_3747_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3755(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_7_max_int_s_fu_949_ap_return),
    .ap_return(grp_reg_int_s_fu_3755_ap_return),
    .ap_ce(grp_reg_int_s_fu_3755_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_9_min_int_s_fu_605_ap_return),
    .ap_return(grp_reg_int_s_fu_3763_ap_return),
    .ap_ce(grp_reg_int_s_fu_3763_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3771(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_9_max_int_s_fu_955_ap_return),
    .ap_return(grp_reg_int_s_fu_3771_ap_return),
    .ap_ce(grp_reg_int_s_fu_3771_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3779(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_s_min_int_s_fu_611_ap_return),
    .ap_return(grp_reg_int_s_fu_3779_ap_return),
    .ap_ce(grp_reg_int_s_fu_3779_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3786(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_s_max_int_s_fu_961_ap_return),
    .ap_return(grp_reg_int_s_fu_3786_ap_return),
    .ap_ce(grp_reg_int_s_fu_3786_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3813(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_2_min_int_s_fu_617_ap_return),
    .ap_return(grp_reg_int_s_fu_3813_ap_return),
    .ap_ce(grp_reg_int_s_fu_3813_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3821(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_2_max_int_s_fu_967_ap_return),
    .ap_return(grp_reg_int_s_fu_3821_ap_return),
    .ap_ce(grp_reg_int_s_fu_3821_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3829(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_4_min_int_s_fu_623_ap_return),
    .ap_return(grp_reg_int_s_fu_3829_ap_return),
    .ap_ce(grp_reg_int_s_fu_3829_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3837(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_78_4_max_int_s_fu_973_ap_return),
    .ap_return(grp_reg_int_s_fu_3837_ap_return),
    .ap_ce(grp_reg_int_s_fu_3837_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3845(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_1_min_int_s_fu_629_ap_return),
    .ap_return(grp_reg_int_s_fu_3845_ap_return),
    .ap_ce(grp_reg_int_s_fu_3845_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3852(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_1_max_int_s_fu_979_ap_return),
    .ap_return(grp_reg_int_s_fu_3852_ap_return),
    .ap_ce(grp_reg_int_s_fu_3852_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3859(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_3_min_int_s_fu_635_ap_return),
    .ap_return(grp_reg_int_s_fu_3859_ap_return),
    .ap_ce(grp_reg_int_s_fu_3859_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3866(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_3_max_int_s_fu_985_ap_return),
    .ap_return(grp_reg_int_s_fu_3866_ap_return),
    .ap_ce(grp_reg_int_s_fu_3866_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3873(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_5_min_int_s_fu_641_ap_return),
    .ap_return(grp_reg_int_s_fu_3873_ap_return),
    .ap_ce(grp_reg_int_s_fu_3873_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3881(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_5_max_int_s_fu_991_ap_return),
    .ap_return(grp_reg_int_s_fu_3881_ap_return),
    .ap_ce(grp_reg_int_s_fu_3881_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3889(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_7_min_int_s_fu_647_ap_return),
    .ap_return(grp_reg_int_s_fu_3889_ap_return),
    .ap_ce(grp_reg_int_s_fu_3889_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3896(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_7_max_int_s_fu_997_ap_return),
    .ap_return(grp_reg_int_s_fu_3896_ap_return),
    .ap_ce(grp_reg_int_s_fu_3896_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3903(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_9_min_int_s_fu_653_ap_return),
    .ap_return(grp_reg_int_s_fu_3903_ap_return),
    .ap_ce(grp_reg_int_s_fu_3903_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3910(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_9_max_int_s_fu_1003_ap_return),
    .ap_return(grp_reg_int_s_fu_3910_ap_return),
    .ap_ce(grp_reg_int_s_fu_3910_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3917(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_s_min_int_s_fu_659_ap_return),
    .ap_return(grp_reg_int_s_fu_3917_ap_return),
    .ap_ce(grp_reg_int_s_fu_3917_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3925(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_s_max_int_s_fu_1009_ap_return),
    .ap_return(grp_reg_int_s_fu_3925_ap_return),
    .ap_ce(grp_reg_int_s_fu_3925_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3933(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_2_min_int_s_fu_665_ap_return),
    .ap_return(grp_reg_int_s_fu_3933_ap_return),
    .ap_ce(grp_reg_int_s_fu_3933_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3941(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_2_max_int_s_fu_1015_ap_return),
    .ap_return(grp_reg_int_s_fu_3941_ap_return),
    .ap_ce(grp_reg_int_s_fu_3941_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3949(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_4_min_int_s_fu_671_ap_return),
    .ap_return(grp_reg_int_s_fu_3949_ap_return),
    .ap_ce(grp_reg_int_s_fu_3949_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3957(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_85_4_max_int_s_fu_1021_ap_return),
    .ap_return(grp_reg_int_s_fu_3957_ap_return),
    .ap_ce(grp_reg_int_s_fu_3957_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3965(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_1_min_int_s_fu_677_ap_return),
    .ap_return(grp_reg_int_s_fu_3965_ap_return),
    .ap_ce(grp_reg_int_s_fu_3965_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3973(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_1_max_int_s_fu_1027_ap_return),
    .ap_return(grp_reg_int_s_fu_3973_ap_return),
    .ap_ce(grp_reg_int_s_fu_3973_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3981(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_3_min_int_s_fu_683_ap_return),
    .ap_return(grp_reg_int_s_fu_3981_ap_return),
    .ap_ce(grp_reg_int_s_fu_3981_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3989(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_3_max_int_s_fu_1033_ap_return),
    .ap_return(grp_reg_int_s_fu_3989_ap_return),
    .ap_ce(grp_reg_int_s_fu_3989_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3997(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_5_min_int_s_fu_689_ap_return),
    .ap_return(grp_reg_int_s_fu_3997_ap_return),
    .ap_ce(grp_reg_int_s_fu_3997_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4005(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_5_max_int_s_fu_1039_ap_return),
    .ap_return(grp_reg_int_s_fu_4005_ap_return),
    .ap_ce(grp_reg_int_s_fu_4005_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4013(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_7_min_int_s_fu_695_ap_return),
    .ap_return(grp_reg_int_s_fu_4013_ap_return),
    .ap_ce(grp_reg_int_s_fu_4013_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4021(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_7_max_int_s_fu_1045_ap_return),
    .ap_return(grp_reg_int_s_fu_4021_ap_return),
    .ap_ce(grp_reg_int_s_fu_4021_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4029(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_9_min_int_s_fu_701_ap_return),
    .ap_return(grp_reg_int_s_fu_4029_ap_return),
    .ap_ce(grp_reg_int_s_fu_4029_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4037(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_9_max_int_s_fu_1051_ap_return),
    .ap_return(grp_reg_int_s_fu_4037_ap_return),
    .ap_ce(grp_reg_int_s_fu_4037_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4045(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_s_min_int_s_fu_707_ap_return),
    .ap_return(grp_reg_int_s_fu_4045_ap_return),
    .ap_ce(grp_reg_int_s_fu_4045_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4053(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_s_max_int_s_fu_1057_ap_return),
    .ap_return(grp_reg_int_s_fu_4053_ap_return),
    .ap_ce(grp_reg_int_s_fu_4053_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4061(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_2_reg_5004),
    .ap_return(grp_reg_int_s_fu_4061_ap_return),
    .ap_ce(grp_reg_int_s_fu_4061_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4068(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_2_reg_5009),
    .ap_return(grp_reg_int_s_fu_4068_ap_return),
    .ap_ce(grp_reg_int_s_fu_4068_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4075(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_90_4_reg_5014),
    .ap_return(grp_reg_int_s_fu_4075_ap_return),
    .ap_ce(grp_reg_int_s_fu_4075_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4082(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_92_4_reg_5019),
    .ap_return(grp_reg_int_s_fu_4082_ap_return),
    .ap_ce(grp_reg_int_s_fu_4082_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond3_fu_1315_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond4_fu_1367_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond3_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((exitcond3_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond1_reg_4510 == 1'd0) & (exitcond4_fu_1367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond1_reg_4510 == 1'd1) & (tmp_8_fu_1420_p2 == 1'd0) & (exitcond4_fu_1367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_core_1_reg_564 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_core_1_reg_564 <= ap_phi_reg_pp0_iter0_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2362)) begin
            ap_phi_reg_pp0_iter4_core_1_reg_564 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_core_1_reg_564 <= ap_phi_reg_pp0_iter3_core_1_reg_564;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_553 <= j_V_fu_1373_p2;
    end else if (((exitcond3_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_553 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        t_V_reg_542 <= i_V_reg_4500;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_542 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter7_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter7_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_7_reg_5064 <= a0_1_7_max_int_s_fu_1273_ap_return;
        b0_1_7_reg_5069 <= b0_1_7_min_int_s_fu_924_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_2_reg_5024 <= a0_2_max_int_s_fu_1107_ap_return;
        b0_2_reg_5034 <= b0_2_min_int_s_fu_789_ap_return;
        tmp_101_2_reg_5029 <= tmp_101_2_min_int_s_fu_755_ap_return;
        tmp_109_2_reg_5039 <= tmp_109_2_max_int_s_fu_1150_ap_return;
        tmp_90_2_reg_5004 <= tmp_90_2_min_int_s_fu_713_ap_return;
        tmp_90_4_reg_5014 <= tmp_90_4_min_int_s_fu_719_ap_return;
        tmp_92_2_reg_5009 <= tmp_92_2_max_int_s_fu_1063_ap_return;
        tmp_92_4_reg_5019 <= tmp_92_4_max_int_s_fu_1069_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter6_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter6_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_5_reg_5044 <= a0_5_max_int_s_fu_1194_ap_return;
        b0_5_reg_5054 <= b0_5_min_int_s_fu_866_ap_return;
        tmp_101_5_reg_5049 <= tmp_101_5_min_int_s_fu_826_ap_return;
        tmp_109_5_reg_5059 <= tmp_109_5_max_int_s_fu_1237_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_core_1_reg_564 <= ap_phi_reg_pp0_iter1_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_core_1_reg_564 <= ap_phi_reg_pp0_iter2_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_core_1_reg_564 <= ap_phi_reg_pp0_iter4_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_core_1_reg_564 <= ap_phi_reg_pp0_iter5_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_core_1_reg_564 <= ap_phi_reg_pp0_iter6_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_core_1_reg_564 <= ap_phi_reg_pp0_iter7_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_core_1_reg_564 <= ap_phi_reg_pp0_iter8_core_1_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_1367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ad_reg_4574 <= tmp_6_fu_1408_p1;
        core_buf_val_1_V_ad_reg_4580 <= tmp_6_fu_1408_p1;
        or_cond4_reg_4595 <= or_cond4_fu_1448_p2;
        or_cond_reg_4533 <= or_cond_fu_1393_p2;
        tmp_12_reg_4590 <= tmp_12_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ad_reg_4580_pp0_iter1_reg <= core_buf_val_1_V_ad_reg_4580;
        exitcond4_reg_4524 <= exitcond4_fu_1367_p2;
        exitcond4_reg_4524_pp0_iter1_reg <= exitcond4_reg_4524;
        or_cond4_reg_4595_pp0_iter1_reg <= or_cond4_reg_4595;
        or_cond_reg_4533_pp0_iter1_reg <= or_cond_reg_4533;
        tmp_8_reg_4586_pp0_iter1_reg <= tmp_8_reg_4586;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        core_buf_val_1_V_ad_reg_4580_pp0_iter2_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter1_reg;
        core_buf_val_1_V_ad_reg_4580_pp0_iter3_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter2_reg;
        core_buf_val_1_V_ad_reg_4580_pp0_iter4_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter3_reg;
        core_buf_val_1_V_ad_reg_4580_pp0_iter5_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter4_reg;
        core_buf_val_1_V_ad_reg_4580_pp0_iter6_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter5_reg;
        core_buf_val_1_V_ad_reg_4580_pp0_iter7_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter6_reg;
        core_buf_val_1_V_ad_reg_4580_pp0_iter8_reg <= core_buf_val_1_V_ad_reg_4580_pp0_iter7_reg;
        core_win_val_1_V_1_1_reg_4599_pp0_iter2_reg <= core_win_val_1_V_1_1_reg_4599;
        core_win_val_1_V_1_1_reg_4599_pp0_iter3_reg <= core_win_val_1_V_1_1_reg_4599_pp0_iter2_reg;
        core_win_val_1_V_1_1_reg_4599_pp0_iter4_reg <= core_win_val_1_V_1_1_reg_4599_pp0_iter3_reg;
        core_win_val_1_V_1_1_reg_4599_pp0_iter5_reg <= core_win_val_1_V_1_1_reg_4599_pp0_iter4_reg;
        core_win_val_1_V_1_1_reg_4599_pp0_iter6_reg <= core_win_val_1_V_1_1_reg_4599_pp0_iter5_reg;
        core_win_val_1_V_1_1_reg_4599_pp0_iter7_reg <= core_win_val_1_V_1_1_reg_4599_pp0_iter6_reg;
        core_win_val_1_V_1_1_reg_4599_pp0_iter8_reg <= core_win_val_1_V_1_1_reg_4599_pp0_iter7_reg;
        exitcond4_reg_4524_pp0_iter2_reg <= exitcond4_reg_4524_pp0_iter1_reg;
        exitcond4_reg_4524_pp0_iter3_reg <= exitcond4_reg_4524_pp0_iter2_reg;
        exitcond4_reg_4524_pp0_iter4_reg <= exitcond4_reg_4524_pp0_iter3_reg;
        exitcond4_reg_4524_pp0_iter5_reg <= exitcond4_reg_4524_pp0_iter4_reg;
        exitcond4_reg_4524_pp0_iter6_reg <= exitcond4_reg_4524_pp0_iter5_reg;
        exitcond4_reg_4524_pp0_iter7_reg <= exitcond4_reg_4524_pp0_iter6_reg;
        exitcond4_reg_4524_pp0_iter8_reg <= exitcond4_reg_4524_pp0_iter7_reg;
        flag_d_assign_10_reg_4868_pp0_iter4_reg <= flag_d_assign_10_reg_4868;
        flag_d_assign_10_reg_4868_pp0_iter5_reg <= flag_d_assign_10_reg_4868_pp0_iter4_reg;
        flag_d_assign_10_reg_4868_pp0_iter6_reg <= flag_d_assign_10_reg_4868_pp0_iter5_reg;
        flag_d_assign_11_reg_4880_pp0_iter4_reg <= flag_d_assign_11_reg_4880;
        flag_d_assign_11_reg_4880_pp0_iter5_reg <= flag_d_assign_11_reg_4880_pp0_iter4_reg;
        flag_d_assign_12_reg_4892_pp0_iter4_reg <= flag_d_assign_12_reg_4892;
        flag_d_assign_12_reg_4892_pp0_iter5_reg <= flag_d_assign_12_reg_4892_pp0_iter4_reg;
        flag_d_assign_12_reg_4892_pp0_iter6_reg <= flag_d_assign_12_reg_4892_pp0_iter5_reg;
        flag_d_assign_12_reg_4892_pp0_iter7_reg <= flag_d_assign_12_reg_4892_pp0_iter6_reg;
        flag_d_assign_13_reg_4926_pp0_iter5_reg <= flag_d_assign_13_reg_4926;
        flag_d_assign_14_reg_4932_pp0_iter5_reg <= flag_d_assign_14_reg_4932;
        flag_d_assign_14_reg_4932_pp0_iter6_reg <= flag_d_assign_14_reg_4932_pp0_iter5_reg;
        flag_d_assign_14_reg_4932_pp0_iter7_reg <= flag_d_assign_14_reg_4932_pp0_iter6_reg;
        flag_d_assign_15_reg_4938_pp0_iter5_reg <= flag_d_assign_15_reg_4938;
        flag_d_assign_15_reg_4938_pp0_iter6_reg <= flag_d_assign_15_reg_4938_pp0_iter5_reg;
        flag_d_assign_1_reg_4850_pp0_iter4_reg <= flag_d_assign_1_reg_4850;
        flag_d_assign_1_reg_4850_pp0_iter5_reg <= flag_d_assign_1_reg_4850_pp0_iter4_reg;
        flag_d_assign_1_reg_4850_pp0_iter6_reg <= flag_d_assign_1_reg_4850_pp0_iter5_reg;
        flag_d_assign_2_reg_4862_pp0_iter4_reg <= flag_d_assign_2_reg_4862;
        flag_d_assign_2_reg_4862_pp0_iter5_reg <= flag_d_assign_2_reg_4862_pp0_iter4_reg;
        flag_d_assign_3_reg_4874_pp0_iter4_reg <= flag_d_assign_3_reg_4874;
        flag_d_assign_3_reg_4874_pp0_iter5_reg <= flag_d_assign_3_reg_4874_pp0_iter4_reg;
        flag_d_assign_3_reg_4874_pp0_iter6_reg <= flag_d_assign_3_reg_4874_pp0_iter5_reg;
        flag_d_assign_4_reg_4886_pp0_iter4_reg <= flag_d_assign_4_reg_4886;
        flag_d_assign_4_reg_4886_pp0_iter5_reg <= flag_d_assign_4_reg_4886_pp0_iter4_reg;
        flag_d_assign_5_reg_4898_pp0_iter4_reg <= flag_d_assign_5_reg_4898;
        flag_d_assign_5_reg_4898_pp0_iter5_reg <= flag_d_assign_5_reg_4898_pp0_iter4_reg;
        flag_d_assign_5_reg_4898_pp0_iter6_reg <= flag_d_assign_5_reg_4898_pp0_iter5_reg;
        flag_d_assign_5_reg_4898_pp0_iter7_reg <= flag_d_assign_5_reg_4898_pp0_iter6_reg;
        flag_d_assign_6_reg_4904_pp0_iter4_reg <= flag_d_assign_6_reg_4904;
        flag_d_assign_6_reg_4904_pp0_iter5_reg <= flag_d_assign_6_reg_4904_pp0_iter4_reg;
        flag_d_assign_6_reg_4904_pp0_iter6_reg <= flag_d_assign_6_reg_4904_pp0_iter5_reg;
        flag_d_assign_7_reg_4910_pp0_iter4_reg <= flag_d_assign_7_reg_4910;
        flag_d_assign_7_reg_4910_pp0_iter5_reg <= flag_d_assign_7_reg_4910_pp0_iter4_reg;
        flag_d_assign_7_reg_4910_pp0_iter6_reg <= flag_d_assign_7_reg_4910_pp0_iter5_reg;
        flag_d_assign_7_reg_4910_pp0_iter7_reg <= flag_d_assign_7_reg_4910_pp0_iter6_reg;
        flag_d_assign_8_reg_4844_pp0_iter4_reg <= flag_d_assign_8_reg_4844;
        flag_d_assign_8_reg_4844_pp0_iter5_reg <= flag_d_assign_8_reg_4844_pp0_iter4_reg;
        flag_d_assign_8_reg_4844_pp0_iter6_reg <= flag_d_assign_8_reg_4844_pp0_iter5_reg;
        flag_d_assign_9_reg_4856_pp0_iter4_reg <= flag_d_assign_9_reg_4856;
        flag_d_assign_9_reg_4856_pp0_iter5_reg <= flag_d_assign_9_reg_4856_pp0_iter4_reg;
        flag_d_assign_s_reg_4920_pp0_iter5_reg <= flag_d_assign_s_reg_4920;
        iscorner_2_i_s_reg_4916_pp0_iter4_reg <= iscorner_2_i_s_reg_4916;
        iscorner_2_i_s_reg_4916_pp0_iter5_reg <= iscorner_2_i_s_reg_4916_pp0_iter4_reg;
        iscorner_2_i_s_reg_4916_pp0_iter6_reg <= iscorner_2_i_s_reg_4916_pp0_iter5_reg;
        iscorner_2_i_s_reg_4916_pp0_iter7_reg <= iscorner_2_i_s_reg_4916_pp0_iter6_reg;
        iscorner_2_i_s_reg_4916_pp0_iter8_reg <= iscorner_2_i_s_reg_4916_pp0_iter7_reg;
        or_cond4_reg_4595_pp0_iter2_reg <= or_cond4_reg_4595_pp0_iter1_reg;
        or_cond4_reg_4595_pp0_iter3_reg <= or_cond4_reg_4595_pp0_iter2_reg;
        or_cond4_reg_4595_pp0_iter4_reg <= or_cond4_reg_4595_pp0_iter3_reg;
        or_cond4_reg_4595_pp0_iter5_reg <= or_cond4_reg_4595_pp0_iter4_reg;
        or_cond4_reg_4595_pp0_iter6_reg <= or_cond4_reg_4595_pp0_iter5_reg;
        or_cond4_reg_4595_pp0_iter7_reg <= or_cond4_reg_4595_pp0_iter6_reg;
        or_cond4_reg_4595_pp0_iter8_reg <= or_cond4_reg_4595_pp0_iter7_reg;
        or_cond_reg_4533_pp0_iter2_reg <= or_cond_reg_4533_pp0_iter1_reg;
        or_cond_reg_4533_pp0_iter3_reg <= or_cond_reg_4533_pp0_iter2_reg;
        or_cond_reg_4533_pp0_iter4_reg <= or_cond_reg_4533_pp0_iter3_reg;
        or_cond_reg_4533_pp0_iter5_reg <= or_cond_reg_4533_pp0_iter4_reg;
        or_cond_reg_4533_pp0_iter6_reg <= or_cond_reg_4533_pp0_iter5_reg;
        or_cond_reg_4533_pp0_iter7_reg <= or_cond_reg_4533_pp0_iter6_reg;
        or_cond_reg_4533_pp0_iter8_reg <= or_cond_reg_4533_pp0_iter7_reg;
        ret_V_1_5_reg_4681_pp0_iter3_reg <= ret_V_1_5_reg_4681;
        ret_V_1_6_reg_4691_pp0_iter3_reg <= ret_V_1_6_reg_4691;
        ret_V_1_7_reg_4701_pp0_iter3_reg <= ret_V_1_7_reg_4701;
        ret_V_reg_4626_pp0_iter3_reg <= ret_V_reg_4626;
        tmp20_reg_4621_pp0_iter2_reg <= tmp20_reg_4621;
        tmp20_reg_4621_pp0_iter3_reg <= tmp20_reg_4621_pp0_iter2_reg;
        tmp20_reg_4621_pp0_iter4_reg <= tmp20_reg_4621_pp0_iter3_reg;
        tmp20_reg_4621_pp0_iter5_reg <= tmp20_reg_4621_pp0_iter4_reg;
        tmp20_reg_4621_pp0_iter6_reg <= tmp20_reg_4621_pp0_iter5_reg;
        tmp20_reg_4621_pp0_iter7_reg <= tmp20_reg_4621_pp0_iter6_reg;
        tmp20_reg_4621_pp0_iter8_reg <= tmp20_reg_4621_pp0_iter7_reg;
        tmp_115_2_reg_4606_pp0_iter2_reg <= tmp_115_2_reg_4606;
        tmp_115_2_reg_4606_pp0_iter3_reg <= tmp_115_2_reg_4606_pp0_iter2_reg;
        tmp_115_2_reg_4606_pp0_iter4_reg <= tmp_115_2_reg_4606_pp0_iter3_reg;
        tmp_115_2_reg_4606_pp0_iter5_reg <= tmp_115_2_reg_4606_pp0_iter4_reg;
        tmp_115_2_reg_4606_pp0_iter6_reg <= tmp_115_2_reg_4606_pp0_iter5_reg;
        tmp_115_2_reg_4606_pp0_iter7_reg <= tmp_115_2_reg_4606_pp0_iter6_reg;
        tmp_115_2_reg_4606_pp0_iter8_reg <= tmp_115_2_reg_4606_pp0_iter7_reg;
        tmp_13_reg_4611_pp0_iter2_reg <= tmp_13_reg_4611;
        tmp_13_reg_4611_pp0_iter3_reg <= tmp_13_reg_4611_pp0_iter2_reg;
        tmp_13_reg_4611_pp0_iter4_reg <= tmp_13_reg_4611_pp0_iter3_reg;
        tmp_13_reg_4611_pp0_iter5_reg <= tmp_13_reg_4611_pp0_iter4_reg;
        tmp_13_reg_4611_pp0_iter6_reg <= tmp_13_reg_4611_pp0_iter5_reg;
        tmp_13_reg_4611_pp0_iter7_reg <= tmp_13_reg_4611_pp0_iter6_reg;
        tmp_13_reg_4611_pp0_iter8_reg <= tmp_13_reg_4611_pp0_iter7_reg;
        tmp_14_reg_4616_pp0_iter2_reg <= tmp_14_reg_4616;
        tmp_14_reg_4616_pp0_iter3_reg <= tmp_14_reg_4616_pp0_iter2_reg;
        tmp_14_reg_4616_pp0_iter4_reg <= tmp_14_reg_4616_pp0_iter3_reg;
        tmp_14_reg_4616_pp0_iter5_reg <= tmp_14_reg_4616_pp0_iter4_reg;
        tmp_14_reg_4616_pp0_iter6_reg <= tmp_14_reg_4616_pp0_iter5_reg;
        tmp_14_reg_4616_pp0_iter7_reg <= tmp_14_reg_4616_pp0_iter6_reg;
        tmp_14_reg_4616_pp0_iter8_reg <= tmp_14_reg_4616_pp0_iter7_reg;
        tmp_8_reg_4586_pp0_iter2_reg <= tmp_8_reg_4586_pp0_iter1_reg;
        tmp_8_reg_4586_pp0_iter3_reg <= tmp_8_reg_4586_pp0_iter2_reg;
        tmp_8_reg_4586_pp0_iter4_reg <= tmp_8_reg_4586_pp0_iter3_reg;
        tmp_8_reg_4586_pp0_iter5_reg <= tmp_8_reg_4586_pp0_iter4_reg;
        tmp_8_reg_4586_pp0_iter6_reg <= tmp_8_reg_4586_pp0_iter5_reg;
        tmp_8_reg_4586_pp0_iter7_reg <= tmp_8_reg_4586_pp0_iter6_reg;
        tmp_8_reg_4586_pp0_iter8_reg <= tmp_8_reg_4586_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_0_V_0_fu_186 <= core_win_val_0_V_1_fu_182;
        core_win_val_0_V_1_fu_182 <= core_buf_val_0_V_q0;
        core_win_val_1_V_0_fu_178 <= core_win_val_1_V_1_fu_174;
        core_win_val_1_V_1_fu_174 <= core_buf_val_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_reg_4524 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_1_V_1_1_reg_4599 <= core_win_val_1_V_1_fu_174;
        tmp20_reg_4621 <= tmp20_fu_1840_p2;
        tmp_115_2_reg_4606 <= tmp_115_2_fu_1806_p2;
        tmp_13_reg_4611 <= tmp_13_fu_1812_p2;
        tmp_14_reg_4616 <= tmp_14_fu_1818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_reg_4524_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_2_V_0_fu_170 <= core_win_val_2_V_1_fu_166;
        core_win_val_2_V_1_fu_166 <= core_win_val_2_V_2_fu_4112_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (tmp_8_reg_4586_pp0_iter1_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_2_reg_4792 <= count_1_i_2_fu_3141_p3;
        not_or_cond11_reg_4828 <= not_or_cond11_fu_3191_p2;
        not_or_cond_reg_4787 <= not_or_cond_fu_2855_p2;
        or_cond18_reg_4822 <= or_cond18_fu_3179_p2;
        or_cond2_reg_4782 <= or_cond2_fu_2733_p2;
        or_cond5_reg_4706 <= or_cond5_fu_2643_p2;
        or_cond6_reg_4722 <= or_cond6_fu_2661_p2;
        or_cond7_reg_4737 <= or_cond7_fu_2679_p2;
        or_cond8_reg_4752 <= or_cond8_fu_2697_p2;
        or_cond9_reg_4767 <= or_cond9_fu_2715_p2;
        ret_V_1_1_reg_4641 <= ret_V_1_1_fu_2029_p2;
        ret_V_1_2_reg_4651 <= ret_V_1_2_fu_2117_p2;
        ret_V_1_3_reg_4661 <= ret_V_1_3_fu_2205_p2;
        ret_V_1_4_reg_4671 <= ret_V_1_4_fu_2293_p2;
        ret_V_1_5_reg_4681 <= ret_V_1_5_fu_2381_p2;
        ret_V_1_6_reg_4691 <= ret_V_1_6_fu_2469_p2;
        ret_V_1_7_reg_4701 <= ret_V_1_7_fu_2557_p2;
        ret_V_1_reg_4631 <= ret_V_1_fu_1941_p2;
        ret_V_2_reg_4646 <= ret_V_2_fu_2107_p2;
        ret_V_3_reg_4656 <= ret_V_3_fu_2195_p2;
        ret_V_4_reg_4666 <= ret_V_4_fu_2283_p2;
        ret_V_5_reg_4676 <= ret_V_5_fu_2371_p2;
        ret_V_6_reg_4686 <= ret_V_6_fu_2459_p2;
        ret_V_7_reg_4696 <= ret_V_7_fu_2547_p2;
        ret_V_reg_4626 <= ret_V_fu_1931_p2;
        ret_V_s_reg_4636 <= ret_V_s_fu_2019_p2;
        tmp10_reg_4839 <= tmp10_fu_3215_p2;
        tmp6_reg_4834 <= tmp6_fu_3209_p2;
        tmp_69_1_not_reg_4712 <= tmp_69_1_not_fu_2649_p2;
        tmp_69_2_not_reg_4727 <= tmp_69_2_not_fu_2667_p2;
        tmp_69_3_not_reg_4742 <= tmp_69_3_not_fu_2685_p2;
        tmp_69_3_reg_4798 <= tmp_69_3_fu_3149_p2;
        tmp_69_4_not_reg_4757 <= tmp_69_4_not_fu_2703_p2;
        tmp_69_4_reg_4810 <= tmp_69_4_fu_3161_p2;
        tmp_69_5_not_reg_4772 <= tmp_69_5_not_fu_2721_p2;
        tmp_71_11_reg_4804 <= tmp_71_11_fu_3155_p2;
        tmp_71_12_reg_4816 <= tmp_71_12_fu_3167_p2;
        tmp_71_1_reg_4717 <= tmp_71_1_fu_2655_p2;
        tmp_71_2_reg_4732 <= tmp_71_2_fu_2673_p2;
        tmp_71_3_reg_4747 <= tmp_71_3_fu_2691_p2;
        tmp_71_4_reg_4762 <= tmp_71_4_fu_2709_p2;
        tmp_71_5_reg_4777 <= tmp_71_5_fu_2727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_10_reg_4868 <= flag_d_assign_10_fu_3241_p1;
        flag_d_assign_11_reg_4880 <= flag_d_assign_11_fu_3251_p1;
        flag_d_assign_12_reg_4892 <= flag_d_assign_12_fu_3261_p1;
        flag_d_assign_1_reg_4850 <= flag_d_assign_1_fu_3226_p1;
        flag_d_assign_2_reg_4862 <= flag_d_assign_2_fu_3236_p1;
        flag_d_assign_3_reg_4874 <= flag_d_assign_3_fu_3246_p1;
        flag_d_assign_4_reg_4886 <= flag_d_assign_4_fu_3256_p1;
        flag_d_assign_5_reg_4898 <= flag_d_assign_5_fu_3266_p1;
        flag_d_assign_6_reg_4904 <= flag_d_assign_6_fu_3271_p1;
        flag_d_assign_7_reg_4910 <= flag_d_assign_7_fu_3276_p1;
        flag_d_assign_8_reg_4844 <= flag_d_assign_8_fu_3221_p1;
        flag_d_assign_9_reg_4856 <= flag_d_assign_9_fu_3231_p1;
        iscorner_2_i_s_reg_4916 <= iscorner_2_i_s_fu_3695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_13_reg_4926 <= flag_d_assign_13_fu_3798_p1;
        flag_d_assign_14_reg_4932 <= flag_d_assign_14_fu_3803_p1;
        flag_d_assign_15_reg_4938 <= flag_d_assign_15_fu_3808_p1;
        flag_d_assign_s_reg_4920 <= flag_d_assign_s_fu_3793_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_max2_11_reg_4959 <= grp_reg_int_s_fu_3786_ap_return;
        flag_d_max2_1_reg_4949 <= grp_reg_int_s_fu_3708_ap_return;
        flag_d_min2_11_reg_4954 <= grp_reg_int_s_fu_3779_ap_return;
        flag_d_min2_1_reg_4944 <= grp_reg_int_s_fu_3701_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_max4_1_reg_4969 <= grp_reg_int_s_fu_3852_ap_return;
        flag_d_max4_3_reg_4979 <= grp_reg_int_s_fu_3866_ap_return;
        flag_d_max4_7_reg_4989 <= grp_reg_int_s_fu_3896_ap_return;
        flag_d_max4_9_reg_4999 <= grp_reg_int_s_fu_3910_ap_return;
        flag_d_min4_1_reg_4964 <= grp_reg_int_s_fu_3845_ap_return;
        flag_d_min4_3_reg_4974 <= grp_reg_int_s_fu_3859_ap_return;
        flag_d_min4_7_reg_4984 <= grp_reg_int_s_fu_3889_ap_return;
        flag_d_min4_9_reg_4994 <= grp_reg_int_s_fu_3903_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_4500 <= i_V_fu_1321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_4519 <= icmp_fu_1361_p2;
        or_cond1_reg_4510 <= or_cond1_fu_1339_p2;
        tmp_2_reg_4514 <= tmp_2_fu_1345_p2;
        tmp_s_reg_4505 <= tmp_s_fu_1327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_fu_1393_p2 == 1'd1) & (exitcond4_fu_1367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_addr_reg_4538 <= tmp_5_fu_1398_p1;
        k_buf_val_1_V_addr_reg_4544 <= tmp_5_fu_1398_p1;
        k_buf_val_2_V_addr_reg_4550 <= tmp_5_fu_1398_p1;
        k_buf_val_3_V_addr_reg_4556 <= tmp_5_fu_1398_p1;
        k_buf_val_4_V_addr_reg_4562 <= tmp_5_fu_1398_p1;
        k_buf_val_5_V_addr_reg_4568 <= tmp_5_fu_1398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_reg_4510 == 1'd1) & (exitcond4_fu_1367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_4586 <= tmp_8_fu_1420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_V_2_1_fu_194 <= win_val_0_V_3_fu_198;
        win_val_0_V_2_fu_190 <= win_val_0_V_2_1_fu_194;
        win_val_0_V_3_fu_198 <= win_val_0_V_4_fu_202;
        win_val_0_V_4_fu_202 <= win_val_0_V_5_fu_206;
        win_val_0_V_5_fu_206 <= k_buf_val_0_V_q0;
        win_val_1_V_1_1_fu_214 <= win_val_1_V_2_fu_218;
        win_val_1_V_1_fu_210 <= win_val_1_V_1_1_fu_214;
        win_val_1_V_2_fu_218 <= win_val_1_V_3_fu_222;
        win_val_1_V_3_fu_222 <= win_val_1_V_4_fu_226;
        win_val_1_V_4_fu_226 <= win_val_1_V_5_fu_230;
        win_val_1_V_5_fu_230 <= k_buf_val_1_V_q0;
        win_val_2_V_0_1_fu_238 <= win_val_2_V_1_fu_242;
        win_val_2_V_0_fu_234 <= win_val_2_V_0_1_fu_238;
        win_val_2_V_1_fu_242 <= win_val_2_V_2_fu_246;
        win_val_2_V_2_fu_246 <= win_val_2_V_3_fu_250;
        win_val_2_V_3_fu_250 <= win_val_2_V_4_fu_254;
        win_val_2_V_4_fu_254 <= win_val_2_V_5_fu_258;
        win_val_2_V_5_fu_258 <= k_buf_val_2_V_q0;
        win_val_3_V_0_1_fu_266 <= win_val_3_V_1_fu_270;
        win_val_3_V_0_fu_262 <= win_val_3_V_0_1_fu_266;
        win_val_3_V_1_fu_270 <= win_val_3_V_2_fu_274;
        win_val_3_V_2_fu_274 <= win_val_3_V_3_fu_278;
        win_val_3_V_3_fu_278 <= win_val_3_V_4_fu_282;
        win_val_3_V_4_fu_282 <= win_val_3_V_5_fu_286;
        win_val_3_V_5_fu_286 <= k_buf_val_3_V_q0;
        win_val_4_V_0_1_fu_294 <= win_val_4_V_1_fu_298;
        win_val_4_V_0_fu_290 <= win_val_4_V_0_1_fu_294;
        win_val_4_V_1_fu_298 <= win_val_4_V_2_fu_302;
        win_val_4_V_2_fu_302 <= win_val_4_V_3_fu_306;
        win_val_4_V_3_fu_306 <= win_val_4_V_4_fu_310;
        win_val_4_V_4_fu_310 <= win_val_4_V_5_fu_314;
        win_val_4_V_5_fu_314 <= k_buf_val_4_V_q0;
        win_val_5_V_1_1_fu_322 <= win_val_5_V_2_fu_326;
        win_val_5_V_1_fu_318 <= win_val_5_V_1_1_fu_322;
        win_val_5_V_2_fu_326 <= win_val_5_V_3_fu_330;
        win_val_5_V_3_fu_330 <= win_val_5_V_4_fu_334;
        win_val_5_V_4_fu_334 <= win_val_5_V_5_fu_338;
        win_val_5_V_5_fu_338 <= k_buf_val_5_V_q0;
        win_val_6_V_2_1_fu_346 <= win_val_6_V_3_fu_350;
        win_val_6_V_2_fu_342 <= win_val_6_V_2_1_fu_346;
        win_val_6_V_3_fu_350 <= win_val_6_V_4_fu_354;
        win_val_6_V_4_fu_354 <= win_val_6_V_5_fu_358;
        win_val_6_V_5_fu_358 <= p_src_data_stream_V_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_fu_1315_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter8_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter8_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_mux_core_1_phi_fu_568_p8 = phitmp_fu_4099_p2;
    end else begin
        ap_phi_mux_core_1_phi_fu_568_p8 = ap_phi_reg_pp0_iter9_core_1_reg_564;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce0 = 1'b1;
    end else begin
        core_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce1 = 1'b1;
    end else begin
        core_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_we1 = 1'b1;
    end else begin
        core_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce0 = 1'b1;
    end else begin
        core_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce1 = 1'b1;
    end else begin
        core_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_we1 = 1'b1;
    end else begin
        core_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp562))) begin
        grp_reg_int_s_fu_3701_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3701_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp564))) begin
        grp_reg_int_s_fu_3708_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3708_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp566))) begin
        grp_reg_int_s_fu_3715_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3715_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp568))) begin
        grp_reg_int_s_fu_3723_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3723_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp570))) begin
        grp_reg_int_s_fu_3731_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3731_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp572))) begin
        grp_reg_int_s_fu_3739_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3739_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp574))) begin
        grp_reg_int_s_fu_3747_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3747_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp576))) begin
        grp_reg_int_s_fu_3755_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3755_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp578))) begin
        grp_reg_int_s_fu_3763_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3763_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp580))) begin
        grp_reg_int_s_fu_3771_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3771_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp582))) begin
        grp_reg_int_s_fu_3779_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3779_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp584))) begin
        grp_reg_int_s_fu_3786_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3786_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp602))) begin
        grp_reg_int_s_fu_3813_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3813_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp604))) begin
        grp_reg_int_s_fu_3821_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3821_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp606))) begin
        grp_reg_int_s_fu_3829_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3829_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp608))) begin
        grp_reg_int_s_fu_3837_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3837_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp610))) begin
        grp_reg_int_s_fu_3845_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3845_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp612))) begin
        grp_reg_int_s_fu_3852_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3852_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp614))) begin
        grp_reg_int_s_fu_3859_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3859_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp616))) begin
        grp_reg_int_s_fu_3866_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3866_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp618))) begin
        grp_reg_int_s_fu_3873_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3873_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp620))) begin
        grp_reg_int_s_fu_3881_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3881_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp622))) begin
        grp_reg_int_s_fu_3889_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3889_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp624))) begin
        grp_reg_int_s_fu_3896_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3896_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp626))) begin
        grp_reg_int_s_fu_3903_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3903_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp628))) begin
        grp_reg_int_s_fu_3910_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3910_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp644))) begin
        grp_reg_int_s_fu_3917_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3917_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp646))) begin
        grp_reg_int_s_fu_3925_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3925_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp648))) begin
        grp_reg_int_s_fu_3933_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3933_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp650))) begin
        grp_reg_int_s_fu_3941_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3941_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp652))) begin
        grp_reg_int_s_fu_3949_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3949_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp654))) begin
        grp_reg_int_s_fu_3957_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3957_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp656))) begin
        grp_reg_int_s_fu_3965_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3965_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp658))) begin
        grp_reg_int_s_fu_3973_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3973_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp660))) begin
        grp_reg_int_s_fu_3981_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3981_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp662) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3989_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3989_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp664) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_3997_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3997_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp666) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4005_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4005_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp680) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4013_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4013_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp682) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4021_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4021_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp684) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4029_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4029_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp686) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4037_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4037_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp688) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4045_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4045_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp690) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4053_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4053_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp723) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4061_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4061_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp724) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4068_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4068_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp725) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4075_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4075_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp726) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_4082_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4082_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_fu_1315_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce0 = 1'b1;
    end else begin
        k_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce1 = 1'b1;
    end else begin
        k_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_we1 = 1'b1;
    end else begin
        k_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce0 = 1'b1;
    end else begin
        k_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce1 = 1'b1;
    end else begin
        k_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_we1 = 1'b1;
    end else begin
        k_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce0 = 1'b1;
    end else begin
        k_buf_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce1 = 1'b1;
    end else begin
        k_buf_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_we1 = 1'b1;
    end else begin
        k_buf_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce0 = 1'b1;
    end else begin
        k_buf_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce1 = 1'b1;
    end else begin
        k_buf_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_we1 = 1'b1;
    end else begin
        k_buf_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce0 = 1'b1;
    end else begin
        k_buf_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce1 = 1'b1;
    end else begin
        k_buf_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_we1 = 1'b1;
    end else begin
        k_buf_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce0 = 1'b1;
    end else begin
        k_buf_val_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce1 = 1'b1;
    end else begin
        k_buf_val_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_we1 = 1'b1;
    end else begin
        k_buf_val_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        p_mask_data_stream_V_blk_n = p_mask_data_stream_V_full_n;
    end else begin
        p_mask_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_mask_data_stream_V_write = 1'b1;
    end else begin
        p_mask_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op181_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_fu_1315_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp562 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp564 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp566 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp568 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp570 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp572 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp574 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp576 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp578 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp580 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp582 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp584 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp602 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp604 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp606 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp608 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp610 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp612 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp614 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp616 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp618 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp620 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp622 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp624 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp626 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp628 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp644 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp646 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp648 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp650 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp652 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp654 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp656 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp658 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp660 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp662 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp664 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp666 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp680 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp682 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp684 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp686 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp688 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp690 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp723 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp724 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp725 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp726 = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call1 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call11 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call13 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call15 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call17 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call19 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call21 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call23 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call25 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call27 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call29 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call3 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call31 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call33 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call35 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call37 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call39 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call41 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call43 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call45 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call47 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call49 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call5 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call51 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call53 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call55 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call57 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call59 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call61 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call63 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call65 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call67 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call69 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call7 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call71 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call73 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call75 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call77 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call79 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call81 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call83 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call85 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call87 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call89 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call9 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call91 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call93 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call95 = ((or_cond4_reg_4595_pp0_iter8_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call11 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call13 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call15 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call17 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call19 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call21 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call23 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call25 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call27 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call29 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call3 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call31 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call33 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call35 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call37 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call39 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call41 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call43 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call45 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call47 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call49 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call5 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call51 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call53 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call55 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call57 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call59 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call61 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call63 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call65 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call67 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call69 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call7 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call71 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call73 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call75 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call77 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call79 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call81 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call83 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call85 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call87 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call89 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call9 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call91 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call93 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call95 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op181_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2362 = ((or_cond1_reg_4510 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd0) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_core_1_reg_564 = 'bx;

always @ (*) begin
    ap_predicate_op181_read_state4 = ((or_cond_reg_4533 == 1'd1) & (exitcond4_reg_4524 == 1'd0));
end

always @ (*) begin
    ap_predicate_op562_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op564_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op566_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op568_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op570_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op572_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op574_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op576_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op578_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op580_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op582_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op584_call_state6 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_fu_3695_p2 == 1'd1) & (tmp_8_reg_4586_pp0_iter2_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op602_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op604_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op606_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op608_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op610_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op612_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op614_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op616_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op618_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op620_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op622_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op624_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op626_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op628_call_state7 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916 == 1'd1) & (tmp_8_reg_4586_pp0_iter3_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op644_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op646_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op648_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op650_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op652_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op654_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op656_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op658_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op660_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op662_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op664_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op666_call_state8 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter4_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter4_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op680_call_state9 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op682_call_state9 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op684_call_state9 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op686_call_state9 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op688_call_state9 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op690_call_state9 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter5_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter5_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op723_call_state10 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter6_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter6_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op724_call_state10 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter6_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter6_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op725_call_state10 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter6_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter6_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op726_call_state10 = ((or_cond1_reg_4510 == 1'd1) & (iscorner_2_i_s_reg_4916_pp0_iter6_reg == 1'd1) & (tmp_8_reg_4586_pp0_iter6_reg == 1'd1) & (exitcond4_reg_4524_pp0_iter6_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign core_buf_val_0_V_address0 = tmp_6_fu_1408_p1;

assign core_buf_val_1_V_address0 = tmp_6_fu_1408_p1;

assign core_win_val_2_V_2_fu_4112_p3 = ((or_cond_reg_4533_pp0_iter8_reg[0:0] === 1'b1) ? ap_phi_mux_core_1_phi_fu_568_p8 : 16'd0);

assign count_1_fu_3105_p2 = (count_1_i_1_fu_3079_p3 + 4'd1);

assign count_1_i_0_op_op_fu_2757_p3 = ((or_cond5_fu_2643_p2[0:0] === 1'b1) ? 4'd8 : 4'd9);

assign count_1_i_10_fu_3416_p3 = ((or_cond5_reg_4706[0:0] === 1'b1) ? 5'd2 : phitmp6_fu_3399_p2);

assign count_1_i_11_fu_3445_p3 = ((or_cond6_reg_4722[0:0] === 1'b1) ? 5'd1 : count_1_i_10_fu_3416_p3);

assign count_1_i_12_fu_3486_p3 = ((or_cond7_reg_4737[0:0] === 1'b1) ? 5'd2 : phitmp7_fu_3464_p2);

assign count_1_i_13_fu_3515_p3 = ((or_cond8_reg_4752[0:0] === 1'b1) ? 5'd1 : count_1_i_12_fu_3486_p3);

assign count_1_i_14_fu_3556_p3 = ((or_cond9_reg_4767[0:0] === 1'b1) ? 5'd2 : phitmp8_fu_3534_p2);

assign count_1_i_15_fu_3585_p3 = ((or_cond2_reg_4782[0:0] === 1'b1) ? 5'd1 : count_1_i_14_fu_3556_p3);

assign count_1_i_1_fu_3079_p3 = ((or_cond14_fu_3049_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_s_fu_3029_p3);

assign count_1_i_2_fu_3141_p3 = ((or_cond15_fu_3099_p2[0:0] === 1'b1) ? 4'd2 : phitmp4_fu_3117_p2);

assign count_1_i_2_op_op_fu_2779_p3 = ((tmp_24_fu_2773_p2[0:0] === 1'b1) ? phitmp42_op_op_cast_s_fu_2765_p3 : count_1_i_0_op_op_fu_2757_p3);

assign count_1_i_3_cast_fu_3313_p1 = count_1_i_3_fu_3306_p3;

assign count_1_i_3_fu_3306_p3 = ((or_cond16_fu_3281_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_2_reg_4792);

assign count_1_i_4_fu_3355_p3 = ((or_cond17_fu_3317_p2[0:0] === 1'b1) ? 5'd2 : phitmp5_fu_3333_p2);

assign count_1_i_4_op_fu_2801_p3 = ((tmp_25_fu_2795_p2[0:0] === 1'b1) ? phitmp41_op_cast_cas_fu_2787_p3 : count_1_i_2_op_op_fu_2779_p3);

assign count_1_i_5_fu_3380_p3 = ((or_cond18_reg_4822[0:0] === 1'b1) ? 5'd1 : count_1_i_4_fu_3355_p3);

assign count_1_i_6_fu_2823_p3 = ((tmp_26_fu_2817_p2[0:0] === 1'b1) ? phitmp1_cast_cast_ca_fu_2809_p3 : count_1_i_4_op_fu_2801_p3);

assign count_1_i_7_fu_2867_p3 = ((or_cond10_fu_2843_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_6_fu_2823_p3);

assign count_1_i_8_fu_2917_p3 = ((or_cond11_fu_2881_p2[0:0] === 1'b1) ? 4'd2 : phitmp2_fu_2899_p2);

assign count_1_i_9_fu_2967_p3 = ((or_cond12_fu_2937_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_8_fu_2917_p3);

assign count_1_i_s_fu_3029_p3 = ((or_cond13_fu_2987_p2[0:0] === 1'b1) ? 4'd2 : phitmp3_fu_3005_p2);

assign count_2_fu_3321_p2 = (count_1_i_3_cast_fu_3313_p1 + 5'd1);

assign count_3_fu_3387_p2 = (count_1_i_5_fu_3380_p3 + 5'd1);

assign count_4_fu_3452_p2 = (count_1_i_11_fu_3445_p3 + 5'd1);

assign count_5_fu_3522_p2 = (count_1_i_13_fu_3515_p3 + 5'd1);

assign count_6_fu_3592_p2 = (count_1_i_15_fu_3585_p3 + 5'd1);

assign count_8_fu_2887_p2 = (count_1_i_7_fu_2867_p3 + 4'd1);

assign count_s_fu_2993_p2 = (count_1_i_9_fu_2967_p3 + 4'd1);

assign exitcond3_fu_1315_p2 = ((t_V_reg_542 == 10'd772) ? 1'b1 : 1'b0);

assign exitcond4_fu_1367_p2 = ((t_V_3_reg_553 == 11'd1028) ? 1'b1 : 1'b0);

assign flag_d_assign_10_fu_3241_p1 = $signed(ret_V_1_2_reg_4651);

assign flag_d_assign_11_fu_3251_p1 = $signed(ret_V_1_3_reg_4661);

assign flag_d_assign_12_fu_3261_p1 = $signed(ret_V_1_4_reg_4671);

assign flag_d_assign_13_fu_3798_p1 = $signed(ret_V_1_5_reg_4681_pp0_iter3_reg);

assign flag_d_assign_14_fu_3803_p1 = $signed(ret_V_1_6_reg_4691_pp0_iter3_reg);

assign flag_d_assign_15_fu_3808_p1 = $signed(ret_V_1_7_reg_4701_pp0_iter3_reg);

assign flag_d_assign_1_fu_3226_p1 = $signed(ret_V_s_reg_4636);

assign flag_d_assign_2_fu_3236_p1 = $signed(ret_V_2_reg_4646);

assign flag_d_assign_3_fu_3246_p1 = $signed(ret_V_3_reg_4656);

assign flag_d_assign_4_fu_3256_p1 = $signed(ret_V_4_reg_4666);

assign flag_d_assign_5_fu_3266_p1 = $signed(ret_V_5_reg_4676);

assign flag_d_assign_6_fu_3271_p1 = $signed(ret_V_6_reg_4686);

assign flag_d_assign_7_fu_3276_p1 = $signed(ret_V_7_reg_4696);

assign flag_d_assign_8_fu_3221_p1 = $signed(ret_V_1_reg_4631);

assign flag_d_assign_9_fu_3231_p1 = $signed(ret_V_1_1_reg_4641);

assign flag_d_assign_s_fu_3793_p1 = $signed(ret_V_reg_4626_pp0_iter3_reg);

assign flag_val_V_assign_lo_10_fu_2447_p3 = ((tmp_44_fu_2441_p2[0:0] === 1'b1) ? phitmp1_i_i_5_fu_2433_p3 : 2'd0);

assign flag_val_V_assign_lo_11_fu_2501_p3 = ((tmp_45_fu_2495_p2[0:0] === 1'b1) ? phitmp_i_i_6_fu_2487_p3 : 2'd0);

assign flag_val_V_assign_lo_12_fu_2535_p3 = ((tmp_46_fu_2529_p2[0:0] === 1'b1) ? phitmp1_i_i_6_fu_2521_p3 : 2'd0);

assign flag_val_V_assign_lo_13_fu_2589_p3 = ((tmp_47_fu_2583_p2[0:0] === 1'b1) ? phitmp_i_i_7_fu_2575_p3 : 2'd0);

assign flag_val_V_assign_lo_14_fu_2623_p3 = ((tmp_48_fu_2617_p2[0:0] === 1'b1) ? phitmp1_i_i_7_fu_2609_p3 : 2'd0);

assign flag_val_V_assign_lo_15_fu_2413_p3 = ((tmp_43_fu_2407_p2[0:0] === 1'b1) ? phitmp_i_i_5_fu_2399_p3 : 2'd0);

assign flag_val_V_assign_lo_1_fu_2007_p3 = ((tmp_20_fu_2001_p2[0:0] === 1'b1) ? phitmp1_i_i_fu_1993_p3 : 2'd0);

assign flag_val_V_assign_lo_2_fu_2061_p3 = ((tmp_21_fu_2055_p2[0:0] === 1'b1) ? phitmp_i_i_1_fu_2047_p3 : 2'd0);

assign flag_val_V_assign_lo_3_fu_2095_p3 = ((tmp_22_fu_2089_p2[0:0] === 1'b1) ? phitmp1_i_i_1_fu_2081_p3 : 2'd0);

assign flag_val_V_assign_lo_4_fu_2149_p3 = ((tmp_37_fu_2143_p2[0:0] === 1'b1) ? phitmp_i_i_2_fu_2135_p3 : 2'd0);

assign flag_val_V_assign_lo_5_fu_2183_p3 = ((tmp_38_fu_2177_p2[0:0] === 1'b1) ? phitmp1_i_i_2_fu_2169_p3 : 2'd0);

assign flag_val_V_assign_lo_6_fu_2237_p3 = ((tmp_39_fu_2231_p2[0:0] === 1'b1) ? phitmp_i_i_3_fu_2223_p3 : 2'd0);

assign flag_val_V_assign_lo_7_fu_2271_p3 = ((tmp_40_fu_2265_p2[0:0] === 1'b1) ? phitmp1_i_i_3_fu_2257_p3 : 2'd0);

assign flag_val_V_assign_lo_8_fu_2325_p3 = ((tmp_41_fu_2319_p2[0:0] === 1'b1) ? phitmp_i_i_4_fu_2311_p3 : 2'd0);

assign flag_val_V_assign_lo_9_fu_2359_p3 = ((tmp_42_fu_2353_p2[0:0] === 1'b1) ? phitmp1_i_i_4_fu_2345_p3 : 2'd0);

assign flag_val_V_assign_lo_fu_1973_p3 = ((tmp_17_fu_1967_p2[0:0] === 1'b1) ? phitmp_i_i_fu_1959_p3 : 2'd0);

assign i_V_fu_1321_p2 = (t_V_reg_542 + 10'd1);

assign icmp1_fu_1442_p2 = ((tmp_50_fu_1432_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1361_p2 = ((tmp_28_fu_1351_p4 == 8'd0) ? 1'b1 : 1'b0);

assign iscorner_2_i_7_fu_2861_p2 = (tmp_73_7_fu_2849_p2 & not_or_cond_fu_2855_p2);

assign iscorner_2_i_s_fu_3695_p2 = (tmp5_fu_3642_p2 | tmp12_fu_3689_p2);

assign j_V_fu_1373_p2 = (t_V_3_reg_553 + 11'd1);

assign k_buf_val_0_V_address0 = tmp_5_fu_1398_p1;

assign k_buf_val_1_V_address0 = tmp_5_fu_1398_p1;

assign k_buf_val_2_V_address0 = tmp_5_fu_1398_p1;

assign k_buf_val_3_V_address0 = tmp_5_fu_1398_p1;

assign k_buf_val_4_V_address0 = tmp_5_fu_1398_p1;

assign k_buf_val_5_V_address0 = tmp_5_fu_1398_p1;

assign lhs_V_fu_1923_p1 = win_val_3_V_2_fu_274;

assign not_or_cond10_demorg_fu_3569_p2 = (tmp_71_5_reg_4777 | tmp_69_5_not_reg_4772);

assign not_or_cond10_fu_3573_p2 = (not_or_cond10_demorg_fu_3569_p2 ^ 1'd1);

assign not_or_cond11_demorg_fu_3185_p2 = (tmp_71_6_fu_2745_p2 | tmp_69_6_not_fu_2739_p2);

assign not_or_cond11_fu_3191_p2 = (not_or_cond11_demorg_fu_3185_p2 ^ 1'd1);

assign not_or_cond12_demorg_fu_3123_p2 = (tmp_71_10_fu_3093_p2 | tmp_69_2_fu_3087_p2);

assign not_or_cond12_fu_3129_p2 = (not_or_cond12_demorg_fu_3123_p2 ^ 1'd1);

assign not_or_cond13_demorg_fu_3290_p2 = (tmp_71_11_reg_4804 | tmp_69_3_reg_4798);

assign not_or_cond13_fu_3294_p2 = (not_or_cond13_demorg_fu_3290_p2 ^ 1'd1);

assign not_or_cond14_demorg_fu_3339_p2 = (tmp_71_12_reg_4816 | tmp_69_4_reg_4810);

assign not_or_cond14_fu_3343_p2 = (not_or_cond14_demorg_fu_3339_p2 ^ 1'd1);

assign not_or_cond15_fu_3369_p2 = (or_cond18_reg_4822 ^ 1'd1);

assign not_or_cond1_fu_2905_p2 = (or_cond11_fu_2881_p2 ^ 1'd1);

assign not_or_cond2_demorga_fu_2949_p2 = (tmp_71_9_fu_2931_p2 | tmp_69_9_fu_2925_p2);

assign not_or_cond2_fu_2955_p2 = (not_or_cond2_demorga_fu_2949_p2 ^ 1'd1);

assign not_or_cond3_demorga_fu_3011_p2 = (tmp_71_s_fu_2981_p2 | tmp_69_s_fu_2975_p2);

assign not_or_cond3_fu_3017_p2 = (not_or_cond3_demorga_fu_3011_p2 ^ 1'd1);

assign not_or_cond4_demorga_fu_3061_p2 = (tmp_71_8_fu_3043_p2 | tmp_69_1_fu_3037_p2);

assign not_or_cond4_fu_3067_p2 = (not_or_cond4_demorga_fu_3061_p2 ^ 1'd1);

assign not_or_cond5_fu_3405_p2 = (or_cond5_reg_4706 ^ 1'd1);

assign not_or_cond6_demorga_fu_3429_p2 = (tmp_71_1_reg_4717 | tmp_69_1_not_reg_4712);

assign not_or_cond6_fu_3433_p2 = (not_or_cond6_demorga_fu_3429_p2 ^ 1'd1);

assign not_or_cond7_demorga_fu_3470_p2 = (tmp_71_2_reg_4732 | tmp_69_2_not_reg_4727);

assign not_or_cond7_fu_3474_p2 = (not_or_cond7_demorga_fu_3470_p2 ^ 1'd1);

assign not_or_cond8_demorga_fu_3499_p2 = (tmp_71_3_reg_4747 | tmp_69_3_not_reg_4742);

assign not_or_cond8_fu_3503_p2 = (not_or_cond8_demorga_fu_3499_p2 ^ 1'd1);

assign not_or_cond9_demorga_fu_3540_p2 = (tmp_71_4_reg_4762 | tmp_69_4_not_reg_4757);

assign not_or_cond9_fu_3544_p2 = (not_or_cond9_demorga_fu_3540_p2 ^ 1'd1);

assign not_or_cond_fu_2855_p2 = (or_cond10_fu_2843_p2 ^ 1'd1);

assign or_cond10_fu_2843_p2 = (tmp_71_7_fu_2837_p2 | tmp_69_7_not_fu_2831_p2);

assign or_cond11_fu_2881_p2 = (tmp_71_7_fu_2837_p2 | tmp_69_8_fu_2875_p2);

assign or_cond12_fu_2937_p2 = (tmp_71_9_fu_2931_p2 | tmp_69_9_fu_2925_p2);

assign or_cond13_fu_2987_p2 = (tmp_71_s_fu_2981_p2 | tmp_69_s_fu_2975_p2);

assign or_cond14_fu_3049_p2 = (tmp_71_8_fu_3043_p2 | tmp_69_1_fu_3037_p2);

assign or_cond15_fu_3099_p2 = (tmp_71_10_fu_3093_p2 | tmp_69_2_fu_3087_p2);

assign or_cond16_fu_3281_p2 = (tmp_71_11_reg_4804 | tmp_69_3_reg_4798);

assign or_cond17_fu_3317_p2 = (tmp_71_12_reg_4816 | tmp_69_4_reg_4810);

assign or_cond18_fu_3179_p2 = (tmp_69_5_fu_3173_p2 | tmp_23_fu_2637_p2);

assign or_cond1_fu_1339_p2 = (tmp_s_fu_1327_p2 & tmp_1_fu_1333_p2);

assign or_cond2_fu_2733_p2 = (tmp_71_5_fu_2727_p2 | tmp_69_5_not_fu_2721_p2);

assign or_cond3_fu_2751_p2 = (tmp_71_6_fu_2745_p2 | tmp_69_6_not_fu_2739_p2);

assign or_cond4_fu_1448_p2 = (icmp_reg_4519 | icmp1_fu_1442_p2);

assign or_cond5_fu_2643_p2 = (tmp_69_0_not_fu_2631_p2 | tmp_23_fu_2637_p2);

assign or_cond6_fu_2661_p2 = (tmp_71_1_fu_2655_p2 | tmp_69_1_not_fu_2649_p2);

assign or_cond7_fu_2679_p2 = (tmp_71_2_fu_2673_p2 | tmp_69_2_not_fu_2667_p2);

assign or_cond8_fu_2697_p2 = (tmp_71_3_fu_2691_p2 | tmp_69_3_not_fu_2685_p2);

assign or_cond9_fu_2715_p2 = (tmp_71_4_fu_2709_p2 | tmp_69_4_not_fu_2703_p2);

assign or_cond_fu_1393_p2 = (tmp_s_reg_4505 & rev_fu_1387_p2);

assign p_iscorner_0_i_10_fu_3480_p2 = (tmp_73_11_fu_3458_p2 & not_or_cond7_fu_3474_p2);

assign p_iscorner_0_i_11_fu_3509_p2 = (tmp_73_12_fu_3493_p2 & not_or_cond8_fu_3503_p2);

assign p_iscorner_0_i_12_fu_3550_p2 = (tmp_73_13_fu_3528_p2 & not_or_cond9_fu_3544_p2);

assign p_iscorner_0_i_13_fu_3579_p2 = (tmp_73_14_fu_3563_p2 & not_or_cond10_fu_3573_p2);

assign p_iscorner_0_i_14_fu_3610_p2 = (tmp_73_15_fu_3598_p2 & not_or_cond11_reg_4828);

assign p_iscorner_0_i_15_fu_3625_p2 = (tmp_73_16_fu_3615_p2 & tmp4_fu_3621_p2);

assign p_iscorner_0_i_1_fu_3073_p2 = (tmp_73_1_fu_3055_p2 & not_or_cond4_fu_3067_p2);

assign p_iscorner_0_i_2_fu_3135_p2 = (tmp_73_2_fu_3111_p2 & not_or_cond12_fu_3129_p2);

assign p_iscorner_0_i_3_fu_3300_p2 = (tmp_73_3_fu_3285_p2 & not_or_cond13_fu_3294_p2);

assign p_iscorner_0_i_4_fu_3349_p2 = (tmp_73_4_fu_3327_p2 & not_or_cond14_fu_3343_p2);

assign p_iscorner_0_i_5_fu_3374_p2 = (tmp_73_5_fu_3363_p2 & not_or_cond15_fu_3369_p2);

assign p_iscorner_0_i_6_fu_3410_p2 = (tmp_73_6_fu_3393_p2 & not_or_cond5_fu_3405_p2);

assign p_iscorner_0_i_7_fu_3439_p2 = (tmp_73_10_fu_3423_p2 & not_or_cond6_fu_3433_p2);

assign p_iscorner_0_i_8_fu_2911_p2 = (tmp_73_8_fu_2893_p2 & not_or_cond1_fu_2905_p2);

assign p_iscorner_0_i_9_fu_2961_p2 = (tmp_73_9_fu_2943_p2 & not_or_cond2_fu_2955_p2);

assign p_iscorner_0_i_s_fu_3023_p2 = (tmp_73_s_fu_2999_p2 & not_or_cond3_fu_3017_p2);

assign p_mask_data_stream_V_din = ((tmp_36_fu_4162_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign phitmp1_cast_cast_ca_fu_2809_p3 = ((or_cond3_fu_2751_p2[0:0] === 1'b1) ? 4'd2 : 4'd3);

assign phitmp1_i_i_1_fu_2081_p3 = ((tmp_70_1_fu_2069_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_2_fu_2169_p3 = ((tmp_70_2_fu_2157_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_3_fu_2257_p3 = ((tmp_70_3_fu_2245_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_4_fu_2345_p3 = ((tmp_70_4_fu_2333_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_5_fu_2433_p3 = ((tmp_70_5_fu_2421_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_6_fu_2521_p3 = ((tmp_70_6_fu_2509_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_7_fu_2609_p3 = ((tmp_70_7_fu_2597_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_fu_1993_p3 = ((tmp_18_fu_1981_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp2_fu_2899_p2 = (count_1_i_7_fu_2867_p3 + 4'd2);

assign phitmp3_fu_3005_p2 = (count_1_i_9_fu_2967_p3 + 4'd2);

assign phitmp41_op_cast_cas_fu_2787_p3 = ((or_cond9_fu_2715_p2[0:0] === 1'b1) ? 4'd4 : 4'd5);

assign phitmp42_op_op_cast_s_fu_2765_p3 = ((or_cond7_fu_2679_p2[0:0] === 1'b1) ? 4'd6 : 4'd7);

assign phitmp4_fu_3117_p2 = (count_1_i_1_fu_3079_p3 + 4'd2);

assign phitmp5_fu_3333_p2 = (count_1_i_3_cast_fu_3313_p1 + 5'd2);

assign phitmp6_fu_3399_p2 = (count_1_i_5_fu_3380_p3 + 5'd2);

assign phitmp7_fu_3464_p2 = (count_1_i_11_fu_3445_p3 + 5'd2);

assign phitmp8_fu_3534_p2 = (count_1_i_13_fu_3515_p3 + 5'd2);

assign phitmp9_fu_3604_p2 = (count_1_i_15_fu_3585_p3 + 5'd2);

assign phitmp_fu_4099_p2 = ($signed(16'd65535) + $signed(tmp_49_fu_4095_p1));

assign phitmp_i_i_1_fu_2047_p3 = ((tmp_64_1_fu_2035_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_2_fu_2135_p3 = ((tmp_64_2_fu_2123_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_3_fu_2223_p3 = ((tmp_64_3_fu_2211_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_4_fu_2311_p3 = ((tmp_64_4_fu_2299_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_5_fu_2399_p3 = ((tmp_64_5_fu_2387_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_6_fu_2487_p3 = ((tmp_64_6_fu_2475_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_7_fu_2575_p3 = ((tmp_64_7_fu_2563_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_fu_1959_p3 = ((tmp_15_fu_1947_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign ret_V_1_1_fu_2029_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_1_fu_2025_p1);

assign ret_V_1_2_fu_2117_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_2_fu_2113_p1);

assign ret_V_1_3_fu_2205_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_3_fu_2201_p1);

assign ret_V_1_4_fu_2293_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_4_fu_2289_p1);

assign ret_V_1_5_fu_2381_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_5_fu_2377_p1);

assign ret_V_1_6_fu_2469_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_6_fu_2465_p1);

assign ret_V_1_7_fu_2557_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_7_fu_2553_p1);

assign ret_V_1_fu_1941_p2 = (lhs_V_fu_1923_p1 - rhs_V_1_fu_1937_p1);

assign ret_V_2_fu_2107_p2 = (lhs_V_fu_1923_p1 - rhs_V_2_fu_2103_p1);

assign ret_V_3_fu_2195_p2 = (lhs_V_fu_1923_p1 - rhs_V_3_fu_2191_p1);

assign ret_V_4_fu_2283_p2 = (lhs_V_fu_1923_p1 - rhs_V_4_fu_2279_p1);

assign ret_V_5_fu_2371_p2 = (lhs_V_fu_1923_p1 - rhs_V_5_fu_2367_p1);

assign ret_V_6_fu_2459_p2 = (lhs_V_fu_1923_p1 - rhs_V_6_fu_2455_p1);

assign ret_V_7_fu_2547_p2 = (lhs_V_fu_1923_p1 - rhs_V_7_fu_2543_p1);

assign ret_V_fu_1931_p2 = (lhs_V_fu_1923_p1 - rhs_V_fu_1927_p1);

assign ret_V_s_fu_2019_p2 = (lhs_V_fu_1923_p1 - rhs_V_s_fu_2015_p1);

assign rev_fu_1387_p2 = (tmp_32_fu_1379_p3 ^ 1'd1);

assign rhs_V_1_1_fu_2025_p1 = win_val_6_V_2_fu_342;

assign rhs_V_1_2_fu_2113_p1 = win_val_5_V_1_fu_318;

assign rhs_V_1_3_fu_2201_p1 = win_val_4_V_0_fu_290;

assign rhs_V_1_4_fu_2289_p1 = win_val_3_V_0_fu_262;

assign rhs_V_1_5_fu_2377_p1 = win_val_2_V_0_fu_234;

assign rhs_V_1_6_fu_2465_p1 = win_val_1_V_1_fu_210;

assign rhs_V_1_7_fu_2553_p1 = win_val_0_V_2_fu_190;

assign rhs_V_1_fu_1937_p1 = win_val_6_V_2_1_fu_346;

assign rhs_V_2_fu_2103_p1 = win_val_1_V_4_fu_226;

assign rhs_V_3_fu_2191_p1 = win_val_2_V_5_fu_258;

assign rhs_V_4_fu_2279_p1 = win_val_3_V_5_fu_286;

assign rhs_V_5_fu_2367_p1 = win_val_4_V_5_fu_314;

assign rhs_V_6_fu_2455_p1 = win_val_5_V_4_fu_334;

assign rhs_V_7_fu_2543_p1 = win_val_6_V_3_fu_350;

assign rhs_V_fu_1927_p1 = win_val_0_V_2_1_fu_194;

assign rhs_V_s_fu_2015_p1 = win_val_0_V_3_fu_198;

assign start_out = real_start;

assign tmp10_fu_3215_p2 = (p_iscorner_0_i_2_fu_3135_p2 | p_iscorner_0_i_1_fu_3073_p2);

assign tmp11_fu_3631_p2 = (p_iscorner_0_i_4_fu_3349_p2 | p_iscorner_0_i_3_fu_3300_p2);

assign tmp12_fu_3689_p2 = (tmp16_fu_3683_p2 | tmp13_fu_3659_p2);

assign tmp13_fu_3659_p2 = (tmp15_fu_3653_p2 | tmp14_fu_3647_p2);

assign tmp14_fu_3647_p2 = (p_iscorner_0_i_6_fu_3410_p2 | p_iscorner_0_i_5_fu_3374_p2);

assign tmp15_fu_3653_p2 = (p_iscorner_0_i_7_fu_3439_p2 | p_iscorner_0_i_10_fu_3480_p2);

assign tmp16_fu_3683_p2 = (tmp18_fu_3677_p2 | tmp17_fu_3665_p2);

assign tmp17_fu_3665_p2 = (p_iscorner_0_i_12_fu_3550_p2 | p_iscorner_0_i_11_fu_3509_p2);

assign tmp18_fu_3677_p2 = (tmp19_fu_3671_p2 | p_iscorner_0_i_13_fu_3579_p2);

assign tmp19_fu_3671_p2 = (p_iscorner_0_i_15_fu_3625_p2 | p_iscorner_0_i_14_fu_3610_p2);

assign tmp20_fu_1840_p2 = (tmp22_fu_1835_p2 & tmp21_fu_1824_p2);

assign tmp21_fu_1824_p2 = (tmp_2_reg_4514 & tmp_11_fu_1788_p2);

assign tmp22_fu_1835_p2 = (tmp_12_reg_4590 & tmp23_fu_1829_p2);

assign tmp23_fu_1829_p2 = (tmp_33_fu_1794_p2 & tmp_115_1_fu_1800_p2);

assign tmp24_fu_4156_p2 = (tmp27_fu_4150_p2 & tmp25_fu_4141_p2);

assign tmp25_fu_4141_p2 = (tmp_115_2_reg_4606_pp0_iter8_reg & tmp26_fu_4135_p2);

assign tmp26_fu_4135_p2 = (tmp_34_fu_4120_p2 & tmp_118_1_fu_4125_p2);

assign tmp27_fu_4150_p2 = (tmp_118_2_fu_4130_p2 & tmp28_fu_4146_p2);

assign tmp28_fu_4146_p2 = (tmp_14_reg_4616_pp0_iter8_reg & tmp_13_reg_4611_pp0_iter8_reg);

assign tmp4_fu_3621_p2 = (not_or_cond_reg_4787 & not_or_cond11_reg_4828);

assign tmp5_fu_3642_p2 = (tmp9_fu_3637_p2 | tmp6_reg_4834);

assign tmp6_fu_3209_p2 = (tmp8_fu_3203_p2 | tmp7_fu_3197_p2);

assign tmp7_fu_3197_p2 = (p_iscorner_0_i_8_fu_2911_p2 | iscorner_2_i_7_fu_2861_p2);

assign tmp8_fu_3203_p2 = (p_iscorner_0_i_s_fu_3023_p2 | p_iscorner_0_i_9_fu_2961_p2);

assign tmp9_fu_3637_p2 = (tmp11_fu_3631_p2 | tmp10_reg_4839);

assign tmp_10_max_int_s_fu_1309_y = (32'd0 - b0_1_7_reg_5069);

assign tmp_115_1_fu_1800_p2 = (($signed(core_win_val_1_V_1_fu_174) > $signed(core_win_val_0_V_1_fu_182)) ? 1'b1 : 1'b0);

assign tmp_115_2_fu_1806_p2 = (($signed(core_win_val_1_V_1_fu_174) > $signed(core_buf_val_0_V_q0)) ? 1'b1 : 1'b0);

assign tmp_118_1_fu_4125_p2 = (($signed(core_win_val_1_V_1_1_reg_4599_pp0_iter8_reg) > $signed(core_win_val_2_V_1_fu_166)) ? 1'b1 : 1'b0);

assign tmp_118_2_fu_4130_p2 = (($signed(core_win_val_1_V_1_1_reg_4599_pp0_iter8_reg) > $signed(core_win_val_2_V_2_fu_4112_p3)) ? 1'b1 : 1'b0);

assign tmp_11_fu_1788_p2 = ((core_win_val_1_V_1_fu_174 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_12_fu_1426_p2 = ((t_V_3_reg_553 > 11'd6) ? 1'b1 : 1'b0);

assign tmp_13_fu_1812_p2 = (($signed(core_win_val_1_V_1_fu_174) > $signed(core_win_val_1_V_0_fu_178)) ? 1'b1 : 1'b0);

assign tmp_14_fu_1818_p2 = (($signed(core_win_val_1_V_1_fu_174) > $signed(core_buf_val_1_V_q0)) ? 1'b1 : 1'b0);

assign tmp_15_fu_1947_p2 = (($signed(ret_V_fu_1931_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_16_fu_1953_p2 = (($signed(ret_V_fu_1931_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_17_fu_1967_p2 = (tmp_16_fu_1953_p2 | tmp_15_fu_1947_p2);

assign tmp_18_fu_1981_p2 = (($signed(ret_V_1_fu_1941_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_19_fu_1987_p2 = (($signed(ret_V_1_fu_1941_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_1_fu_1333_p2 = ((t_V_reg_542 > 10'd5) ? 1'b1 : 1'b0);

assign tmp_20_fu_2001_p2 = (tmp_19_fu_1987_p2 | tmp_18_fu_1981_p2);

assign tmp_21_fu_2055_p2 = (tmp_65_1_fu_2041_p2 | tmp_64_1_fu_2035_p2);

assign tmp_22_fu_2089_p2 = (tmp_72_1_fu_2075_p2 | tmp_70_1_fu_2069_p2);

assign tmp_23_fu_2637_p2 = ((flag_val_V_assign_lo_fu_1973_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_24_fu_2773_p2 = (or_cond7_fu_2679_p2 | or_cond6_fu_2661_p2);

assign tmp_25_fu_2795_p2 = (or_cond9_fu_2715_p2 | or_cond8_fu_2697_p2);

assign tmp_26_fu_2817_p2 = (or_cond3_fu_2751_p2 | or_cond2_fu_2733_p2);

assign tmp_28_fu_1351_p4 = {{t_V_reg_542[9:2]}};

assign tmp_2_fu_1345_p2 = ((t_V_reg_542 > 10'd6) ? 1'b1 : 1'b0);

assign tmp_32_fu_1379_p3 = t_V_3_reg_553[32'd10];

assign tmp_33_fu_1794_p2 = (($signed(core_win_val_1_V_1_fu_174) > $signed(core_win_val_0_V_0_fu_186)) ? 1'b1 : 1'b0);

assign tmp_34_fu_4120_p2 = (($signed(core_win_val_1_V_1_1_reg_4599_pp0_iter8_reg) > $signed(core_win_val_2_V_0_fu_170)) ? 1'b1 : 1'b0);

assign tmp_36_fu_4162_p2 = (tmp24_fu_4156_p2 & tmp20_reg_4621_pp0_iter8_reg);

assign tmp_37_fu_2143_p2 = (tmp_65_2_fu_2129_p2 | tmp_64_2_fu_2123_p2);

assign tmp_38_fu_2177_p2 = (tmp_72_2_fu_2163_p2 | tmp_70_2_fu_2157_p2);

assign tmp_39_fu_2231_p2 = (tmp_65_3_fu_2217_p2 | tmp_64_3_fu_2211_p2);

assign tmp_40_fu_2265_p2 = (tmp_72_3_fu_2251_p2 | tmp_70_3_fu_2245_p2);

assign tmp_41_fu_2319_p2 = (tmp_65_4_fu_2305_p2 | tmp_64_4_fu_2299_p2);

assign tmp_42_fu_2353_p2 = (tmp_72_4_fu_2339_p2 | tmp_70_4_fu_2333_p2);

assign tmp_43_fu_2407_p2 = (tmp_65_5_fu_2393_p2 | tmp_64_5_fu_2387_p2);

assign tmp_44_fu_2441_p2 = (tmp_72_5_fu_2427_p2 | tmp_70_5_fu_2421_p2);

assign tmp_45_fu_2495_p2 = (tmp_65_6_fu_2481_p2 | tmp_64_6_fu_2475_p2);

assign tmp_46_fu_2529_p2 = (tmp_72_6_fu_2515_p2 | tmp_70_6_fu_2509_p2);

assign tmp_47_fu_2583_p2 = (tmp_65_7_fu_2569_p2 | tmp_64_7_fu_2563_p2);

assign tmp_48_fu_2617_p2 = (tmp_72_7_fu_2603_p2 | tmp_70_7_fu_2597_p2);

assign tmp_49_fu_4095_p1 = tmp_10_max_int_s_fu_1309_ap_return[15:0];

assign tmp_50_fu_1432_p4 = {{t_V_3_reg_553[10:2]}};

assign tmp_5_fu_1398_p1 = t_V_3_reg_553;

assign tmp_64_1_fu_2035_p2 = (($signed(ret_V_s_fu_2019_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_64_2_fu_2123_p2 = (($signed(ret_V_2_fu_2107_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_64_3_fu_2211_p2 = (($signed(ret_V_3_fu_2195_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_64_4_fu_2299_p2 = (($signed(ret_V_4_fu_2283_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_64_5_fu_2387_p2 = (($signed(ret_V_5_fu_2371_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_64_6_fu_2475_p2 = (($signed(ret_V_6_fu_2459_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_64_7_fu_2563_p2 = (($signed(ret_V_7_fu_2547_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_65_1_fu_2041_p2 = (($signed(ret_V_s_fu_2019_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_65_2_fu_2129_p2 = (($signed(ret_V_2_fu_2107_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_65_3_fu_2217_p2 = (($signed(ret_V_3_fu_2195_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_65_4_fu_2305_p2 = (($signed(ret_V_4_fu_2283_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_65_5_fu_2393_p2 = (($signed(ret_V_5_fu_2371_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_65_6_fu_2481_p2 = (($signed(ret_V_6_fu_2459_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_65_7_fu_2569_p2 = (($signed(ret_V_7_fu_2547_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_69_0_not_fu_2631_p2 = ((flag_val_V_assign_lo_fu_1973_p3 != flag_val_V_assign_lo_2_fu_2061_p3) ? 1'b1 : 1'b0);

assign tmp_69_1_fu_3037_p2 = ((flag_val_V_assign_lo_7_fu_2271_p3 != flag_val_V_assign_lo_9_fu_2359_p3) ? 1'b1 : 1'b0);

assign tmp_69_1_not_fu_2649_p2 = ((flag_val_V_assign_lo_2_fu_2061_p3 != flag_val_V_assign_lo_4_fu_2149_p3) ? 1'b1 : 1'b0);

assign tmp_69_2_fu_3087_p2 = ((flag_val_V_assign_lo_9_fu_2359_p3 != flag_val_V_assign_lo_10_fu_2447_p3) ? 1'b1 : 1'b0);

assign tmp_69_2_not_fu_2667_p2 = ((flag_val_V_assign_lo_4_fu_2149_p3 != flag_val_V_assign_lo_6_fu_2237_p3) ? 1'b1 : 1'b0);

assign tmp_69_3_fu_3149_p2 = ((flag_val_V_assign_lo_10_fu_2447_p3 != flag_val_V_assign_lo_12_fu_2535_p3) ? 1'b1 : 1'b0);

assign tmp_69_3_not_fu_2685_p2 = ((flag_val_V_assign_lo_6_fu_2237_p3 != flag_val_V_assign_lo_8_fu_2325_p3) ? 1'b1 : 1'b0);

assign tmp_69_4_fu_3161_p2 = ((flag_val_V_assign_lo_12_fu_2535_p3 != flag_val_V_assign_lo_14_fu_2623_p3) ? 1'b1 : 1'b0);

assign tmp_69_4_not_fu_2703_p2 = ((flag_val_V_assign_lo_8_fu_2325_p3 != flag_val_V_assign_lo_15_fu_2413_p3) ? 1'b1 : 1'b0);

assign tmp_69_5_fu_3173_p2 = ((flag_val_V_assign_lo_14_fu_2623_p3 != flag_val_V_assign_lo_fu_1973_p3) ? 1'b1 : 1'b0);

assign tmp_69_5_not_fu_2721_p2 = ((flag_val_V_assign_lo_15_fu_2413_p3 != flag_val_V_assign_lo_11_fu_2501_p3) ? 1'b1 : 1'b0);

assign tmp_69_6_not_fu_2739_p2 = ((flag_val_V_assign_lo_11_fu_2501_p3 != flag_val_V_assign_lo_13_fu_2589_p3) ? 1'b1 : 1'b0);

assign tmp_69_7_not_fu_2831_p2 = ((flag_val_V_assign_lo_13_fu_2589_p3 != flag_val_V_assign_lo_1_fu_2007_p3) ? 1'b1 : 1'b0);

assign tmp_69_8_fu_2875_p2 = ((flag_val_V_assign_lo_1_fu_2007_p3 != flag_val_V_assign_lo_3_fu_2095_p3) ? 1'b1 : 1'b0);

assign tmp_69_9_fu_2925_p2 = ((flag_val_V_assign_lo_3_fu_2095_p3 != flag_val_V_assign_lo_5_fu_2183_p3) ? 1'b1 : 1'b0);

assign tmp_69_s_fu_2975_p2 = ((flag_val_V_assign_lo_5_fu_2183_p3 != flag_val_V_assign_lo_7_fu_2271_p3) ? 1'b1 : 1'b0);

assign tmp_6_fu_1408_p1 = t_V_3_reg_553;

assign tmp_70_1_fu_2069_p2 = (($signed(ret_V_1_1_fu_2029_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_70_2_fu_2157_p2 = (($signed(ret_V_1_2_fu_2117_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_70_3_fu_2245_p2 = (($signed(ret_V_1_3_fu_2205_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_70_4_fu_2333_p2 = (($signed(ret_V_1_4_fu_2293_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_70_5_fu_2421_p2 = (($signed(ret_V_1_5_fu_2381_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_70_6_fu_2509_p2 = (($signed(ret_V_1_6_fu_2469_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_70_7_fu_2597_p2 = (($signed(ret_V_1_7_fu_2557_p2) > $signed(9'd20)) ? 1'b1 : 1'b0);

assign tmp_71_10_fu_3093_p2 = ((flag_val_V_assign_lo_9_fu_2359_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_11_fu_3155_p2 = ((flag_val_V_assign_lo_10_fu_2447_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_12_fu_3167_p2 = ((flag_val_V_assign_lo_12_fu_2535_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_1_fu_2655_p2 = ((flag_val_V_assign_lo_2_fu_2061_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_2_fu_2673_p2 = ((flag_val_V_assign_lo_4_fu_2149_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_3_fu_2691_p2 = ((flag_val_V_assign_lo_6_fu_2237_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_4_fu_2709_p2 = ((flag_val_V_assign_lo_8_fu_2325_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_5_fu_2727_p2 = ((flag_val_V_assign_lo_15_fu_2413_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_6_fu_2745_p2 = ((flag_val_V_assign_lo_11_fu_2501_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_7_fu_2837_p2 = ((flag_val_V_assign_lo_1_fu_2007_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_8_fu_3043_p2 = ((flag_val_V_assign_lo_7_fu_2271_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_9_fu_2931_p2 = ((flag_val_V_assign_lo_3_fu_2095_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_71_s_fu_2981_p2 = ((flag_val_V_assign_lo_5_fu_2183_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_72_1_fu_2075_p2 = (($signed(ret_V_1_1_fu_2029_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_72_2_fu_2163_p2 = (($signed(ret_V_1_2_fu_2117_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_72_3_fu_2251_p2 = (($signed(ret_V_1_3_fu_2205_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_72_4_fu_2339_p2 = (($signed(ret_V_1_4_fu_2293_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_72_5_fu_2427_p2 = (($signed(ret_V_1_5_fu_2381_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_72_6_fu_2515_p2 = (($signed(ret_V_1_6_fu_2469_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_72_7_fu_2603_p2 = (($signed(ret_V_1_7_fu_2557_p2) < $signed(9'd492)) ? 1'b1 : 1'b0);

assign tmp_73_10_fu_3423_p2 = ((count_1_i_10_fu_3416_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_11_fu_3458_p2 = ((count_4_fu_3452_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_12_fu_3493_p2 = ((count_1_i_12_fu_3486_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_13_fu_3528_p2 = ((count_5_fu_3522_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_14_fu_3563_p2 = ((count_1_i_14_fu_3556_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_15_fu_3598_p2 = ((count_6_fu_3592_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_16_fu_3615_p2 = ((phitmp9_fu_3604_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_1_fu_3055_p2 = ((count_1_i_s_fu_3029_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_73_2_fu_3111_p2 = ((count_1_fu_3105_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_73_3_fu_3285_p2 = ((count_1_i_2_reg_4792 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_73_4_fu_3327_p2 = ((count_2_fu_3321_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_5_fu_3363_p2 = ((count_1_i_4_fu_3355_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_6_fu_3393_p2 = ((count_3_fu_3387_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_73_7_fu_2849_p2 = ((count_1_i_6_fu_2823_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_73_8_fu_2893_p2 = ((count_8_fu_2887_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_73_9_fu_2943_p2 = ((count_1_i_8_fu_2917_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_73_s_fu_2999_p2 = ((count_s_fu_2993_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_7_fu_1414_p2 = ((t_V_3_reg_553 > 11'd5) ? 1'b1 : 1'b0);

assign tmp_8_fu_1420_p2 = (tmp_7_fu_1414_p2 & rev_fu_1387_p2);

assign tmp_s_fu_1327_p2 = ((t_V_reg_542 < 10'd768) ? 1'b1 : 1'b0);

endmodule //FAST_t_opr
