// Seed: 4078441581
module module_0 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    input tri0 id_4
);
  assign id_3 = id_1;
  final $unsigned(8);
  ;
  module_2 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1,
    input  wire id_2
);
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    input  uwire id_2,
    output tri0  id_3
);
  wor id_5;
  assign id_5 = -1'b0;
  assign module_0.id_2 = 0;
endmodule
