

================================================================
== Vitis HLS Report for 'gen_access_tuple'
================================================================
* Date:           Fri Mar 22 20:13:58 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.306 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        8|   131585|  40.000 ns|  0.658 ms|    8|  131585|     none|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- L3      |        7|   131584|  7 ~ 2056|          -|          -|    1 ~ 64|        no|
        | + L3_1   |        2|     2048|         3|          2|          1|  1 ~ 1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      924|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      305|    -|
|Register             |        -|     -|      490|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      490|     1229|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_441_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln111_fu_570_p2        |         +|   0|  0|  22|          15|           1|
    |add_ln127_fu_766_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln132_fu_820_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln142_fu_1007_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln144_fu_996_p2        |         +|   0|  0|   7|           4|           2|
    |add_ln146_fu_1026_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln85_fu_417_p2         |         +|   0|  0|  24|          17|          17|
    |add_ln96_fu_394_p2         |         +|   0|  0|  14|           7|           1|
    |j_1_fu_608_p2              |         +|   0|  0|  18|          11|           1|
    |next4K_V_1_fu_861_p2       |         +|   0|  0|  35|          28|          13|
    |next4K_V_fu_637_p2         |         +|   0|  0|  35|          28|          13|
    |ofstAddr_V_10_fu_990_p2    |         +|   0|  0|  35|          28|          28|
    |ofstAddr_V_4_fu_813_p2     |         +|   0|  0|  35|          28|          28|
    |ofstAddr_V_6_fu_744_p2     |         +|   0|  0|  35|          28|           9|
    |ofstAddr_V_9_fu_785_p2     |         +|   0|  0|  35|          28|          28|
    |tmpVid_fu_412_p2           |         +|   0|  0|  35|          28|          28|
    |v1_V_1_fu_826_p2           |         +|   0|  0|  12|           4|           2|
    |v1_V_2_fu_949_p2           |         +|   0|  0|  12|           4|           2|
    |v1_V_3_fu_963_p2           |         +|   0|  0|  12|           4|           2|
    |v1_V_fu_751_p2             |         +|   0|  0|  12|           4|           2|
    |ret_1_fu_875_p2            |         -|   0|  0|  36|          29|          29|
    |ret_fu_651_p2              |         -|   0|  0|  36|          29|          29|
    |sub_ln109_fu_517_p2        |         -|   0|  0|  21|          14|          14|
    |sub_ln130_fu_791_p2        |         -|   0|  0|  13|           6|           5|
    |sub_ln1364_1_fu_685_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1364_2_fu_893_p2     |         -|   0|  0|  27|           1|          20|
    |sub_ln1364_3_fu_919_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1364_fu_669_p2       |         -|   0|  0|  27|           1|          20|
    |v1_V_4_fu_1001_p2          |         -|   0|  0|   7|           4|           4|
    |vDegree_fu_540_p2          |         -|   0|  0|  23|          16|          16|
    |ap_condition_175           |       and|   0|  0|   2|           1|           1|
    |icmp_ln111_fu_550_p2       |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln116_1_fu_614_p2     |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln116_fu_602_p2       |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln122_fu_724_p2       |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln137_fu_934_p2       |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln138_fu_939_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln99_fu_422_p2        |      icmp|   0|  0|  18|          28|          28|
    |n_elem_margin_1_fu_924_p3  |    select|   0|  0|  16|           1|          16|
    |n_elem_margin_fu_701_p3    |    select|   0|  0|  16|           1|          16|
    |realDeg_fu_576_p3          |    select|   0|  0|  15|           1|          15|
    |select_ln104_fu_471_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln105_fu_492_p3     |    select|   0|  0|  14|           1|          14|
    |select_ln674_fu_446_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 924|         540|         522|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_phi_mux_empty_52_phi_fu_303_p4                 |  14|          3|   16|         48|
    |ap_phi_mux_empty_54_phi_fu_347_p4                 |   9|          2|   16|         32|
    |ap_phi_mux_j_phi_fu_283_p4                        |   9|          2|   11|         22|
    |ap_phi_mux_n_mem_tuples_promoted14_phi_fu_358_p4  |   9|          2|   16|         32|
    |ap_phi_mux_ofstAddr_V_8_phi_fu_293_p4             |   9|          2|   28|         56|
    |ap_phi_mux_rhs_phi_fu_324_p4                      |   9|          2|   28|         56|
    |empty_50_reg_267                                  |   9|          2|   16|         32|
    |empty_53_reg_332                                  |   9|          2|   16|         32|
    |empty_54_reg_344                                  |   9|          2|   16|         32|
    |j_reg_279                                         |   9|          2|   11|         22|
    |k_reg_244                                         |   9|          2|    7|         14|
    |mem_req_buff_address1                             |  26|          5|   11|         55|
    |mem_req_buff_d1                                   |  37|          7|   32|        224|
    |n_mem_tuples                                      |  20|          4|   16|         64|
    |n_mem_tuples_promoted14_reg_354                   |   9|          2|   16|         32|
    |n_mem_tuples_promoted_reg_255                     |   9|          2|   16|         32|
    |ofstAddr_V_5_reg_310                              |  14|          3|   28|         84|
    |ofstAddr_V_8_reg_290                              |   9|          2|   28|         56|
    |rhs_reg_321                                       |   9|          2|   28|         56|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 305|         63|  358|        994|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1154               |  16|   0|   16|          0|
    |add_ln132_reg_1169               |  16|   0|   16|          0|
    |add_ln96_reg_1052                |   7|   0|    7|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |empty_50_reg_267                 |  16|   0|   16|          0|
    |empty_53_reg_332                 |  16|   0|   16|          0|
    |empty_54_reg_344                 |  16|   0|   16|          0|
    |icmp_ln116_1_reg_1131            |   1|   0|    1|          0|
    |icmp_ln116_reg_1122              |   1|   0|    1|          0|
    |icmp_ln122_reg_1150              |   1|   0|    1|          0|
    |icmp_ln137_reg_1189              |   1|   0|    1|          0|
    |icmp_ln138_reg_1193              |   1|   0|    1|          0|
    |j_1_reg_1126                     |  11|   0|   11|          0|
    |j_reg_279                        |  11|   0|   11|          0|
    |k_reg_244                        |   7|   0|    7|          0|
    |lshr_ln_reg_1067                 |  16|   0|   16|          0|
    |mul_reg_1039                     |  22|   0|   28|          6|
    |n_mem_tuples_promoted14_reg_354  |  16|   0|   16|          0|
    |n_mem_tuples_promoted_reg_255    |  16|   0|   16|          0|
    |n_rmdr_elem_reg_1105             |   4|   0|    4|          0|
    |ofstAddr_V_10_reg_1197           |  28|   0|   28|          0|
    |ofstAddr_V_5_reg_310             |  28|   0|   28|          0|
    |ofstAddr_V_8_reg_290             |  28|   0|   28|          0|
    |ofstAddr_V_9_reg_1159            |  28|   0|   28|          0|
    |padDecr_V_reg_1089               |   4|   0|    4|          0|
    |rhs_reg_321                      |  28|   0|   28|          0|
    |sub_ln109_reg_1094               |  14|   0|   14|          0|
    |sub_ln1364_1_reg_1140            |  16|   0|   16|          0|
    |tmp_3_reg_1135                   |   1|   0|    1|          0|
    |tmp_5_reg_1174                   |   1|   0|    1|          0|
    |trunc_ln129_reg_1164             |   4|   0|    4|          0|
    |trunc_ln1364_2_reg_1145          |  16|   0|   16|          0|
    |trunc_ln1364_4_reg_1179          |  16|   0|   16|          0|
    |trunc_ln1364_5_reg_1184          |  16|   0|   16|          0|
    |trunc_ln213_reg_1084             |  24|   0|   24|          0|
    |trunc_ln5_reg_1112               |  11|   0|   11|          0|
    |trunc_ln98_1_reg_1057            |   1|   0|    1|          0|
    |trunc_ln_reg_1044                |  11|   0|   17|          6|
    |v1_V_4_reg_1202                  |   4|   0|    4|          0|
    |zext_ln87_reg_1117               |   4|   0|   16|         12|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 490|   0|  514|         24|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ofst_buff_address0     |  out|   16|   ap_memory|         ofst_buff|         array|
|ofst_buff_ce0          |  out|    1|   ap_memory|         ofst_buff|         array|
|ofst_buff_q0           |   in|   64|   ap_memory|         ofst_buff|         array|
|ofst_buff_address1     |  out|   16|   ap_memory|         ofst_buff|         array|
|ofst_buff_ce1          |  out|    1|   ap_memory|         ofst_buff|         array|
|ofst_buff_q1           |   in|   64|   ap_memory|         ofst_buff|         array|
|rlt_tail_idx           |   in|   28|     ap_none|      rlt_tail_idx|        scalar|
|batchIdx               |   in|   22|     ap_none|          batchIdx|        scalar|
|n_mem_tuples           |  out|   16|      ap_vld|      n_mem_tuples|       pointer|
|n_mem_tuples_ap_vld    |  out|    1|      ap_vld|      n_mem_tuples|       pointer|
|mem_req_buff_address1  |  out|   11|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_ce1       |  out|    1|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_we1       |  out|    1|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_d1        |  out|   32|   ap_memory|      mem_req_buff|         array|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 9 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%batchIdx_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %batchIdx"   --->   Operation 12 'read' 'batchIdx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rlt_tail_idx_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %rlt_tail_idx"   --->   Operation 13 'read' 'rlt_tail_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mem_req_buff, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %ofst_buff, i64 666, i64 24, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln81 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %n_mem_tuples, void " [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:81]   --->   Operation 16 'specstablecontent' 'specstablecontent_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %n_mem_tuples, i16 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:94]   --->   Operation 17 'write' 'write_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i22.i6, i22 %batchIdx_read, i6 0"   --->   Operation 18 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i22 %batchIdx_read" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:98]   --->   Operation 19 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln98, i6 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:98]   --->   Operation 20 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln96 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 21 'br' 'br_ln96' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.79>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%k = phi i7 0, void, i7 %add_ln96, void %._crit_edge._crit_edge" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 22 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%n_mem_tuples_promoted = phi i16 0, void, i16 %n_mem_tuples_promoted14, void %._crit_edge._crit_edge" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:146]   --->   Operation 23 'phi' 'n_mem_tuples_promoted' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k, i32 6" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 32"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln96 = add i7 %k, i7 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 26 'add' 'add_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp, void %.split18, void %._crit_edge1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 27 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %k" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 28 'zext' 'zext_ln96' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:96]   --->   Operation 29 'specloopname' 'specloopname_ln96' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i7 %k" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:98]   --->   Operation 30 'zext' 'zext_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i7 %k" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:98]   --->   Operation 31 'trunc' 'trunc_ln98_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%tmpVid = add i28 %zext_ln96, i28 %mul" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:98]   --->   Operation 32 'add' 'tmpVid' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln85 = add i17 %zext_ln98, i17 %trunc_ln" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:85]   --->   Operation 33 'add' 'add_ln85' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.81ns)   --->   "%icmp_ln99 = icmp_ugt  i28 %tmpVid, i28 %rlt_tail_idx_read" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:99]   --->   Operation 34 'icmp' 'icmp_ln99' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void, void %._crit_edge1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:99]   --->   Operation 35 'br' 'br_ln99' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln85, i32 1, i32 16" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = (!tmp & !icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:151]   --->   Operation 37 'ret' 'ret_ln151' <Predicate = (icmp_ln99) | (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i16 %lshr_ln" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 38 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ofst_buff_addr = getelementptr i64 %ofst_buff, i64 0, i64 %zext_ln101" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 39 'getelementptr' 'ofst_buff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.03ns)   --->   "%curVal = load i16 %ofst_buff_addr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 40 'load' 'curVal' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 49152> <RAM>
ST_3 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln102 = add i16 %lshr_ln, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:102]   --->   Operation 41 'add' 'add_ln102' <Predicate = (trunc_ln98_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.24ns)   --->   "%select_ln674 = select i1 %trunc_ln98_1, i16 %add_ln102, i16 %lshr_ln"   --->   Operation 42 'select' 'select_ln674' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i16 %select_ln674" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 43 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ofst_buff_addr_1 = getelementptr i64 %ofst_buff, i64 0, i64 %zext_ln101_1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 44 'getelementptr' 'ofst_buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.03ns)   --->   "%p_Val2_1 = load i16 %ofst_buff_addr_1"   --->   Operation 45 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 49152> <RAM>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 46 [1/2] (2.03ns)   --->   "%curVal = load i16 %ofst_buff_addr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:101]   --->   Operation 46 'load' 'curVal' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 49152> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %curVal"   --->   Operation 47 'trunc' 'trunc_ln674' <Predicate = (!trunc_ln98_1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %curVal, i32 32, i32 63"   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (trunc_ln98_1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.22ns)   --->   "%select_ln104 = select i1 %trunc_ln98_1, i32 %tmp_1, i32 %trunc_ln674" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:104]   --->   Operation 49 'select' 'select_ln104' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (2.03ns)   --->   "%p_Val2_1 = load i16 %ofst_buff_addr_1"   --->   Operation 50 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 49152> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%tmp_2 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %p_Val2_1, i32 32, i32 45" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:105]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (!trunc_ln98_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%trunc_ln105 = trunc i64 %p_Val2_1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:105]   --->   Operation 52 'trunc' 'trunc_ln105' <Predicate = (trunc_ln98_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%select_ln105 = select i1 %trunc_ln98_1, i14 %trunc_ln105, i14 %tmp_2" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:105]   --->   Operation 53 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i32 %select_ln104"   --->   Operation 54 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%padDecr_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %select_ln104, i32 28, i32 31"   --->   Operation 55 'partselect' 'padDecr_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%trunc_ln109 = trunc i32 %select_ln104" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:109]   --->   Operation 56 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.76ns) (out node of the LUT)   --->   "%sub_ln109 = sub i14 %select_ln105, i14 %trunc_ln109" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:109]   --->   Operation 57 'sub' 'sub_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ofstAddr_V = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %trunc_ln213, i4 0"   --->   Operation 58 'bitconcatenate' 'ofstAddr_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %sub_ln109, i2 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:109]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i4 %padDecr_V" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:109]   --->   Operation 60 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.78ns)   --->   "%vDegree = sub i16 %shl_ln, i16 %zext_ln109" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:109]   --->   Operation 61 'sub' 'vDegree' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i16 %vDegree" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:86]   --->   Operation 62 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.34ns)   --->   "%icmp_ln111 = icmp_eq  i2 %trunc_ln86, i2 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:111]   --->   Operation 63 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %vDegree, i32 2, i32 15" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:111]   --->   Operation 64 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i14 %trunc_ln4" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:111]   --->   Operation 65 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.76ns)   --->   "%add_ln111 = add i15 %zext_ln111, i15 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:111]   --->   Operation 66 'add' 'add_ln111' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.29ns)   --->   "%realDeg = select i1 %icmp_ln111, i15 %zext_ln111, i15 %add_ln111" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:111]   --->   Operation 67 'select' 'realDeg' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%n_rmdr_elem = trunc i15 %realDeg" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:144]   --->   Operation 68 'trunc' 'n_rmdr_elem' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %realDeg, i32 4, i32 14" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:88]   --->   Operation 69 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %n_rmdr_elem" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:87]   --->   Operation 70 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln116 = icmp_eq  i11 %trunc_ln5, i11 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:116]   --->   Operation 71 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %.lr.ph.preheader, void %._crit_edge" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:116]   --->   Operation 72 'br' 'br_ln116' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_50 = phi i16 %add_ln132, void, i16 %n_mem_tuples_promoted, void %.lr.ph.preheader" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:132]   --->   Operation 74 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%j = phi i11 %j_1, void, i11 0, void %.lr.ph.preheader"   --->   Operation 75 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%ofstAddr_V_8 = phi i28 %ofstAddr_V_5, void, i28 %ofstAddr_V, void %.lr.ph.preheader"   --->   Operation 76 'phi' 'ofstAddr_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.73ns)   --->   "%j_1 = add i11 %j, i11 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:116]   --->   Operation 77 'add' 'j_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 0"   --->   Operation 79 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.61ns)   --->   "%icmp_ln116_1 = icmp_eq  i11 %j, i11 %trunc_ln5" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:116]   --->   Operation 80 'icmp' 'icmp_ln116_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116_1, void %.split, void %._crit_edge.loopexit" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:116]   --->   Operation 81 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %ofstAddr_V_8, i32 12, i32 27"   --->   Operation 82 'partselect' 'tmp_6' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_6, i12 0"   --->   Operation 83 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.85ns)   --->   "%next4K_V = add i28 %shl_ln1, i28 4096"   --->   Operation 84 'add' 'next4K_V' <Predicate = (!icmp_ln116_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i28 %next4K_V"   --->   Operation 85 'zext' 'zext_ln215' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i28 %ofstAddr_V_8"   --->   Operation 86 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.85ns)   --->   "%ret = sub i29 %zext_ln215, i29 %zext_ln215_1"   --->   Operation 87 'sub' 'ret' <Predicate = (!icmp_ln116_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i29 %ret"   --->   Operation 88 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %ret, i32 28"   --->   Operation 89 'bitselect' 'tmp_3' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.80ns)   --->   "%sub_ln1364 = sub i20 0, i20 %trunc_ln1347"   --->   Operation 90 'sub' 'sub_ln1364' <Predicate = (!icmp_ln116_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1364_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln1364, i32 4, i32 19"   --->   Operation 91 'partselect' 'trunc_ln1364_1' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.78ns)   --->   "%sub_ln1364_1 = sub i16 0, i16 %trunc_ln1364_1"   --->   Operation 92 'sub' 'sub_ln1364_1' <Predicate = (!icmp_ln116_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1364_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret, i32 4, i32 19"   --->   Operation 93 'partselect' 'trunc_ln1364_2' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:91]   --->   Operation 94 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.24ns)   --->   "%n_elem_margin = select i1 %tmp_3, i16 %sub_ln1364_1, i16 %trunc_ln1364_2"   --->   Operation 95 'select' 'n_elem_margin' <Predicate = (!icmp_ln116_1)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i16 %n_elem_margin" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:126]   --->   Operation 96 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i16 %n_elem_margin" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:122]   --->   Operation 97 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %n_elem_margin, i32 4, i32 15" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:122]   --->   Operation 98 'partselect' 'tmp_4' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.62ns)   --->   "%icmp_ln122 = icmp_eq  i12 %tmp_4, i12 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:122]   --->   Operation 99 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln116_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i16 %empty_50" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:126]   --->   Operation 100 'zext' 'zext_ln126' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%mem_req_buff_addr = getelementptr i32 %mem_req_buff, i64 0, i64 %zext_ln126" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:126]   --->   Operation 101 'getelementptr' 'mem_req_buff_addr' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %branch5, void %branch4" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:122]   --->   Operation 102 'br' 'br_ln122' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 15, i28 %ofstAddr_V_8"   --->   Operation 103 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln116_1 & !icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.20ns)   --->   "%store_ln123 = store i32 %p_Result_s, i11 %mem_req_buff_addr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:123]   --->   Operation 104 'store' 'store_ln123' <Predicate = (!icmp_ln116_1 & !icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 105 [1/1] (0.85ns)   --->   "%ofstAddr_V_6 = add i28 %ofstAddr_V_8, i28 256"   --->   Operation 105 'add' 'ofstAddr_V_6' <Predicate = (!icmp_ln116_1 & !icmp_ln122)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln125 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:125]   --->   Operation 106 'br' 'br_ln125' <Predicate = (!icmp_ln116_1 & !icmp_ln122)> <Delay = 0.38>
ST_7 : Operation 107 [1/1] (0.70ns)   --->   "%v1_V = add i4 %trunc_ln126, i4 15"   --->   Operation 107 'add' 'v1_V' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %v1_V, i28 %ofstAddr_V_8"   --->   Operation 108 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.20ns)   --->   "%store_ln126 = store i32 %p_Result_3, i11 %mem_req_buff_addr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:126]   --->   Operation 109 'store' 'store_ln126' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln127 = add i16 %empty_50, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:127]   --->   Operation 110 'add' 'add_ln127' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln126, i4 0"   --->   Operation 111 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i8 %shl_ln2"   --->   Operation 112 'zext' 'zext_ln691' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.85ns)   --->   "%ofstAddr_V_9 = add i28 %zext_ln691, i28 %ofstAddr_V_8"   --->   Operation 113 'add' 'ofstAddr_V_9' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.70ns)   --->   "%sub_ln130 = sub i5 16, i5 %trunc_ln122" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:130]   --->   Operation 114 'sub' 'sub_ln130' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i5 %sub_ln130" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:129]   --->   Operation 115 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln691_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %sub_ln130, i4 0"   --->   Operation 116 'bitconcatenate' 'shl_ln691_1' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i9 %shl_ln691_1"   --->   Operation 117 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.85ns)   --->   "%ofstAddr_V_4 = add i28 %zext_ln691_1, i28 %ofstAddr_V_9"   --->   Operation 118 'add' 'ofstAddr_V_4' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.38>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln132)   --->   "%empty_52 = phi i16 %empty_50, void %branch5, i16 %add_ln127, void %branch4" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:132]   --->   Operation 120 'phi' 'empty_52' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%ofstAddr_V_5 = phi i28 %ofstAddr_V_6, void %branch5, i28 %ofstAddr_V_4, void %branch4"   --->   Operation 121 'phi' 'ofstAddr_V_5' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln132 = add i16 %empty_52, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:132]   --->   Operation 122 'add' 'add_ln132' <Predicate = (!icmp_ln116_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln116_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.91>
ST_8 : Operation 124 [1/1] (0.70ns)   --->   "%v1_V_1 = add i4 %trunc_ln129, i4 15"   --->   Operation 124 'add' 'v1_V_1' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %v1_V_1, i28 %ofstAddr_V_9"   --->   Operation 125 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i16 %add_ln127" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:129]   --->   Operation 126 'zext' 'zext_ln129' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%mem_req_buff_addr_1 = getelementptr i32 %mem_req_buff, i64 0, i64 %zext_ln129" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:129]   --->   Operation 127 'getelementptr' 'mem_req_buff_addr_1' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.20ns)   --->   "%store_ln129 = store i32 %p_Result_4, i11 %mem_req_buff_addr_1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:129]   --->   Operation 128 'store' 'store_ln129' <Predicate = (!icmp_ln116_1 & icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 9 <SV = 6> <Delay = 2.90>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %n_mem_tuples, i16 %empty_50" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:123]   --->   Operation 129 'write' 'write_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln674 = br void %._crit_edge"   --->   Operation 130 'br' 'br_ln674' <Predicate = (!icmp_ln116)> <Delay = 0.38>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%rhs = phi i28 %ofstAddr_V_8, void %._crit_edge.loopexit, i28 %ofstAddr_V, void"   --->   Operation 131 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %rhs, i32 12, i32 27"   --->   Operation 132 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln213_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_7, i12 0"   --->   Operation 133 'bitconcatenate' 'shl_ln213_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.85ns)   --->   "%next4K_V_1 = add i28 %shl_ln213_1, i28 4096"   --->   Operation 134 'add' 'next4K_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i28 %next4K_V_1"   --->   Operation 135 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i28 %rhs"   --->   Operation 136 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.85ns)   --->   "%ret_1 = sub i29 %zext_ln215_2, i29 %zext_ln215_3"   --->   Operation 137 'sub' 'ret_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = trunc i29 %ret_1"   --->   Operation 138 'trunc' 'trunc_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %ret_1, i32 28"   --->   Operation 139 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.80ns)   --->   "%sub_ln1364_2 = sub i20 0, i20 %trunc_ln1347_1"   --->   Operation 140 'sub' 'sub_ln1364_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1364_4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln1364_2, i32 4, i32 19"   --->   Operation 141 'partselect' 'trunc_ln1364_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1364_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_1, i32 4, i32 19"   --->   Operation 142 'partselect' 'trunc_ln1364_5' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 3.02>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%empty_53 = phi i16 %empty_50, void %._crit_edge.loopexit, i16 %n_mem_tuples_promoted, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:132]   --->   Operation 143 'phi' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.78ns)   --->   "%sub_ln1364_3 = sub i16 0, i16 %trunc_ln1364_4"   --->   Operation 144 'sub' 'sub_ln1364_3' <Predicate = (tmp_5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.24ns)   --->   "%n_elem_margin_1 = select i1 %tmp_5, i16 %sub_ln1364_3, i16 %trunc_ln1364_5"   --->   Operation 145 'select' 'n_elem_margin_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i16 %n_elem_margin_1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:141]   --->   Operation 146 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.65ns)   --->   "%icmp_ln137 = icmp_eq  i4 %n_rmdr_elem, i4 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:137]   --->   Operation 147 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void, void %._crit_edge._crit_edge" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:137]   --->   Operation 148 'br' 'br_ln137' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 149 [1/1] (0.67ns)   --->   "%icmp_ln138 = icmp_ult  i16 %n_elem_margin_1, i16 %zext_ln87" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:138]   --->   Operation 149 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i16 %empty_53" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:139]   --->   Operation 150 'zext' 'zext_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%mem_req_buff_addr_2 = getelementptr i32 %mem_req_buff, i64 0, i64 %zext_ln139" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:139]   --->   Operation 151 'getelementptr' 'mem_req_buff_addr_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %branch2, void %branch1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:138]   --->   Operation 152 'br' 'br_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.70ns)   --->   "%v1_V_2 = add i4 %n_rmdr_elem, i4 15"   --->   Operation 153 'add' 'v1_V_2' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %v1_V_2, i28 %rhs"   --->   Operation 154 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.20ns)   --->   "%store_ln139 = store i32 %p_Result_5, i11 %mem_req_buff_addr_2" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:139]   --->   Operation 155 'store' 'store_ln139' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 156 [1/1] (0.38ns)   --->   "%br_ln140 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:140]   --->   Operation 156 'br' 'br_ln140' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.38>
ST_10 : Operation 157 [1/1] (0.70ns)   --->   "%v1_V_3 = add i4 %trunc_ln141, i4 15"   --->   Operation 157 'add' 'v1_V_3' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %v1_V_3, i28 %rhs"   --->   Operation 158 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.20ns)   --->   "%store_ln141 = store i32 %p_Result_6, i11 %mem_req_buff_addr_2" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:141]   --->   Operation 159 'store' 'store_ln141' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln691_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln141, i4 0"   --->   Operation 160 'bitconcatenate' 'shl_ln691_2' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i8 %shl_ln691_2"   --->   Operation 161 'zext' 'zext_ln691_2' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.85ns)   --->   "%ofstAddr_V_10 = add i28 %zext_ln691_2, i28 %rhs"   --->   Operation 162 'add' 'ofstAddr_V_10' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln144 = add i4 %n_rmdr_elem, i4 15" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:144]   --->   Operation 163 'add' 'add_ln144' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 164 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%v1_V_4 = sub i4 %add_ln144, i4 %trunc_ln141"   --->   Operation 164 'sub' 'v1_V_4' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 8> <Delay = 2.34>
ST_11 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln142 = add i16 %empty_53, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:142]   --->   Operation 165 'add' 'add_ln142' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %v1_V_4, i28 %ofstAddr_V_10"   --->   Operation 166 'bitconcatenate' 'p_Result_7' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i16 %add_ln142" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:144]   --->   Operation 167 'zext' 'zext_ln144' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%mem_req_buff_addr_3 = getelementptr i32 %mem_req_buff, i64 0, i64 %zext_ln144" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:144]   --->   Operation 168 'getelementptr' 'mem_req_buff_addr_3' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (1.20ns)   --->   "%store_ln144 = store i32 %p_Result_7, i11 %mem_req_buff_addr_3" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:144]   --->   Operation 169 'store' 'store_ln144' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 170 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 170 'br' 'br_ln0' <Predicate = (!icmp_ln137 & icmp_ln138)> <Delay = 0.38>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%empty_54 = phi i16 %add_ln142, void %branch1, i16 %empty_53, void %branch2" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:142]   --->   Operation 171 'phi' 'empty_54' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln146 = add i16 %empty_54, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:146]   --->   Operation 172 'add' 'add_ln146' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %n_mem_tuples, i16 %add_ln146" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:146]   --->   Operation 173 'write' 'write_ln146' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.38ns)   --->   "%br_ln147 = br void %._crit_edge._crit_edge" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:147]   --->   Operation 174 'br' 'br_ln147' <Predicate = (!icmp_ln137)> <Delay = 0.38>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%n_mem_tuples_promoted14 = phi i16 %add_ln146, void, i16 %empty_53, void %._crit_edge" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:146]   --->   Operation 175 'phi' 'n_mem_tuples_promoted14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ofst_buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rlt_tail_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ batchIdx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_mem_tuples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mem_req_buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
batchIdx_read           (read             ) [ 000000000000]
rlt_tail_idx_read       (read             ) [ 001111111111]
specmemcore_ln0         (specmemcore      ) [ 000000000000]
specmemcore_ln0         (specmemcore      ) [ 000000000000]
specstablecontent_ln81  (specstablecontent) [ 000000000000]
write_ln94              (write            ) [ 000000000000]
mul                     (bitconcatenate   ) [ 001111111111]
trunc_ln98              (trunc            ) [ 000000000000]
trunc_ln                (bitconcatenate   ) [ 001111111111]
br_ln96                 (br               ) [ 011111111111]
k                       (phi              ) [ 001000000000]
n_mem_tuples_promoted   (phi              ) [ 001111111110]
tmp                     (bitselect        ) [ 001111111111]
empty                   (speclooptripcount) [ 000000000000]
add_ln96                (add              ) [ 011111111111]
br_ln96                 (br               ) [ 000000000000]
zext_ln96               (zext             ) [ 000000000000]
specloopname_ln96       (specloopname     ) [ 000000000000]
zext_ln98               (zext             ) [ 000000000000]
trunc_ln98_1            (trunc            ) [ 000110000000]
tmpVid                  (add              ) [ 000000000000]
add_ln85                (add              ) [ 000000000000]
icmp_ln99               (icmp             ) [ 001111111111]
br_ln99                 (br               ) [ 000000000000]
lshr_ln                 (partselect       ) [ 000100000000]
ret_ln151               (ret              ) [ 000000000000]
zext_ln101              (zext             ) [ 000000000000]
ofst_buff_addr          (getelementptr    ) [ 000010000000]
add_ln102               (add              ) [ 000000000000]
select_ln674            (select           ) [ 000000000000]
zext_ln101_1            (zext             ) [ 000000000000]
ofst_buff_addr_1        (getelementptr    ) [ 000010000000]
curVal                  (load             ) [ 000000000000]
trunc_ln674             (trunc            ) [ 000000000000]
tmp_1                   (partselect       ) [ 000000000000]
select_ln104            (select           ) [ 000000000000]
p_Val2_1                (load             ) [ 000000000000]
tmp_2                   (partselect       ) [ 000000000000]
trunc_ln105             (trunc            ) [ 000000000000]
select_ln105            (select           ) [ 000000000000]
trunc_ln213             (trunc            ) [ 000001000000]
padDecr_V               (partselect       ) [ 000001000000]
trunc_ln109             (trunc            ) [ 000000000000]
sub_ln109               (sub              ) [ 000001000000]
ofstAddr_V              (bitconcatenate   ) [ 001111111111]
shl_ln                  (bitconcatenate   ) [ 000000000000]
zext_ln109              (zext             ) [ 000000000000]
vDegree                 (sub              ) [ 000000000000]
trunc_ln86              (trunc            ) [ 000000000000]
icmp_ln111              (icmp             ) [ 000000000000]
trunc_ln4               (partselect       ) [ 000000000000]
zext_ln111              (zext             ) [ 000000000000]
add_ln111               (add              ) [ 000000000000]
realDeg                 (select           ) [ 000000000000]
n_rmdr_elem             (trunc            ) [ 000000111110]
trunc_ln5               (partselect       ) [ 000000111000]
zext_ln87               (zext             ) [ 000000111110]
icmp_ln116              (icmp             ) [ 001111111111]
br_ln116                (br               ) [ 001111111111]
br_ln0                  (br               ) [ 001111111111]
empty_50                (phi              ) [ 000111111110]
j                       (phi              ) [ 000000101000]
ofstAddr_V_8            (phi              ) [ 001111111111]
j_1                     (add              ) [ 001111111111]
specpipeline_ln0        (specpipeline     ) [ 000000000000]
empty_51                (speclooptripcount) [ 000000000000]
icmp_ln116_1            (icmp             ) [ 001111111111]
br_ln116                (br               ) [ 000000000000]
tmp_6                   (partselect       ) [ 000000000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000]
next4K_V                (add              ) [ 000000000000]
zext_ln215              (zext             ) [ 000000000000]
zext_ln215_1            (zext             ) [ 000000000000]
ret                     (sub              ) [ 000000000000]
trunc_ln1347            (trunc            ) [ 000000000000]
tmp_3                   (bitselect        ) [ 000000010000]
sub_ln1364              (sub              ) [ 000000000000]
trunc_ln1364_1          (partselect       ) [ 000000000000]
sub_ln1364_1            (sub              ) [ 000000010000]
trunc_ln1364_2          (partselect       ) [ 000000010000]
specloopname_ln91       (specloopname     ) [ 000000000000]
n_elem_margin           (select           ) [ 000000000000]
trunc_ln126             (trunc            ) [ 000000000000]
trunc_ln122             (trunc            ) [ 000000000000]
tmp_4                   (partselect       ) [ 000000000000]
icmp_ln122              (icmp             ) [ 001111111111]
zext_ln126              (zext             ) [ 000000000000]
mem_req_buff_addr       (getelementptr    ) [ 000000000000]
br_ln122                (br               ) [ 000000000000]
p_Result_s              (bitconcatenate   ) [ 000000000000]
store_ln123             (store            ) [ 000000000000]
ofstAddr_V_6            (add              ) [ 000000000000]
br_ln125                (br               ) [ 000000000000]
v1_V                    (add              ) [ 000000000000]
p_Result_3              (bitconcatenate   ) [ 000000000000]
store_ln126             (store            ) [ 000000000000]
add_ln127               (add              ) [ 000000101000]
shl_ln2                 (bitconcatenate   ) [ 000000000000]
zext_ln691              (zext             ) [ 000000000000]
ofstAddr_V_9            (add              ) [ 000000101000]
sub_ln130               (sub              ) [ 000000000000]
trunc_ln129             (trunc            ) [ 000000101000]
shl_ln691_1             (bitconcatenate   ) [ 000000000000]
zext_ln691_1            (zext             ) [ 000000000000]
ofstAddr_V_4            (add              ) [ 000000000000]
br_ln0                  (br               ) [ 000000000000]
empty_52                (phi              ) [ 000000010000]
ofstAddr_V_5            (phi              ) [ 001111111111]
add_ln132               (add              ) [ 001111111111]
br_ln0                  (br               ) [ 001111111111]
v1_V_1                  (add              ) [ 000000000000]
p_Result_4              (bitconcatenate   ) [ 000000000000]
zext_ln129              (zext             ) [ 000000000000]
mem_req_buff_addr_1     (getelementptr    ) [ 000000000000]
store_ln129             (store            ) [ 000000000000]
write_ln123             (write            ) [ 000000000000]
br_ln674                (br               ) [ 001111111111]
rhs                     (phi              ) [ 000000111110]
tmp_7                   (partselect       ) [ 000000000000]
shl_ln213_1             (bitconcatenate   ) [ 000000000000]
next4K_V_1              (add              ) [ 000000000000]
zext_ln215_2            (zext             ) [ 000000000000]
zext_ln215_3            (zext             ) [ 000000000000]
ret_1                   (sub              ) [ 000000000000]
trunc_ln1347_1          (trunc            ) [ 000000000000]
tmp_5                   (bitselect        ) [ 000000000010]
sub_ln1364_2            (sub              ) [ 000000000000]
trunc_ln1364_4          (partselect       ) [ 000000000010]
trunc_ln1364_5          (partselect       ) [ 000000000010]
empty_53                (phi              ) [ 000000000011]
sub_ln1364_3            (sub              ) [ 000000000000]
n_elem_margin_1         (select           ) [ 000000000000]
trunc_ln141             (trunc            ) [ 000000000000]
icmp_ln137              (icmp             ) [ 001111111111]
br_ln137                (br               ) [ 001111111111]
icmp_ln138              (icmp             ) [ 001111111111]
zext_ln139              (zext             ) [ 000000000000]
mem_req_buff_addr_2     (getelementptr    ) [ 000000000000]
br_ln138                (br               ) [ 000000000000]
v1_V_2                  (add              ) [ 000000000000]
p_Result_5              (bitconcatenate   ) [ 000000000000]
store_ln139             (store            ) [ 000000000000]
br_ln140                (br               ) [ 001111111111]
v1_V_3                  (add              ) [ 000000000000]
p_Result_6              (bitconcatenate   ) [ 000000000000]
store_ln141             (store            ) [ 000000000000]
shl_ln691_2             (bitconcatenate   ) [ 000000000000]
zext_ln691_2            (zext             ) [ 000000000000]
ofstAddr_V_10           (add              ) [ 000000000001]
add_ln144               (add              ) [ 000000000000]
v1_V_4                  (sub              ) [ 000000000001]
add_ln142               (add              ) [ 000000000000]
p_Result_7              (bitconcatenate   ) [ 000000000000]
zext_ln144              (zext             ) [ 000000000000]
mem_req_buff_addr_3     (getelementptr    ) [ 000000000000]
store_ln144             (store            ) [ 000000000000]
br_ln0                  (br               ) [ 000000000000]
empty_54                (phi              ) [ 000000000001]
add_ln146               (add              ) [ 000000000000]
write_ln146             (write            ) [ 000000000000]
br_ln147                (br               ) [ 000000000000]
n_mem_tuples_promoted14 (phi              ) [ 011000000001]
br_ln0                  (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ofst_buff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofst_buff"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rlt_tail_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt_tail_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="batchIdx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batchIdx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_mem_tuples">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_mem_tuples"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mem_req_buff">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_req_buff"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i22.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="batchIdx_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="22" slack="0"/>
<pin id="160" dir="0" index="1" bw="22" slack="0"/>
<pin id="161" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batchIdx_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rlt_tail_idx_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="28" slack="0"/>
<pin id="166" dir="0" index="1" bw="28" slack="0"/>
<pin id="167" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rlt_tail_idx_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/1 write_ln123/9 write_ln146/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ofst_buff_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofst_buff_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="64" slack="0"/>
<pin id="193" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curVal/3 p_Val2_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ofst_buff_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofst_buff_addr_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mem_req_buff_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_req_buff_addr/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="11" slack="0"/>
<pin id="216" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="218" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 store_ln126/7 store_ln129/8 store_ln139/10 store_ln141/10 store_ln144/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mem_req_buff_addr_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_req_buff_addr_1/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mem_req_buff_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_req_buff_addr_2/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mem_req_buff_addr_3_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_req_buff_addr_3/11 "/>
</bind>
</comp>

<comp id="244" class="1005" name="k_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="1"/>
<pin id="246" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="k_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="n_mem_tuples_promoted_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_mem_tuples_promoted (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="n_mem_tuples_promoted_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="16" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_mem_tuples_promoted/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="empty_50_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_50_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="16" slack="4"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_50/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="j_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="290" class="1005" name="ofstAddr_V_8_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="28" slack="1"/>
<pin id="292" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ofstAddr_V_8 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="ofstAddr_V_8_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="28" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="28" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofstAddr_V_8/6 "/>
</bind>
</comp>

<comp id="300" class="1005" name="empty_52_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="302" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_52 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_52_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="16" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_52/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="ofstAddr_V_5_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="28" slack="1"/>
<pin id="312" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ofstAddr_V_5 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="ofstAddr_V_5_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="28" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="28" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofstAddr_V_5/7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="rhs_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="28" slack="1"/>
<pin id="323" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="rhs_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="28" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="28" slack="2"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/9 "/>
</bind>
</comp>

<comp id="332" class="1005" name="empty_53_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_53_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="2"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="16" slack="6"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_53/10 "/>
</bind>
</comp>

<comp id="344" class="1005" name="empty_54_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="346" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_54 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="empty_54_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="16" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_54/11 "/>
</bind>
</comp>

<comp id="354" class="1005" name="n_mem_tuples_promoted14_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_mem_tuples_promoted14 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="n_mem_tuples_promoted14_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="16" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_mem_tuples_promoted14/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mul_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="28" slack="0"/>
<pin id="368" dir="0" index="1" bw="22" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln98_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="22" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="17" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln96_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln96_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln98_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln98_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmpVid_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="28" slack="1"/>
<pin id="415" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpVid/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln85_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="17" slack="1"/>
<pin id="420" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln99_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="28" slack="0"/>
<pin id="424" dir="0" index="1" bw="28" slack="1"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="lshr_ln_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="17" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln101_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln102_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln674_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="1"/>
<pin id="450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln101_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln674_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln104_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="2"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="0" index="2" bw="7" slack="0"/>
<pin id="482" dir="0" index="3" bw="7" slack="0"/>
<pin id="483" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln105_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln105_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="2"/>
<pin id="494" dir="0" index="1" bw="14" slack="0"/>
<pin id="495" dir="0" index="2" bw="14" slack="0"/>
<pin id="496" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln213_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="padDecr_V_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="padDecr_V/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln109_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln109_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="0" index="1" bw="14" slack="0"/>
<pin id="520" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="ofstAddr_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="28" slack="0"/>
<pin id="525" dir="0" index="1" bw="24" slack="1"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ofstAddr_V/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="14" slack="1"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln109_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="vDegree_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vDegree/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln86_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln111_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="14" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="0" index="2" bw="3" slack="0"/>
<pin id="560" dir="0" index="3" bw="5" slack="0"/>
<pin id="561" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln111_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln111_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="realDeg_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="15" slack="0"/>
<pin id="579" dir="0" index="2" bw="15" slack="0"/>
<pin id="580" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realDeg/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="n_rmdr_elem_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="15" slack="0"/>
<pin id="586" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="n_rmdr_elem/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="0"/>
<pin id="590" dir="0" index="1" bw="15" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln87_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln116_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="j_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln116_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="11" slack="1"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116_1/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="0" index="1" bw="28" slack="0"/>
<pin id="622" dir="0" index="2" bw="5" slack="0"/>
<pin id="623" dir="0" index="3" bw="6" slack="0"/>
<pin id="624" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="shl_ln1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="28" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="next4K_V_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="28" slack="0"/>
<pin id="639" dir="0" index="1" bw="14" slack="0"/>
<pin id="640" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next4K_V/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln215_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="28" slack="0"/>
<pin id="645" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln215_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="28" slack="0"/>
<pin id="649" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="ret_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="28" slack="0"/>
<pin id="653" dir="0" index="1" bw="28" slack="0"/>
<pin id="654" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln1347_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="29" slack="0"/>
<pin id="659" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="29" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sub_ln1364_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="20" slack="0"/>
<pin id="672" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln1364_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="20" slack="0"/>
<pin id="678" dir="0" index="2" bw="4" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_1/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln1364_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_1/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln1364_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="0" index="1" bw="29" slack="0"/>
<pin id="694" dir="0" index="2" bw="4" slack="0"/>
<pin id="695" dir="0" index="3" bw="6" slack="0"/>
<pin id="696" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_2/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="n_elem_margin_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="0" index="1" bw="16" slack="1"/>
<pin id="704" dir="0" index="2" bw="16" slack="1"/>
<pin id="705" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_elem_margin/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln126_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln122_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="0" index="1" bw="16" slack="0"/>
<pin id="717" dir="0" index="2" bw="4" slack="0"/>
<pin id="718" dir="0" index="3" bw="5" slack="0"/>
<pin id="719" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln122_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="0" index="1" bw="12" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln126_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="1"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Result_s_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="28" slack="1"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="ofstAddr_V_6_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="28" slack="1"/>
<pin id="746" dir="0" index="1" bw="10" slack="0"/>
<pin id="747" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofstAddr_V_6/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="v1_V_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_V/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_Result_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="4" slack="0"/>
<pin id="760" dir="0" index="2" bw="28" slack="1"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln127_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="shl_ln2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="4" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln691_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="ofstAddr_V_9_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="28" slack="1"/>
<pin id="788" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofstAddr_V_9/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln130_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="0"/>
<pin id="793" dir="0" index="1" bw="5" slack="0"/>
<pin id="794" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln129_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="shl_ln691_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="0"/>
<pin id="803" dir="0" index="1" bw="5" slack="0"/>
<pin id="804" dir="0" index="2" bw="1" slack="0"/>
<pin id="805" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln691_1/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln691_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691_1/7 "/>
</bind>
</comp>

<comp id="813" class="1004" name="ofstAddr_V_4_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="9" slack="0"/>
<pin id="815" dir="0" index="1" bw="28" slack="0"/>
<pin id="816" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofstAddr_V_4/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln132_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="v1_V_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="1"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_V_1/8 "/>
</bind>
</comp>

<comp id="831" class="1004" name="p_Result_4_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="4" slack="0"/>
<pin id="834" dir="0" index="2" bw="28" slack="1"/>
<pin id="835" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln129_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_7_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="28" slack="0"/>
<pin id="846" dir="0" index="2" bw="5" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="shl_ln213_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="28" slack="0"/>
<pin id="855" dir="0" index="1" bw="16" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln213_1/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="next4K_V_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="28" slack="0"/>
<pin id="863" dir="0" index="1" bw="14" slack="0"/>
<pin id="864" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next4K_V_1/9 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln215_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="28" slack="0"/>
<pin id="869" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln215_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="28" slack="0"/>
<pin id="873" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="ret_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="28" slack="0"/>
<pin id="877" dir="0" index="1" bw="28" slack="0"/>
<pin id="878" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_1/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="trunc_ln1347_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="29" slack="0"/>
<pin id="883" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347_1/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_5_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="29" slack="0"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sub_ln1364_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="20" slack="0"/>
<pin id="896" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_2/9 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln1364_4_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="0"/>
<pin id="901" dir="0" index="1" bw="20" slack="0"/>
<pin id="902" dir="0" index="2" bw="4" slack="0"/>
<pin id="903" dir="0" index="3" bw="6" slack="0"/>
<pin id="904" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_4/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="trunc_ln1364_5_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="0" index="1" bw="29" slack="0"/>
<pin id="912" dir="0" index="2" bw="4" slack="0"/>
<pin id="913" dir="0" index="3" bw="6" slack="0"/>
<pin id="914" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_5/9 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sub_ln1364_3_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="16" slack="1"/>
<pin id="922" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_3/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="n_elem_margin_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="0" index="1" bw="16" slack="0"/>
<pin id="927" dir="0" index="2" bw="16" slack="1"/>
<pin id="928" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_elem_margin_1/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="trunc_ln141_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="0"/>
<pin id="932" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="icmp_ln137_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="3"/>
<pin id="936" dir="0" index="1" bw="4" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="icmp_ln138_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="0"/>
<pin id="941" dir="0" index="1" bw="16" slack="3"/>
<pin id="942" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/10 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln139_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="v1_V_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="3"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_V_2/10 "/>
</bind>
</comp>

<comp id="954" class="1004" name="p_Result_5_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="4" slack="0"/>
<pin id="957" dir="0" index="2" bw="28" slack="1"/>
<pin id="958" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="v1_V_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_V_3/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_Result_6_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="0" index="1" bw="4" slack="0"/>
<pin id="972" dir="0" index="2" bw="28" slack="1"/>
<pin id="973" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="shl_ln691_2_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="4" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln691_2/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln691_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691_2/10 "/>
</bind>
</comp>

<comp id="990" class="1004" name="ofstAddr_V_10_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="0" index="1" bw="28" slack="1"/>
<pin id="993" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofstAddr_V_10/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln144_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="4" slack="3"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/10 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="v1_V_4_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="0"/>
<pin id="1003" dir="0" index="1" bw="4" slack="0"/>
<pin id="1004" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v1_V_4/10 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln142_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Result_7_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="4" slack="1"/>
<pin id="1017" dir="0" index="2" bw="28" slack="1"/>
<pin id="1018" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/11 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln144_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="0"/>
<pin id="1023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/11 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln146_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/11 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="rlt_tail_idx_read_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="28" slack="1"/>
<pin id="1036" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="rlt_tail_idx_read "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mul_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="28" slack="1"/>
<pin id="1041" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1044" class="1005" name="trunc_ln_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="17" slack="1"/>
<pin id="1046" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1052" class="1005" name="add_ln96_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="7" slack="0"/>
<pin id="1054" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="trunc_ln98_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="lshr_ln_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1074" class="1005" name="ofst_buff_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="1"/>
<pin id="1076" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="ofst_buff_addr_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="16" slack="1"/>
<pin id="1081" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_addr_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="trunc_ln213_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="24" slack="1"/>
<pin id="1086" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln213 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="padDecr_V_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="4" slack="1"/>
<pin id="1091" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="padDecr_V "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sub_ln109_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="14" slack="1"/>
<pin id="1096" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln109 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="ofstAddr_V_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="28" slack="1"/>
<pin id="1101" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ofstAddr_V "/>
</bind>
</comp>

<comp id="1105" class="1005" name="n_rmdr_elem_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="3"/>
<pin id="1107" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="n_rmdr_elem "/>
</bind>
</comp>

<comp id="1112" class="1005" name="trunc_ln5_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="11" slack="1"/>
<pin id="1114" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="zext_ln87_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="3"/>
<pin id="1119" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln87 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="icmp_ln116_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="j_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="11" slack="0"/>
<pin id="1128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="icmp_ln116_1_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="1"/>
<pin id="1133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116_1 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_3_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="sub_ln1364_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="1"/>
<pin id="1142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="trunc_ln1364_2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="1"/>
<pin id="1147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1364_2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="icmp_ln122_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="add_ln127_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="ofstAddr_V_9_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="28" slack="1"/>
<pin id="1161" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ofstAddr_V_9 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="trunc_ln129_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="1"/>
<pin id="1166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="add_ln132_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="1"/>
<pin id="1171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln132 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_5_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="1"/>
<pin id="1176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="trunc_ln1364_4_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="1"/>
<pin id="1181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1364_4 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="trunc_ln1364_5_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="1"/>
<pin id="1186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1364_5 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln137_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln138_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="ofstAddr_V_10_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="28" slack="1"/>
<pin id="1199" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ofstAddr_V_10 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="v1_V_4_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="4" slack="1"/>
<pin id="1204" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v1_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="178" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="219"><net_src comp="203" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="277"><net_src comp="255" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="106" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="299"><net_src comp="293" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="309"><net_src comp="267" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="320"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="330"><net_src comp="290" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="341"><net_src comp="267" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="255" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="353"><net_src comp="332" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="364"><net_src comp="332" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="158" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="158" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="248" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="248" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="248" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="248" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="248" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="404" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="412" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="417" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="62" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="460"><net_src comp="185" pin="7"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="185" pin="7"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="461" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="457" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="185" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="185" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="478" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="471" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="78" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="471" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="516"><net_src comp="471" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="492" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="84" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="88" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="544"><net_src comp="530" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="540" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="94" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="96" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="556" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="550" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="566" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="570" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="100" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="576" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="102" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="104" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="601"><net_src comp="584" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="588" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="106" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="283" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="283" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="625"><net_src comp="120" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="293" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="122" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="124" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="634"><net_src comp="126" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="619" pin="4"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="128" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="130" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="293" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="643" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="132" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="651" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="80" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="134" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="136" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="102" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="138" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="689"><net_src comp="32" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="675" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="140" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="651" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="102" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="138" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="709"><net_src comp="701" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="144" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="701" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="102" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="728"><net_src comp="714" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="128" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="267" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="740"><net_src comp="146" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="148" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="290" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="748"><net_src comp="290" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="150" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="744" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="755"><net_src comp="706" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="148" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="146" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="290" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="765"><net_src comp="757" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="770"><net_src comp="267" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="66" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="766" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="778"><net_src comp="152" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="706" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="86" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="290" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="154" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="710" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="156" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="791" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="86" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="801" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="785" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="813" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="824"><net_src comp="303" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="66" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="148" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="146" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="831" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="849"><net_src comp="120" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="324" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="122" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="852"><net_src comp="124" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="858"><net_src comp="126" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="843" pin="4"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="128" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="853" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="130" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="324" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="867" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="132" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="875" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="80" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="897"><net_src comp="134" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="881" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="905"><net_src comp="136" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="102" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="138" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="915"><net_src comp="140" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="875" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="102" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="138" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="923"><net_src comp="32" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="929"><net_src comp="919" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="924" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="86" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="924" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="335" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="953"><net_src comp="148" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="146" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="949" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="321" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="962"><net_src comp="954" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="967"><net_src comp="930" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="148" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="146" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="963" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="321" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="977"><net_src comp="969" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="983"><net_src comp="152" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="930" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="86" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="321" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="148" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="930" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="332" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="66" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1013"><net_src comp="1007" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="1019"><net_src comp="146" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="1014" pin="3"/><net_sink comp="210" pin=4"/></net>

<net id="1024"><net_src comp="1007" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1030"><net_src comp="347" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="66" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1032"><net_src comp="1026" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="1033"><net_src comp="1026" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="1037"><net_src comp="164" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1042"><net_src comp="366" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1047"><net_src comp="378" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1055"><net_src comp="394" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1060"><net_src comp="408" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1063"><net_src comp="1057" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1070"><net_src comp="427" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1077"><net_src comp="178" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1082"><net_src comp="195" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1087"><net_src comp="499" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1092"><net_src comp="503" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1097"><net_src comp="517" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1102"><net_src comp="523" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1108"><net_src comp="584" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1115"><net_src comp="588" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1120"><net_src comp="598" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1125"><net_src comp="602" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="608" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1134"><net_src comp="614" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="661" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1143"><net_src comp="685" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1148"><net_src comp="691" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="1153"><net_src comp="724" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="766" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1162"><net_src comp="785" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="1167"><net_src comp="797" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1172"><net_src comp="820" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1177"><net_src comp="885" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1182"><net_src comp="899" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1187"><net_src comp="909" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="1192"><net_src comp="934" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="939" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="990" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="1014" pin=2"/></net>

<net id="1205"><net_src comp="1001" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="1014" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_mem_tuples | {1 9 11 }
	Port: mem_req_buff | {7 8 10 11 }
 - Input state : 
	Port: gen_access_tuple : ofst_buff | {3 4 }
	Port: gen_access_tuple : rlt_tail_idx | {1 }
	Port: gen_access_tuple : batchIdx | {1 }
  - Chain level:
	State 1
		trunc_ln : 1
	State 2
		tmp : 1
		add_ln96 : 1
		br_ln96 : 2
		zext_ln96 : 1
		zext_ln98 : 1
		trunc_ln98_1 : 1
		tmpVid : 2
		add_ln85 : 2
		icmp_ln99 : 3
		br_ln99 : 4
		lshr_ln : 3
	State 3
		ofst_buff_addr : 1
		curVal : 2
		select_ln674 : 1
		zext_ln101_1 : 2
		ofst_buff_addr_1 : 3
		p_Val2_1 : 4
	State 4
		trunc_ln674 : 1
		tmp_1 : 1
		select_ln104 : 2
		tmp_2 : 1
		trunc_ln105 : 1
		select_ln105 : 2
		trunc_ln213 : 3
		padDecr_V : 3
		trunc_ln109 : 3
		sub_ln109 : 4
	State 5
		vDegree : 1
		trunc_ln86 : 2
		icmp_ln111 : 3
		trunc_ln4 : 2
		zext_ln111 : 3
		add_ln111 : 4
		realDeg : 5
		n_rmdr_elem : 6
		trunc_ln5 : 6
		zext_ln87 : 7
		icmp_ln116 : 7
		br_ln116 : 8
	State 6
		j_1 : 1
		icmp_ln116_1 : 1
		br_ln116 : 2
		tmp_6 : 1
		shl_ln1 : 2
		next4K_V : 3
		zext_ln215 : 4
		zext_ln215_1 : 1
		ret : 5
		trunc_ln1347 : 6
		tmp_3 : 6
		sub_ln1364 : 7
		trunc_ln1364_1 : 8
		sub_ln1364_1 : 9
		trunc_ln1364_2 : 6
	State 7
		trunc_ln126 : 1
		trunc_ln122 : 1
		tmp_4 : 1
		icmp_ln122 : 2
		mem_req_buff_addr : 1
		br_ln122 : 3
		store_ln123 : 2
		v1_V : 2
		p_Result_3 : 3
		store_ln126 : 4
		shl_ln2 : 2
		zext_ln691 : 3
		ofstAddr_V_9 : 4
		sub_ln130 : 2
		trunc_ln129 : 3
		shl_ln691_1 : 3
		zext_ln691_1 : 4
		ofstAddr_V_4 : 5
		empty_52 : 1
		ofstAddr_V_5 : 6
		add_ln132 : 2
	State 8
		p_Result_4 : 1
		mem_req_buff_addr_1 : 1
		store_ln129 : 2
	State 9
		rhs : 1
		tmp_7 : 2
		shl_ln213_1 : 3
		next4K_V_1 : 4
		zext_ln215_2 : 5
		zext_ln215_3 : 2
		ret_1 : 6
		trunc_ln1347_1 : 7
		tmp_5 : 7
		sub_ln1364_2 : 8
		trunc_ln1364_4 : 9
		trunc_ln1364_5 : 7
	State 10
		n_elem_margin_1 : 1
		trunc_ln141 : 2
		br_ln137 : 1
		icmp_ln138 : 2
		zext_ln139 : 1
		mem_req_buff_addr_2 : 2
		br_ln138 : 3
		p_Result_5 : 1
		store_ln139 : 3
		v1_V_3 : 3
		p_Result_6 : 4
		store_ln141 : 5
		shl_ln691_2 : 3
		zext_ln691_2 : 4
		ofstAddr_V_10 : 5
		v1_V_4 : 3
	State 11
		zext_ln144 : 1
		mem_req_buff_addr_3 : 2
		store_ln144 : 3
		empty_54 : 1
		add_ln146 : 2
		write_ln146 : 3
		n_mem_tuples_promoted14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln96_fu_394        |    0    |    14   |
|          |         tmpVid_fu_412         |    0    |    35   |
|          |        add_ln85_fu_417        |    0    |    24   |
|          |        add_ln102_fu_441       |    0    |    23   |
|          |        add_ln111_fu_570       |    0    |    21   |
|          |           j_1_fu_608          |    0    |    18   |
|          |        next4K_V_fu_637        |    0    |    35   |
|          |      ofstAddr_V_6_fu_744      |    0    |    35   |
|          |          v1_V_fu_751          |    0    |    12   |
|          |        add_ln127_fu_766       |    0    |    23   |
|    add   |      ofstAddr_V_9_fu_785      |    0    |    35   |
|          |      ofstAddr_V_4_fu_813      |    0    |    35   |
|          |        add_ln132_fu_820       |    0    |    23   |
|          |         v1_V_1_fu_826         |    0    |    12   |
|          |       next4K_V_1_fu_861       |    0    |    35   |
|          |         v1_V_2_fu_949         |    0    |    12   |
|          |         v1_V_3_fu_963         |    0    |    12   |
|          |      ofstAddr_V_10_fu_990     |    0    |    35   |
|          |        add_ln144_fu_996       |    0    |    7    |
|          |       add_ln142_fu_1007       |    0    |    23   |
|          |       add_ln146_fu_1026       |    0    |    23   |
|----------|-------------------------------|---------|---------|
|          |        sub_ln109_fu_517       |    0    |    21   |
|          |         vDegree_fu_540        |    0    |    23   |
|          |           ret_fu_651          |    0    |    35   |
|          |       sub_ln1364_fu_669       |    0    |    27   |
|    sub   |      sub_ln1364_1_fu_685      |    0    |    23   |
|          |        sub_ln130_fu_791       |    0    |    12   |
|          |          ret_1_fu_875         |    0    |    35   |
|          |      sub_ln1364_2_fu_893      |    0    |    27   |
|          |      sub_ln1364_3_fu_919      |    0    |    23   |
|          |         v1_V_4_fu_1001        |    0    |    7    |
|----------|-------------------------------|---------|---------|
|          |      select_ln674_fu_446      |    0    |    16   |
|          |      select_ln104_fu_471      |    0    |    32   |
|  select  |      select_ln105_fu_492      |    0    |    14   |
|          |         realDeg_fu_576        |    0    |    15   |
|          |      n_elem_margin_fu_701     |    0    |    16   |
|          |     n_elem_margin_1_fu_924    |    0    |    16   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln99_fu_422       |    0    |    18   |
|          |       icmp_ln111_fu_550       |    0    |    8    |
|          |       icmp_ln116_fu_602       |    0    |    11   |
|   icmp   |      icmp_ln116_1_fu_614      |    0    |    11   |
|          |       icmp_ln122_fu_724       |    0    |    12   |
|          |       icmp_ln137_fu_934       |    0    |    9    |
|          |       icmp_ln138_fu_939       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   read   |   batchIdx_read_read_fu_158   |    0    |    0    |
|          | rlt_tail_idx_read_read_fu_164 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_170       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mul_fu_366          |    0    |    0    |
|          |        trunc_ln_fu_378        |    0    |    0    |
|          |       ofstAddr_V_fu_523       |    0    |    0    |
|          |         shl_ln_fu_530         |    0    |    0    |
|          |         shl_ln1_fu_629        |    0    |    0    |
|          |       p_Result_s_fu_735       |    0    |    0    |
|          |       p_Result_3_fu_757       |    0    |    0    |
|bitconcatenate|         shl_ln2_fu_773        |    0    |    0    |
|          |       shl_ln691_1_fu_801      |    0    |    0    |
|          |       p_Result_4_fu_831       |    0    |    0    |
|          |       shl_ln213_1_fu_853      |    0    |    0    |
|          |       p_Result_5_fu_954       |    0    |    0    |
|          |       p_Result_6_fu_969       |    0    |    0    |
|          |       shl_ln691_2_fu_978      |    0    |    0    |
|          |       p_Result_7_fu_1014      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln98_fu_374       |    0    |    0    |
|          |      trunc_ln98_1_fu_408      |    0    |    0    |
|          |       trunc_ln674_fu_457      |    0    |    0    |
|          |       trunc_ln105_fu_488      |    0    |    0    |
|          |       trunc_ln213_fu_499      |    0    |    0    |
|          |       trunc_ln109_fu_513      |    0    |    0    |
|   trunc  |       trunc_ln86_fu_546       |    0    |    0    |
|          |       n_rmdr_elem_fu_584      |    0    |    0    |
|          |      trunc_ln1347_fu_657      |    0    |    0    |
|          |       trunc_ln126_fu_706      |    0    |    0    |
|          |       trunc_ln122_fu_710      |    0    |    0    |
|          |       trunc_ln129_fu_797      |    0    |    0    |
|          |     trunc_ln1347_1_fu_881     |    0    |    0    |
|          |       trunc_ln141_fu_930      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_386          |    0    |    0    |
| bitselect|          tmp_3_fu_661         |    0    |    0    |
|          |          tmp_5_fu_885         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln96_fu_400       |    0    |    0    |
|          |        zext_ln98_fu_404       |    0    |    0    |
|          |       zext_ln101_fu_437       |    0    |    0    |
|          |      zext_ln101_1_fu_452      |    0    |    0    |
|          |       zext_ln109_fu_537       |    0    |    0    |
|          |       zext_ln111_fu_566       |    0    |    0    |
|          |        zext_ln87_fu_598       |    0    |    0    |
|          |       zext_ln215_fu_643       |    0    |    0    |
|   zext   |      zext_ln215_1_fu_647      |    0    |    0    |
|          |       zext_ln126_fu_730       |    0    |    0    |
|          |       zext_ln691_fu_781       |    0    |    0    |
|          |      zext_ln691_1_fu_809      |    0    |    0    |
|          |       zext_ln129_fu_839       |    0    |    0    |
|          |      zext_ln215_2_fu_867      |    0    |    0    |
|          |      zext_ln215_3_fu_871      |    0    |    0    |
|          |       zext_ln139_fu_944       |    0    |    0    |
|          |      zext_ln691_2_fu_986      |    0    |    0    |
|          |       zext_ln144_fu_1021      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         lshr_ln_fu_427        |    0    |    0    |
|          |          tmp_1_fu_461         |    0    |    0    |
|          |          tmp_2_fu_478         |    0    |    0    |
|          |        padDecr_V_fu_503       |    0    |    0    |
|          |        trunc_ln4_fu_556       |    0    |    0    |
|          |        trunc_ln5_fu_588       |    0    |    0    |
|partselect|          tmp_6_fu_619         |    0    |    0    |
|          |     trunc_ln1364_1_fu_675     |    0    |    0    |
|          |     trunc_ln1364_2_fu_691     |    0    |    0    |
|          |          tmp_4_fu_714         |    0    |    0    |
|          |          tmp_7_fu_843         |    0    |    0    |
|          |     trunc_ln1364_4_fu_899     |    0    |    0    |
|          |     trunc_ln1364_5_fu_909     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   916   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln127_reg_1154      |   16   |
|       add_ln132_reg_1169      |   16   |
|       add_ln96_reg_1052       |    7   |
|        empty_50_reg_267       |   16   |
|        empty_52_reg_300       |   16   |
|        empty_53_reg_332       |   16   |
|        empty_54_reg_344       |   16   |
|     icmp_ln116_1_reg_1131     |    1   |
|      icmp_ln116_reg_1122      |    1   |
|      icmp_ln122_reg_1150      |    1   |
|      icmp_ln137_reg_1189      |    1   |
|      icmp_ln138_reg_1193      |    1   |
|          j_1_reg_1126         |   11   |
|           j_reg_279           |   11   |
|           k_reg_244           |    7   |
|        lshr_ln_reg_1067       |   16   |
|          mul_reg_1039         |   28   |
|n_mem_tuples_promoted14_reg_354|   16   |
| n_mem_tuples_promoted_reg_255 |   16   |
|      n_rmdr_elem_reg_1105     |    4   |
|     ofstAddr_V_10_reg_1197    |   28   |
|      ofstAddr_V_5_reg_310     |   28   |
|      ofstAddr_V_8_reg_290     |   28   |
|     ofstAddr_V_9_reg_1159     |   28   |
|      ofstAddr_V_reg_1099      |   28   |
|   ofst_buff_addr_1_reg_1079   |   16   |
|    ofst_buff_addr_reg_1074    |   16   |
|       padDecr_V_reg_1089      |    4   |
|          rhs_reg_321          |   28   |
|   rlt_tail_idx_read_reg_1034  |   28   |
|       sub_ln109_reg_1094      |   14   |
|     sub_ln1364_1_reg_1140     |   16   |
|         tmp_3_reg_1135        |    1   |
|         tmp_5_reg_1174        |    1   |
|      trunc_ln129_reg_1164     |    4   |
|    trunc_ln1364_2_reg_1145    |   16   |
|    trunc_ln1364_4_reg_1179    |   16   |
|    trunc_ln1364_5_reg_1184    |   16   |
|      trunc_ln213_reg_1084     |   24   |
|       trunc_ln5_reg_1112      |   11   |
|     trunc_ln98_1_reg_1057     |    1   |
|       trunc_ln_reg_1044       |   17   |
|        v1_V_4_reg_1202        |    4   |
|       zext_ln87_reg_1117      |   16   |
+-------------------------------+--------+
|             Total             |   606  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_170       |  p2  |   3  |  16  |   48   ||    14   |
|       grp_access_fu_185       |  p0  |   2  |  16  |   32   ||    9    |
|       grp_access_fu_185       |  p2  |   2  |   0  |    0   ||    9    |
|       grp_access_fu_210       |  p2  |   4  |   0  |    0   ||    20   |
|       grp_access_fu_210       |  p4  |   6  |  11  |   66   ||    31   |
| n_mem_tuples_promoted_reg_255 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   178  ||  2.552  ||    92   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   916  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   92   |
|  Register |    -   |   606  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   606  |  1008  |
+-----------+--------+--------+--------+
