
SGD-1_v3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f9c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  0800505c  0800505c  0001505c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005610  08005610  00015610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005614  08005614  00015614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000011c  20000000  08005618  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000003d4  2000011c  08005734  0002011c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200004f0  08005734  000204f0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f397  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000044ab  00000000  00000000  0003f4db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    00011dc2  00000000  00000000  00043986  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001188  00000000  00000000  00055748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000010a0  00000000  00000000  000568d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00013bb6  00000000  00000000  00057970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e297  00000000  00000000  0006b526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0006a328  00000000  00000000  000897bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f3ae5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000037dc  00000000  00000000  000f3b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  000f7314  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  000f73e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000011c 	.word	0x2000011c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005044 	.word	0x08005044

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000120 	.word	0x20000120
 8000104:	08005044 	.word	0x08005044

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000234:	4770      	bx	lr
	...

08000238 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000238:	b510      	push	{r4, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800023a:	4a06      	ldr	r2, [pc, #24]	; (8000254 <HAL_Init+0x1c>)
 800023c:	6813      	ldr	r3, [r2, #0]
 800023e:	2110      	movs	r1, #16
 8000240:	430b      	orrs	r3, r1
 8000242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000244:	2000      	movs	r0, #0
 8000246:	f002 fe33 	bl	8002eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800024a:	f002 fd91 	bl	8002d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	40022000 	.word	0x40022000

08000258 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000258:	4a03      	ldr	r2, [pc, #12]	; (8000268 <HAL_IncTick+0x10>)
 800025a:	6811      	ldr	r1, [r2, #0]
 800025c:	4b03      	ldr	r3, [pc, #12]	; (800026c <HAL_IncTick+0x14>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	185b      	adds	r3, r3, r1
 8000262:	6013      	str	r3, [r2, #0]
}
 8000264:	4770      	bx	lr
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	200001b8 	.word	0x200001b8
 800026c:	20000004 	.word	0x20000004

08000270 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000270:	4b01      	ldr	r3, [pc, #4]	; (8000278 <HAL_GetTick+0x8>)
 8000272:	6818      	ldr	r0, [r3, #0]
}
 8000274:	4770      	bx	lr
 8000276:	46c0      	nop			; (mov r8, r8)
 8000278:	200001b8 	.word	0x200001b8

0800027c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800027c:	b570      	push	{r4, r5, r6, lr}
 800027e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000280:	f7ff fff6 	bl	8000270 <HAL_GetTick>
 8000284:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000286:	1c63      	adds	r3, r4, #1
 8000288:	d002      	beq.n	8000290 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800028a:	4b04      	ldr	r3, [pc, #16]	; (800029c <HAL_Delay+0x20>)
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000290:	f7ff ffee 	bl	8000270 <HAL_GetTick>
 8000294:	1b40      	subs	r0, r0, r5
 8000296:	42a0      	cmp	r0, r4
 8000298:	d3fa      	bcc.n	8000290 <HAL_Delay+0x14>
  {
  }
}
 800029a:	bd70      	pop	{r4, r5, r6, pc}
 800029c:	20000004 	.word	0x20000004

080002a0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002a0:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80002a2:	2800      	cmp	r0, #0
 80002a4:	db11      	blt.n	80002ca <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a6:	0883      	lsrs	r3, r0, #2
 80002a8:	4e13      	ldr	r6, [pc, #76]	; (80002f8 <HAL_NVIC_SetPriority+0x58>)
 80002aa:	33c0      	adds	r3, #192	; 0xc0
 80002ac:	009b      	lsls	r3, r3, #2
 80002ae:	599d      	ldr	r5, [r3, r6]
 80002b0:	2403      	movs	r4, #3
 80002b2:	4020      	ands	r0, r4
 80002b4:	00c0      	lsls	r0, r0, #3
 80002b6:	22ff      	movs	r2, #255	; 0xff
 80002b8:	0014      	movs	r4, r2
 80002ba:	4084      	lsls	r4, r0
 80002bc:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002be:	0189      	lsls	r1, r1, #6
 80002c0:	400a      	ands	r2, r1
 80002c2:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c4:	432a      	orrs	r2, r5
 80002c6:	519a      	str	r2, [r3, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80002c8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ca:	230f      	movs	r3, #15
 80002cc:	4003      	ands	r3, r0
 80002ce:	3b08      	subs	r3, #8
 80002d0:	089b      	lsrs	r3, r3, #2
 80002d2:	3306      	adds	r3, #6
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	4a09      	ldr	r2, [pc, #36]	; (80002fc <HAL_NVIC_SetPriority+0x5c>)
 80002d8:	4694      	mov	ip, r2
 80002da:	4463      	add	r3, ip
 80002dc:	685c      	ldr	r4, [r3, #4]
 80002de:	2203      	movs	r2, #3
 80002e0:	4010      	ands	r0, r2
 80002e2:	00c0      	lsls	r0, r0, #3
 80002e4:	32fc      	adds	r2, #252	; 0xfc
 80002e6:	0015      	movs	r5, r2
 80002e8:	4085      	lsls	r5, r0
 80002ea:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ec:	0189      	lsls	r1, r1, #6
 80002ee:	400a      	ands	r2, r1
 80002f0:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f2:	4322      	orrs	r2, r4
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	e7e7      	b.n	80002c8 <HAL_NVIC_SetPriority+0x28>
 80002f8:	e000e100 	.word	0xe000e100
 80002fc:	e000ed00 	.word	0xe000ed00

08000300 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000300:	2800      	cmp	r0, #0
 8000302:	db05      	blt.n	8000310 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000304:	231f      	movs	r3, #31
 8000306:	4018      	ands	r0, r3
 8000308:	3b1e      	subs	r3, #30
 800030a:	4083      	lsls	r3, r0
 800030c:	4a01      	ldr	r2, [pc, #4]	; (8000314 <HAL_NVIC_EnableIRQ+0x14>)
 800030e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000310:	4770      	bx	lr
 8000312:	46c0      	nop			; (mov r8, r8)
 8000314:	e000e100 	.word	0xe000e100

08000318 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000318:	3801      	subs	r0, #1
 800031a:	2380      	movs	r3, #128	; 0x80
 800031c:	045b      	lsls	r3, r3, #17
 800031e:	4298      	cmp	r0, r3
 8000320:	d20f      	bcs.n	8000342 <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000322:	4a09      	ldr	r2, [pc, #36]	; (8000348 <HAL_SYSTICK_Config+0x30>)
 8000324:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000326:	4809      	ldr	r0, [pc, #36]	; (800034c <HAL_SYSTICK_Config+0x34>)
 8000328:	6a03      	ldr	r3, [r0, #32]
 800032a:	021b      	lsls	r3, r3, #8
 800032c:	0a1b      	lsrs	r3, r3, #8
 800032e:	21c0      	movs	r1, #192	; 0xc0
 8000330:	0609      	lsls	r1, r1, #24
 8000332:	430b      	orrs	r3, r1
 8000334:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000336:	2300      	movs	r3, #0
 8000338:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800033a:	3307      	adds	r3, #7
 800033c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800033e:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000340:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000342:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8000344:	e7fc      	b.n	8000340 <HAL_SYSTICK_Config+0x28>
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	e000e010 	.word	0xe000e010
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000350:	2804      	cmp	r0, #4
 8000352:	d005      	beq.n	8000360 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000354:	4a05      	ldr	r2, [pc, #20]	; (800036c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000356:	6813      	ldr	r3, [r2, #0]
 8000358:	2104      	movs	r1, #4
 800035a:	438b      	bics	r3, r1
 800035c:	6013      	str	r3, [r2, #0]
  }
}
 800035e:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000360:	4a02      	ldr	r2, [pc, #8]	; (800036c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000362:	6813      	ldr	r3, [r2, #0]
 8000364:	2104      	movs	r1, #4
 8000366:	430b      	orrs	r3, r1
 8000368:	6013      	str	r3, [r2, #0]
 800036a:	e7f8      	b.n	800035e <HAL_SYSTICK_CLKSourceConfig+0xe>
 800036c:	e000e010 	.word	0xe000e010

08000370 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000370:	4770      	bx	lr

08000372 <HAL_SYSTICK_IRQHandler>:
{
 8000372:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000374:	f7ff fffc 	bl	8000370 <HAL_SYSTICK_Callback>
}
 8000378:	bd10      	pop	{r4, pc}

0800037a <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800037a:	b510      	push	{r4, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800037c:	2321      	movs	r3, #33	; 0x21
 800037e:	5cc3      	ldrb	r3, [r0, r3]
 8000380:	2b02      	cmp	r3, #2
 8000382:	d006      	beq.n	8000392 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000384:	2304      	movs	r3, #4
 8000386:	6383      	str	r3, [r0, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000388:	331c      	adds	r3, #28
 800038a:	2200      	movs	r2, #0
 800038c:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 800038e:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
}
 8000390:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000392:	6802      	ldr	r2, [r0, #0]
 8000394:	6813      	ldr	r3, [r2, #0]
 8000396:	210e      	movs	r1, #14
 8000398:	438b      	bics	r3, r1
 800039a:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800039c:	6801      	ldr	r1, [r0, #0]
 800039e:	680a      	ldr	r2, [r1, #0]
 80003a0:	2301      	movs	r3, #1
 80003a2:	439a      	bics	r2, r3
 80003a4:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80003a6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80003a8:	0019      	movs	r1, r3
 80003aa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80003ac:	40a1      	lsls	r1, r4
 80003ae:	6051      	str	r1, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 80003b0:	2221      	movs	r2, #33	; 0x21
 80003b2:	5483      	strb	r3, [r0, r2]
  __HAL_UNLOCK(hdma);
 80003b4:	331f      	adds	r3, #31
 80003b6:	2200      	movs	r2, #0
 80003b8:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 80003ba:	2000      	movs	r0, #0
 80003bc:	e7e8      	b.n	8000390 <HAL_DMA_Abort+0x16>

080003be <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80003be:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80003c0:	2321      	movs	r3, #33	; 0x21
 80003c2:	5cc3      	ldrb	r3, [r0, r3]
 80003c4:	2b02      	cmp	r3, #2
 80003c6:	d003      	beq.n	80003d0 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003c8:	2304      	movs	r3, #4
 80003ca:	6383      	str	r3, [r0, #56]	; 0x38

    status = HAL_ERROR;
 80003cc:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 80003ce:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003d0:	6802      	ldr	r2, [r0, #0]
 80003d2:	6813      	ldr	r3, [r2, #0]
 80003d4:	210e      	movs	r1, #14
 80003d6:	438b      	bics	r3, r1
 80003d8:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80003da:	6801      	ldr	r1, [r0, #0]
 80003dc:	680a      	ldr	r2, [r1, #0]
 80003de:	2301      	movs	r3, #1
 80003e0:	439a      	bics	r2, r3
 80003e2:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003e4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80003e6:	0019      	movs	r1, r3
 80003e8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80003ea:	40a1      	lsls	r1, r4
 80003ec:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80003ee:	2221      	movs	r2, #33	; 0x21
 80003f0:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80003f2:	331f      	adds	r3, #31
 80003f4:	2200      	movs	r2, #0
 80003f6:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 80003f8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d002      	beq.n	8000404 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 80003fe:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000400:	2000      	movs	r0, #0
 8000402:	e7e4      	b.n	80003ce <HAL_DMA_Abort_IT+0x10>
 8000404:	2000      	movs	r0, #0
 8000406:	e7e2      	b.n	80003ce <HAL_DMA_Abort_IT+0x10>

08000408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 800040c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800040e:	e057      	b.n	80004c0 <HAL_GPIO_Init+0xb8>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000410:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000412:	005f      	lsls	r7, r3, #1
 8000414:	2603      	movs	r6, #3
 8000416:	40be      	lsls	r6, r7
 8000418:	43b4      	bics	r4, r6
 800041a:	0026      	movs	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800041c:	68cc      	ldr	r4, [r1, #12]
 800041e:	40bc      	lsls	r4, r7
 8000420:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000422:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000424:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000426:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000428:	684a      	ldr	r2, [r1, #4]
 800042a:	0916      	lsrs	r6, r2, #4
 800042c:	2201      	movs	r2, #1
 800042e:	4032      	ands	r2, r6
 8000430:	409a      	lsls	r2, r3
 8000432:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000434:	6042      	str	r2, [r0, #4]
 8000436:	e053      	b.n	80004e0 <HAL_GPIO_Init+0xd8>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000438:	08dc      	lsrs	r4, r3, #3
 800043a:	3408      	adds	r4, #8
 800043c:	00a4      	lsls	r4, r4, #2
 800043e:	5826      	ldr	r6, [r4, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000440:	3205      	adds	r2, #5
 8000442:	401a      	ands	r2, r3
 8000444:	0092      	lsls	r2, r2, #2
 8000446:	270f      	movs	r7, #15
 8000448:	4097      	lsls	r7, r2
 800044a:	43be      	bics	r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800044c:	690f      	ldr	r7, [r1, #16]
 800044e:	4097      	lsls	r7, r2
 8000450:	003a      	movs	r2, r7
 8000452:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3u] = temp;
 8000454:	5022      	str	r2, [r4, r0]
 8000456:	e057      	b.n	8000508 <HAL_GPIO_Init+0x100>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000458:	2603      	movs	r6, #3
 800045a:	e000      	b.n	800045e <HAL_GPIO_Init+0x56>
 800045c:	2600      	movs	r6, #0
 800045e:	40a6      	lsls	r6, r4
 8000460:	0034      	movs	r4, r6
 8000462:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000464:	3202      	adds	r2, #2
 8000466:	0092      	lsls	r2, r2, #2
 8000468:	4e44      	ldr	r6, [pc, #272]	; (800057c <HAL_GPIO_Init+0x174>)
 800046a:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800046c:	4a44      	ldr	r2, [pc, #272]	; (8000580 <HAL_GPIO_Init+0x178>)
 800046e:	6894      	ldr	r4, [r2, #8]
        temp &= ~(iocurrent);
 8000470:	43ea      	mvns	r2, r5
 8000472:	0026      	movs	r6, r4
 8000474:	43ae      	bics	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000476:	684f      	ldr	r7, [r1, #4]
 8000478:	02ff      	lsls	r7, r7, #11
 800047a:	d501      	bpl.n	8000480 <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 800047c:	432c      	orrs	r4, r5
 800047e:	0026      	movs	r6, r4
        }
        EXTI->RTSR = temp;
 8000480:	4c3f      	ldr	r4, [pc, #252]	; (8000580 <HAL_GPIO_Init+0x178>)
 8000482:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8000484:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(iocurrent);
 8000486:	0026      	movs	r6, r4
 8000488:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800048a:	684f      	ldr	r7, [r1, #4]
 800048c:	02bf      	lsls	r7, r7, #10
 800048e:	d501      	bpl.n	8000494 <HAL_GPIO_Init+0x8c>
        {
          temp |= iocurrent;
 8000490:	432c      	orrs	r4, r5
 8000492:	0026      	movs	r6, r4
        }
        EXTI->FTSR = temp;
 8000494:	4c3a      	ldr	r4, [pc, #232]	; (8000580 <HAL_GPIO_Init+0x178>)
 8000496:	60e6      	str	r6, [r4, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000498:	6864      	ldr	r4, [r4, #4]
        temp &= ~(iocurrent);
 800049a:	0026      	movs	r6, r4
 800049c:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800049e:	684f      	ldr	r7, [r1, #4]
 80004a0:	03bf      	lsls	r7, r7, #14
 80004a2:	d501      	bpl.n	80004a8 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 80004a4:	432c      	orrs	r4, r5
 80004a6:	0026      	movs	r6, r4
        }
        EXTI->EMR = temp;
 80004a8:	4c35      	ldr	r4, [pc, #212]	; (8000580 <HAL_GPIO_Init+0x178>)
 80004aa:	6066      	str	r6, [r4, #4]

        temp = EXTI->IMR;
 80004ac:	6824      	ldr	r4, [r4, #0]
        temp &= ~(iocurrent);
 80004ae:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80004b0:	684e      	ldr	r6, [r1, #4]
 80004b2:	03f6      	lsls	r6, r6, #15
 80004b4:	d501      	bpl.n	80004ba <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 80004b6:	002a      	movs	r2, r5
 80004b8:	4322      	orrs	r2, r4
        }
        EXTI->IMR = temp;
 80004ba:	4c31      	ldr	r4, [pc, #196]	; (8000580 <HAL_GPIO_Init+0x178>)
 80004bc:	6022      	str	r2, [r4, #0]
      }
    }

    position++;
 80004be:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004c0:	680c      	ldr	r4, [r1, #0]
 80004c2:	0022      	movs	r2, r4
 80004c4:	40da      	lsrs	r2, r3
 80004c6:	d057      	beq.n	8000578 <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004c8:	2201      	movs	r2, #1
 80004ca:	409a      	lsls	r2, r3
 80004cc:	0025      	movs	r5, r4
 80004ce:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 80004d0:	4214      	tst	r4, r2
 80004d2:	d0f4      	beq.n	80004be <HAL_GPIO_Init+0xb6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80004d4:	2403      	movs	r4, #3
 80004d6:	684e      	ldr	r6, [r1, #4]
 80004d8:	4034      	ands	r4, r6
 80004da:	3c01      	subs	r4, #1
 80004dc:	2c01      	cmp	r4, #1
 80004de:	d997      	bls.n	8000410 <HAL_GPIO_Init+0x8>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80004e0:	2203      	movs	r2, #3
 80004e2:	684c      	ldr	r4, [r1, #4]
 80004e4:	4022      	ands	r2, r4
 80004e6:	2a03      	cmp	r2, #3
 80004e8:	d009      	beq.n	80004fe <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 80004ea:	68c2      	ldr	r2, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80004ec:	005e      	lsls	r6, r3, #1
 80004ee:	2403      	movs	r4, #3
 80004f0:	40b4      	lsls	r4, r6
 80004f2:	43a2      	bics	r2, r4
 80004f4:	0014      	movs	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80004f6:	688a      	ldr	r2, [r1, #8]
 80004f8:	40b2      	lsls	r2, r6
 80004fa:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80004fc:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80004fe:	2203      	movs	r2, #3
 8000500:	684c      	ldr	r4, [r1, #4]
 8000502:	4022      	ands	r2, r4
 8000504:	2a02      	cmp	r2, #2
 8000506:	d097      	beq.n	8000438 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8000508:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800050a:	005e      	lsls	r6, r3, #1
 800050c:	2203      	movs	r2, #3
 800050e:	0017      	movs	r7, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000514:	684f      	ldr	r7, [r1, #4]
 8000516:	403a      	ands	r2, r7
 8000518:	40b2      	lsls	r2, r6
 800051a:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800051c:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800051e:	22c0      	movs	r2, #192	; 0xc0
 8000520:	0292      	lsls	r2, r2, #10
 8000522:	684c      	ldr	r4, [r1, #4]
 8000524:	4214      	tst	r4, r2
 8000526:	d0ca      	beq.n	80004be <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000528:	4c16      	ldr	r4, [pc, #88]	; (8000584 <HAL_GPIO_Init+0x17c>)
 800052a:	69a6      	ldr	r6, [r4, #24]
 800052c:	2201      	movs	r2, #1
 800052e:	4316      	orrs	r6, r2
 8000530:	61a6      	str	r6, [r4, #24]
 8000532:	69a4      	ldr	r4, [r4, #24]
 8000534:	4022      	ands	r2, r4
 8000536:	9201      	str	r2, [sp, #4]
 8000538:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800053a:	089a      	lsrs	r2, r3, #2
 800053c:	1c94      	adds	r4, r2, #2
 800053e:	00a4      	lsls	r4, r4, #2
 8000540:	4e0e      	ldr	r6, [pc, #56]	; (800057c <HAL_GPIO_Init+0x174>)
 8000542:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000544:	2403      	movs	r4, #3
 8000546:	401c      	ands	r4, r3
 8000548:	00a4      	lsls	r4, r4, #2
 800054a:	260f      	movs	r6, #15
 800054c:	40a6      	lsls	r6, r4
 800054e:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000550:	2690      	movs	r6, #144	; 0x90
 8000552:	05f6      	lsls	r6, r6, #23
 8000554:	42b0      	cmp	r0, r6
 8000556:	d081      	beq.n	800045c <HAL_GPIO_Init+0x54>
 8000558:	4e0b      	ldr	r6, [pc, #44]	; (8000588 <HAL_GPIO_Init+0x180>)
 800055a:	42b0      	cmp	r0, r6
 800055c:	d008      	beq.n	8000570 <HAL_GPIO_Init+0x168>
 800055e:	4e0b      	ldr	r6, [pc, #44]	; (800058c <HAL_GPIO_Init+0x184>)
 8000560:	42b0      	cmp	r0, r6
 8000562:	d007      	beq.n	8000574 <HAL_GPIO_Init+0x16c>
 8000564:	4e0a      	ldr	r6, [pc, #40]	; (8000590 <HAL_GPIO_Init+0x188>)
 8000566:	42b0      	cmp	r0, r6
 8000568:	d100      	bne.n	800056c <HAL_GPIO_Init+0x164>
 800056a:	e775      	b.n	8000458 <HAL_GPIO_Init+0x50>
 800056c:	2605      	movs	r6, #5
 800056e:	e776      	b.n	800045e <HAL_GPIO_Init+0x56>
 8000570:	2601      	movs	r6, #1
 8000572:	e774      	b.n	800045e <HAL_GPIO_Init+0x56>
 8000574:	2602      	movs	r6, #2
 8000576:	e772      	b.n	800045e <HAL_GPIO_Init+0x56>
  } 
}
 8000578:	b003      	add	sp, #12
 800057a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800057c:	40010000 	.word	0x40010000
 8000580:	40010400 	.word	0x40010400
 8000584:	40021000 	.word	0x40021000
 8000588:	48000400 	.word	0x48000400
 800058c:	48000800 	.word	0x48000800
 8000590:	48000c00 	.word	0x48000c00

08000594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800059a:	d100      	bne.n	800059e <HAL_RCC_OscConfig+0xa>
 800059c:	e22e      	b.n	80009fc <HAL_RCC_OscConfig+0x468>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800059e:	6803      	ldr	r3, [r0, #0]
 80005a0:	07db      	lsls	r3, r3, #31
 80005a2:	d526      	bpl.n	80005f2 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005a4:	4bae      	ldr	r3, [pc, #696]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80005a6:	685a      	ldr	r2, [r3, #4]
 80005a8:	230c      	movs	r3, #12
 80005aa:	4013      	ands	r3, r2
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	d018      	beq.n	80005e2 <HAL_RCC_OscConfig+0x4e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005b0:	4bab      	ldr	r3, [pc, #684]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80005b2:	685a      	ldr	r2, [r3, #4]
 80005b4:	230c      	movs	r3, #12
 80005b6:	4013      	ands	r3, r2
 80005b8:	2b08      	cmp	r3, #8
 80005ba:	d00e      	beq.n	80005da <HAL_RCC_OscConfig+0x46>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005bc:	6863      	ldr	r3, [r4, #4]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d03c      	beq.n	800063c <HAL_RCC_OscConfig+0xa8>
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d151      	bne.n	800066a <HAL_RCC_OscConfig+0xd6>
 80005c6:	4ba6      	ldr	r3, [pc, #664]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	49a6      	ldr	r1, [pc, #664]	; (8000864 <HAL_RCC_OscConfig+0x2d0>)
 80005cc:	400a      	ands	r2, r1
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	49a5      	ldr	r1, [pc, #660]	; (8000868 <HAL_RCC_OscConfig+0x2d4>)
 80005d4:	400a      	ands	r2, r1
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	e036      	b.n	8000648 <HAL_RCC_OscConfig+0xb4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005da:	4ba1      	ldr	r3, [pc, #644]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	03db      	lsls	r3, r3, #15
 80005e0:	d5ec      	bpl.n	80005bc <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005e2:	4b9f      	ldr	r3, [pc, #636]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	039b      	lsls	r3, r3, #14
 80005e8:	d503      	bpl.n	80005f2 <HAL_RCC_OscConfig+0x5e>
 80005ea:	6863      	ldr	r3, [r4, #4]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d100      	bne.n	80005f2 <HAL_RCC_OscConfig+0x5e>
 80005f0:	e207      	b.n	8000a02 <HAL_RCC_OscConfig+0x46e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80005f2:	6823      	ldr	r3, [r4, #0]
 80005f4:	079b      	lsls	r3, r3, #30
 80005f6:	d572      	bpl.n	80006de <HAL_RCC_OscConfig+0x14a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80005f8:	4b99      	ldr	r3, [pc, #612]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80005fa:	685b      	ldr	r3, [r3, #4]
 80005fc:	220c      	movs	r2, #12
 80005fe:	421a      	tst	r2, r3
 8000600:	d05d      	beq.n	80006be <HAL_RCC_OscConfig+0x12a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000602:	4b97      	ldr	r3, [pc, #604]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000604:	685a      	ldr	r2, [r3, #4]
 8000606:	230c      	movs	r3, #12
 8000608:	4013      	ands	r3, r2
 800060a:	2b08      	cmp	r3, #8
 800060c:	d053      	beq.n	80006b6 <HAL_RCC_OscConfig+0x122>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800060e:	68e3      	ldr	r3, [r4, #12]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d100      	bne.n	8000616 <HAL_RCC_OscConfig+0x82>
 8000614:	e085      	b.n	8000722 <HAL_RCC_OscConfig+0x18e>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000616:	4a92      	ldr	r2, [pc, #584]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000618:	6813      	ldr	r3, [r2, #0]
 800061a:	2101      	movs	r1, #1
 800061c:	430b      	orrs	r3, r1
 800061e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000620:	f7ff fe26 	bl	8000270 <HAL_GetTick>
 8000624:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000626:	4b8e      	ldr	r3, [pc, #568]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	079b      	lsls	r3, r3, #30
 800062c:	d470      	bmi.n	8000710 <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800062e:	f7ff fe1f 	bl	8000270 <HAL_GetTick>
 8000632:	1b40      	subs	r0, r0, r5
 8000634:	2802      	cmp	r0, #2
 8000636:	d9f6      	bls.n	8000626 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8000638:	2003      	movs	r0, #3
 800063a:	e1e0      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800063c:	4a88      	ldr	r2, [pc, #544]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 800063e:	6811      	ldr	r1, [r2, #0]
 8000640:	2380      	movs	r3, #128	; 0x80
 8000642:	025b      	lsls	r3, r3, #9
 8000644:	430b      	orrs	r3, r1
 8000646:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000648:	6863      	ldr	r3, [r4, #4]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d025      	beq.n	800069a <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 800064e:	f7ff fe0f 	bl	8000270 <HAL_GetTick>
 8000652:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000654:	4b82      	ldr	r3, [pc, #520]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	039b      	lsls	r3, r3, #14
 800065a:	d4ca      	bmi.n	80005f2 <HAL_RCC_OscConfig+0x5e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800065c:	f7ff fe08 	bl	8000270 <HAL_GetTick>
 8000660:	1b40      	subs	r0, r0, r5
 8000662:	2864      	cmp	r0, #100	; 0x64
 8000664:	d9f6      	bls.n	8000654 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8000666:	2003      	movs	r0, #3
 8000668:	e1c9      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800066a:	2b05      	cmp	r3, #5
 800066c:	d009      	beq.n	8000682 <HAL_RCC_OscConfig+0xee>
 800066e:	4b7c      	ldr	r3, [pc, #496]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	497c      	ldr	r1, [pc, #496]	; (8000864 <HAL_RCC_OscConfig+0x2d0>)
 8000674:	400a      	ands	r2, r1
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	681a      	ldr	r2, [r3, #0]
 800067a:	497b      	ldr	r1, [pc, #492]	; (8000868 <HAL_RCC_OscConfig+0x2d4>)
 800067c:	400a      	ands	r2, r1
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	e7e2      	b.n	8000648 <HAL_RCC_OscConfig+0xb4>
 8000682:	4b77      	ldr	r3, [pc, #476]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000684:	6819      	ldr	r1, [r3, #0]
 8000686:	2280      	movs	r2, #128	; 0x80
 8000688:	02d2      	lsls	r2, r2, #11
 800068a:	430a      	orrs	r2, r1
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	6819      	ldr	r1, [r3, #0]
 8000690:	2280      	movs	r2, #128	; 0x80
 8000692:	0252      	lsls	r2, r2, #9
 8000694:	430a      	orrs	r2, r1
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	e7d6      	b.n	8000648 <HAL_RCC_OscConfig+0xb4>
        tickstart = HAL_GetTick();
 800069a:	f7ff fde9 	bl	8000270 <HAL_GetTick>
 800069e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006a0:	4b6f      	ldr	r3, [pc, #444]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	039b      	lsls	r3, r3, #14
 80006a6:	d5a4      	bpl.n	80005f2 <HAL_RCC_OscConfig+0x5e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006a8:	f7ff fde2 	bl	8000270 <HAL_GetTick>
 80006ac:	1b40      	subs	r0, r0, r5
 80006ae:	2864      	cmp	r0, #100	; 0x64
 80006b0:	d9f6      	bls.n	80006a0 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80006b2:	2003      	movs	r0, #3
 80006b4:	e1a3      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80006b6:	4b6a      	ldr	r3, [pc, #424]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	03db      	lsls	r3, r3, #15
 80006bc:	d4a7      	bmi.n	800060e <HAL_RCC_OscConfig+0x7a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006be:	4b68      	ldr	r3, [pc, #416]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	079b      	lsls	r3, r3, #30
 80006c4:	d503      	bpl.n	80006ce <HAL_RCC_OscConfig+0x13a>
 80006c6:	68e3      	ldr	r3, [r4, #12]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d000      	beq.n	80006ce <HAL_RCC_OscConfig+0x13a>
 80006cc:	e19b      	b.n	8000a06 <HAL_RCC_OscConfig+0x472>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006ce:	4964      	ldr	r1, [pc, #400]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80006d0:	680b      	ldr	r3, [r1, #0]
 80006d2:	22f8      	movs	r2, #248	; 0xf8
 80006d4:	4393      	bics	r3, r2
 80006d6:	6922      	ldr	r2, [r4, #16]
 80006d8:	00d2      	lsls	r2, r2, #3
 80006da:	4313      	orrs	r3, r2
 80006dc:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80006de:	6823      	ldr	r3, [r4, #0]
 80006e0:	071b      	lsls	r3, r3, #28
 80006e2:	d544      	bpl.n	800076e <HAL_RCC_OscConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006e4:	69e3      	ldr	r3, [r4, #28]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d02e      	beq.n	8000748 <HAL_RCC_OscConfig+0x1b4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80006ea:	4a5d      	ldr	r2, [pc, #372]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80006ec:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80006ee:	2101      	movs	r1, #1
 80006f0:	430b      	orrs	r3, r1
 80006f2:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80006f4:	f7ff fdbc 	bl	8000270 <HAL_GetTick>
 80006f8:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006fa:	4b59      	ldr	r3, [pc, #356]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80006fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006fe:	079b      	lsls	r3, r3, #30
 8000700:	d435      	bmi.n	800076e <HAL_RCC_OscConfig+0x1da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000702:	f7ff fdb5 	bl	8000270 <HAL_GetTick>
 8000706:	1b40      	subs	r0, r0, r5
 8000708:	2802      	cmp	r0, #2
 800070a:	d9f6      	bls.n	80006fa <HAL_RCC_OscConfig+0x166>
        {
          return HAL_TIMEOUT;
 800070c:	2003      	movs	r0, #3
 800070e:	e176      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000710:	4953      	ldr	r1, [pc, #332]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000712:	680b      	ldr	r3, [r1, #0]
 8000714:	22f8      	movs	r2, #248	; 0xf8
 8000716:	4393      	bics	r3, r2
 8000718:	6922      	ldr	r2, [r4, #16]
 800071a:	00d2      	lsls	r2, r2, #3
 800071c:	4313      	orrs	r3, r2
 800071e:	600b      	str	r3, [r1, #0]
 8000720:	e7dd      	b.n	80006de <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 8000722:	4a4f      	ldr	r2, [pc, #316]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000724:	6813      	ldr	r3, [r2, #0]
 8000726:	2101      	movs	r1, #1
 8000728:	438b      	bics	r3, r1
 800072a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800072c:	f7ff fda0 	bl	8000270 <HAL_GetTick>
 8000730:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000732:	4b4b      	ldr	r3, [pc, #300]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	079b      	lsls	r3, r3, #30
 8000738:	d5d1      	bpl.n	80006de <HAL_RCC_OscConfig+0x14a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800073a:	f7ff fd99 	bl	8000270 <HAL_GetTick>
 800073e:	1b40      	subs	r0, r0, r5
 8000740:	2802      	cmp	r0, #2
 8000742:	d9f6      	bls.n	8000732 <HAL_RCC_OscConfig+0x19e>
            return HAL_TIMEOUT;
 8000744:	2003      	movs	r0, #3
 8000746:	e15a      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000748:	4a45      	ldr	r2, [pc, #276]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 800074a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800074c:	2101      	movs	r1, #1
 800074e:	438b      	bics	r3, r1
 8000750:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000752:	f7ff fd8d 	bl	8000270 <HAL_GetTick>
 8000756:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000758:	4b41      	ldr	r3, [pc, #260]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 800075a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800075c:	079b      	lsls	r3, r3, #30
 800075e:	d506      	bpl.n	800076e <HAL_RCC_OscConfig+0x1da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000760:	f7ff fd86 	bl	8000270 <HAL_GetTick>
 8000764:	1b40      	subs	r0, r0, r5
 8000766:	2802      	cmp	r0, #2
 8000768:	d9f6      	bls.n	8000758 <HAL_RCC_OscConfig+0x1c4>
        {
          return HAL_TIMEOUT;
 800076a:	2003      	movs	r0, #3
 800076c:	e147      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800076e:	6823      	ldr	r3, [r4, #0]
 8000770:	075b      	lsls	r3, r3, #29
 8000772:	d400      	bmi.n	8000776 <HAL_RCC_OscConfig+0x1e2>
 8000774:	e080      	b.n	8000878 <HAL_RCC_OscConfig+0x2e4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000776:	4b3a      	ldr	r3, [pc, #232]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000778:	69db      	ldr	r3, [r3, #28]
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	d40b      	bmi.n	8000796 <HAL_RCC_OscConfig+0x202>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800077e:	4a38      	ldr	r2, [pc, #224]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000780:	69d1      	ldr	r1, [r2, #28]
 8000782:	2080      	movs	r0, #128	; 0x80
 8000784:	0540      	lsls	r0, r0, #21
 8000786:	4301      	orrs	r1, r0
 8000788:	61d1      	str	r1, [r2, #28]
 800078a:	69d3      	ldr	r3, [r2, #28]
 800078c:	4003      	ands	r3, r0
 800078e:	9301      	str	r3, [sp, #4]
 8000790:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000792:	2501      	movs	r5, #1
 8000794:	e000      	b.n	8000798 <HAL_RCC_OscConfig+0x204>
    FlagStatus       pwrclkchanged = RESET;
 8000796:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000798:	4b34      	ldr	r3, [pc, #208]	; (800086c <HAL_RCC_OscConfig+0x2d8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	05db      	lsls	r3, r3, #23
 800079e:	d50e      	bpl.n	80007be <HAL_RCC_OscConfig+0x22a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007a0:	68a3      	ldr	r3, [r4, #8]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d01f      	beq.n	80007e6 <HAL_RCC_OscConfig+0x252>
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d134      	bne.n	8000814 <HAL_RCC_OscConfig+0x280>
 80007aa:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80007ac:	6a1a      	ldr	r2, [r3, #32]
 80007ae:	2101      	movs	r1, #1
 80007b0:	438a      	bics	r2, r1
 80007b2:	621a      	str	r2, [r3, #32]
 80007b4:	6a1a      	ldr	r2, [r3, #32]
 80007b6:	3103      	adds	r1, #3
 80007b8:	438a      	bics	r2, r1
 80007ba:	621a      	str	r2, [r3, #32]
 80007bc:	e018      	b.n	80007f0 <HAL_RCC_OscConfig+0x25c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80007be:	4a2b      	ldr	r2, [pc, #172]	; (800086c <HAL_RCC_OscConfig+0x2d8>)
 80007c0:	6811      	ldr	r1, [r2, #0]
 80007c2:	2380      	movs	r3, #128	; 0x80
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	430b      	orrs	r3, r1
 80007c8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80007ca:	f7ff fd51 	bl	8000270 <HAL_GetTick>
 80007ce:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007d0:	4b26      	ldr	r3, [pc, #152]	; (800086c <HAL_RCC_OscConfig+0x2d8>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	05db      	lsls	r3, r3, #23
 80007d6:	d4e3      	bmi.n	80007a0 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80007d8:	f7ff fd4a 	bl	8000270 <HAL_GetTick>
 80007dc:	1b80      	subs	r0, r0, r6
 80007de:	2864      	cmp	r0, #100	; 0x64
 80007e0:	d9f6      	bls.n	80007d0 <HAL_RCC_OscConfig+0x23c>
          return HAL_TIMEOUT;
 80007e2:	2003      	movs	r0, #3
 80007e4:	e10b      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007e6:	4a1e      	ldr	r2, [pc, #120]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80007e8:	6a13      	ldr	r3, [r2, #32]
 80007ea:	2101      	movs	r1, #1
 80007ec:	430b      	orrs	r3, r1
 80007ee:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80007f0:	68a3      	ldr	r3, [r4, #8]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d024      	beq.n	8000840 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80007f6:	f7ff fd3b 	bl	8000270 <HAL_GetTick>
 80007fa:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 80007fe:	6a1b      	ldr	r3, [r3, #32]
 8000800:	079b      	lsls	r3, r3, #30
 8000802:	d437      	bmi.n	8000874 <HAL_RCC_OscConfig+0x2e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000804:	f7ff fd34 	bl	8000270 <HAL_GetTick>
 8000808:	1b80      	subs	r0, r0, r6
 800080a:	4b19      	ldr	r3, [pc, #100]	; (8000870 <HAL_RCC_OscConfig+0x2dc>)
 800080c:	4298      	cmp	r0, r3
 800080e:	d9f5      	bls.n	80007fc <HAL_RCC_OscConfig+0x268>
        {
          return HAL_TIMEOUT;
 8000810:	2003      	movs	r0, #3
 8000812:	e0f4      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000814:	2b05      	cmp	r3, #5
 8000816:	d009      	beq.n	800082c <HAL_RCC_OscConfig+0x298>
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 800081a:	6a1a      	ldr	r2, [r3, #32]
 800081c:	2101      	movs	r1, #1
 800081e:	438a      	bics	r2, r1
 8000820:	621a      	str	r2, [r3, #32]
 8000822:	6a1a      	ldr	r2, [r3, #32]
 8000824:	3103      	adds	r1, #3
 8000826:	438a      	bics	r2, r1
 8000828:	621a      	str	r2, [r3, #32]
 800082a:	e7e1      	b.n	80007f0 <HAL_RCC_OscConfig+0x25c>
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 800082e:	6a1a      	ldr	r2, [r3, #32]
 8000830:	2104      	movs	r1, #4
 8000832:	430a      	orrs	r2, r1
 8000834:	621a      	str	r2, [r3, #32]
 8000836:	6a1a      	ldr	r2, [r3, #32]
 8000838:	3903      	subs	r1, #3
 800083a:	430a      	orrs	r2, r1
 800083c:	621a      	str	r2, [r3, #32]
 800083e:	e7d7      	b.n	80007f0 <HAL_RCC_OscConfig+0x25c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000840:	f7ff fd16 	bl	8000270 <HAL_GetTick>
 8000844:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000846:	4b06      	ldr	r3, [pc, #24]	; (8000860 <HAL_RCC_OscConfig+0x2cc>)
 8000848:	6a1b      	ldr	r3, [r3, #32]
 800084a:	079b      	lsls	r3, r3, #30
 800084c:	d512      	bpl.n	8000874 <HAL_RCC_OscConfig+0x2e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800084e:	f7ff fd0f 	bl	8000270 <HAL_GetTick>
 8000852:	1b80      	subs	r0, r0, r6
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <HAL_RCC_OscConfig+0x2dc>)
 8000856:	4298      	cmp	r0, r3
 8000858:	d9f5      	bls.n	8000846 <HAL_RCC_OscConfig+0x2b2>
        {
          return HAL_TIMEOUT;
 800085a:	2003      	movs	r0, #3
 800085c:	e0cf      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	40021000 	.word	0x40021000
 8000864:	fffeffff 	.word	0xfffeffff
 8000868:	fffbffff 	.word	0xfffbffff
 800086c:	40007000 	.word	0x40007000
 8000870:	00001388 	.word	0x00001388
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000874:	2d01      	cmp	r5, #1
 8000876:	d033      	beq.n	80008e0 <HAL_RCC_OscConfig+0x34c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000878:	6823      	ldr	r3, [r4, #0]
 800087a:	06db      	lsls	r3, r3, #27
 800087c:	d510      	bpl.n	80008a0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800087e:	6963      	ldr	r3, [r4, #20]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d033      	beq.n	80008ec <HAL_RCC_OscConfig+0x358>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000884:	3305      	adds	r3, #5
 8000886:	d151      	bne.n	800092c <HAL_RCC_OscConfig+0x398>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000888:	4a65      	ldr	r2, [pc, #404]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 800088a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800088c:	2104      	movs	r1, #4
 800088e:	438b      	bics	r3, r1
 8000890:	6353      	str	r3, [r2, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000892:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000894:	31f4      	adds	r1, #244	; 0xf4
 8000896:	438b      	bics	r3, r1
 8000898:	69a1      	ldr	r1, [r4, #24]
 800089a:	00c9      	lsls	r1, r1, #3
 800089c:	430b      	orrs	r3, r1
 800089e:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008a0:	6a23      	ldr	r3, [r4, #32]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d100      	bne.n	80008a8 <HAL_RCC_OscConfig+0x314>
 80008a6:	e0b0      	b.n	8000a0a <HAL_RCC_OscConfig+0x476>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008a8:	4a5d      	ldr	r2, [pc, #372]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80008aa:	6851      	ldr	r1, [r2, #4]
 80008ac:	220c      	movs	r2, #12
 80008ae:	400a      	ands	r2, r1
 80008b0:	2a08      	cmp	r2, #8
 80008b2:	d100      	bne.n	80008b6 <HAL_RCC_OscConfig+0x322>
 80008b4:	e08a      	b.n	80009cc <HAL_RCC_OscConfig+0x438>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	d04f      	beq.n	800095a <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80008ba:	4a59      	ldr	r2, [pc, #356]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80008bc:	6813      	ldr	r3, [r2, #0]
 80008be:	4959      	ldr	r1, [pc, #356]	; (8000a24 <HAL_RCC_OscConfig+0x490>)
 80008c0:	400b      	ands	r3, r1
 80008c2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008c4:	f7ff fcd4 	bl	8000270 <HAL_GetTick>
 80008c8:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008ca:	4b55      	ldr	r3, [pc, #340]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	019b      	lsls	r3, r3, #6
 80008d0:	d57a      	bpl.n	80009c8 <HAL_RCC_OscConfig+0x434>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008d2:	f7ff fccd 	bl	8000270 <HAL_GetTick>
 80008d6:	1b00      	subs	r0, r0, r4
 80008d8:	2802      	cmp	r0, #2
 80008da:	d9f6      	bls.n	80008ca <HAL_RCC_OscConfig+0x336>
          {
            return HAL_TIMEOUT;
 80008dc:	2003      	movs	r0, #3
 80008de:	e08e      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_PWR_CLK_DISABLE();
 80008e0:	4a4f      	ldr	r2, [pc, #316]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80008e2:	69d3      	ldr	r3, [r2, #28]
 80008e4:	4950      	ldr	r1, [pc, #320]	; (8000a28 <HAL_RCC_OscConfig+0x494>)
 80008e6:	400b      	ands	r3, r1
 80008e8:	61d3      	str	r3, [r2, #28]
 80008ea:	e7c5      	b.n	8000878 <HAL_RCC_OscConfig+0x2e4>
      __HAL_RCC_HSI14ADC_DISABLE();
 80008ec:	4b4c      	ldr	r3, [pc, #304]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80008ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f0:	2104      	movs	r1, #4
 80008f2:	430a      	orrs	r2, r1
 80008f4:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80008f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f8:	3903      	subs	r1, #3
 80008fa:	430a      	orrs	r2, r1
 80008fc:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 80008fe:	f7ff fcb7 	bl	8000270 <HAL_GetTick>
 8000902:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000904:	4b46      	ldr	r3, [pc, #280]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 8000906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000908:	079b      	lsls	r3, r3, #30
 800090a:	d406      	bmi.n	800091a <HAL_RCC_OscConfig+0x386>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800090c:	f7ff fcb0 	bl	8000270 <HAL_GetTick>
 8000910:	1b40      	subs	r0, r0, r5
 8000912:	2802      	cmp	r0, #2
 8000914:	d9f6      	bls.n	8000904 <HAL_RCC_OscConfig+0x370>
          return HAL_TIMEOUT;
 8000916:	2003      	movs	r0, #3
 8000918:	e071      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800091a:	4941      	ldr	r1, [pc, #260]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 800091c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800091e:	22f8      	movs	r2, #248	; 0xf8
 8000920:	4393      	bics	r3, r2
 8000922:	69a2      	ldr	r2, [r4, #24]
 8000924:	00d2      	lsls	r2, r2, #3
 8000926:	4313      	orrs	r3, r2
 8000928:	634b      	str	r3, [r1, #52]	; 0x34
 800092a:	e7b9      	b.n	80008a0 <HAL_RCC_OscConfig+0x30c>
      __HAL_RCC_HSI14ADC_DISABLE();
 800092c:	4b3c      	ldr	r3, [pc, #240]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 800092e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000930:	2104      	movs	r1, #4
 8000932:	430a      	orrs	r2, r1
 8000934:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000938:	3903      	subs	r1, #3
 800093a:	438a      	bics	r2, r1
 800093c:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 800093e:	f7ff fc97 	bl	8000270 <HAL_GetTick>
 8000942:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000944:	4b36      	ldr	r3, [pc, #216]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 8000946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000948:	079b      	lsls	r3, r3, #30
 800094a:	d5a9      	bpl.n	80008a0 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800094c:	f7ff fc90 	bl	8000270 <HAL_GetTick>
 8000950:	1b40      	subs	r0, r0, r5
 8000952:	2802      	cmp	r0, #2
 8000954:	d9f6      	bls.n	8000944 <HAL_RCC_OscConfig+0x3b0>
          return HAL_TIMEOUT;
 8000956:	2003      	movs	r0, #3
 8000958:	e051      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_PLL_DISABLE();
 800095a:	4a31      	ldr	r2, [pc, #196]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 800095c:	6813      	ldr	r3, [r2, #0]
 800095e:	4931      	ldr	r1, [pc, #196]	; (8000a24 <HAL_RCC_OscConfig+0x490>)
 8000960:	400b      	ands	r3, r1
 8000962:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000964:	f7ff fc84 	bl	8000270 <HAL_GetTick>
 8000968:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800096a:	4b2d      	ldr	r3, [pc, #180]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	019b      	lsls	r3, r3, #6
 8000970:	d506      	bpl.n	8000980 <HAL_RCC_OscConfig+0x3ec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000972:	f7ff fc7d 	bl	8000270 <HAL_GetTick>
 8000976:	1b40      	subs	r0, r0, r5
 8000978:	2802      	cmp	r0, #2
 800097a:	d9f6      	bls.n	800096a <HAL_RCC_OscConfig+0x3d6>
            return HAL_TIMEOUT;
 800097c:	2003      	movs	r0, #3
 800097e:	e03e      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000980:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 8000982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000984:	210f      	movs	r1, #15
 8000986:	438a      	bics	r2, r1
 8000988:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800098a:	430a      	orrs	r2, r1
 800098c:	62da      	str	r2, [r3, #44]	; 0x2c
 800098e:	685a      	ldr	r2, [r3, #4]
 8000990:	4926      	ldr	r1, [pc, #152]	; (8000a2c <HAL_RCC_OscConfig+0x498>)
 8000992:	400a      	ands	r2, r1
 8000994:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000996:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000998:	4301      	orrs	r1, r0
 800099a:	430a      	orrs	r2, r1
 800099c:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 800099e:	6819      	ldr	r1, [r3, #0]
 80009a0:	2280      	movs	r2, #128	; 0x80
 80009a2:	0452      	lsls	r2, r2, #17
 80009a4:	430a      	orrs	r2, r1
 80009a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009a8:	f7ff fc62 	bl	8000270 <HAL_GetTick>
 80009ac:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	019b      	lsls	r3, r3, #6
 80009b4:	d406      	bmi.n	80009c4 <HAL_RCC_OscConfig+0x430>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009b6:	f7ff fc5b 	bl	8000270 <HAL_GetTick>
 80009ba:	1b00      	subs	r0, r0, r4
 80009bc:	2802      	cmp	r0, #2
 80009be:	d9f6      	bls.n	80009ae <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 80009c0:	2003      	movs	r0, #3
 80009c2:	e01c      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }

  return HAL_OK;
 80009c4:	2000      	movs	r0, #0
 80009c6:	e01a      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
 80009c8:	2000      	movs	r0, #0
 80009ca:	e018      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d01e      	beq.n	8000a0e <HAL_RCC_OscConfig+0x47a>
        pll_config  = RCC->CFGR;
 80009d0:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <HAL_RCC_OscConfig+0x48c>)
 80009d2:	685a      	ldr	r2, [r3, #4]
        pll_config2 = RCC->CFGR2;
 80009d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80009d6:	2380      	movs	r3, #128	; 0x80
 80009d8:	025b      	lsls	r3, r3, #9
 80009da:	4013      	ands	r3, r2
 80009dc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80009de:	4283      	cmp	r3, r0
 80009e0:	d117      	bne.n	8000a12 <HAL_RCC_OscConfig+0x47e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80009e2:	230f      	movs	r3, #15
 80009e4:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80009e6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80009e8:	428b      	cmp	r3, r1
 80009ea:	d114      	bne.n	8000a16 <HAL_RCC_OscConfig+0x482>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80009ec:	23f0      	movs	r3, #240	; 0xf0
 80009ee:	039b      	lsls	r3, r3, #14
 80009f0:	401a      	ands	r2, r3
 80009f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d110      	bne.n	8000a1a <HAL_RCC_OscConfig+0x486>
  return HAL_OK;
 80009f8:	2000      	movs	r0, #0
 80009fa:	e000      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
    return HAL_ERROR;
 80009fc:	2001      	movs	r0, #1
}
 80009fe:	b002      	add	sp, #8
 8000a00:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000a02:	2001      	movs	r0, #1
 8000a04:	e7fb      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        return HAL_ERROR;
 8000a06:	2001      	movs	r0, #1
 8000a08:	e7f9      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
  return HAL_OK;
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	e7f7      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
        return HAL_ERROR;
 8000a0e:	2001      	movs	r0, #1
 8000a10:	e7f5      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
          return HAL_ERROR;
 8000a12:	2001      	movs	r0, #1
 8000a14:	e7f3      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
 8000a16:	2001      	movs	r0, #1
 8000a18:	e7f1      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	e7ef      	b.n	80009fe <HAL_RCC_OscConfig+0x46a>
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	40021000 	.word	0x40021000
 8000a24:	feffffff 	.word	0xfeffffff
 8000a28:	efffffff 	.word	0xefffffff
 8000a2c:	ffc2ffff 	.word	0xffc2ffff

08000a30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000a30:	b510      	push	{r4, lr}
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8000a32:	4b10      	ldr	r3, [pc, #64]	; (8000a74 <HAL_RCC_GetSysClockFreq+0x44>)
 8000a34:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000a36:	230c      	movs	r3, #12
 8000a38:	4013      	ands	r3, r2
 8000a3a:	2b08      	cmp	r3, #8
 8000a3c:	d001      	beq.n	8000a42 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000a3e:	480e      	ldr	r0, [pc, #56]	; (8000a78 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a40:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000a42:	0c90      	lsrs	r0, r2, #18
 8000a44:	210f      	movs	r1, #15
 8000a46:	4008      	ands	r0, r1
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <HAL_RCC_GetSysClockFreq+0x4c>)
 8000a4a:	5c1c      	ldrb	r4, [r3, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000a4c:	4809      	ldr	r0, [pc, #36]	; (8000a74 <HAL_RCC_GetSysClockFreq+0x44>)
 8000a4e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8000a50:	4001      	ands	r1, r0
 8000a52:	185b      	adds	r3, r3, r1
 8000a54:	7c19      	ldrb	r1, [r3, #16]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000a56:	03d3      	lsls	r3, r2, #15
 8000a58:	d504      	bpl.n	8000a64 <HAL_RCC_GetSysClockFreq+0x34>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000a5a:	4807      	ldr	r0, [pc, #28]	; (8000a78 <HAL_RCC_GetSysClockFreq+0x48>)
 8000a5c:	f7ff fb5e 	bl	800011c <__udivsi3>
 8000a60:	4360      	muls	r0, r4
 8000a62:	e7ed      	b.n	8000a40 <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000a64:	0163      	lsls	r3, r4, #5
 8000a66:	1b1b      	subs	r3, r3, r4
 8000a68:	0198      	lsls	r0, r3, #6
 8000a6a:	1ac0      	subs	r0, r0, r3
 8000a6c:	00c0      	lsls	r0, r0, #3
 8000a6e:	1900      	adds	r0, r0, r4
 8000a70:	0200      	lsls	r0, r0, #8
 8000a72:	e7e5      	b.n	8000a40 <HAL_RCC_GetSysClockFreq+0x10>
 8000a74:	40021000 	.word	0x40021000
 8000a78:	007a1200 	.word	0x007a1200
 8000a7c:	08005074 	.word	0x08005074

08000a80 <HAL_RCC_ClockConfig>:
{
 8000a80:	b570      	push	{r4, r5, r6, lr}
 8000a82:	0004      	movs	r4, r0
 8000a84:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000a86:	2800      	cmp	r0, #0
 8000a88:	d100      	bne.n	8000a8c <HAL_RCC_ClockConfig+0xc>
 8000a8a:	e07e      	b.n	8000b8a <HAL_RCC_ClockConfig+0x10a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000a8c:	4b43      	ldr	r3, [pc, #268]	; (8000b9c <HAL_RCC_ClockConfig+0x11c>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	2301      	movs	r3, #1
 8000a92:	4013      	ands	r3, r2
 8000a94:	428b      	cmp	r3, r1
 8000a96:	d20a      	bcs.n	8000aae <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a98:	4940      	ldr	r1, [pc, #256]	; (8000b9c <HAL_RCC_ClockConfig+0x11c>)
 8000a9a:	680b      	ldr	r3, [r1, #0]
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4393      	bics	r3, r2
 8000aa0:	432b      	orrs	r3, r5
 8000aa2:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000aa4:	680b      	ldr	r3, [r1, #0]
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	42aa      	cmp	r2, r5
 8000aaa:	d000      	beq.n	8000aae <HAL_RCC_ClockConfig+0x2e>
 8000aac:	e06f      	b.n	8000b8e <HAL_RCC_ClockConfig+0x10e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000aae:	6823      	ldr	r3, [r4, #0]
 8000ab0:	079a      	lsls	r2, r3, #30
 8000ab2:	d50e      	bpl.n	8000ad2 <HAL_RCC_ClockConfig+0x52>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ab4:	075b      	lsls	r3, r3, #29
 8000ab6:	d505      	bpl.n	8000ac4 <HAL_RCC_ClockConfig+0x44>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000ab8:	4a39      	ldr	r2, [pc, #228]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000aba:	6851      	ldr	r1, [r2, #4]
 8000abc:	23e0      	movs	r3, #224	; 0xe0
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	430b      	orrs	r3, r1
 8000ac2:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ac4:	4a36      	ldr	r2, [pc, #216]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000ac6:	6853      	ldr	r3, [r2, #4]
 8000ac8:	21f0      	movs	r1, #240	; 0xf0
 8000aca:	438b      	bics	r3, r1
 8000acc:	68a1      	ldr	r1, [r4, #8]
 8000ace:	430b      	orrs	r3, r1
 8000ad0:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ad2:	6823      	ldr	r3, [r4, #0]
 8000ad4:	07db      	lsls	r3, r3, #31
 8000ad6:	d52d      	bpl.n	8000b34 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ad8:	6863      	ldr	r3, [r4, #4]
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d01e      	beq.n	8000b1c <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d022      	beq.n	8000b28 <HAL_RCC_ClockConfig+0xa8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ae2:	4a2f      	ldr	r2, [pc, #188]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000ae4:	6812      	ldr	r2, [r2, #0]
 8000ae6:	0792      	lsls	r2, r2, #30
 8000ae8:	d553      	bpl.n	8000b92 <HAL_RCC_ClockConfig+0x112>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000aea:	492d      	ldr	r1, [pc, #180]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000aec:	684a      	ldr	r2, [r1, #4]
 8000aee:	2003      	movs	r0, #3
 8000af0:	4382      	bics	r2, r0
 8000af2:	4313      	orrs	r3, r2
 8000af4:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8000af6:	f7ff fbbb 	bl	8000270 <HAL_GetTick>
 8000afa:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000afc:	4b28      	ldr	r3, [pc, #160]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	220c      	movs	r2, #12
 8000b02:	401a      	ands	r2, r3
 8000b04:	6863      	ldr	r3, [r4, #4]
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d013      	beq.n	8000b34 <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b0c:	f7ff fbb0 	bl	8000270 <HAL_GetTick>
 8000b10:	1b80      	subs	r0, r0, r6
 8000b12:	4b24      	ldr	r3, [pc, #144]	; (8000ba4 <HAL_RCC_ClockConfig+0x124>)
 8000b14:	4298      	cmp	r0, r3
 8000b16:	d9f1      	bls.n	8000afc <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8000b18:	2003      	movs	r0, #3
 8000b1a:	e035      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b1c:	4a20      	ldr	r2, [pc, #128]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000b1e:	6812      	ldr	r2, [r2, #0]
 8000b20:	0392      	lsls	r2, r2, #14
 8000b22:	d4e2      	bmi.n	8000aea <HAL_RCC_ClockConfig+0x6a>
        return HAL_ERROR;
 8000b24:	2001      	movs	r0, #1
 8000b26:	e02f      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b28:	4a1d      	ldr	r2, [pc, #116]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000b2a:	6812      	ldr	r2, [r2, #0]
 8000b2c:	0192      	lsls	r2, r2, #6
 8000b2e:	d4dc      	bmi.n	8000aea <HAL_RCC_ClockConfig+0x6a>
        return HAL_ERROR;
 8000b30:	2001      	movs	r0, #1
 8000b32:	e029      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b34:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <HAL_RCC_ClockConfig+0x11c>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	2301      	movs	r3, #1
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	42ab      	cmp	r3, r5
 8000b3e:	d909      	bls.n	8000b54 <HAL_RCC_ClockConfig+0xd4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b40:	4916      	ldr	r1, [pc, #88]	; (8000b9c <HAL_RCC_ClockConfig+0x11c>)
 8000b42:	680b      	ldr	r3, [r1, #0]
 8000b44:	2201      	movs	r2, #1
 8000b46:	4393      	bics	r3, r2
 8000b48:	432b      	orrs	r3, r5
 8000b4a:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b4c:	680b      	ldr	r3, [r1, #0]
 8000b4e:	401a      	ands	r2, r3
 8000b50:	42aa      	cmp	r2, r5
 8000b52:	d120      	bne.n	8000b96 <HAL_RCC_ClockConfig+0x116>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b54:	6823      	ldr	r3, [r4, #0]
 8000b56:	075b      	lsls	r3, r3, #29
 8000b58:	d506      	bpl.n	8000b68 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b5a:	4a11      	ldr	r2, [pc, #68]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000b5c:	6853      	ldr	r3, [r2, #4]
 8000b5e:	4912      	ldr	r1, [pc, #72]	; (8000ba8 <HAL_RCC_ClockConfig+0x128>)
 8000b60:	400b      	ands	r3, r1
 8000b62:	68e1      	ldr	r1, [r4, #12]
 8000b64:	430b      	orrs	r3, r1
 8000b66:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000b68:	f7ff ff62 	bl	8000a30 <HAL_RCC_GetSysClockFreq>
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <HAL_RCC_ClockConfig+0x120>)
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	0912      	lsrs	r2, r2, #4
 8000b72:	230f      	movs	r3, #15
 8000b74:	4013      	ands	r3, r2
 8000b76:	4a0d      	ldr	r2, [pc, #52]	; (8000bac <HAL_RCC_ClockConfig+0x12c>)
 8000b78:	5cd3      	ldrb	r3, [r2, r3]
 8000b7a:	40d8      	lsrs	r0, r3
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <HAL_RCC_ClockConfig+0x130>)
 8000b7e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b80:	2000      	movs	r0, #0
 8000b82:	f002 f995 	bl	8002eb0 <HAL_InitTick>
  return HAL_OK;
 8000b86:	2000      	movs	r0, #0
}
 8000b88:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	e7fc      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
 8000b8e:	2001      	movs	r0, #1
 8000b90:	e7fa      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
        return HAL_ERROR;
 8000b92:	2001      	movs	r0, #1
 8000b94:	e7f8      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
 8000b96:	2001      	movs	r0, #1
 8000b98:	e7f6      	b.n	8000b88 <HAL_RCC_ClockConfig+0x108>
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	40022000 	.word	0x40022000
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	00001388 	.word	0x00001388
 8000ba8:	fffff8ff 	.word	0xfffff8ff
 8000bac:	0800505c 	.word	0x0800505c
 8000bb0:	20000000 	.word	0x20000000

08000bb4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000bb4:	4b01      	ldr	r3, [pc, #4]	; (8000bbc <HAL_RCC_GetHCLKFreq+0x8>)
 8000bb6:	6818      	ldr	r0, [r3, #0]
}
 8000bb8:	4770      	bx	lr
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	20000000 	.word	0x20000000

08000bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000bc0:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000bc2:	f7ff fff7 	bl	8000bb4 <HAL_RCC_GetHCLKFreq>
 8000bc6:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	0a12      	lsrs	r2, r2, #8
 8000bcc:	2307      	movs	r3, #7
 8000bce:	4013      	ands	r3, r2
 8000bd0:	4a02      	ldr	r2, [pc, #8]	; (8000bdc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000bd2:	5cd3      	ldrb	r3, [r2, r3]
 8000bd4:	40d8      	lsrs	r0, r3
}    
 8000bd6:	bd10      	pop	{r4, pc}
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	0800506c 	.word	0x0800506c

08000be0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8000be0:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8000be2:	2307      	movs	r3, #7
 8000be4:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000be6:	4b0a      	ldr	r3, [pc, #40]	; (8000c10 <HAL_RCC_GetClockConfig+0x30>)
 8000be8:	685c      	ldr	r4, [r3, #4]
 8000bea:	2203      	movs	r2, #3
 8000bec:	4022      	ands	r2, r4
 8000bee:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8000bf0:	685c      	ldr	r4, [r3, #4]
 8000bf2:	22f0      	movs	r2, #240	; 0xf0
 8000bf4:	4022      	ands	r2, r4
 8000bf6:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	22e0      	movs	r2, #224	; 0xe0
 8000bfc:	00d2      	lsls	r2, r2, #3
 8000bfe:	4013      	ands	r3, r2
 8000c00:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8000c02:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <HAL_RCC_GetClockConfig+0x34>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	2301      	movs	r3, #1
 8000c08:	4013      	ands	r3, r2
 8000c0a:	600b      	str	r3, [r1, #0]
}
 8000c0c:	bd10      	pop	{r4, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	40021000 	.word	0x40021000
 8000c14:	40022000 	.word	0x40022000

08000c18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000c18:	b570      	push	{r4, r5, r6, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000c1e:	6803      	ldr	r3, [r0, #0]
 8000c20:	03db      	lsls	r3, r3, #15
 8000c22:	d537      	bpl.n	8000c94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c24:	4b3d      	ldr	r3, [pc, #244]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000c26:	69db      	ldr	r3, [r3, #28]
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	d449      	bmi.n	8000cc0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000c2c:	4a3b      	ldr	r2, [pc, #236]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000c2e:	69d1      	ldr	r1, [r2, #28]
 8000c30:	2080      	movs	r0, #128	; 0x80
 8000c32:	0540      	lsls	r0, r0, #21
 8000c34:	4301      	orrs	r1, r0
 8000c36:	61d1      	str	r1, [r2, #28]
 8000c38:	69d3      	ldr	r3, [r2, #28]
 8000c3a:	4003      	ands	r3, r0
 8000c3c:	9301      	str	r3, [sp, #4]
 8000c3e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000c40:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c42:	4b37      	ldr	r3, [pc, #220]	; (8000d20 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	05db      	lsls	r3, r3, #23
 8000c48:	d53c      	bpl.n	8000cc4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000c4a:	4b34      	ldr	r3, [pc, #208]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000c4c:	6a1a      	ldr	r2, [r3, #32]
 8000c4e:	23c0      	movs	r3, #192	; 0xc0
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	0011      	movs	r1, r2
 8000c54:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000c56:	421a      	tst	r2, r3
 8000c58:	d013      	beq.n	8000c82 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8000c5a:	6862      	ldr	r2, [r4, #4]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	428b      	cmp	r3, r1
 8000c60:	d00f      	beq.n	8000c82 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c62:	4b2e      	ldr	r3, [pc, #184]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000c64:	6a18      	ldr	r0, [r3, #32]
 8000c66:	4a2f      	ldr	r2, [pc, #188]	; (8000d24 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000c68:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c6a:	6a1e      	ldr	r6, [r3, #32]
 8000c6c:	2180      	movs	r1, #128	; 0x80
 8000c6e:	0249      	lsls	r1, r1, #9
 8000c70:	4331      	orrs	r1, r6
 8000c72:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000c74:	6a19      	ldr	r1, [r3, #32]
 8000c76:	4e2c      	ldr	r6, [pc, #176]	; (8000d28 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8000c78:	4031      	ands	r1, r6
 8000c7a:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8000c7c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000c7e:	07c3      	lsls	r3, r0, #31
 8000c80:	d434      	bmi.n	8000cec <HAL_RCCEx_PeriphCLKConfig+0xd4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000c82:	4a26      	ldr	r2, [pc, #152]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000c84:	6a13      	ldr	r3, [r2, #32]
 8000c86:	4927      	ldr	r1, [pc, #156]	; (8000d24 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000c88:	400b      	ands	r3, r1
 8000c8a:	6861      	ldr	r1, [r4, #4]
 8000c8c:	430b      	orrs	r3, r1
 8000c8e:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c90:	2d01      	cmp	r5, #1
 8000c92:	d03a      	beq.n	8000d0a <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000c94:	6823      	ldr	r3, [r4, #0]
 8000c96:	07db      	lsls	r3, r3, #31
 8000c98:	d506      	bpl.n	8000ca8 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000c9a:	4a20      	ldr	r2, [pc, #128]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000c9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000c9e:	2103      	movs	r1, #3
 8000ca0:	438b      	bics	r3, r1
 8000ca2:	68a1      	ldr	r1, [r4, #8]
 8000ca4:	430b      	orrs	r3, r1
 8000ca6:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000ca8:	6823      	ldr	r3, [r4, #0]
 8000caa:	069b      	lsls	r3, r3, #26
 8000cac:	d532      	bpl.n	8000d14 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000cae:	4a1b      	ldr	r2, [pc, #108]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000cb0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000cb2:	2110      	movs	r1, #16
 8000cb4:	438b      	bics	r3, r1
 8000cb6:	68e1      	ldr	r1, [r4, #12]
 8000cb8:	430b      	orrs	r3, r1
 8000cba:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	e02a      	b.n	8000d16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    FlagStatus       pwrclkchanged = RESET;
 8000cc0:	2500      	movs	r5, #0
 8000cc2:	e7be      	b.n	8000c42 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cc4:	4a16      	ldr	r2, [pc, #88]	; (8000d20 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8000cc6:	6811      	ldr	r1, [r2, #0]
 8000cc8:	2380      	movs	r3, #128	; 0x80
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	430b      	orrs	r3, r1
 8000cce:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000cd0:	f7ff face 	bl	8000270 <HAL_GetTick>
 8000cd4:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd6:	4b12      	ldr	r3, [pc, #72]	; (8000d20 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	05db      	lsls	r3, r3, #23
 8000cdc:	d4b5      	bmi.n	8000c4a <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cde:	f7ff fac7 	bl	8000270 <HAL_GetTick>
 8000ce2:	1b80      	subs	r0, r0, r6
 8000ce4:	2864      	cmp	r0, #100	; 0x64
 8000ce6:	d9f6      	bls.n	8000cd6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 8000ce8:	2003      	movs	r0, #3
 8000cea:	e014      	b.n	8000d16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        tickstart = HAL_GetTick();
 8000cec:	f7ff fac0 	bl	8000270 <HAL_GetTick>
 8000cf0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000cf4:	6a1b      	ldr	r3, [r3, #32]
 8000cf6:	079b      	lsls	r3, r3, #30
 8000cf8:	d4c3      	bmi.n	8000c82 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cfa:	f7ff fab9 	bl	8000270 <HAL_GetTick>
 8000cfe:	1b80      	subs	r0, r0, r6
 8000d00:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000d02:	4298      	cmp	r0, r3
 8000d04:	d9f5      	bls.n	8000cf2 <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
 8000d06:	2003      	movs	r0, #3
 8000d08:	e005      	b.n	8000d16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d0a:	69d3      	ldr	r3, [r2, #28]
 8000d0c:	4908      	ldr	r1, [pc, #32]	; (8000d30 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8000d0e:	400b      	ands	r3, r1
 8000d10:	61d3      	str	r3, [r2, #28]
 8000d12:	e7bf      	b.n	8000c94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8000d14:	2000      	movs	r0, #0
}
 8000d16:	b002      	add	sp, #8
 8000d18:	bd70      	pop	{r4, r5, r6, pc}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40007000 	.word	0x40007000
 8000d24:	fffffcff 	.word	0xfffffcff
 8000d28:	fffeffff 	.word	0xfffeffff
 8000d2c:	00001388 	.word	0x00001388
 8000d30:	efffffff 	.word	0xefffffff

08000d34 <HAL_SPI_ErrorCallback>:
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8000d34:	4770      	bx	lr
	...

08000d38 <HAL_SPI_IRQHandler>:
{
 8000d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8000d3e:	6802      	ldr	r2, [r0, #0]
 8000d40:	6855      	ldr	r5, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8000d42:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8000d44:	0999      	lsrs	r1, r3, #6
 8000d46:	2001      	movs	r0, #1
 8000d48:	0006      	movs	r6, r0
 8000d4a:	400e      	ands	r6, r1
 8000d4c:	4208      	tst	r0, r1
 8000d4e:	d103      	bne.n	8000d58 <HAL_SPI_IRQHandler+0x20>
 8000d50:	07d9      	lsls	r1, r3, #31
 8000d52:	d501      	bpl.n	8000d58 <HAL_SPI_IRQHandler+0x20>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8000d54:	0669      	lsls	r1, r5, #25
 8000d56:	d46a      	bmi.n	8000e2e <HAL_SPI_IRQHandler+0xf6>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8000d58:	0799      	lsls	r1, r3, #30
 8000d5a:	d501      	bpl.n	8000d60 <HAL_SPI_IRQHandler+0x28>
 8000d5c:	0629      	lsls	r1, r5, #24
 8000d5e:	d46a      	bmi.n	8000e36 <HAL_SPI_IRQHandler+0xfe>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8000d60:	0959      	lsrs	r1, r3, #5
 8000d62:	2001      	movs	r0, #1
 8000d64:	0007      	movs	r7, r0
 8000d66:	400f      	ands	r7, r1
 8000d68:	4208      	tst	r0, r1
 8000d6a:	d103      	bne.n	8000d74 <HAL_SPI_IRQHandler+0x3c>
 8000d6c:	2e00      	cmp	r6, #0
 8000d6e:	d101      	bne.n	8000d74 <HAL_SPI_IRQHandler+0x3c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8000d70:	05d9      	lsls	r1, r3, #23
 8000d72:	d563      	bpl.n	8000e3c <HAL_SPI_IRQHandler+0x104>
 8000d74:	06a9      	lsls	r1, r5, #26
 8000d76:	d561      	bpl.n	8000e3c <HAL_SPI_IRQHandler+0x104>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8000d78:	2e00      	cmp	r6, #0
 8000d7a:	d00e      	beq.n	8000d9a <HAL_SPI_IRQHandler+0x62>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8000d7c:	215d      	movs	r1, #93	; 0x5d
 8000d7e:	5c61      	ldrb	r1, [r4, r1]
 8000d80:	2903      	cmp	r1, #3
 8000d82:	d05d      	beq.n	8000e40 <HAL_SPI_IRQHandler+0x108>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8000d84:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8000d86:	2004      	movs	r0, #4
 8000d88:	4301      	orrs	r1, r0
 8000d8a:	6621      	str	r1, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	9100      	str	r1, [sp, #0]
 8000d90:	68d1      	ldr	r1, [r2, #12]
 8000d92:	9100      	str	r1, [sp, #0]
 8000d94:	6891      	ldr	r1, [r2, #8]
 8000d96:	9100      	str	r1, [sp, #0]
 8000d98:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d00c      	beq.n	8000db8 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8000d9e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8000da0:	2001      	movs	r0, #1
 8000da2:	4301      	orrs	r1, r0
 8000da4:	6621      	str	r1, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8000da6:	2100      	movs	r1, #0
 8000da8:	9102      	str	r1, [sp, #8]
 8000daa:	6891      	ldr	r1, [r2, #8]
 8000dac:	9102      	str	r1, [sp, #8]
 8000dae:	6811      	ldr	r1, [r2, #0]
 8000db0:	303f      	adds	r0, #63	; 0x3f
 8000db2:	4381      	bics	r1, r0
 8000db4:	6011      	str	r1, [r2, #0]
 8000db6:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8000db8:	05db      	lsls	r3, r3, #23
 8000dba:	d509      	bpl.n	8000dd0 <HAL_SPI_IRQHandler+0x98>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8000dbc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8000dbe:	2208      	movs	r2, #8
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	9303      	str	r3, [sp, #12]
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	9303      	str	r3, [sp, #12]
 8000dce:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000dd0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d032      	beq.n	8000e3c <HAL_SPI_IRQHandler+0x104>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8000dd6:	6822      	ldr	r2, [r4, #0]
 8000dd8:	6853      	ldr	r3, [r2, #4]
 8000dda:	21e0      	movs	r1, #224	; 0xe0
 8000ddc:	438b      	bics	r3, r1
 8000dde:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8000de0:	235d      	movs	r3, #93	; 0x5d
 8000de2:	2201      	movs	r2, #1
 8000de4:	54e2      	strb	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8000de6:	07ab      	lsls	r3, r5, #30
 8000de8:	d032      	beq.n	8000e50 <HAL_SPI_IRQHandler+0x118>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8000dea:	6822      	ldr	r2, [r4, #0]
 8000dec:	6853      	ldr	r3, [r2, #4]
 8000dee:	39dd      	subs	r1, #221	; 0xdd
 8000df0:	438b      	bics	r3, r1
 8000df2:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8000df4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00a      	beq.n	8000e10 <HAL_SPI_IRQHandler+0xd8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8000dfa:	4a17      	ldr	r2, [pc, #92]	; (8000e58 <HAL_SPI_IRQHandler+0x120>)
 8000dfc:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8000dfe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8000e00:	f7ff fadd 	bl	80003be <HAL_DMA_Abort_IT>
 8000e04:	2800      	cmp	r0, #0
 8000e06:	d003      	beq.n	8000e10 <HAL_SPI_IRQHandler+0xd8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8000e08:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8000e0a:	2240      	movs	r2, #64	; 0x40
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8000e10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d012      	beq.n	8000e3c <HAL_SPI_IRQHandler+0x104>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8000e16:	4a10      	ldr	r2, [pc, #64]	; (8000e58 <HAL_SPI_IRQHandler+0x120>)
 8000e18:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8000e1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8000e1c:	f7ff facf 	bl	80003be <HAL_DMA_Abort_IT>
 8000e20:	2800      	cmp	r0, #0
 8000e22:	d00b      	beq.n	8000e3c <HAL_SPI_IRQHandler+0x104>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8000e24:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8000e26:	2240      	movs	r2, #64	; 0x40
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	6623      	str	r3, [r4, #96]	; 0x60
 8000e2c:	e006      	b.n	8000e3c <HAL_SPI_IRQHandler+0x104>
    hspi->RxISR(hspi);
 8000e2e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000e30:	0020      	movs	r0, r4
 8000e32:	4798      	blx	r3
    return;
 8000e34:	e002      	b.n	8000e3c <HAL_SPI_IRQHandler+0x104>
    hspi->TxISR(hspi);
 8000e36:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000e38:	0020      	movs	r0, r4
 8000e3a:	4798      	blx	r3
}
 8000e3c:	b005      	add	sp, #20
 8000e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000e40:	2300      	movs	r3, #0
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	68d3      	ldr	r3, [r2, #12]
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	6893      	ldr	r3, [r2, #8]
 8000e4a:	9301      	str	r3, [sp, #4]
 8000e4c:	9b01      	ldr	r3, [sp, #4]
        return;
 8000e4e:	e7f5      	b.n	8000e3c <HAL_SPI_IRQHandler+0x104>
        HAL_SPI_ErrorCallback(hspi);
 8000e50:	0020      	movs	r0, r4
 8000e52:	f7ff ff6f 	bl	8000d34 <HAL_SPI_ErrorCallback>
    return;
 8000e56:	e7f1      	b.n	8000e3c <HAL_SPI_IRQHandler+0x104>
 8000e58:	08000e5d 	.word	0x08000e5d

08000e5c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8000e5c:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8000e5e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8000e60:	2300      	movs	r3, #0
 8000e62:	2246      	movs	r2, #70	; 0x46
 8000e64:	5283      	strh	r3, [r0, r2]
  hspi->TxXferCount = 0U;
 8000e66:	87c3      	strh	r3, [r0, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8000e68:	f7ff ff64 	bl	8000d34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8000e6c:	bd10      	pop	{r4, pc}
	...

08000e70 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000e70:	233d      	movs	r3, #61	; 0x3d
 8000e72:	5cc3      	ldrb	r3, [r0, r3]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d122      	bne.n	8000ebe <HAL_TIM_Base_Start_IT+0x4e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000e78:	333c      	adds	r3, #60	; 0x3c
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	54c2      	strb	r2, [r0, r3]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000e7e:	6802      	ldr	r2, [r0, #0]
 8000e80:	68d3      	ldr	r3, [r2, #12]
 8000e82:	2101      	movs	r1, #1
 8000e84:	430b      	orrs	r3, r1
 8000e86:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8000e88:	6803      	ldr	r3, [r0, #0]
 8000e8a:	4a0f      	ldr	r2, [pc, #60]	; (8000ec8 <HAL_TIM_Base_Start_IT+0x58>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d00b      	beq.n	8000ea8 <HAL_TIM_Base_Start_IT+0x38>
 8000e90:	4a0e      	ldr	r2, [pc, #56]	; (8000ecc <HAL_TIM_Base_Start_IT+0x5c>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d008      	beq.n	8000ea8 <HAL_TIM_Base_Start_IT+0x38>
 8000e96:	4a0e      	ldr	r2, [pc, #56]	; (8000ed0 <HAL_TIM_Base_Start_IT+0x60>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d005      	beq.n	8000ea8 <HAL_TIM_Base_Start_IT+0x38>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	e00b      	b.n	8000ec0 <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000ea8:	6899      	ldr	r1, [r3, #8]
 8000eaa:	2207      	movs	r2, #7
 8000eac:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000eae:	2a06      	cmp	r2, #6
 8000eb0:	d007      	beq.n	8000ec2 <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000eba:	2000      	movs	r0, #0
 8000ebc:	e000      	b.n	8000ec0 <HAL_TIM_Base_Start_IT+0x50>
    return HAL_ERROR;
 8000ebe:	2001      	movs	r0, #1
}
 8000ec0:	4770      	bx	lr
  return HAL_OK;
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	e7fc      	b.n	8000ec0 <HAL_TIM_Base_Start_IT+0x50>
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	40012c00 	.word	0x40012c00
 8000ecc:	40000400 	.word	0x40000400
 8000ed0:	40014000 	.word	0x40014000

08000ed4 <HAL_TIM_Base_Stop_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8000ed4:	6802      	ldr	r2, [r0, #0]
 8000ed6:	68d3      	ldr	r3, [r2, #12]
 8000ed8:	2101      	movs	r1, #1
 8000eda:	438b      	bics	r3, r1
 8000edc:	60d3      	str	r3, [r2, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8000ede:	6803      	ldr	r3, [r0, #0]
 8000ee0:	6a19      	ldr	r1, [r3, #32]
 8000ee2:	4a08      	ldr	r2, [pc, #32]	; (8000f04 <HAL_TIM_Base_Stop_IT+0x30>)
 8000ee4:	4211      	tst	r1, r2
 8000ee6:	d107      	bne.n	8000ef8 <HAL_TIM_Base_Stop_IT+0x24>
 8000ee8:	6a19      	ldr	r1, [r3, #32]
 8000eea:	4a07      	ldr	r2, [pc, #28]	; (8000f08 <HAL_TIM_Base_Stop_IT+0x34>)
 8000eec:	4211      	tst	r1, r2
 8000eee:	d103      	bne.n	8000ef8 <HAL_TIM_Base_Stop_IT+0x24>
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	438a      	bics	r2, r1
 8000ef6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8000ef8:	233d      	movs	r3, #61	; 0x3d
 8000efa:	2201      	movs	r2, #1
 8000efc:	54c2      	strb	r2, [r0, r3]

  /* Return function status */
  return HAL_OK;
}
 8000efe:	2000      	movs	r0, #0
 8000f00:	4770      	bx	lr
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	00001111 	.word	0x00001111
 8000f08:	00000444 	.word	0x00000444

08000f0c <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000f0c:	4770      	bx	lr

08000f0e <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000f0e:	4770      	bx	lr

08000f10 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000f10:	4770      	bx	lr

08000f12 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000f12:	4770      	bx	lr

08000f14 <HAL_TIM_IRQHandler>:
{
 8000f14:	b570      	push	{r4, r5, r6, lr}
 8000f16:	0004      	movs	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8000f18:	6803      	ldr	r3, [r0, #0]
 8000f1a:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8000f1c:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8000f1e:	07aa      	lsls	r2, r5, #30
 8000f20:	d50e      	bpl.n	8000f40 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8000f22:	07b2      	lsls	r2, r6, #30
 8000f24:	d50c      	bpl.n	8000f40 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8000f26:	2203      	movs	r2, #3
 8000f28:	4252      	negs	r2, r2
 8000f2a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000f30:	6803      	ldr	r3, [r0, #0]
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	079b      	lsls	r3, r3, #30
 8000f36:	d051      	beq.n	8000fdc <HAL_TIM_IRQHandler+0xc8>
          HAL_TIM_IC_CaptureCallback(htim);
 8000f38:	f7ff ffe9 	bl	8000f0e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8000f40:	076b      	lsls	r3, r5, #29
 8000f42:	d512      	bpl.n	8000f6a <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8000f44:	0773      	lsls	r3, r6, #29
 8000f46:	d510      	bpl.n	8000f6a <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8000f48:	6823      	ldr	r3, [r4, #0]
 8000f4a:	2205      	movs	r2, #5
 8000f4c:	4252      	negs	r2, r2
 8000f4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000f50:	2302      	movs	r3, #2
 8000f52:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000f54:	6823      	ldr	r3, [r4, #0]
 8000f56:	699a      	ldr	r2, [r3, #24]
 8000f58:	23c0      	movs	r3, #192	; 0xc0
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	421a      	tst	r2, r3
 8000f5e:	d043      	beq.n	8000fe8 <HAL_TIM_IRQHandler+0xd4>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f60:	0020      	movs	r0, r4
 8000f62:	f7ff ffd4 	bl	8000f0e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f66:	2300      	movs	r3, #0
 8000f68:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8000f6a:	072b      	lsls	r3, r5, #28
 8000f6c:	d510      	bpl.n	8000f90 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8000f6e:	0733      	lsls	r3, r6, #28
 8000f70:	d50e      	bpl.n	8000f90 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8000f72:	6823      	ldr	r3, [r4, #0]
 8000f74:	2209      	movs	r2, #9
 8000f76:	4252      	negs	r2, r2
 8000f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000f7a:	2304      	movs	r3, #4
 8000f7c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f7e:	6823      	ldr	r3, [r4, #0]
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	079b      	lsls	r3, r3, #30
 8000f84:	d037      	beq.n	8000ff6 <HAL_TIM_IRQHandler+0xe2>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f86:	0020      	movs	r0, r4
 8000f88:	f7ff ffc1 	bl	8000f0e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8000f90:	06eb      	lsls	r3, r5, #27
 8000f92:	d512      	bpl.n	8000fba <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8000f94:	06f3      	lsls	r3, r6, #27
 8000f96:	d510      	bpl.n	8000fba <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8000f98:	6823      	ldr	r3, [r4, #0]
 8000f9a:	2211      	movs	r2, #17
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000fa0:	2308      	movs	r3, #8
 8000fa2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000fa4:	6823      	ldr	r3, [r4, #0]
 8000fa6:	69da      	ldr	r2, [r3, #28]
 8000fa8:	23c0      	movs	r3, #192	; 0xc0
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	421a      	tst	r2, r3
 8000fae:	d029      	beq.n	8001004 <HAL_TIM_IRQHandler+0xf0>
        HAL_TIM_IC_CaptureCallback(htim);
 8000fb0:	0020      	movs	r0, r4
 8000fb2:	f7ff ffac 	bl	8000f0e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8000fba:	07eb      	lsls	r3, r5, #31
 8000fbc:	d501      	bpl.n	8000fc2 <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8000fbe:	07f3      	lsls	r3, r6, #31
 8000fc0:	d427      	bmi.n	8001012 <HAL_TIM_IRQHandler+0xfe>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8000fc2:	062b      	lsls	r3, r5, #24
 8000fc4:	d501      	bpl.n	8000fca <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8000fc6:	0633      	lsls	r3, r6, #24
 8000fc8:	d42b      	bmi.n	8001022 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8000fca:	066b      	lsls	r3, r5, #25
 8000fcc:	d501      	bpl.n	8000fd2 <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8000fce:	0673      	lsls	r3, r6, #25
 8000fd0:	d42f      	bmi.n	8001032 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8000fd2:	06ab      	lsls	r3, r5, #26
 8000fd4:	d501      	bpl.n	8000fda <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8000fd6:	06b3      	lsls	r3, r6, #26
 8000fd8:	d433      	bmi.n	8001042 <HAL_TIM_IRQHandler+0x12e>
}
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fdc:	f7ff ff96 	bl	8000f0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fe0:	0020      	movs	r0, r4
 8000fe2:	f7ff ff95 	bl	8000f10 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fe6:	e7a9      	b.n	8000f3c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fe8:	0020      	movs	r0, r4
 8000fea:	f7ff ff8f 	bl	8000f0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fee:	0020      	movs	r0, r4
 8000ff0:	f7ff ff8e 	bl	8000f10 <HAL_TIM_PWM_PulseFinishedCallback>
 8000ff4:	e7b7      	b.n	8000f66 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ff6:	0020      	movs	r0, r4
 8000ff8:	f7ff ff88 	bl	8000f0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ffc:	0020      	movs	r0, r4
 8000ffe:	f7ff ff87 	bl	8000f10 <HAL_TIM_PWM_PulseFinishedCallback>
 8001002:	e7c3      	b.n	8000f8c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001004:	0020      	movs	r0, r4
 8001006:	f7ff ff81 	bl	8000f0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800100a:	0020      	movs	r0, r4
 800100c:	f7ff ff80 	bl	8000f10 <HAL_TIM_PWM_PulseFinishedCallback>
 8001010:	e7d1      	b.n	8000fb6 <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	2202      	movs	r2, #2
 8001016:	4252      	negs	r2, r2
 8001018:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800101a:	0020      	movs	r0, r4
 800101c:	f002 fbce 	bl	80037bc <HAL_TIM_PeriodElapsedCallback>
 8001020:	e7cf      	b.n	8000fc2 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001022:	6823      	ldr	r3, [r4, #0]
 8001024:	2281      	movs	r2, #129	; 0x81
 8001026:	4252      	negs	r2, r2
 8001028:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800102a:	0020      	movs	r0, r4
 800102c:	f000 f88d 	bl	800114a <HAL_TIMEx_BreakCallback>
 8001030:	e7cb      	b.n	8000fca <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001032:	6823      	ldr	r3, [r4, #0]
 8001034:	2241      	movs	r2, #65	; 0x41
 8001036:	4252      	negs	r2, r2
 8001038:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800103a:	0020      	movs	r0, r4
 800103c:	f7ff ff69 	bl	8000f12 <HAL_TIM_TriggerCallback>
 8001040:	e7c7      	b.n	8000fd2 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001042:	6823      	ldr	r3, [r4, #0]
 8001044:	2221      	movs	r2, #33	; 0x21
 8001046:	4252      	negs	r2, r2
 8001048:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800104a:	0020      	movs	r0, r4
 800104c:	f000 f87c 	bl	8001148 <HAL_TIMEx_CommutCallback>
}
 8001050:	e7c3      	b.n	8000fda <HAL_TIM_IRQHandler+0xc6>
	...

08001054 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001054:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001056:	4a1f      	ldr	r2, [pc, #124]	; (80010d4 <TIM_Base_SetConfig+0x80>)
 8001058:	4290      	cmp	r0, r2
 800105a:	d002      	beq.n	8001062 <TIM_Base_SetConfig+0xe>
 800105c:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <TIM_Base_SetConfig+0x84>)
 800105e:	4290      	cmp	r0, r2
 8001060:	d103      	bne.n	800106a <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001062:	2270      	movs	r2, #112	; 0x70
 8001064:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001066:	684a      	ldr	r2, [r1, #4]
 8001068:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800106a:	4a1a      	ldr	r2, [pc, #104]	; (80010d4 <TIM_Base_SetConfig+0x80>)
 800106c:	4290      	cmp	r0, r2
 800106e:	d00e      	beq.n	800108e <TIM_Base_SetConfig+0x3a>
 8001070:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <TIM_Base_SetConfig+0x84>)
 8001072:	4290      	cmp	r0, r2
 8001074:	d00b      	beq.n	800108e <TIM_Base_SetConfig+0x3a>
 8001076:	4a19      	ldr	r2, [pc, #100]	; (80010dc <TIM_Base_SetConfig+0x88>)
 8001078:	4290      	cmp	r0, r2
 800107a:	d008      	beq.n	800108e <TIM_Base_SetConfig+0x3a>
 800107c:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <TIM_Base_SetConfig+0x8c>)
 800107e:	4290      	cmp	r0, r2
 8001080:	d005      	beq.n	800108e <TIM_Base_SetConfig+0x3a>
 8001082:	4a18      	ldr	r2, [pc, #96]	; (80010e4 <TIM_Base_SetConfig+0x90>)
 8001084:	4290      	cmp	r0, r2
 8001086:	d002      	beq.n	800108e <TIM_Base_SetConfig+0x3a>
 8001088:	4a17      	ldr	r2, [pc, #92]	; (80010e8 <TIM_Base_SetConfig+0x94>)
 800108a:	4290      	cmp	r0, r2
 800108c:	d103      	bne.n	8001096 <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800108e:	4a17      	ldr	r2, [pc, #92]	; (80010ec <TIM_Base_SetConfig+0x98>)
 8001090:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001092:	68ca      	ldr	r2, [r1, #12]
 8001094:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001096:	2280      	movs	r2, #128	; 0x80
 8001098:	4393      	bics	r3, r2
 800109a:	694a      	ldr	r2, [r1, #20]
 800109c:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800109e:	688a      	ldr	r2, [r1, #8]
 80010a0:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80010a2:	680a      	ldr	r2, [r1, #0]
 80010a4:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80010a6:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <TIM_Base_SetConfig+0x80>)
 80010a8:	4290      	cmp	r0, r2
 80010aa:	d008      	beq.n	80010be <TIM_Base_SetConfig+0x6a>
 80010ac:	4a0c      	ldr	r2, [pc, #48]	; (80010e0 <TIM_Base_SetConfig+0x8c>)
 80010ae:	4290      	cmp	r0, r2
 80010b0:	d005      	beq.n	80010be <TIM_Base_SetConfig+0x6a>
 80010b2:	4a0c      	ldr	r2, [pc, #48]	; (80010e4 <TIM_Base_SetConfig+0x90>)
 80010b4:	4290      	cmp	r0, r2
 80010b6:	d002      	beq.n	80010be <TIM_Base_SetConfig+0x6a>
 80010b8:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <TIM_Base_SetConfig+0x94>)
 80010ba:	4290      	cmp	r0, r2
 80010bc:	d101      	bne.n	80010c2 <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80010be:	690a      	ldr	r2, [r1, #16]
 80010c0:	6302      	str	r2, [r0, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80010c2:	6802      	ldr	r2, [r0, #0]
 80010c4:	2104      	movs	r1, #4
 80010c6:	430a      	orrs	r2, r1
 80010c8:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80010ca:	2201      	movs	r2, #1
 80010cc:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 80010ce:	6003      	str	r3, [r0, #0]
}
 80010d0:	4770      	bx	lr
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	40012c00 	.word	0x40012c00
 80010d8:	40000400 	.word	0x40000400
 80010dc:	40002000 	.word	0x40002000
 80010e0:	40014000 	.word	0x40014000
 80010e4:	40014400 	.word	0x40014400
 80010e8:	40014800 	.word	0x40014800
 80010ec:	fffffcff 	.word	0xfffffcff

080010f0 <HAL_TIM_Base_Init>:
{
 80010f0:	b570      	push	{r4, r5, r6, lr}
 80010f2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80010f4:	d026      	beq.n	8001144 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80010f6:	233d      	movs	r3, #61	; 0x3d
 80010f8:	5cc3      	ldrb	r3, [r0, r3]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d01c      	beq.n	8001138 <HAL_TIM_Base_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80010fe:	253d      	movs	r5, #61	; 0x3d
 8001100:	2302      	movs	r3, #2
 8001102:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001104:	0021      	movs	r1, r4
 8001106:	c901      	ldmia	r1!, {r0}
 8001108:	f7ff ffa4 	bl	8001054 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800110c:	2301      	movs	r3, #1
 800110e:	2246      	movs	r2, #70	; 0x46
 8001110:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001112:	3a08      	subs	r2, #8
 8001114:	54a3      	strb	r3, [r4, r2]
 8001116:	3201      	adds	r2, #1
 8001118:	54a3      	strb	r3, [r4, r2]
 800111a:	3201      	adds	r2, #1
 800111c:	54a3      	strb	r3, [r4, r2]
 800111e:	3201      	adds	r2, #1
 8001120:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001122:	3201      	adds	r2, #1
 8001124:	54a3      	strb	r3, [r4, r2]
 8001126:	3201      	adds	r2, #1
 8001128:	54a3      	strb	r3, [r4, r2]
 800112a:	3201      	adds	r2, #1
 800112c:	54a3      	strb	r3, [r4, r2]
 800112e:	3201      	adds	r2, #1
 8001130:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8001132:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8001134:	2000      	movs	r0, #0
}
 8001136:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8001138:	333c      	adds	r3, #60	; 0x3c
 800113a:	2200      	movs	r2, #0
 800113c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800113e:	f001 fe41 	bl	8002dc4 <HAL_TIM_Base_MspInit>
 8001142:	e7dc      	b.n	80010fe <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8001144:	2001      	movs	r0, #1
 8001146:	e7f6      	b.n	8001136 <HAL_TIM_Base_Init+0x46>

08001148 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001148:	4770      	bx	lr

0800114a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800114a:	4770      	bx	lr

0800114c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800114c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800114e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001152:	2201      	movs	r2, #1
 8001154:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001158:	6801      	ldr	r1, [r0, #0]
 800115a:	680b      	ldr	r3, [r1, #0]
 800115c:	4d12      	ldr	r5, [pc, #72]	; (80011a8 <UART_EndRxTransfer+0x5c>)
 800115e:	402b      	ands	r3, r5
 8001160:	600b      	str	r3, [r1, #0]
 8001162:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001166:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800116a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800116e:	6801      	ldr	r1, [r0, #0]
 8001170:	688b      	ldr	r3, [r1, #8]
 8001172:	4393      	bics	r3, r2
 8001174:	608b      	str	r3, [r1, #8]
 8001176:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800117a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800117c:	2b01      	cmp	r3, #1
 800117e:	d006      	beq.n	800118e <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001180:	2380      	movs	r3, #128	; 0x80
 8001182:	2220      	movs	r2, #32
 8001184:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001186:	2300      	movs	r3, #0
 8001188:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800118a:	6683      	str	r3, [r0, #104]	; 0x68
}
 800118c:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800118e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001192:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001196:	6802      	ldr	r2, [r0, #0]
 8001198:	6813      	ldr	r3, [r2, #0]
 800119a:	2410      	movs	r4, #16
 800119c:	43a3      	bics	r3, r4
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	f381 8810 	msr	PRIMASK, r1
}
 80011a4:	e7ec      	b.n	8001180 <UART_EndRxTransfer+0x34>
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	fffffedf 	.word	0xfffffedf

080011ac <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80011ac:	b530      	push	{r4, r5, lr}
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80011ae:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80011b0:	2b21      	cmp	r3, #33	; 0x21
 80011b2:	d000      	beq.n	80011b6 <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80011b4:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 80011b6:	3331      	adds	r3, #49	; 0x31
 80011b8:	5ac3      	ldrh	r3, [r0, r3]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d117      	bne.n	80011f0 <UART_TxISR_8BIT+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011c0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011c4:	2201      	movs	r2, #1
 80011c6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80011ca:	6801      	ldr	r1, [r0, #0]
 80011cc:	680b      	ldr	r3, [r1, #0]
 80011ce:	2580      	movs	r5, #128	; 0x80
 80011d0:	43ab      	bics	r3, r5
 80011d2:	600b      	str	r3, [r1, #0]
 80011d4:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011d8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011dc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80011e0:	6802      	ldr	r2, [r0, #0]
 80011e2:	6813      	ldr	r3, [r2, #0]
 80011e4:	2040      	movs	r0, #64	; 0x40
 80011e6:	4303      	orrs	r3, r0
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	f381 8810 	msr	PRIMASK, r1
}
 80011ee:	e7e1      	b.n	80011b4 <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80011f0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	6802      	ldr	r2, [r0, #0]
 80011f6:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr++;
 80011f8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80011fa:	3301      	adds	r3, #1
 80011fc:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80011fe:	2252      	movs	r2, #82	; 0x52
 8001200:	5a83      	ldrh	r3, [r0, r2]
 8001202:	3b01      	subs	r3, #1
 8001204:	b29b      	uxth	r3, r3
 8001206:	5283      	strh	r3, [r0, r2]
}
 8001208:	e7d4      	b.n	80011b4 <UART_TxISR_8BIT+0x8>

0800120a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800120a:	b530      	push	{r4, r5, lr}
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800120c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800120e:	2b21      	cmp	r3, #33	; 0x21
 8001210:	d000      	beq.n	8001214 <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8001212:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8001214:	3331      	adds	r3, #49	; 0x31
 8001216:	5ac3      	ldrh	r3, [r0, r3]
 8001218:	b29b      	uxth	r3, r3
 800121a:	2b00      	cmp	r3, #0
 800121c:	d117      	bne.n	800124e <UART_TxISR_16BIT+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800121e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001222:	2201      	movs	r2, #1
 8001224:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001228:	6801      	ldr	r1, [r0, #0]
 800122a:	680b      	ldr	r3, [r1, #0]
 800122c:	2580      	movs	r5, #128	; 0x80
 800122e:	43ab      	bics	r3, r5
 8001230:	600b      	str	r3, [r1, #0]
 8001232:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001236:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800123a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800123e:	6802      	ldr	r2, [r0, #0]
 8001240:	6813      	ldr	r3, [r2, #0]
 8001242:	2040      	movs	r0, #64	; 0x40
 8001244:	4303      	orrs	r3, r0
 8001246:	6013      	str	r3, [r2, #0]
 8001248:	f381 8810 	msr	PRIMASK, r1
}
 800124c:	e7e1      	b.n	8001212 <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800124e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	05db      	lsls	r3, r3, #23
 8001254:	0ddb      	lsrs	r3, r3, #23
 8001256:	6802      	ldr	r2, [r0, #0]
 8001258:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800125a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800125c:	3302      	adds	r3, #2
 800125e:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001260:	2252      	movs	r2, #82	; 0x52
 8001262:	5a83      	ldrh	r3, [r0, r2]
 8001264:	3b01      	subs	r3, #1
 8001266:	b29b      	uxth	r3, r3
 8001268:	5283      	strh	r3, [r0, r2]
}
 800126a:	e7d2      	b.n	8001212 <UART_TxISR_16BIT+0x8>

0800126c <HAL_UART_Transmit_IT>:
{
 800126c:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 800126e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001270:	2b20      	cmp	r3, #32
 8001272:	d131      	bne.n	80012d8 <HAL_UART_Transmit_IT+0x6c>
    if ((pData == NULL) || (Size == 0U))
 8001274:	2900      	cmp	r1, #0
 8001276:	d031      	beq.n	80012dc <HAL_UART_Transmit_IT+0x70>
 8001278:	2a00      	cmp	r2, #0
 800127a:	d031      	beq.n	80012e0 <HAL_UART_Transmit_IT+0x74>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800127c:	6883      	ldr	r3, [r0, #8]
 800127e:	2480      	movs	r4, #128	; 0x80
 8001280:	0164      	lsls	r4, r4, #5
 8001282:	42a3      	cmp	r3, r4
 8001284:	d104      	bne.n	8001290 <HAL_UART_Transmit_IT+0x24>
 8001286:	6904      	ldr	r4, [r0, #16]
 8001288:	2c00      	cmp	r4, #0
 800128a:	d101      	bne.n	8001290 <HAL_UART_Transmit_IT+0x24>
      if ((((uint32_t)pData) & 1U) != 0U)
 800128c:	07cc      	lsls	r4, r1, #31
 800128e:	d429      	bmi.n	80012e4 <HAL_UART_Transmit_IT+0x78>
    huart->pTxBuffPtr  = pData;
 8001290:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8001292:	2150      	movs	r1, #80	; 0x50
 8001294:	5242      	strh	r2, [r0, r1]
    huart->TxXferCount = Size;
 8001296:	3102      	adds	r1, #2
 8001298:	5242      	strh	r2, [r0, r1]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800129a:	2284      	movs	r2, #132	; 0x84
 800129c:	2100      	movs	r1, #0
 800129e:	5081      	str	r1, [r0, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80012a0:	3a63      	subs	r2, #99	; 0x63
 80012a2:	67c2      	str	r2, [r0, #124]	; 0x7c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012a4:	2280      	movs	r2, #128	; 0x80
 80012a6:	0152      	lsls	r2, r2, #5
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d00f      	beq.n	80012cc <HAL_UART_Transmit_IT+0x60>
      huart->TxISR = UART_TxISR_8BIT;
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <HAL_UART_Transmit_IT+0x7c>)
 80012ae:	66c3      	str	r3, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012b0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012b4:	2301      	movs	r3, #1
 80012b6:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80012ba:	6802      	ldr	r2, [r0, #0]
 80012bc:	6813      	ldr	r3, [r2, #0]
 80012be:	2080      	movs	r0, #128	; 0x80
 80012c0:	4303      	orrs	r3, r0
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 80012c8:	2000      	movs	r0, #0
 80012ca:	e006      	b.n	80012da <HAL_UART_Transmit_IT+0x6e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012cc:	6903      	ldr	r3, [r0, #16]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1ec      	bne.n	80012ac <HAL_UART_Transmit_IT+0x40>
      huart->TxISR = UART_TxISR_16BIT;
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <HAL_UART_Transmit_IT+0x80>)
 80012d4:	66c3      	str	r3, [r0, #108]	; 0x6c
 80012d6:	e7eb      	b.n	80012b0 <HAL_UART_Transmit_IT+0x44>
    return HAL_BUSY;
 80012d8:	2002      	movs	r0, #2
}
 80012da:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 80012dc:	2001      	movs	r0, #1
 80012de:	e7fc      	b.n	80012da <HAL_UART_Transmit_IT+0x6e>
 80012e0:	2001      	movs	r0, #1
 80012e2:	e7fa      	b.n	80012da <HAL_UART_Transmit_IT+0x6e>
        return  HAL_ERROR;
 80012e4:	2001      	movs	r0, #1
 80012e6:	e7f8      	b.n	80012da <HAL_UART_Transmit_IT+0x6e>
 80012e8:	080011ad 	.word	0x080011ad
 80012ec:	0800120b 	.word	0x0800120b

080012f0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80012f0:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012f2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012f6:	2301      	movs	r3, #1
 80012f8:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80012fc:	6802      	ldr	r2, [r0, #0]
 80012fe:	6813      	ldr	r3, [r2, #0]
 8001300:	2440      	movs	r4, #64	; 0x40
 8001302:	43a3      	bics	r3, r4
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800130a:	2320      	movs	r3, #32
 800130c:	67c3      	str	r3, [r0, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800130e:	2300      	movs	r3, #0
 8001310:	66c3      	str	r3, [r0, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001312:	f002 fa0d 	bl	8003730 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001316:	bd10      	pop	{r4, pc}

08001318 <HAL_UART_ErrorCallback>:
}
 8001318:	4770      	bx	lr

0800131a <UART_DMAAbortOnError>:
{
 800131a:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800131c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800131e:	235a      	movs	r3, #90	; 0x5a
 8001320:	2200      	movs	r2, #0
 8001322:	52c2      	strh	r2, [r0, r3]
  HAL_UART_ErrorCallback(huart);
 8001324:	f7ff fff8 	bl	8001318 <HAL_UART_ErrorCallback>
}
 8001328:	bd10      	pop	{r4, pc}

0800132a <HAL_UART_AbortTransmitCpltCallback>:
}
 800132a:	4770      	bx	lr

0800132c <HAL_UART_AbortTransmit_IT>:
{
 800132c:	b510      	push	{r4, lr}
 800132e:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001330:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001334:	2301      	movs	r3, #1
 8001336:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800133a:	6802      	ldr	r2, [r0, #0]
 800133c:	6813      	ldr	r3, [r2, #0]
 800133e:	20c0      	movs	r0, #192	; 0xc0
 8001340:	4383      	bics	r3, r0
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	f381 8810 	msr	PRIMASK, r1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8001348:	6823      	ldr	r3, [r4, #0]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	061b      	lsls	r3, r3, #24
 800134e:	d523      	bpl.n	8001398 <HAL_UART_AbortTransmit_IT+0x6c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001350:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001354:	2301      	movs	r3, #1
 8001356:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800135a:	6822      	ldr	r2, [r4, #0]
 800135c:	6893      	ldr	r3, [r2, #8]
 800135e:	3840      	subs	r0, #64	; 0x40
 8001360:	4383      	bics	r3, r0
 8001362:	6093      	str	r3, [r2, #8]
 8001364:	f381 8810 	msr	PRIMASK, r1
    if (huart->hdmatx != NULL)
 8001368:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00a      	beq.n	8001384 <HAL_UART_AbortTransmit_IT+0x58>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800136e:	4a10      	ldr	r2, [pc, #64]	; (80013b0 <HAL_UART_AbortTransmit_IT+0x84>)
 8001370:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8001372:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001374:	f7ff f823 	bl	80003be <HAL_DMA_Abort_IT>
 8001378:	2800      	cmp	r0, #0
 800137a:	d016      	beq.n	80013aa <HAL_UART_AbortTransmit_IT+0x7e>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800137c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800137e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001380:	4798      	blx	r3
 8001382:	e012      	b.n	80013aa <HAL_UART_AbortTransmit_IT+0x7e>
      huart->TxXferCount = 0U;
 8001384:	2300      	movs	r3, #0
 8001386:	2252      	movs	r2, #82	; 0x52
 8001388:	52a3      	strh	r3, [r4, r2]
      huart->TxISR = NULL;
 800138a:	66e3      	str	r3, [r4, #108]	; 0x6c
      huart->gState = HAL_UART_STATE_READY;
 800138c:	3320      	adds	r3, #32
 800138e:	67e3      	str	r3, [r4, #124]	; 0x7c
      HAL_UART_AbortTransmitCpltCallback(huart);
 8001390:	0020      	movs	r0, r4
 8001392:	f7ff ffca 	bl	800132a <HAL_UART_AbortTransmitCpltCallback>
 8001396:	e008      	b.n	80013aa <HAL_UART_AbortTransmit_IT+0x7e>
    huart->TxXferCount = 0U;
 8001398:	2300      	movs	r3, #0
 800139a:	2252      	movs	r2, #82	; 0x52
 800139c:	52a3      	strh	r3, [r4, r2]
    huart->TxISR = NULL;
 800139e:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_READY;
 80013a0:	3320      	adds	r3, #32
 80013a2:	67e3      	str	r3, [r4, #124]	; 0x7c
    HAL_UART_AbortTransmitCpltCallback(huart);
 80013a4:	0020      	movs	r0, r4
 80013a6:	f7ff ffc0 	bl	800132a <HAL_UART_AbortTransmitCpltCallback>
}
 80013aa:	2000      	movs	r0, #0
 80013ac:	bd10      	pop	{r4, pc}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	080013b5 	.word	0x080013b5

080013b4 <UART_DMATxOnlyAbortCallback>:
{
 80013b4:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80013b6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->TxXferCount = 0U;
 80013b8:	2352      	movs	r3, #82	; 0x52
 80013ba:	2200      	movs	r2, #0
 80013bc:	52c2      	strh	r2, [r0, r3]
  huart->gState = HAL_UART_STATE_READY;
 80013be:	3b32      	subs	r3, #50	; 0x32
 80013c0:	67c3      	str	r3, [r0, #124]	; 0x7c
  HAL_UART_AbortTransmitCpltCallback(huart);
 80013c2:	f7ff ffb2 	bl	800132a <HAL_UART_AbortTransmitCpltCallback>
}
 80013c6:	bd10      	pop	{r4, pc}

080013c8 <HAL_UART_AbortReceiveCpltCallback>:
}
 80013c8:	4770      	bx	lr
	...

080013cc <HAL_UART_AbortReceive_IT>:
{
 80013cc:	b570      	push	{r4, r5, r6, lr}
 80013ce:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013d0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013d4:	2201      	movs	r2, #1
 80013d6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80013da:	6821      	ldr	r1, [r4, #0]
 80013dc:	680b      	ldr	r3, [r1, #0]
 80013de:	4d2f      	ldr	r5, [pc, #188]	; (800149c <HAL_UART_AbortReceive_IT+0xd0>)
 80013e0:	402b      	ands	r3, r5
 80013e2:	600b      	str	r3, [r1, #0]
 80013e4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013e8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013ec:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80013f0:	6821      	ldr	r1, [r4, #0]
 80013f2:	688b      	ldr	r3, [r1, #8]
 80013f4:	4393      	bics	r3, r2
 80013f6:	608b      	str	r3, [r1, #8]
 80013f8:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80013fc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d01d      	beq.n	800143e <HAL_UART_AbortReceive_IT+0x72>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001402:	6823      	ldr	r3, [r4, #0]
 8001404:	689a      	ldr	r2, [r3, #8]
 8001406:	0652      	lsls	r2, r2, #25
 8001408:	d539      	bpl.n	800147e <HAL_UART_AbortReceive_IT+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800140a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800140e:	2301      	movs	r3, #1
 8001410:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001414:	6822      	ldr	r2, [r4, #0]
 8001416:	6893      	ldr	r3, [r2, #8]
 8001418:	2040      	movs	r0, #64	; 0x40
 800141a:	4383      	bics	r3, r0
 800141c:	6093      	str	r3, [r2, #8]
 800141e:	f381 8810 	msr	PRIMASK, r1
    if (huart->hdmarx != NULL)
 8001422:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001424:	2b00      	cmp	r3, #0
 8001426:	d016      	beq.n	8001456 <HAL_UART_AbortReceive_IT+0x8a>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8001428:	4a1d      	ldr	r2, [pc, #116]	; (80014a0 <HAL_UART_AbortReceive_IT+0xd4>)
 800142a:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800142c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800142e:	f7fe ffc6 	bl	80003be <HAL_DMA_Abort_IT>
 8001432:	2800      	cmp	r0, #0
 8001434:	d030      	beq.n	8001498 <HAL_UART_AbortReceive_IT+0xcc>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001436:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001438:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800143a:	4798      	blx	r3
 800143c:	e02c      	b.n	8001498 <HAL_UART_AbortReceive_IT+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800143e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001442:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8001446:	6822      	ldr	r2, [r4, #0]
 8001448:	6813      	ldr	r3, [r2, #0]
 800144a:	2010      	movs	r0, #16
 800144c:	4383      	bics	r3, r0
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	f381 8810 	msr	PRIMASK, r1
}
 8001454:	e7d5      	b.n	8001402 <HAL_UART_AbortReceive_IT+0x36>
      huart->RxXferCount = 0U;
 8001456:	2300      	movs	r3, #0
 8001458:	225a      	movs	r2, #90	; 0x5a
 800145a:	52a3      	strh	r3, [r4, r2]
      huart->pRxBuffPtr = NULL;
 800145c:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800145e:	6822      	ldr	r2, [r4, #0]
 8001460:	210f      	movs	r1, #15
 8001462:	6211      	str	r1, [r2, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001464:	6821      	ldr	r1, [r4, #0]
 8001466:	698a      	ldr	r2, [r1, #24]
 8001468:	2008      	movs	r0, #8
 800146a:	4302      	orrs	r2, r0
 800146c:	618a      	str	r2, [r1, #24]
      huart->RxState = HAL_UART_STATE_READY;
 800146e:	2280      	movs	r2, #128	; 0x80
 8001470:	2120      	movs	r1, #32
 8001472:	50a1      	str	r1, [r4, r2]
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001474:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_UART_AbortReceiveCpltCallback(huart);
 8001476:	0020      	movs	r0, r4
 8001478:	f7ff ffa6 	bl	80013c8 <HAL_UART_AbortReceiveCpltCallback>
 800147c:	e00c      	b.n	8001498 <HAL_UART_AbortReceive_IT+0xcc>
    huart->RxXferCount = 0U;
 800147e:	2200      	movs	r2, #0
 8001480:	215a      	movs	r1, #90	; 0x5a
 8001482:	5262      	strh	r2, [r4, r1]
    huart->pRxBuffPtr = NULL;
 8001484:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8001486:	394b      	subs	r1, #75	; 0x4b
 8001488:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	3111      	adds	r1, #17
 800148e:	50e1      	str	r1, [r4, r3]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001490:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 8001492:	0020      	movs	r0, r4
 8001494:	f7ff ff98 	bl	80013c8 <HAL_UART_AbortReceiveCpltCallback>
}
 8001498:	2000      	movs	r0, #0
 800149a:	bd70      	pop	{r4, r5, r6, pc}
 800149c:	fffffedf 	.word	0xfffffedf
 80014a0:	080014a5 	.word	0x080014a5

080014a4 <UART_DMARxOnlyAbortCallback>:
{
 80014a4:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80014a6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80014a8:	2200      	movs	r2, #0
 80014aa:	235a      	movs	r3, #90	; 0x5a
 80014ac:	52c2      	strh	r2, [r0, r3]
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80014ae:	6803      	ldr	r3, [r0, #0]
 80014b0:	210f      	movs	r1, #15
 80014b2:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80014b4:	6801      	ldr	r1, [r0, #0]
 80014b6:	698b      	ldr	r3, [r1, #24]
 80014b8:	2408      	movs	r4, #8
 80014ba:	4323      	orrs	r3, r4
 80014bc:	618b      	str	r3, [r1, #24]
  huart->RxState = HAL_UART_STATE_READY;
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	2120      	movs	r1, #32
 80014c2:	50c1      	str	r1, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80014c4:	6602      	str	r2, [r0, #96]	; 0x60
  HAL_UART_AbortReceiveCpltCallback(huart);
 80014c6:	f7ff ff7f 	bl	80013c8 <HAL_UART_AbortReceiveCpltCallback>
}
 80014ca:	bd10      	pop	{r4, pc}

080014cc <HAL_UARTEx_RxEventCallback>:
}
 80014cc:	4770      	bx	lr
	...

080014d0 <HAL_UART_IRQHandler>:
{
 80014d0:	b570      	push	{r4, r5, r6, lr}
 80014d2:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80014d4:	6802      	ldr	r2, [r0, #0]
 80014d6:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80014d8:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80014da:	6896      	ldr	r6, [r2, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80014dc:	49ae      	ldr	r1, [pc, #696]	; (8001798 <HAL_UART_IRQHandler+0x2c8>)
 80014de:	001d      	movs	r5, r3
 80014e0:	400d      	ands	r5, r1
  if (errorflags == 0U)
 80014e2:	420b      	tst	r3, r1
 80014e4:	d103      	bne.n	80014ee <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80014e6:	0699      	lsls	r1, r3, #26
 80014e8:	d501      	bpl.n	80014ee <HAL_UART_IRQHandler+0x1e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80014ea:	0681      	lsls	r1, r0, #26
 80014ec:	d418      	bmi.n	8001520 <HAL_UART_IRQHandler+0x50>
  if ((errorflags != 0U)
 80014ee:	2d00      	cmp	r5, #0
 80014f0:	d007      	beq.n	8001502 <HAL_UART_IRQHandler+0x32>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80014f2:	2101      	movs	r1, #1
 80014f4:	000d      	movs	r5, r1
 80014f6:	4035      	ands	r5, r6
 80014f8:	4231      	tst	r1, r6
 80014fa:	d117      	bne.n	800152c <HAL_UART_IRQHandler+0x5c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80014fc:	49a7      	ldr	r1, [pc, #668]	; (800179c <HAL_UART_IRQHandler+0x2cc>)
 80014fe:	4208      	tst	r0, r1
 8001500:	d114      	bne.n	800152c <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001502:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8001504:	2901      	cmp	r1, #1
 8001506:	d100      	bne.n	800150a <HAL_UART_IRQHandler+0x3a>
 8001508:	e093      	b.n	8001632 <HAL_UART_IRQHandler+0x162>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800150a:	061a      	lsls	r2, r3, #24
 800150c:	d502      	bpl.n	8001514 <HAL_UART_IRQHandler+0x44>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800150e:	0602      	lsls	r2, r0, #24
 8001510:	d500      	bpl.n	8001514 <HAL_UART_IRQHandler+0x44>
 8001512:	e135      	b.n	8001780 <HAL_UART_IRQHandler+0x2b0>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001514:	065b      	lsls	r3, r3, #25
 8001516:	d502      	bpl.n	800151e <HAL_UART_IRQHandler+0x4e>
 8001518:	0643      	lsls	r3, r0, #25
 800151a:	d500      	bpl.n	800151e <HAL_UART_IRQHandler+0x4e>
 800151c:	e137      	b.n	800178e <HAL_UART_IRQHandler+0x2be>
}
 800151e:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8001520:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0fb      	beq.n	800151e <HAL_UART_IRQHandler+0x4e>
        huart->RxISR(huart);
 8001526:	0020      	movs	r0, r4
 8001528:	4798      	blx	r3
      return;
 800152a:	e7f8      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800152c:	07d9      	lsls	r1, r3, #31
 800152e:	d507      	bpl.n	8001540 <HAL_UART_IRQHandler+0x70>
 8001530:	05c1      	lsls	r1, r0, #23
 8001532:	d505      	bpl.n	8001540 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001534:	2601      	movs	r6, #1
 8001536:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001538:	2184      	movs	r1, #132	; 0x84
 800153a:	5862      	ldr	r2, [r4, r1]
 800153c:	4332      	orrs	r2, r6
 800153e:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001540:	079a      	lsls	r2, r3, #30
 8001542:	d509      	bpl.n	8001558 <HAL_UART_IRQHandler+0x88>
 8001544:	2d00      	cmp	r5, #0
 8001546:	d007      	beq.n	8001558 <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001548:	6822      	ldr	r2, [r4, #0]
 800154a:	2102      	movs	r1, #2
 800154c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800154e:	3182      	adds	r1, #130	; 0x82
 8001550:	5862      	ldr	r2, [r4, r1]
 8001552:	2604      	movs	r6, #4
 8001554:	4332      	orrs	r2, r6
 8001556:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001558:	075a      	lsls	r2, r3, #29
 800155a:	d509      	bpl.n	8001570 <HAL_UART_IRQHandler+0xa0>
 800155c:	2d00      	cmp	r5, #0
 800155e:	d007      	beq.n	8001570 <HAL_UART_IRQHandler+0xa0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001560:	6822      	ldr	r2, [r4, #0]
 8001562:	2104      	movs	r1, #4
 8001564:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001566:	3180      	adds	r1, #128	; 0x80
 8001568:	5862      	ldr	r2, [r4, r1]
 800156a:	2602      	movs	r6, #2
 800156c:	4332      	orrs	r2, r6
 800156e:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001570:	071a      	lsls	r2, r3, #28
 8001572:	d50a      	bpl.n	800158a <HAL_UART_IRQHandler+0xba>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001574:	0682      	lsls	r2, r0, #26
 8001576:	d401      	bmi.n	800157c <HAL_UART_IRQHandler+0xac>
 8001578:	2d00      	cmp	r5, #0
 800157a:	d006      	beq.n	800158a <HAL_UART_IRQHandler+0xba>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800157c:	6822      	ldr	r2, [r4, #0]
 800157e:	2508      	movs	r5, #8
 8001580:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001582:	2184      	movs	r1, #132	; 0x84
 8001584:	5862      	ldr	r2, [r4, r1]
 8001586:	432a      	orrs	r2, r5
 8001588:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800158a:	051a      	lsls	r2, r3, #20
 800158c:	d50a      	bpl.n	80015a4 <HAL_UART_IRQHandler+0xd4>
 800158e:	0142      	lsls	r2, r0, #5
 8001590:	d508      	bpl.n	80015a4 <HAL_UART_IRQHandler+0xd4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001592:	6822      	ldr	r2, [r4, #0]
 8001594:	2180      	movs	r1, #128	; 0x80
 8001596:	0109      	lsls	r1, r1, #4
 8001598:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800159a:	2184      	movs	r1, #132	; 0x84
 800159c:	5862      	ldr	r2, [r4, r1]
 800159e:	2520      	movs	r5, #32
 80015a0:	432a      	orrs	r2, r5
 80015a2:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80015a4:	2284      	movs	r2, #132	; 0x84
 80015a6:	58a2      	ldr	r2, [r4, r2]
 80015a8:	2a00      	cmp	r2, #0
 80015aa:	d0b8      	beq.n	800151e <HAL_UART_IRQHandler+0x4e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80015ac:	069b      	lsls	r3, r3, #26
 80015ae:	d506      	bpl.n	80015be <HAL_UART_IRQHandler+0xee>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80015b0:	0683      	lsls	r3, r0, #26
 80015b2:	d504      	bpl.n	80015be <HAL_UART_IRQHandler+0xee>
        if (huart->RxISR != NULL)
 80015b4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_UART_IRQHandler+0xee>
          huart->RxISR(huart);
 80015ba:	0020      	movs	r0, r4
 80015bc:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 80015be:	2384      	movs	r3, #132	; 0x84
 80015c0:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80015c2:	6823      	ldr	r3, [r4, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	065b      	lsls	r3, r3, #25
 80015c8:	d402      	bmi.n	80015d0 <HAL_UART_IRQHandler+0x100>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80015ca:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80015cc:	4213      	tst	r3, r2
 80015ce:	d029      	beq.n	8001624 <HAL_UART_IRQHandler+0x154>
        UART_EndRxTransfer(huart);
 80015d0:	0020      	movs	r0, r4
 80015d2:	f7ff fdbb 	bl	800114c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	065b      	lsls	r3, r3, #25
 80015dc:	d51e      	bpl.n	800161c <HAL_UART_IRQHandler+0x14c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80015de:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80015e2:	2301      	movs	r3, #1
 80015e4:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80015e8:	6822      	ldr	r2, [r4, #0]
 80015ea:	6893      	ldr	r3, [r2, #8]
 80015ec:	2040      	movs	r0, #64	; 0x40
 80015ee:	4383      	bics	r3, r0
 80015f0:	6093      	str	r3, [r2, #8]
 80015f2:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80015f6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00b      	beq.n	8001614 <HAL_UART_IRQHandler+0x144>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80015fc:	4a68      	ldr	r2, [pc, #416]	; (80017a0 <HAL_UART_IRQHandler+0x2d0>)
 80015fe:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001600:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001602:	f7fe fedc 	bl	80003be <HAL_DMA_Abort_IT>
 8001606:	2800      	cmp	r0, #0
 8001608:	d100      	bne.n	800160c <HAL_UART_IRQHandler+0x13c>
 800160a:	e788      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800160c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800160e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001610:	4798      	blx	r3
 8001612:	e784      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
            HAL_UART_ErrorCallback(huart);
 8001614:	0020      	movs	r0, r4
 8001616:	f7ff fe7f 	bl	8001318 <HAL_UART_ErrorCallback>
 800161a:	e780      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
          HAL_UART_ErrorCallback(huart);
 800161c:	0020      	movs	r0, r4
 800161e:	f7ff fe7b 	bl	8001318 <HAL_UART_ErrorCallback>
 8001622:	e77c      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
        HAL_UART_ErrorCallback(huart);
 8001624:	0020      	movs	r0, r4
 8001626:	f7ff fe77 	bl	8001318 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800162a:	2384      	movs	r3, #132	; 0x84
 800162c:	2200      	movs	r2, #0
 800162e:	50e2      	str	r2, [r4, r3]
    return;
 8001630:	e775      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001632:	06d9      	lsls	r1, r3, #27
 8001634:	d400      	bmi.n	8001638 <HAL_UART_IRQHandler+0x168>
 8001636:	e768      	b.n	800150a <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001638:	06c1      	lsls	r1, r0, #27
 800163a:	d400      	bmi.n	800163e <HAL_UART_IRQHandler+0x16e>
 800163c:	e765      	b.n	800150a <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800163e:	2310      	movs	r3, #16
 8001640:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	065b      	lsls	r3, r3, #25
 8001648:	d55f      	bpl.n	800170a <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800164a:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800164c:	6813      	ldr	r3, [r2, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8001652:	2b00      	cmp	r3, #0
 8001654:	d04a      	beq.n	80016ec <HAL_UART_IRQHandler+0x21c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001656:	2158      	movs	r1, #88	; 0x58
 8001658:	5a61      	ldrh	r1, [r4, r1]
 800165a:	4299      	cmp	r1, r3
 800165c:	d946      	bls.n	80016ec <HAL_UART_IRQHandler+0x21c>
        huart->RxXferCount = nb_remaining_rx_data;
 800165e:	215a      	movs	r1, #90	; 0x5a
 8001660:	5263      	strh	r3, [r4, r1]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001662:	6993      	ldr	r3, [r2, #24]
 8001664:	2b20      	cmp	r3, #32
 8001666:	d10b      	bne.n	8001680 <HAL_UART_IRQHandler+0x1b0>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001668:	2302      	movs	r3, #2
 800166a:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800166c:	3356      	adds	r3, #86	; 0x56
 800166e:	5ae1      	ldrh	r1, [r4, r3]
 8001670:	3302      	adds	r3, #2
 8001672:	5ae3      	ldrh	r3, [r4, r3]
 8001674:	1ac9      	subs	r1, r1, r3
 8001676:	b289      	uxth	r1, r1
 8001678:	0020      	movs	r0, r4
 800167a:	f7ff ff27 	bl	80014cc <HAL_UARTEx_RxEventCallback>
 800167e:	e74e      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001680:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001684:	2301      	movs	r3, #1
 8001686:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800168a:	6821      	ldr	r1, [r4, #0]
 800168c:	680a      	ldr	r2, [r1, #0]
 800168e:	4d45      	ldr	r5, [pc, #276]	; (80017a4 <HAL_UART_IRQHandler+0x2d4>)
 8001690:	402a      	ands	r2, r5
 8001692:	600a      	str	r2, [r1, #0]
 8001694:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001698:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800169c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016a0:	6821      	ldr	r1, [r4, #0]
 80016a2:	688a      	ldr	r2, [r1, #8]
 80016a4:	439a      	bics	r2, r3
 80016a6:	608a      	str	r2, [r1, #8]
 80016a8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016ac:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80016b0:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016b4:	6821      	ldr	r1, [r4, #0]
 80016b6:	688a      	ldr	r2, [r1, #8]
 80016b8:	3542      	adds	r5, #66	; 0x42
 80016ba:	35ff      	adds	r5, #255	; 0xff
 80016bc:	43aa      	bics	r2, r5
 80016be:	608a      	str	r2, [r1, #8]
 80016c0:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 80016c4:	2280      	movs	r2, #128	; 0x80
 80016c6:	2120      	movs	r1, #32
 80016c8:	50a1      	str	r1, [r4, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80016ca:	2200      	movs	r2, #0
 80016cc:	6622      	str	r2, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016ce:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80016d2:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80016d6:	6822      	ldr	r2, [r4, #0]
 80016d8:	6813      	ldr	r3, [r2, #0]
 80016da:	2010      	movs	r0, #16
 80016dc:	4383      	bics	r3, r0
 80016de:	6013      	str	r3, [r2, #0]
 80016e0:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 80016e4:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80016e6:	f7fe fe48 	bl	800037a <HAL_DMA_Abort>
 80016ea:	e7bd      	b.n	8001668 <HAL_UART_IRQHandler+0x198>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80016ec:	2158      	movs	r1, #88	; 0x58
 80016ee:	5a61      	ldrh	r1, [r4, r1]
 80016f0:	4299      	cmp	r1, r3
 80016f2:	d000      	beq.n	80016f6 <HAL_UART_IRQHandler+0x226>
 80016f4:	e713      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80016f6:	6993      	ldr	r3, [r2, #24]
 80016f8:	2b20      	cmp	r3, #32
 80016fa:	d000      	beq.n	80016fe <HAL_UART_IRQHandler+0x22e>
 80016fc:	e70f      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80016fe:	3b1e      	subs	r3, #30
 8001700:	6663      	str	r3, [r4, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001702:	0020      	movs	r0, r4
 8001704:	f7ff fee2 	bl	80014cc <HAL_UARTEx_RxEventCallback>
      return;
 8001708:	e709      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800170a:	2358      	movs	r3, #88	; 0x58
 800170c:	5ae1      	ldrh	r1, [r4, r3]
 800170e:	3302      	adds	r3, #2
 8001710:	5ae2      	ldrh	r2, [r4, r3]
 8001712:	1a89      	subs	r1, r1, r2
 8001714:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8001716:	5ae3      	ldrh	r3, [r4, r3]
 8001718:	b29b      	uxth	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d100      	bne.n	8001720 <HAL_UART_IRQHandler+0x250>
 800171e:	e6fe      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
          && (nb_rx_data > 0U))
 8001720:	2900      	cmp	r1, #0
 8001722:	d100      	bne.n	8001726 <HAL_UART_IRQHandler+0x256>
 8001724:	e6fb      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001726:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800172a:	2301      	movs	r3, #1
 800172c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001730:	6820      	ldr	r0, [r4, #0]
 8001732:	6802      	ldr	r2, [r0, #0]
 8001734:	4e1c      	ldr	r6, [pc, #112]	; (80017a8 <HAL_UART_IRQHandler+0x2d8>)
 8001736:	4032      	ands	r2, r6
 8001738:	6002      	str	r2, [r0, #0]
 800173a:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800173e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001742:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001746:	6820      	ldr	r0, [r4, #0]
 8001748:	6882      	ldr	r2, [r0, #8]
 800174a:	439a      	bics	r2, r3
 800174c:	6082      	str	r2, [r0, #8]
 800174e:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 8001752:	2280      	movs	r2, #128	; 0x80
 8001754:	2020      	movs	r0, #32
 8001756:	50a0      	str	r0, [r4, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001758:	2200      	movs	r2, #0
 800175a:	6622      	str	r2, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 800175c:	66a2      	str	r2, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800175e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001762:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001766:	6822      	ldr	r2, [r4, #0]
 8001768:	6813      	ldr	r3, [r2, #0]
 800176a:	2510      	movs	r5, #16
 800176c:	43ab      	bics	r3, r5
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001774:	2302      	movs	r3, #2
 8001776:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001778:	0020      	movs	r0, r4
 800177a:	f7ff fea7 	bl	80014cc <HAL_UARTEx_RxEventCallback>
      return;
 800177e:	e6ce      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
    if (huart->TxISR != NULL)
 8001780:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001782:	2b00      	cmp	r3, #0
 8001784:	d100      	bne.n	8001788 <HAL_UART_IRQHandler+0x2b8>
 8001786:	e6ca      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
      huart->TxISR(huart);
 8001788:	0020      	movs	r0, r4
 800178a:	4798      	blx	r3
    return;
 800178c:	e6c7      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
    UART_EndTransmit_IT(huart);
 800178e:	0020      	movs	r0, r4
 8001790:	f7ff fdae 	bl	80012f0 <UART_EndTransmit_IT>
    return;
 8001794:	e6c3      	b.n	800151e <HAL_UART_IRQHandler+0x4e>
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	0000080f 	.word	0x0000080f
 800179c:	04000120 	.word	0x04000120
 80017a0:	0800131b 	.word	0x0800131b
 80017a4:	fffffeff 	.word	0xfffffeff
 80017a8:	fffffedf 	.word	0xfffffedf

080017ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80017ac:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 80017ae:	235c      	movs	r3, #92	; 0x5c
 80017b0:	5ac3      	ldrh	r3, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80017b2:	2280      	movs	r2, #128	; 0x80
 80017b4:	5882      	ldr	r2, [r0, r2]
 80017b6:	2a22      	cmp	r2, #34	; 0x22
 80017b8:	d005      	beq.n	80017c6 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80017ba:	6802      	ldr	r2, [r0, #0]
 80017bc:	6993      	ldr	r3, [r2, #24]
 80017be:	2108      	movs	r1, #8
 80017c0:	430b      	orrs	r3, r1
 80017c2:	6193      	str	r3, [r2, #24]
  }
}
 80017c4:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80017c6:	6802      	ldr	r2, [r0, #0]
 80017c8:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4013      	ands	r3, r2
 80017ce:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80017d0:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80017d2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80017d4:	3301      	adds	r3, #1
 80017d6:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80017d8:	225a      	movs	r2, #90	; 0x5a
 80017da:	5a83      	ldrh	r3, [r0, r2]
 80017dc:	3b01      	subs	r3, #1
 80017de:	b29b      	uxth	r3, r3
 80017e0:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 80017e2:	5a83      	ldrh	r3, [r0, r2]
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1ec      	bne.n	80017c4 <UART_RxISR_8BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017ea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017ee:	3a59      	subs	r2, #89	; 0x59
 80017f0:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80017f4:	6801      	ldr	r1, [r0, #0]
 80017f6:	680b      	ldr	r3, [r1, #0]
 80017f8:	4d21      	ldr	r5, [pc, #132]	; (8001880 <UART_RxISR_8BIT+0xd4>)
 80017fa:	402b      	ands	r3, r5
 80017fc:	600b      	str	r3, [r1, #0]
 80017fe:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001802:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001806:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800180a:	6801      	ldr	r1, [r0, #0]
 800180c:	688b      	ldr	r3, [r1, #8]
 800180e:	4393      	bics	r3, r2
 8001810:	608b      	str	r3, [r1, #8]
 8001812:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	321f      	adds	r2, #31
 800181a:	50c2      	str	r2, [r0, r3]
      huart->RxISR = NULL;
 800181c:	2300      	movs	r3, #0
 800181e:	6683      	str	r3, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001820:	6643      	str	r3, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001822:	6803      	ldr	r3, [r0, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	021b      	lsls	r3, r3, #8
 8001828:	d50b      	bpl.n	8001842 <UART_RxISR_8BIT+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800182a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800182e:	2301      	movs	r3, #1
 8001830:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001834:	6802      	ldr	r2, [r0, #0]
 8001836:	6813      	ldr	r3, [r2, #0]
 8001838:	4c12      	ldr	r4, [pc, #72]	; (8001884 <UART_RxISR_8BIT+0xd8>)
 800183a:	4023      	ands	r3, r4
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001842:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001844:	2b01      	cmp	r3, #1
 8001846:	d117      	bne.n	8001878 <UART_RxISR_8BIT+0xcc>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001848:	2300      	movs	r3, #0
 800184a:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800184c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001850:	3301      	adds	r3, #1
 8001852:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001856:	6801      	ldr	r1, [r0, #0]
 8001858:	680b      	ldr	r3, [r1, #0]
 800185a:	2210      	movs	r2, #16
 800185c:	4393      	bics	r3, r2
 800185e:	600b      	str	r3, [r1, #0]
 8001860:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8001864:	6803      	ldr	r3, [r0, #0]
 8001866:	69d9      	ldr	r1, [r3, #28]
 8001868:	420a      	tst	r2, r1
 800186a:	d000      	beq.n	800186e <UART_RxISR_8BIT+0xc2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800186c:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800186e:	2358      	movs	r3, #88	; 0x58
 8001870:	5ac1      	ldrh	r1, [r0, r3]
 8001872:	f7ff fe2b 	bl	80014cc <HAL_UARTEx_RxEventCallback>
 8001876:	e7a5      	b.n	80017c4 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8001878:	f001 ff6e 	bl	8003758 <HAL_UART_RxCpltCallback>
 800187c:	e7a2      	b.n	80017c4 <UART_RxISR_8BIT+0x18>
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	fffffedf 	.word	0xfffffedf
 8001884:	fbffffff 	.word	0xfbffffff

08001888 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8001888:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800188a:	235c      	movs	r3, #92	; 0x5c
 800188c:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800188e:	3324      	adds	r3, #36	; 0x24
 8001890:	58c3      	ldr	r3, [r0, r3]
 8001892:	2b22      	cmp	r3, #34	; 0x22
 8001894:	d005      	beq.n	80018a2 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001896:	6802      	ldr	r2, [r0, #0]
 8001898:	6993      	ldr	r3, [r2, #24]
 800189a:	2108      	movs	r1, #8
 800189c:	430b      	orrs	r3, r1
 800189e:	6193      	str	r3, [r2, #24]
  }
}
 80018a0:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80018a2:	6803      	ldr	r3, [r0, #0]
 80018a4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 80018a6:	4013      	ands	r3, r2
 80018a8:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80018aa:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 80018ac:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80018ae:	3302      	adds	r3, #2
 80018b0:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80018b2:	225a      	movs	r2, #90	; 0x5a
 80018b4:	5a83      	ldrh	r3, [r0, r2]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 80018bc:	5a83      	ldrh	r3, [r0, r2]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d1ed      	bne.n	80018a0 <UART_RxISR_16BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018c4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018c8:	3a59      	subs	r2, #89	; 0x59
 80018ca:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80018ce:	6801      	ldr	r1, [r0, #0]
 80018d0:	680b      	ldr	r3, [r1, #0]
 80018d2:	4d21      	ldr	r5, [pc, #132]	; (8001958 <UART_RxISR_16BIT+0xd0>)
 80018d4:	402b      	ands	r3, r5
 80018d6:	600b      	str	r3, [r1, #0]
 80018d8:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018dc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018e0:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018e4:	6801      	ldr	r1, [r0, #0]
 80018e6:	688b      	ldr	r3, [r1, #8]
 80018e8:	4393      	bics	r3, r2
 80018ea:	608b      	str	r3, [r1, #8]
 80018ec:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	321f      	adds	r2, #31
 80018f4:	50c2      	str	r2, [r0, r3]
      huart->RxISR = NULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	6683      	str	r3, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80018fa:	6643      	str	r3, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80018fc:	6803      	ldr	r3, [r0, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	021b      	lsls	r3, r3, #8
 8001902:	d50b      	bpl.n	800191c <UART_RxISR_16BIT+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001904:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001908:	2301      	movs	r3, #1
 800190a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800190e:	6802      	ldr	r2, [r0, #0]
 8001910:	6813      	ldr	r3, [r2, #0]
 8001912:	4c12      	ldr	r4, [pc, #72]	; (800195c <UART_RxISR_16BIT+0xd4>)
 8001914:	4023      	ands	r3, r4
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800191c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800191e:	2b01      	cmp	r3, #1
 8001920:	d117      	bne.n	8001952 <UART_RxISR_16BIT+0xca>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001922:	2300      	movs	r3, #0
 8001924:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001926:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800192a:	3301      	adds	r3, #1
 800192c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001930:	6801      	ldr	r1, [r0, #0]
 8001932:	680b      	ldr	r3, [r1, #0]
 8001934:	2210      	movs	r2, #16
 8001936:	4393      	bics	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
 800193a:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800193e:	6803      	ldr	r3, [r0, #0]
 8001940:	69d9      	ldr	r1, [r3, #28]
 8001942:	420a      	tst	r2, r1
 8001944:	d000      	beq.n	8001948 <UART_RxISR_16BIT+0xc0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001946:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001948:	2358      	movs	r3, #88	; 0x58
 800194a:	5ac1      	ldrh	r1, [r0, r3]
 800194c:	f7ff fdbe 	bl	80014cc <HAL_UARTEx_RxEventCallback>
 8001950:	e7a6      	b.n	80018a0 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8001952:	f001 ff01 	bl	8003758 <HAL_UART_RxCpltCallback>
 8001956:	e7a3      	b.n	80018a0 <UART_RxISR_16BIT+0x18>
 8001958:	fffffedf 	.word	0xfffffedf
 800195c:	fbffffff 	.word	0xfbffffff

08001960 <UART_SetConfig>:
{
 8001960:	b510      	push	{r4, lr}
 8001962:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001964:	6883      	ldr	r3, [r0, #8]
 8001966:	6902      	ldr	r2, [r0, #16]
 8001968:	4313      	orrs	r3, r2
 800196a:	6942      	ldr	r2, [r0, #20]
 800196c:	4313      	orrs	r3, r2
 800196e:	69c2      	ldr	r2, [r0, #28]
 8001970:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001972:	6801      	ldr	r1, [r0, #0]
 8001974:	680a      	ldr	r2, [r1, #0]
 8001976:	484f      	ldr	r0, [pc, #316]	; (8001ab4 <UART_SetConfig+0x154>)
 8001978:	4002      	ands	r2, r0
 800197a:	4313      	orrs	r3, r2
 800197c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800197e:	6822      	ldr	r2, [r4, #0]
 8001980:	6853      	ldr	r3, [r2, #4]
 8001982:	494d      	ldr	r1, [pc, #308]	; (8001ab8 <UART_SetConfig+0x158>)
 8001984:	400b      	ands	r3, r1
 8001986:	68e1      	ldr	r1, [r4, #12]
 8001988:	430b      	orrs	r3, r1
 800198a:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 800198c:	6a22      	ldr	r2, [r4, #32]
 800198e:	69a3      	ldr	r3, [r4, #24]
 8001990:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001992:	6821      	ldr	r1, [r4, #0]
 8001994:	688b      	ldr	r3, [r1, #8]
 8001996:	4849      	ldr	r0, [pc, #292]	; (8001abc <UART_SetConfig+0x15c>)
 8001998:	4003      	ands	r3, r0
 800199a:	4313      	orrs	r3, r2
 800199c:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800199e:	6823      	ldr	r3, [r4, #0]
 80019a0:	4a47      	ldr	r2, [pc, #284]	; (8001ac0 <UART_SetConfig+0x160>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d022      	beq.n	80019ec <UART_SetConfig+0x8c>
 80019a6:	4a47      	ldr	r2, [pc, #284]	; (8001ac4 <UART_SetConfig+0x164>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d030      	beq.n	8001a0e <UART_SetConfig+0xae>
 80019ac:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80019ae:	69e0      	ldr	r0, [r4, #28]
 80019b0:	2280      	movs	r2, #128	; 0x80
 80019b2:	0212      	lsls	r2, r2, #8
 80019b4:	4290      	cmp	r0, r2
 80019b6:	d034      	beq.n	8001a22 <UART_SetConfig+0xc2>
    switch (clocksource)
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d100      	bne.n	80019be <UART_SetConfig+0x5e>
 80019bc:	e072      	b.n	8001aa4 <UART_SetConfig+0x144>
 80019be:	d860      	bhi.n	8001a82 <UART_SetConfig+0x122>
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d068      	beq.n	8001a96 <UART_SetConfig+0x136>
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d15a      	bne.n	8001a7e <UART_SetConfig+0x11e>
 80019c8:	483f      	ldr	r0, [pc, #252]	; (8001ac8 <UART_SetConfig+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80019ca:	6863      	ldr	r3, [r4, #4]
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	1818      	adds	r0, r3, r0
 80019d0:	6861      	ldr	r1, [r4, #4]
 80019d2:	f7fe fba3 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80019d6:	0002      	movs	r2, r0
 80019d8:	3a10      	subs	r2, #16
 80019da:	4b3c      	ldr	r3, [pc, #240]	; (8001acc <UART_SetConfig+0x16c>)
 80019dc:	429a      	cmp	r2, r3
 80019de:	d866      	bhi.n	8001aae <UART_SetConfig+0x14e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80019e0:	6823      	ldr	r3, [r4, #0]
 80019e2:	0400      	lsls	r0, r0, #16
 80019e4:	0c00      	lsrs	r0, r0, #16
 80019e6:	60d8      	str	r0, [r3, #12]
 80019e8:	2000      	movs	r0, #0
 80019ea:	e050      	b.n	8001a8e <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80019ec:	4b38      	ldr	r3, [pc, #224]	; (8001ad0 <UART_SetConfig+0x170>)
 80019ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019f0:	2303      	movs	r3, #3
 80019f2:	4013      	ands	r3, r2
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d00c      	beq.n	8001a12 <UART_SetConfig+0xb2>
 80019f8:	d805      	bhi.n	8001a06 <UART_SetConfig+0xa6>
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d00b      	beq.n	8001a16 <UART_SetConfig+0xb6>
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d10b      	bne.n	8001a1a <UART_SetConfig+0xba>
 8001a02:	3303      	adds	r3, #3
 8001a04:	e7d3      	b.n	80019ae <UART_SetConfig+0x4e>
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d109      	bne.n	8001a1e <UART_SetConfig+0xbe>
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	e7cf      	b.n	80019ae <UART_SetConfig+0x4e>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e7cd      	b.n	80019ae <UART_SetConfig+0x4e>
 8001a12:	2308      	movs	r3, #8
 8001a14:	e7cb      	b.n	80019ae <UART_SetConfig+0x4e>
 8001a16:	2300      	movs	r3, #0
 8001a18:	e7c9      	b.n	80019ae <UART_SetConfig+0x4e>
 8001a1a:	2310      	movs	r3, #16
 8001a1c:	e7c7      	b.n	80019ae <UART_SetConfig+0x4e>
 8001a1e:	2310      	movs	r3, #16
 8001a20:	e7c5      	b.n	80019ae <UART_SetConfig+0x4e>
    switch (clocksource)
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d028      	beq.n	8001a78 <UART_SetConfig+0x118>
 8001a26:	d81d      	bhi.n	8001a64 <UART_SetConfig+0x104>
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d01f      	beq.n	8001a6c <UART_SetConfig+0x10c>
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d117      	bne.n	8001a60 <UART_SetConfig+0x100>
        pclk = (uint32_t) HSI_VALUE;
 8001a30:	4825      	ldr	r0, [pc, #148]	; (8001ac8 <UART_SetConfig+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001a32:	0040      	lsls	r0, r0, #1
 8001a34:	6863      	ldr	r3, [r4, #4]
 8001a36:	085b      	lsrs	r3, r3, #1
 8001a38:	18c0      	adds	r0, r0, r3
 8001a3a:	6861      	ldr	r1, [r4, #4]
 8001a3c:	f7fe fb6e 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001a40:	0002      	movs	r2, r0
 8001a42:	3a10      	subs	r2, #16
 8001a44:	4b21      	ldr	r3, [pc, #132]	; (8001acc <UART_SetConfig+0x16c>)
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d82f      	bhi.n	8001aaa <UART_SetConfig+0x14a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001a4a:	b282      	uxth	r2, r0
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001a50:	0840      	lsrs	r0, r0, #1
 8001a52:	3b08      	subs	r3, #8
 8001a54:	4018      	ands	r0, r3
 8001a56:	4310      	orrs	r0, r2
        huart->Instance->BRR = brrtemp;
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	60d8      	str	r0, [r3, #12]
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	e016      	b.n	8001a8e <UART_SetConfig+0x12e>
    switch (clocksource)
 8001a60:	2001      	movs	r0, #1
 8001a62:	e014      	b.n	8001a8e <UART_SetConfig+0x12e>
 8001a64:	2b08      	cmp	r3, #8
 8001a66:	d0e4      	beq.n	8001a32 <UART_SetConfig+0xd2>
 8001a68:	2001      	movs	r0, #1
 8001a6a:	e010      	b.n	8001a8e <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001a6c:	f7ff f8a8 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001a70:	2800      	cmp	r0, #0
 8001a72:	d1de      	bne.n	8001a32 <UART_SetConfig+0xd2>
 8001a74:	2000      	movs	r0, #0
 8001a76:	e00a      	b.n	8001a8e <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 8001a78:	f7fe ffda 	bl	8000a30 <HAL_RCC_GetSysClockFreq>
        break;
 8001a7c:	e7f8      	b.n	8001a70 <UART_SetConfig+0x110>
    switch (clocksource)
 8001a7e:	2001      	movs	r0, #1
 8001a80:	e005      	b.n	8001a8e <UART_SetConfig+0x12e>
 8001a82:	2b08      	cmp	r3, #8
 8001a84:	d102      	bne.n	8001a8c <UART_SetConfig+0x12c>
        pclk = (uint32_t) LSE_VALUE;
 8001a86:	2080      	movs	r0, #128	; 0x80
 8001a88:	0200      	lsls	r0, r0, #8
 8001a8a:	e79e      	b.n	80019ca <UART_SetConfig+0x6a>
    switch (clocksource)
 8001a8c:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8001a92:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8001a94:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8001a96:	f7ff f893 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	d000      	beq.n	8001aa0 <UART_SetConfig+0x140>
 8001a9e:	e794      	b.n	80019ca <UART_SetConfig+0x6a>
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	e7f4      	b.n	8001a8e <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 8001aa4:	f7fe ffc4 	bl	8000a30 <HAL_RCC_GetSysClockFreq>
        break;
 8001aa8:	e7f7      	b.n	8001a9a <UART_SetConfig+0x13a>
        ret = HAL_ERROR;
 8001aaa:	2001      	movs	r0, #1
 8001aac:	e7ef      	b.n	8001a8e <UART_SetConfig+0x12e>
        ret = HAL_ERROR;
 8001aae:	2001      	movs	r0, #1
 8001ab0:	e7ed      	b.n	8001a8e <UART_SetConfig+0x12e>
 8001ab2:	46c0      	nop			; (mov r8, r8)
 8001ab4:	ffff69f3 	.word	0xffff69f3
 8001ab8:	ffffcfff 	.word	0xffffcfff
 8001abc:	fffff4ff 	.word	0xfffff4ff
 8001ac0:	40013800 	.word	0x40013800
 8001ac4:	40004400 	.word	0x40004400
 8001ac8:	007a1200 	.word	0x007a1200
 8001acc:	0000ffef 	.word	0x0000ffef
 8001ad0:	40021000 	.word	0x40021000

08001ad4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ad4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ad6:	071b      	lsls	r3, r3, #28
 8001ad8:	d506      	bpl.n	8001ae8 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ada:	6802      	ldr	r2, [r0, #0]
 8001adc:	6853      	ldr	r3, [r2, #4]
 8001ade:	492c      	ldr	r1, [pc, #176]	; (8001b90 <UART_AdvFeatureConfig+0xbc>)
 8001ae0:	400b      	ands	r3, r1
 8001ae2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001ae4:	430b      	orrs	r3, r1
 8001ae6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001ae8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001aea:	07db      	lsls	r3, r3, #31
 8001aec:	d506      	bpl.n	8001afc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001aee:	6802      	ldr	r2, [r0, #0]
 8001af0:	6853      	ldr	r3, [r2, #4]
 8001af2:	4928      	ldr	r1, [pc, #160]	; (8001b94 <UART_AdvFeatureConfig+0xc0>)
 8001af4:	400b      	ands	r3, r1
 8001af6:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001af8:	430b      	orrs	r3, r1
 8001afa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001afc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001afe:	079b      	lsls	r3, r3, #30
 8001b00:	d506      	bpl.n	8001b10 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001b02:	6802      	ldr	r2, [r0, #0]
 8001b04:	6853      	ldr	r3, [r2, #4]
 8001b06:	4924      	ldr	r1, [pc, #144]	; (8001b98 <UART_AdvFeatureConfig+0xc4>)
 8001b08:	400b      	ands	r3, r1
 8001b0a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001b0c:	430b      	orrs	r3, r1
 8001b0e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001b10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b12:	075b      	lsls	r3, r3, #29
 8001b14:	d506      	bpl.n	8001b24 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001b16:	6802      	ldr	r2, [r0, #0]
 8001b18:	6853      	ldr	r3, [r2, #4]
 8001b1a:	4920      	ldr	r1, [pc, #128]	; (8001b9c <UART_AdvFeatureConfig+0xc8>)
 8001b1c:	400b      	ands	r3, r1
 8001b1e:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001b20:	430b      	orrs	r3, r1
 8001b22:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001b24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b26:	06db      	lsls	r3, r3, #27
 8001b28:	d506      	bpl.n	8001b38 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001b2a:	6802      	ldr	r2, [r0, #0]
 8001b2c:	6893      	ldr	r3, [r2, #8]
 8001b2e:	491c      	ldr	r1, [pc, #112]	; (8001ba0 <UART_AdvFeatureConfig+0xcc>)
 8001b30:	400b      	ands	r3, r1
 8001b32:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001b34:	430b      	orrs	r3, r1
 8001b36:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001b38:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b3a:	069b      	lsls	r3, r3, #26
 8001b3c:	d506      	bpl.n	8001b4c <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001b3e:	6802      	ldr	r2, [r0, #0]
 8001b40:	6893      	ldr	r3, [r2, #8]
 8001b42:	4918      	ldr	r1, [pc, #96]	; (8001ba4 <UART_AdvFeatureConfig+0xd0>)
 8001b44:	400b      	ands	r3, r1
 8001b46:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001b48:	430b      	orrs	r3, r1
 8001b4a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001b4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b4e:	065b      	lsls	r3, r3, #25
 8001b50:	d50b      	bpl.n	8001b6a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001b52:	6802      	ldr	r2, [r0, #0]
 8001b54:	6853      	ldr	r3, [r2, #4]
 8001b56:	4914      	ldr	r1, [pc, #80]	; (8001ba8 <UART_AdvFeatureConfig+0xd4>)
 8001b58:	400b      	ands	r3, r1
 8001b5a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001b5c:	430b      	orrs	r3, r1
 8001b5e:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001b60:	2380      	movs	r3, #128	; 0x80
 8001b62:	035b      	lsls	r3, r3, #13
 8001b64:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d00a      	beq.n	8001b80 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001b6a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b6c:	061b      	lsls	r3, r3, #24
 8001b6e:	d506      	bpl.n	8001b7e <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001b70:	6802      	ldr	r2, [r0, #0]
 8001b72:	6853      	ldr	r3, [r2, #4]
 8001b74:	490d      	ldr	r1, [pc, #52]	; (8001bac <UART_AdvFeatureConfig+0xd8>)
 8001b76:	400b      	ands	r3, r1
 8001b78:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001b7a:	430b      	orrs	r3, r1
 8001b7c:	6053      	str	r3, [r2, #4]
}
 8001b7e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001b80:	6802      	ldr	r2, [r0, #0]
 8001b82:	6853      	ldr	r3, [r2, #4]
 8001b84:	490a      	ldr	r1, [pc, #40]	; (8001bb0 <UART_AdvFeatureConfig+0xdc>)
 8001b86:	400b      	ands	r3, r1
 8001b88:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	6053      	str	r3, [r2, #4]
 8001b8e:	e7ec      	b.n	8001b6a <UART_AdvFeatureConfig+0x96>
 8001b90:	ffff7fff 	.word	0xffff7fff
 8001b94:	fffdffff 	.word	0xfffdffff
 8001b98:	fffeffff 	.word	0xfffeffff
 8001b9c:	fffbffff 	.word	0xfffbffff
 8001ba0:	ffffefff 	.word	0xffffefff
 8001ba4:	ffffdfff 	.word	0xffffdfff
 8001ba8:	ffefffff 	.word	0xffefffff
 8001bac:	fff7ffff 	.word	0xfff7ffff
 8001bb0:	ff9fffff 	.word	0xff9fffff

08001bb4 <UART_WaitOnFlagUntilTimeout>:
{
 8001bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bb6:	46ce      	mov	lr, r9
 8001bb8:	4647      	mov	r7, r8
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	0006      	movs	r6, r0
 8001bbe:	000d      	movs	r5, r1
 8001bc0:	0017      	movs	r7, r2
 8001bc2:	4699      	mov	r9, r3
 8001bc4:	9b08      	ldr	r3, [sp, #32]
 8001bc6:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bc8:	6833      	ldr	r3, [r6, #0]
 8001bca:	69dc      	ldr	r4, [r3, #28]
 8001bcc:	402c      	ands	r4, r5
 8001bce:	1b64      	subs	r4, r4, r5
 8001bd0:	4263      	negs	r3, r4
 8001bd2:	415c      	adcs	r4, r3
 8001bd4:	42bc      	cmp	r4, r7
 8001bd6:	d133      	bne.n	8001c40 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8001bd8:	4643      	mov	r3, r8
 8001bda:	3301      	adds	r3, #1
 8001bdc:	d0f4      	beq.n	8001bc8 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bde:	f7fe fb47 	bl	8000270 <HAL_GetTick>
 8001be2:	464b      	mov	r3, r9
 8001be4:	1ac0      	subs	r0, r0, r3
 8001be6:	4540      	cmp	r0, r8
 8001be8:	d82f      	bhi.n	8001c4a <UART_WaitOnFlagUntilTimeout+0x96>
 8001bea:	4643      	mov	r3, r8
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d02e      	beq.n	8001c4e <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001bf0:	6833      	ldr	r3, [r6, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	0752      	lsls	r2, r2, #29
 8001bf6:	d5e7      	bpl.n	8001bc8 <UART_WaitOnFlagUntilTimeout+0x14>
 8001bf8:	2d80      	cmp	r5, #128	; 0x80
 8001bfa:	d0e5      	beq.n	8001bc8 <UART_WaitOnFlagUntilTimeout+0x14>
 8001bfc:	2d40      	cmp	r5, #64	; 0x40
 8001bfe:	d0e3      	beq.n	8001bc8 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	0712      	lsls	r2, r2, #28
 8001c04:	d410      	bmi.n	8001c28 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001c06:	69da      	ldr	r2, [r3, #28]
 8001c08:	0512      	lsls	r2, r2, #20
 8001c0a:	d5dd      	bpl.n	8001bc8 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	0112      	lsls	r2, r2, #4
 8001c10:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8001c12:	0030      	movs	r0, r6
 8001c14:	f7ff fa9a 	bl	800114c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001c18:	2384      	movs	r3, #132	; 0x84
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8001c1e:	3b0c      	subs	r3, #12
 8001c20:	2200      	movs	r2, #0
 8001c22:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8001c24:	2003      	movs	r0, #3
 8001c26:	e00c      	b.n	8001c42 <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001c28:	2408      	movs	r4, #8
 8001c2a:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8001c2c:	0030      	movs	r0, r6
 8001c2e:	f7ff fa8d 	bl	800114c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001c32:	2384      	movs	r3, #132	; 0x84
 8001c34:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8001c36:	3b0c      	subs	r3, #12
 8001c38:	2200      	movs	r2, #0
 8001c3a:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	e000      	b.n	8001c42 <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8001c40:	2000      	movs	r0, #0
}
 8001c42:	bcc0      	pop	{r6, r7}
 8001c44:	46b9      	mov	r9, r7
 8001c46:	46b0      	mov	r8, r6
 8001c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8001c4a:	2003      	movs	r0, #3
 8001c4c:	e7f9      	b.n	8001c42 <UART_WaitOnFlagUntilTimeout+0x8e>
 8001c4e:	2003      	movs	r0, #3
 8001c50:	e7f7      	b.n	8001c42 <UART_WaitOnFlagUntilTimeout+0x8e>
	...

08001c54 <UART_CheckIdleState>:
{
 8001c54:	b530      	push	{r4, r5, lr}
 8001c56:	b083      	sub	sp, #12
 8001c58:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c5a:	2384      	movs	r3, #132	; 0x84
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8001c60:	f7fe fb06 	bl	8000270 <HAL_GetTick>
 8001c64:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	071b      	lsls	r3, r3, #28
 8001c6c:	d40f      	bmi.n	8001c8e <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001c6e:	6823      	ldr	r3, [r4, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	075b      	lsls	r3, r3, #29
 8001c74:	d429      	bmi.n	8001cca <UART_CheckIdleState+0x76>
  huart->gState = HAL_UART_STATE_READY;
 8001c76:	2320      	movs	r3, #32
 8001c78:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8001c7a:	2280      	movs	r2, #128	; 0x80
 8001c7c:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c82:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8001c84:	3a08      	subs	r2, #8
 8001c86:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8001c88:	2000      	movs	r0, #0
}
 8001c8a:	b003      	add	sp, #12
 8001c8c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	4b22      	ldr	r3, [pc, #136]	; (8001d1c <UART_CheckIdleState+0xc8>)
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	0003      	movs	r3, r0
 8001c96:	2200      	movs	r2, #0
 8001c98:	0389      	lsls	r1, r1, #14
 8001c9a:	0020      	movs	r0, r4
 8001c9c:	f7ff ff8a 	bl	8001bb4 <UART_WaitOnFlagUntilTimeout>
 8001ca0:	2800      	cmp	r0, #0
 8001ca2:	d0e4      	beq.n	8001c6e <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ca4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ca8:	2301      	movs	r3, #1
 8001caa:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001cae:	6822      	ldr	r2, [r4, #0]
 8001cb0:	6813      	ldr	r3, [r2, #0]
 8001cb2:	2080      	movs	r0, #128	; 0x80
 8001cb4:	4383      	bics	r3, r0
 8001cb6:	6013      	str	r3, [r2, #0]
 8001cb8:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8001cbc:	2320      	movs	r3, #32
 8001cbe:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8001cc0:	3358      	adds	r3, #88	; 0x58
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001cc6:	387d      	subs	r0, #125	; 0x7d
 8001cc8:	e7df      	b.n	8001c8a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001cca:	2180      	movs	r1, #128	; 0x80
 8001ccc:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <UART_CheckIdleState+0xc8>)
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	002b      	movs	r3, r5
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	03c9      	lsls	r1, r1, #15
 8001cd6:	0020      	movs	r0, r4
 8001cd8:	f7ff ff6c 	bl	8001bb4 <UART_WaitOnFlagUntilTimeout>
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	d0ca      	beq.n	8001c76 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ce0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cea:	6821      	ldr	r1, [r4, #0]
 8001cec:	680b      	ldr	r3, [r1, #0]
 8001cee:	4d0c      	ldr	r5, [pc, #48]	; (8001d20 <UART_CheckIdleState+0xcc>)
 8001cf0:	402b      	ands	r3, r5
 8001cf2:	600b      	str	r3, [r1, #0]
 8001cf4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001cf8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cfc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d00:	6821      	ldr	r1, [r4, #0]
 8001d02:	688b      	ldr	r3, [r1, #8]
 8001d04:	4393      	bics	r3, r2
 8001d06:	608b      	str	r3, [r1, #8]
 8001d08:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8001d0c:	2380      	movs	r3, #128	; 0x80
 8001d0e:	321f      	adds	r2, #31
 8001d10:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8001d12:	3b08      	subs	r3, #8
 8001d14:	2200      	movs	r2, #0
 8001d16:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8001d18:	2003      	movs	r0, #3
 8001d1a:	e7b6      	b.n	8001c8a <UART_CheckIdleState+0x36>
 8001d1c:	01ffffff 	.word	0x01ffffff
 8001d20:	fffffedf 	.word	0xfffffedf

08001d24 <HAL_UART_Init>:
{
 8001d24:	b510      	push	{r4, lr}
 8001d26:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001d28:	d02e      	beq.n	8001d88 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001d2a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d021      	beq.n	8001d74 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001d30:	2324      	movs	r3, #36	; 0x24
 8001d32:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8001d34:	6822      	ldr	r2, [r4, #0]
 8001d36:	6813      	ldr	r3, [r2, #0]
 8001d38:	2101      	movs	r1, #1
 8001d3a:	438b      	bics	r3, r1
 8001d3c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d11d      	bne.n	8001d80 <HAL_UART_Init+0x5c>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d44:	0020      	movs	r0, r4
 8001d46:	f7ff fe0b 	bl	8001960 <UART_SetConfig>
 8001d4a:	2801      	cmp	r0, #1
 8001d4c:	d011      	beq.n	8001d72 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	6853      	ldr	r3, [r2, #4]
 8001d52:	490e      	ldr	r1, [pc, #56]	; (8001d8c <HAL_UART_Init+0x68>)
 8001d54:	400b      	ands	r3, r1
 8001d56:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001d58:	6822      	ldr	r2, [r4, #0]
 8001d5a:	6893      	ldr	r3, [r2, #8]
 8001d5c:	2108      	movs	r1, #8
 8001d5e:	438b      	bics	r3, r1
 8001d60:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8001d62:	6822      	ldr	r2, [r4, #0]
 8001d64:	6813      	ldr	r3, [r2, #0]
 8001d66:	3907      	subs	r1, #7
 8001d68:	430b      	orrs	r3, r1
 8001d6a:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8001d6c:	0020      	movs	r0, r4
 8001d6e:	f7ff ff71 	bl	8001c54 <UART_CheckIdleState>
}
 8001d72:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001d74:	3378      	adds	r3, #120	; 0x78
 8001d76:	2200      	movs	r2, #0
 8001d78:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8001d7a:	f001 f843 	bl	8002e04 <HAL_UART_MspInit>
 8001d7e:	e7d7      	b.n	8001d30 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8001d80:	0020      	movs	r0, r4
 8001d82:	f7ff fea7 	bl	8001ad4 <UART_AdvFeatureConfig>
 8001d86:	e7dd      	b.n	8001d44 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8001d88:	2001      	movs	r0, #1
 8001d8a:	e7f2      	b.n	8001d72 <HAL_UART_Init+0x4e>
 8001d8c:	fffff7ff 	.word	0xfffff7ff

08001d90 <UART_Start_Receive_IT>:
{
 8001d90:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 8001d92:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8001d94:	2358      	movs	r3, #88	; 0x58
 8001d96:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 8001d98:	3302      	adds	r3, #2
 8001d9a:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 8001da0:	6883      	ldr	r3, [r0, #8]
 8001da2:	2280      	movs	r2, #128	; 0x80
 8001da4:	0152      	lsls	r2, r2, #5
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d008      	beq.n	8001dbc <UART_Start_Receive_IT+0x2c>
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d115      	bne.n	8001dda <UART_Start_Receive_IT+0x4a>
 8001dae:	6903      	ldr	r3, [r0, #16]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10e      	bne.n	8001dd2 <UART_Start_Receive_IT+0x42>
 8001db4:	335c      	adds	r3, #92	; 0x5c
 8001db6:	22ff      	movs	r2, #255	; 0xff
 8001db8:	52c2      	strh	r2, [r0, r3]
 8001dba:	e011      	b.n	8001de0 <UART_Start_Receive_IT+0x50>
 8001dbc:	6903      	ldr	r3, [r0, #16]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d103      	bne.n	8001dca <UART_Start_Receive_IT+0x3a>
 8001dc2:	335c      	adds	r3, #92	; 0x5c
 8001dc4:	4a25      	ldr	r2, [pc, #148]	; (8001e5c <UART_Start_Receive_IT+0xcc>)
 8001dc6:	52c2      	strh	r2, [r0, r3]
 8001dc8:	e00a      	b.n	8001de0 <UART_Start_Receive_IT+0x50>
 8001dca:	235c      	movs	r3, #92	; 0x5c
 8001dcc:	22ff      	movs	r2, #255	; 0xff
 8001dce:	52c2      	strh	r2, [r0, r3]
 8001dd0:	e006      	b.n	8001de0 <UART_Start_Receive_IT+0x50>
 8001dd2:	235c      	movs	r3, #92	; 0x5c
 8001dd4:	227f      	movs	r2, #127	; 0x7f
 8001dd6:	52c2      	strh	r2, [r0, r3]
 8001dd8:	e002      	b.n	8001de0 <UART_Start_Receive_IT+0x50>
 8001dda:	235c      	movs	r3, #92	; 0x5c
 8001ddc:	2200      	movs	r2, #0
 8001dde:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001de0:	2384      	movs	r3, #132	; 0x84
 8001de2:	2200      	movs	r2, #0
 8001de4:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001de6:	3b04      	subs	r3, #4
 8001de8:	3222      	adds	r2, #34	; 0x22
 8001dea:	50c2      	str	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dec:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001df0:	2101      	movs	r1, #1
 8001df2:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001df6:	6802      	ldr	r2, [r0, #0]
 8001df8:	6893      	ldr	r3, [r2, #8]
 8001dfa:	430b      	orrs	r3, r1
 8001dfc:	6093      	str	r3, [r2, #8]
 8001dfe:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e02:	2380      	movs	r3, #128	; 0x80
 8001e04:	015b      	lsls	r3, r3, #5
 8001e06:	6882      	ldr	r2, [r0, #8]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d013      	beq.n	8001e34 <UART_Start_Receive_IT+0xa4>
    huart->RxISR = UART_RxISR_8BIT;
 8001e0c:	4b14      	ldr	r3, [pc, #80]	; (8001e60 <UART_Start_Receive_IT+0xd0>)
 8001e0e:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8001e10:	6903      	ldr	r3, [r0, #16]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d014      	beq.n	8001e40 <UART_Start_Receive_IT+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e16:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001e20:	6802      	ldr	r2, [r0, #0]
 8001e22:	6810      	ldr	r0, [r2, #0]
 8001e24:	3320      	adds	r3, #32
 8001e26:	33ff      	adds	r3, #255	; 0xff
 8001e28:	4303      	orrs	r3, r0
 8001e2a:	6013      	str	r3, [r2, #0]
 8001e2c:	f381 8810 	msr	PRIMASK, r1
}
 8001e30:	2000      	movs	r0, #0
 8001e32:	bd10      	pop	{r4, pc}
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e34:	6903      	ldr	r3, [r0, #16]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1e8      	bne.n	8001e0c <UART_Start_Receive_IT+0x7c>
    huart->RxISR = UART_RxISR_16BIT;
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <UART_Start_Receive_IT+0xd4>)
 8001e3c:	6683      	str	r3, [r0, #104]	; 0x68
 8001e3e:	e7e7      	b.n	8001e10 <UART_Start_Receive_IT+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e40:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e44:	2301      	movs	r3, #1
 8001e46:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8001e4a:	6802      	ldr	r2, [r0, #0]
 8001e4c:	6813      	ldr	r3, [r2, #0]
 8001e4e:	2020      	movs	r0, #32
 8001e50:	4303      	orrs	r3, r0
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	f381 8810 	msr	PRIMASK, r1
}
 8001e58:	e7ea      	b.n	8001e30 <UART_Start_Receive_IT+0xa0>
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	000001ff 	.word	0x000001ff
 8001e60:	080017ad 	.word	0x080017ad
 8001e64:	08001889 	.word	0x08001889

08001e68 <HAL_UART_Receive_IT>:
{
 8001e68:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	58c3      	ldr	r3, [r0, r3]
 8001e6e:	2b20      	cmp	r3, #32
 8001e70:	d123      	bne.n	8001eba <HAL_UART_Receive_IT+0x52>
    if ((pData == NULL) || (Size == 0U))
 8001e72:	2900      	cmp	r1, #0
 8001e74:	d023      	beq.n	8001ebe <HAL_UART_Receive_IT+0x56>
 8001e76:	2a00      	cmp	r2, #0
 8001e78:	d023      	beq.n	8001ec2 <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e7a:	2380      	movs	r3, #128	; 0x80
 8001e7c:	015b      	lsls	r3, r3, #5
 8001e7e:	6884      	ldr	r4, [r0, #8]
 8001e80:	429c      	cmp	r4, r3
 8001e82:	d104      	bne.n	8001e8e <HAL_UART_Receive_IT+0x26>
 8001e84:	6903      	ldr	r3, [r0, #16]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_UART_Receive_IT+0x26>
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e8a:	07cb      	lsls	r3, r1, #31
 8001e8c:	d41b      	bmi.n	8001ec6 <HAL_UART_Receive_IT+0x5e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001e92:	6803      	ldr	r3, [r0, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	021b      	lsls	r3, r3, #8
 8001e98:	d50c      	bpl.n	8001eb4 <HAL_UART_Receive_IT+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e9a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001ea4:	6804      	ldr	r4, [r0, #0]
 8001ea6:	6826      	ldr	r6, [r4, #0]
 8001ea8:	2380      	movs	r3, #128	; 0x80
 8001eaa:	04db      	lsls	r3, r3, #19
 8001eac:	4333      	orrs	r3, r6
 8001eae:	6023      	str	r3, [r4, #0]
 8001eb0:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8001eb4:	f7ff ff6c 	bl	8001d90 <UART_Start_Receive_IT>
 8001eb8:	e000      	b.n	8001ebc <HAL_UART_Receive_IT+0x54>
    return HAL_BUSY;
 8001eba:	2002      	movs	r0, #2
}
 8001ebc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	e7fc      	b.n	8001ebc <HAL_UART_Receive_IT+0x54>
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	e7fa      	b.n	8001ebc <HAL_UART_Receive_IT+0x54>
        return  HAL_ERROR;
 8001ec6:	2001      	movs	r0, #1
 8001ec8:	e7f8      	b.n	8001ebc <HAL_UART_Receive_IT+0x54>
	...

08001ecc <ADC_Init>:
#include <ADC.h>
void ADC_Init()
{
	RCC->APB2ENR |= RCC_APB2ENR_ADCEN;// 
 8001ecc:	4a12      	ldr	r2, [pc, #72]	; (8001f18 <ADC_Init+0x4c>)
 8001ece:	6991      	ldr	r1, [r2, #24]
 8001ed0:	2380      	movs	r3, #128	; 0x80
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	430b      	orrs	r3, r1
 8001ed6:	6193      	str	r3, [r2, #24]

	GPIOA->MODER |= GPIO_MODER_MODER4;// PA4  
 8001ed8:	2290      	movs	r2, #144	; 0x90
 8001eda:	05d2      	lsls	r2, r2, #23
 8001edc:	6811      	ldr	r1, [r2, #0]
 8001ede:	23c0      	movs	r3, #192	; 0xc0
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	430b      	orrs	r3, r1
 8001ee4:	6013      	str	r3, [r2, #0]

    ADC1->CR |= ADC_CR_ADCAL; 				//  
 8001ee6:	4a0d      	ldr	r2, [pc, #52]	; (8001f1c <ADC_Init+0x50>)
 8001ee8:	6891      	ldr	r1, [r2, #8]
 8001eea:	2380      	movs	r3, #128	; 0x80
 8001eec:	061b      	lsls	r3, r3, #24
 8001eee:	430b      	orrs	r3, r1
 8001ef0:	6093      	str	r3, [r2, #8]
    while ((ADC1->CR & ADC_CR_ADCAL)); 		//  
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <ADC_Init+0x50>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	dbfb      	blt.n	8001ef2 <ADC_Init+0x26>
    ADC1->SMPR |= 0b000<<ADC_SMPR_SMP_Pos; //  
 8001efa:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <ADC_Init+0x50>)
 8001efc:	695a      	ldr	r2, [r3, #20]
 8001efe:	615a      	str	r2, [r3, #20]
    ADC1->CR |= ADC_CR_ADEN;				// 
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	2101      	movs	r1, #1
 8001f04:	430a      	orrs	r2, r1
 8001f06:	609a      	str	r2, [r3, #8]
//    while (!(ADC1->ISR & ADC_ISR_ADRDY)); 	//   
    ADC1->CHSELR = ADC_CHSELR_CHSEL4; 		//   ( ADC4)
 8001f08:	2210      	movs	r2, #16
 8001f0a:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1->CFGR1 &= ~ADC_CFGR1_RES; 			//  12 
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	3117      	adds	r1, #23
 8001f10:	438a      	bics	r2, r1
 8001f12:	60da      	str	r2, [r3, #12]
}
 8001f14:	4770      	bx	lr
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40012400 	.word	0x40012400

08001f20 <ADC_Read>:
	}*/

}
uint16_t ADC_Read()
{
	if(ADC1->CR & ADC_CR_ADEN)
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <ADC_Read+0x24>)
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	07db      	lsls	r3, r3, #31
 8001f26:	d504      	bpl.n	8001f32 <ADC_Read+0x12>
	{
		ADC1->CR |= ADC_CR_ADSTART; // 
 8001f28:	4a06      	ldr	r2, [pc, #24]	; (8001f44 <ADC_Read+0x24>)
 8001f2a:	6893      	ldr	r3, [r2, #8]
 8001f2c:	2104      	movs	r1, #4
 8001f2e:	430b      	orrs	r3, r1
 8001f30:	6093      	str	r3, [r2, #8]
	}
    while ((ADC1->ISR & ADC_ISR_EOC)==0)
 8001f32:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <ADC_Read+0x24>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	075b      	lsls	r3, r3, #29
 8001f38:	d5fb      	bpl.n	8001f32 <ADC_Read+0x12>
    {

    }
    return ADC1->DR;              //   ;
 8001f3a:	4b02      	ldr	r3, [pc, #8]	; (8001f44 <ADC_Read+0x24>)
 8001f3c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001f3e:	b280      	uxth	r0, r0
}
 8001f40:	4770      	bx	lr
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	40012400 	.word	0x40012400

08001f48 <FlashUnlock>:
#include <FlashMemory.h>


void FlashUnlock()// 
{
    FLASH->KEYR = FkashKey1;
 8001f48:	4b02      	ldr	r3, [pc, #8]	; (8001f54 <FlashUnlock+0xc>)
 8001f4a:	4a03      	ldr	r2, [pc, #12]	; (8001f58 <FlashUnlock+0x10>)
 8001f4c:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FkashKey2;
 8001f4e:	4a03      	ldr	r2, [pc, #12]	; (8001f5c <FlashUnlock+0x14>)
 8001f50:	605a      	str	r2, [r3, #4]
}
 8001f52:	4770      	bx	lr
 8001f54:	40022000 	.word	0x40022000
 8001f58:	45670123 	.word	0x45670123
 8001f5c:	cdef89ab 	.word	0xcdef89ab

08001f60 <FlashLock>:

void FlashLock()// 
{
    FLASH->CR |= FLASH_CR_LOCK;
 8001f60:	4a02      	ldr	r2, [pc, #8]	; (8001f6c <FlashLock+0xc>)
 8001f62:	6913      	ldr	r3, [r2, #16]
 8001f64:	2180      	movs	r1, #128	; 0x80
 8001f66:	430b      	orrs	r3, r1
 8001f68:	6113      	str	r3, [r2, #16]
}
 8001f6a:	4770      	bx	lr
 8001f6c:	40022000 	.word	0x40022000

08001f70 <WriteToFleshMemory>:

void WriteToFleshMemory(uint32_t Adress, uint8_t *Data, uint32_t LengthData)
{
 8001f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f72:	46ce      	mov	lr, r9
 8001f74:	4647      	mov	r7, r8
 8001f76:	b580      	push	{r7, lr}
 8001f78:	4680      	mov	r8, r0
 8001f7a:	000f      	movs	r7, r1
 8001f7c:	4691      	mov	r9, r2
	FlashUnlock();//
 8001f7e:	f7ff ffe3 	bl	8001f48 <FlashUnlock>
	FLASH->CR |= FLASH_CR_PER;//  
 8001f82:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <WriteToFleshMemory+0x84>)
 8001f84:	691a      	ldr	r2, [r3, #16]
 8001f86:	2102      	movs	r1, #2
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	611a      	str	r2, [r3, #16]
	FLASH->AR = Adress;
 8001f8c:	4642      	mov	r2, r8
 8001f8e:	615a      	str	r2, [r3, #20]
	FLASH->CR|= FLASH_CR_STRT;// 
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	313e      	adds	r1, #62	; 0x3e
 8001f94:	430a      	orrs	r2, r1
 8001f96:	611a      	str	r2, [r3, #16]
	while ((FLASH->SR & FLASH_SR_BSY));// 
 8001f98:	4b16      	ldr	r3, [pc, #88]	; (8001ff4 <WriteToFleshMemory+0x84>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	07db      	lsls	r3, r3, #31
 8001f9e:	d4fb      	bmi.n	8001f98 <WriteToFleshMemory+0x28>
    FLASH->CR &= ~FLASH_CR_PER;//  
 8001fa0:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <WriteToFleshMemory+0x84>)
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	438a      	bics	r2, r1
 8001fa8:	611a      	str	r2, [r3, #16]

    FLASH->CR |= FLASH_CR_PG; //   
 8001faa:	691a      	ldr	r2, [r3, #16]
 8001fac:	3901      	subs	r1, #1
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	611a      	str	r2, [r3, #16]
    while ((FLASH->SR & FLASH_SR_BSY));//
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <WriteToFleshMemory+0x84>)
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	07db      	lsls	r3, r3, #31
 8001fb8:	d4fb      	bmi.n	8001fb2 <WriteToFleshMemory+0x42>
    int j=0;
    for(int i=0; i<LengthData*2; i+=2)
 8001fba:	2300      	movs	r3, #0
    int j=0;
 8001fbc:	2400      	movs	r4, #0
 8001fbe:	e009      	b.n	8001fd4 <WriteToFleshMemory+0x64>
    {
    	*(__IO uint16_t*)(Adress+i) = (uint16_t)(Data[j]<<8 | Data[j+1]);
 8001fc0:	5d3e      	ldrb	r6, [r7, r4]
 8001fc2:	0236      	lsls	r6, r6, #8
 8001fc4:	193a      	adds	r2, r7, r4
 8001fc6:	7855      	ldrb	r5, [r2, #1]
 8001fc8:	4642      	mov	r2, r8
 8001fca:	189a      	adds	r2, r3, r2
 8001fcc:	4335      	orrs	r5, r6
 8001fce:	8015      	strh	r5, [r2, #0]
    	j++;
 8001fd0:	3401      	adds	r4, #1
    for(int i=0; i<LengthData*2; i+=2)
 8001fd2:	3302      	adds	r3, #2
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	0052      	lsls	r2, r2, #1
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d8f1      	bhi.n	8001fc0 <WriteToFleshMemory+0x50>
    }
    FLASH->SR |= FLASH_SR_EOP;// 
 8001fdc:	4a05      	ldr	r2, [pc, #20]	; (8001ff4 <WriteToFleshMemory+0x84>)
 8001fde:	68d3      	ldr	r3, [r2, #12]
 8001fe0:	2120      	movs	r1, #32
 8001fe2:	430b      	orrs	r3, r1
 8001fe4:	60d3      	str	r3, [r2, #12]
    FlashLock();//
 8001fe6:	f7ff ffbb 	bl	8001f60 <FlashLock>
}
 8001fea:	bcc0      	pop	{r6, r7}
 8001fec:	46b9      	mov	r9, r7
 8001fee:	46b0      	mov	r8, r6
 8001ff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	40022000 	.word	0x40022000

08001ff8 <ReadToFleshMemory>:

void ReadToFleshMemory(uint32_t Adress, uint8_t *Data, uint32_t LengthData)
{
 8001ff8:	b570      	push	{r4, r5, r6, lr}
	int j=0;
    for(int i=0; i<LengthData*2; i+=2)
 8001ffa:	2400      	movs	r4, #0
	int j=0;
 8001ffc:	2300      	movs	r3, #0
    for(int i=0; i<LengthData*2; i+=2)
 8001ffe:	0055      	lsls	r5, r2, #1
 8002000:	42a5      	cmp	r5, r4
 8002002:	d908      	bls.n	8002016 <ReadToFleshMemory+0x1e>
    {
    	Data[j] = *(__IO uint16_t*)(Adress+i)>>8;
 8002004:	1826      	adds	r6, r4, r0
 8002006:	8835      	ldrh	r5, [r6, #0]
 8002008:	0a2d      	lsrs	r5, r5, #8
 800200a:	54cd      	strb	r5, [r1, r3]
    	Data[j+1] = *(__IO uint16_t*)(Adress+i);
 800200c:	8835      	ldrh	r5, [r6, #0]
 800200e:	3301      	adds	r3, #1
 8002010:	54cd      	strb	r5, [r1, r3]
    for(int i=0; i<LengthData*2; i+=2)
 8002012:	3402      	adds	r4, #2
 8002014:	e7f3      	b.n	8001ffe <ReadToFleshMemory+0x6>
    	j++;
    }
}
 8002016:	bd70      	pop	{r4, r5, r6, pc}

08002018 <InitTIM14>:
}

void InitTIM14()
{
	//   TIM14
	RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 8002018:	4a0b      	ldr	r2, [pc, #44]	; (8002048 <InitTIM14+0x30>)
 800201a:	69d1      	ldr	r1, [r2, #28]
 800201c:	2380      	movs	r3, #128	; 0x80
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	430b      	orrs	r3, r1
 8002022:	61d3      	str	r3, [r2, #28]
	TIM14->CR1 = 0; //    and   
 8002024:	4b09      	ldr	r3, [pc, #36]	; (800204c <InitTIM14+0x34>)
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]

	//    - 48 (  - 1 M)
	TIM14->PSC = 48 - 1;
 800202a:	322f      	adds	r2, #47	; 0x2f
 800202c:	629a      	str	r2, [r3, #40]	; 0x28
	//     (  - 1 )
	TIM14->ARR = 1000;
 800202e:	22fa      	movs	r2, #250	; 0xfa
 8002030:	0092      	lsls	r2, r2, #2
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002034:	4a06      	ldr	r2, [pc, #24]	; (8002050 <InitTIM14+0x38>)
 8002036:	2180      	movs	r1, #128	; 0x80
 8002038:	0309      	lsls	r1, r1, #12
 800203a:	6011      	str	r1, [r2, #0]
	//    TIM14
	NVIC_EnableIRQ(TIM14_IRQn);
	//    1
//	NVIC_SetPriority(TIM17_IRQn, 14);
	//    TIM17
	TIM14->DIER |= TIM_DIER_UIE;
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	2101      	movs	r1, #1
 8002040:	430a      	orrs	r2, r1
 8002042:	60da      	str	r2, [r3, #12]


}
 8002044:	4770      	bx	lr
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	40021000 	.word	0x40021000
 800204c:	40002000 	.word	0x40002000
 8002050:	e000e100 	.word	0xe000e100

08002054 <InitTIM15>:

void InitTIM15()
{
	//   TIM14
	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 8002054:	4a0b      	ldr	r2, [pc, #44]	; (8002084 <InitTIM15+0x30>)
 8002056:	6991      	ldr	r1, [r2, #24]
 8002058:	2380      	movs	r3, #128	; 0x80
 800205a:	025b      	lsls	r3, r3, #9
 800205c:	430b      	orrs	r3, r1
 800205e:	6193      	str	r3, [r2, #24]
	TIM15->CR1 = 0; //    and   
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <InitTIM15+0x34>)
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]

	//    - 48 (  - 1 k)
	TIM15->PSC = 480 - 1;
 8002066:	22e0      	movs	r2, #224	; 0xe0
 8002068:	32ff      	adds	r2, #255	; 0xff
 800206a:	629a      	str	r2, [r3, #40]	; 0x28
	//     (  - 500 )
	TIM15->ARR = 50000;
 800206c:	4a07      	ldr	r2, [pc, #28]	; (800208c <InitTIM15+0x38>)
 800206e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002070:	4a07      	ldr	r2, [pc, #28]	; (8002090 <InitTIM15+0x3c>)
 8002072:	2180      	movs	r1, #128	; 0x80
 8002074:	0349      	lsls	r1, r1, #13
 8002076:	6011      	str	r1, [r2, #0]
	//    TIM15
	NVIC_EnableIRQ(TIM15_IRQn);

	//    TIM15
	TIM15->DIER |= TIM_DIER_UIE;
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	2101      	movs	r1, #1
 800207c:	430a      	orrs	r2, r1
 800207e:	60da      	str	r2, [r3, #12]
}
 8002080:	4770      	bx	lr
 8002082:	46c0      	nop			; (mov r8, r8)
 8002084:	40021000 	.word	0x40021000
 8002088:	40014000 	.word	0x40014000
 800208c:	0000c350 	.word	0x0000c350
 8002090:	e000e100 	.word	0xe000e100

08002094 <indicator_sgd4>:
//		*strn -   ,   3  ,    .
//		points -       .
//	 : .
//-------------------------------------------------------------------------------------------------
void indicator_sgd4(SPI_TypeDef* spi_x, uint8_t leds, char *strn, uint8_t points)
{
 8002094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002096:	b085      	sub	sp, #20
 8002098:	468c      	mov	ip, r1
	//  TIM17
	TIM17->CR1 &= ~TIM_CR1_CEN;
 800209a:	4d6a      	ldr	r5, [pc, #424]	; (8002244 <indicator_sgd4+0x1b0>)
 800209c:	682c      	ldr	r4, [r5, #0]
 800209e:	2601      	movs	r6, #1
 80020a0:	43b4      	bics	r4, r6
 80020a2:	602c      	str	r4, [r5, #0]
    // PB9 = 1
    GPIOB->ODR &= ~GPIO_ODR_9;
 80020a4:	4d68      	ldr	r5, [pc, #416]	; (8002248 <indicator_sgd4+0x1b4>)
 80020a6:	696c      	ldr	r4, [r5, #20]
 80020a8:	4e68      	ldr	r6, [pc, #416]	; (800224c <indicator_sgd4+0x1b8>)
 80020aa:	4034      	ands	r4, r6
 80020ac:	616c      	str	r4, [r5, #20]
	//   
	uint8_t digit[5];

	//   
	uint8_t sym[] = {0, 0, 0, 0, 0};
 80020ae:	4c68      	ldr	r4, [pc, #416]	; (8002250 <indicator_sgd4+0x1bc>)
 80020b0:	6821      	ldr	r1, [r4, #0]
 80020b2:	9100      	str	r1, [sp, #0]
 80020b4:	7924      	ldrb	r4, [r4, #4]
 80020b6:	4669      	mov	r1, sp
 80020b8:	710c      	strb	r4, [r1, #4]

	//   
	uint8_t ns = 0;

	//   
	uint8_t nd = 0;
 80020ba:	2100      	movs	r1, #0
	uint8_t ns = 0;
 80020bc:	2400      	movs	r4, #0

	//  
	while(ns < 4)
 80020be:	e006      	b.n	80020ce <indicator_sgd4+0x3a>
	{
		switch(*(strn + ns))
		{
			case'0': sym[ns] = 0b00111111; break;
 80020c0:	253f      	movs	r5, #63	; 0x3f
 80020c2:	466f      	mov	r7, sp
 80020c4:	553d      	strb	r5, [r7, r4]

		}//end switch

		//         -
		//    
		if(*(strn + ns) != '\0') ns++;
 80020c6:	2e00      	cmp	r6, #0
 80020c8:	d05c      	beq.n	8002184 <indicator_sgd4+0xf0>
 80020ca:	3401      	adds	r4, #1
 80020cc:	b2e4      	uxtb	r4, r4
	while(ns < 4)
 80020ce:	2c03      	cmp	r4, #3
 80020d0:	d858      	bhi.n	8002184 <indicator_sgd4+0xf0>
		switch(*(strn + ns))
 80020d2:	5d16      	ldrb	r6, [r2, r4]
 80020d4:	2e52      	cmp	r6, #82	; 0x52
 80020d6:	d84f      	bhi.n	8002178 <indicator_sgd4+0xe4>
 80020d8:	00b5      	lsls	r5, r6, #2
 80020da:	4f5e      	ldr	r7, [pc, #376]	; (8002254 <indicator_sgd4+0x1c0>)
 80020dc:	597d      	ldr	r5, [r7, r5]
 80020de:	46af      	mov	pc, r5
			case'1': sym[ns] = 0b00000110; break;
 80020e0:	2506      	movs	r5, #6
 80020e2:	466f      	mov	r7, sp
 80020e4:	553d      	strb	r5, [r7, r4]
 80020e6:	e7ee      	b.n	80020c6 <indicator_sgd4+0x32>
			case'2': sym[ns] = 0b01011011; break;
 80020e8:	255b      	movs	r5, #91	; 0x5b
 80020ea:	466f      	mov	r7, sp
 80020ec:	553d      	strb	r5, [r7, r4]
 80020ee:	e7ea      	b.n	80020c6 <indicator_sgd4+0x32>
			case'3': sym[ns] = 0b01001111; break;
 80020f0:	254f      	movs	r5, #79	; 0x4f
 80020f2:	466f      	mov	r7, sp
 80020f4:	553d      	strb	r5, [r7, r4]
 80020f6:	e7e6      	b.n	80020c6 <indicator_sgd4+0x32>
			case'4': sym[ns] = 0b01100110; break;
 80020f8:	2566      	movs	r5, #102	; 0x66
 80020fa:	466f      	mov	r7, sp
 80020fc:	553d      	strb	r5, [r7, r4]
 80020fe:	e7e2      	b.n	80020c6 <indicator_sgd4+0x32>
			case'5': sym[ns] = 0b01101101; break;
 8002100:	256d      	movs	r5, #109	; 0x6d
 8002102:	466f      	mov	r7, sp
 8002104:	553d      	strb	r5, [r7, r4]
 8002106:	e7de      	b.n	80020c6 <indicator_sgd4+0x32>
			case'6': sym[ns] = 0b01111101; break;
 8002108:	257d      	movs	r5, #125	; 0x7d
 800210a:	466f      	mov	r7, sp
 800210c:	553d      	strb	r5, [r7, r4]
 800210e:	e7da      	b.n	80020c6 <indicator_sgd4+0x32>
			case'7': sym[ns] = 0b00000111; break;
 8002110:	2507      	movs	r5, #7
 8002112:	466f      	mov	r7, sp
 8002114:	553d      	strb	r5, [r7, r4]
 8002116:	e7d6      	b.n	80020c6 <indicator_sgd4+0x32>
			case'8': sym[ns] = 0b01111111; break;
 8002118:	257f      	movs	r5, #127	; 0x7f
 800211a:	466f      	mov	r7, sp
 800211c:	553d      	strb	r5, [r7, r4]
 800211e:	e7d2      	b.n	80020c6 <indicator_sgd4+0x32>
			case'9': sym[ns] = 0b01101111; break;
 8002120:	256f      	movs	r5, #111	; 0x6f
 8002122:	466f      	mov	r7, sp
 8002124:	553d      	strb	r5, [r7, r4]
 8002126:	e7ce      	b.n	80020c6 <indicator_sgd4+0x32>
			case' ': sym[ns] = 0b00000000; break;  // .
 8002128:	2500      	movs	r5, #0
 800212a:	466f      	mov	r7, sp
 800212c:	553d      	strb	r5, [r7, r4]
 800212e:	e7ca      	b.n	80020c6 <indicator_sgd4+0x32>
			case'E': sym[ns] = 0b01111001; break;
 8002130:	2579      	movs	r5, #121	; 0x79
 8002132:	466f      	mov	r7, sp
 8002134:	553d      	strb	r5, [r7, r4]
 8002136:	e7c6      	b.n	80020c6 <indicator_sgd4+0x32>
			case'-': sym[ns] = 0b01000000; break;
 8002138:	2540      	movs	r5, #64	; 0x40
 800213a:	466f      	mov	r7, sp
 800213c:	553d      	strb	r5, [r7, r4]
 800213e:	e7c2      	b.n	80020c6 <indicator_sgd4+0x32>
			case'P': sym[ns] = 0b00110111; break;
 8002140:	2537      	movs	r5, #55	; 0x37
 8002142:	466f      	mov	r7, sp
 8002144:	553d      	strb	r5, [r7, r4]
 8002146:	e7be      	b.n	80020c6 <indicator_sgd4+0x32>
			case'R': sym[ns] = 0b01110011; break;
 8002148:	2573      	movs	r5, #115	; 0x73
 800214a:	466f      	mov	r7, sp
 800214c:	553d      	strb	r5, [r7, r4]
 800214e:	e7ba      	b.n	80020c6 <indicator_sgd4+0x32>
			case'G': sym[ns] = 0b00110001; break;
 8002150:	2531      	movs	r5, #49	; 0x31
 8002152:	466f      	mov	r7, sp
 8002154:	553d      	strb	r5, [r7, r4]
 8002156:	e7b6      	b.n	80020c6 <indicator_sgd4+0x32>
			case'N': sym[ns] = 0b01110110; break;
 8002158:	2576      	movs	r5, #118	; 0x76
 800215a:	466f      	mov	r7, sp
 800215c:	553d      	strb	r5, [r7, r4]
 800215e:	e7b2      	b.n	80020c6 <indicator_sgd4+0x32>
			case'B': sym[ns] = 0b01111111; break;
 8002160:	257f      	movs	r5, #127	; 0x7f
 8002162:	466f      	mov	r7, sp
 8002164:	553d      	strb	r5, [r7, r4]
 8002166:	e7ae      	b.n	80020c6 <indicator_sgd4+0x32>
			case'C': sym[ns] = 0b00111001; break;
 8002168:	2539      	movs	r5, #57	; 0x39
 800216a:	466f      	mov	r7, sp
 800216c:	553d      	strb	r5, [r7, r4]
 800216e:	e7aa      	b.n	80020c6 <indicator_sgd4+0x32>
			case'H': sym[ns] = 0b01100110; break;
 8002170:	2566      	movs	r5, #102	; 0x66
 8002172:	466f      	mov	r7, sp
 8002174:	553d      	strb	r5, [r7, r4]
 8002176:	e7a6      	b.n	80020c6 <indicator_sgd4+0x32>
			default: sym[ns] = 0b01000011;
 8002178:	2543      	movs	r5, #67	; 0x43
 800217a:	466f      	mov	r7, sp
 800217c:	553d      	strb	r5, [r7, r4]
 800217e:	e7a2      	b.n	80020c6 <indicator_sgd4+0x32>
		switch(*(strn + ns))
 8002180:	0021      	movs	r1, r4
 8002182:	e7a0      	b.n	80020c6 <indicator_sgd4+0x32>
		//  -   
		else break;

	}//end while

	switch(nd)
 8002184:	2901      	cmp	r1, #1
 8002186:	d02d      	beq.n	80021e4 <indicator_sgd4+0x150>
 8002188:	2902      	cmp	r1, #2
 800218a:	d022      	beq.n	80021d2 <indicator_sgd4+0x13e>
 800218c:	2900      	cmp	r1, #0
 800218e:	d031      	beq.n	80021f4 <indicator_sgd4+0x160>
	}//end switch


	//    
	//       
	digit[1] = leds;
 8002190:	aa02      	add	r2, sp, #8
 8002192:	4661      	mov	r1, ip
 8002194:	7051      	strb	r1, [r2, #1]
	digit[4] = sym[0];
 8002196:	4669      	mov	r1, sp
 8002198:	780d      	ldrb	r5, [r1, #0]
 800219a:	7115      	strb	r5, [r2, #4]
	digit[3] = sym[1];
 800219c:	784c      	ldrb	r4, [r1, #1]
 800219e:	70d4      	strb	r4, [r2, #3]
	digit[2] = sym[2];
 80021a0:	7889      	ldrb	r1, [r1, #2]
 80021a2:	7091      	strb	r1, [r2, #2]

	//       
	if(points & 0b100) digit[4] |= 0b10000000;
 80021a4:	075a      	lsls	r2, r3, #29
 80021a6:	d504      	bpl.n	80021b2 <indicator_sgd4+0x11e>
 80021a8:	2280      	movs	r2, #128	; 0x80
 80021aa:	4252      	negs	r2, r2
 80021ac:	4315      	orrs	r5, r2
 80021ae:	aa02      	add	r2, sp, #8
 80021b0:	7115      	strb	r5, [r2, #4]
	if(points & 0b010) digit[3] |= 0b10000000;
 80021b2:	079a      	lsls	r2, r3, #30
 80021b4:	d504      	bpl.n	80021c0 <indicator_sgd4+0x12c>
 80021b6:	2280      	movs	r2, #128	; 0x80
 80021b8:	4252      	negs	r2, r2
 80021ba:	4314      	orrs	r4, r2
 80021bc:	aa02      	add	r2, sp, #8
 80021be:	70d4      	strb	r4, [r2, #3]
	if(points & 0b001) digit[2] |= 0b10000000;
 80021c0:	07db      	lsls	r3, r3, #31
 80021c2:	d504      	bpl.n	80021ce <indicator_sgd4+0x13a>
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	425b      	negs	r3, r3
 80021c8:	4319      	orrs	r1, r3
 80021ca:	ab02      	add	r3, sp, #8
 80021cc:	7099      	strb	r1, [r3, #2]
	uint8_t ns = 0;
 80021ce:	2201      	movs	r2, #1
 80021d0:	e01e      	b.n	8002210 <indicator_sgd4+0x17c>
			sym[2] = sym[1];
 80021d2:	466a      	mov	r2, sp
 80021d4:	7852      	ldrb	r2, [r2, #1]
 80021d6:	4669      	mov	r1, sp
 80021d8:	708a      	strb	r2, [r1, #2]
			sym[1] = sym[0];
 80021da:	780a      	ldrb	r2, [r1, #0]
 80021dc:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 80021de:	2200      	movs	r2, #0
 80021e0:	700a      	strb	r2, [r1, #0]
		} break; //end case 2
 80021e2:	e7d5      	b.n	8002190 <indicator_sgd4+0xfc>
			sym[2] = sym[0];
 80021e4:	466a      	mov	r2, sp
 80021e6:	7812      	ldrb	r2, [r2, #0]
 80021e8:	4669      	mov	r1, sp
 80021ea:	708a      	strb	r2, [r1, #2]
			sym[1] = 0;
 80021ec:	2200      	movs	r2, #0
 80021ee:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 80021f0:	700a      	strb	r2, [r1, #0]
		} break; //end case 1
 80021f2:	e7cd      	b.n	8002190 <indicator_sgd4+0xfc>
			sym[2] = 0;
 80021f4:	2200      	movs	r2, #0
 80021f6:	4669      	mov	r1, sp
 80021f8:	708a      	strb	r2, [r1, #2]
			sym[1] = 0;
 80021fa:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 80021fc:	700a      	strb	r2, [r1, #0]
		} break; //end case 1
 80021fe:	e7c7      	b.n	8002190 <indicator_sgd4+0xfc>

	//    
	for(uint8_t nn = 1; nn < 5; nn++)
	{
		//      
		*(uint8_t *)&spi_x->DR = digit[nn];
 8002200:	ab02      	add	r3, sp, #8
 8002202:	5c9b      	ldrb	r3, [r3, r2]
 8002204:	7303      	strb	r3, [r0, #12]

		//   
		while((spi_x->SR & SPI_SR_TXE) == 0);
 8002206:	6883      	ldr	r3, [r0, #8]
 8002208:	079b      	lsls	r3, r3, #30
 800220a:	d5fc      	bpl.n	8002206 <indicator_sgd4+0x172>
	for(uint8_t nn = 1; nn < 5; nn++)
 800220c:	3201      	adds	r2, #1
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	2a04      	cmp	r2, #4
 8002212:	d9f5      	bls.n	8002200 <indicator_sgd4+0x16c>
	}//end for

	//   
	while((spi_x->SR & SPI_SR_BSY) > 0);
 8002214:	6883      	ldr	r3, [r0, #8]
 8002216:	061b      	lsls	r3, r3, #24
 8002218:	d4fc      	bmi.n	8002214 <indicator_sgd4+0x180>
   	//////////////////
	//  TIM17
	//TIM17->CR1 &= ~TIM_CR1_CEN;

	//    
	TIM17->ARR = 10; // 10
 800221a:	4b0a      	ldr	r3, [pc, #40]	; (8002244 <indicator_sgd4+0x1b0>)
 800221c:	220a      	movs	r2, #10
 800221e:	62da      	str	r2, [r3, #44]	; 0x2c

	//  
	TIM17->CNT = 0;
 8002220:	2200      	movs	r2, #0
 8002222:	625a      	str	r2, [r3, #36]	; 0x24

	//  TIM17
	TIM17->CR1 |= TIM_CR1_CEN;
 8002224:	6819      	ldr	r1, [r3, #0]
 8002226:	2001      	movs	r0, #1
 8002228:	4301      	orrs	r1, r0
 800222a:	6019      	str	r1, [r3, #0]

	//    TIM17
    TIM17->DIER |= TIM_DIER_UIE;
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	4302      	orrs	r2, r0
 8002230:	60da      	str	r2, [r3, #12]
   	//////////////////

    // PB9 = 1
    GPIOB->ODR |= GPIO_ODR_9;
 8002232:	4a05      	ldr	r2, [pc, #20]	; (8002248 <indicator_sgd4+0x1b4>)
 8002234:	6951      	ldr	r1, [r2, #20]
 8002236:	2380      	movs	r3, #128	; 0x80
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	430b      	orrs	r3, r1
 800223c:	6153      	str	r3, [r2, #20]

}//end indicator_sgd4()
 800223e:	b005      	add	sp, #20
 8002240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	40014800 	.word	0x40014800
 8002248:	48000400 	.word	0x48000400
 800224c:	fffffdff 	.word	0xfffffdff
 8002250:	080051e0 	.word	0x080051e0
 8002254:	08005094 	.word	0x08005094

08002258 <MX_SPI1_Init>:
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 8002258:	b510      	push	{r4, lr}
	 //   PORTA
	    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800225a:	4a2e      	ldr	r2, [pc, #184]	; (8002314 <MX_SPI1_Init+0xbc>)
 800225c:	6951      	ldr	r1, [r2, #20]
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	029b      	lsls	r3, r3, #10
 8002262:	430b      	orrs	r3, r1
 8002264:	6153      	str	r3, [r2, #20]
	    //   PORTB
	    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8002266:	6953      	ldr	r3, [r2, #20]
 8002268:	2080      	movs	r0, #128	; 0x80
 800226a:	02c0      	lsls	r0, r0, #11
 800226c:	4303      	orrs	r3, r0
 800226e:	6153      	str	r3, [r2, #20]
	    // PA5 (SCK), PA7 (MOSI) -  
	    GPIOA->MODER |= GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1;
 8002270:	2390      	movs	r3, #144	; 0x90
 8002272:	05db      	lsls	r3, r3, #23
 8002274:	681c      	ldr	r4, [r3, #0]
 8002276:	2188      	movs	r1, #136	; 0x88
 8002278:	0209      	lsls	r1, r1, #8
 800227a:	4321      	orrs	r1, r4
 800227c:	6019      	str	r1, [r3, #0]
	    GPIOB->MODER |= GPIO_MODER_MODER9_0;
 800227e:	4926      	ldr	r1, [pc, #152]	; (8002318 <MX_SPI1_Init+0xc0>)
 8002280:	680c      	ldr	r4, [r1, #0]
 8002282:	4320      	orrs	r0, r4
 8002284:	6008      	str	r0, [r1, #0]

	    // PA5, PA7 -  
	    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_5 | GPIO_OTYPER_OT_7);
 8002286:	6858      	ldr	r0, [r3, #4]
 8002288:	24a0      	movs	r4, #160	; 0xa0
 800228a:	43a0      	bics	r0, r4
 800228c:	6058      	str	r0, [r3, #4]
	    // PB9 -  
	    GPIOB->OTYPER &= ~GPIO_OTYPER_OT_9;
 800228e:	6848      	ldr	r0, [r1, #4]
 8002290:	4c22      	ldr	r4, [pc, #136]	; (800231c <MX_SPI1_Init+0xc4>)
 8002292:	4020      	ands	r0, r4
 8002294:	6048      	str	r0, [r1, #4]
	    // PA5, PA7 -  
	    GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR7;
 8002296:	689c      	ldr	r4, [r3, #8]
 8002298:	20cc      	movs	r0, #204	; 0xcc
 800229a:	0200      	lsls	r0, r0, #8
 800229c:	4320      	orrs	r0, r4
 800229e:	6098      	str	r0, [r3, #8]
	    // PB9 -  
	    GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;
 80022a0:	688c      	ldr	r4, [r1, #8]
 80022a2:	20c0      	movs	r0, #192	; 0xc0
 80022a4:	0300      	lsls	r0, r0, #12
 80022a6:	4320      	orrs	r0, r4
 80022a8:	6088      	str	r0, [r1, #8]
	    // PA5, PA7 -   AF0
	    GPIOA->AFR[0] &= ~(0xF0000 | 0xF0000000);
 80022aa:	6a19      	ldr	r1, [r3, #32]
 80022ac:	481c      	ldr	r0, [pc, #112]	; (8002320 <MX_SPI1_Init+0xc8>)
 80022ae:	4001      	ands	r1, r0
 80022b0:	6219      	str	r1, [r3, #32]
	    //   SPI1
	    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80022b2:	6991      	ldr	r1, [r2, #24]
 80022b4:	2380      	movs	r3, #128	; 0x80
 80022b6:	015b      	lsls	r3, r3, #5
 80022b8:	430b      	orrs	r3, r1
 80022ba:	6193      	str	r3, [r2, #24]
	    //  : fPCLK/64  f
	    SPI1->CR1 |= SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0;
 80022bc:	4b19      	ldr	r3, [pc, #100]	; (8002324 <MX_SPI1_Init+0xcc>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	2138      	movs	r1, #56	; 0x38
 80022c2:	430a      	orrs	r2, r1
 80022c4:	601a      	str	r2, [r3, #0]
	    //  ,     MOSI
	    SPI1->CR1 |= SPI_CR1_BIDIMODE;
 80022c6:	6819      	ldr	r1, [r3, #0]
 80022c8:	2280      	movs	r2, #128	; 0x80
 80022ca:	0212      	lsls	r2, r2, #8
 80022cc:	430a      	orrs	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]
	    //      
	    SPI1->CR1 |= SPI_CR1_BIDIOE;
 80022d0:	6819      	ldr	r1, [r3, #0]
 80022d2:	2280      	movs	r2, #128	; 0x80
 80022d4:	01d2      	lsls	r2, r2, #7
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]
	    //    
	    SPI1->CR1 |= SPI_CR1_MSTR;
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	2104      	movs	r1, #4
 80022de:	430a      	orrs	r2, r1
 80022e0:	601a      	str	r2, [r3, #0]
	    //
	    SPI1->CR1 |= SPI_CR1_SSM;
 80022e2:	6819      	ldr	r1, [r3, #0]
 80022e4:	2280      	movs	r2, #128	; 0x80
 80022e6:	0092      	lsls	r2, r2, #2
 80022e8:	430a      	orrs	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]
	    SPI1->CR1 |= SPI_CR1_SSI;
 80022ec:	6819      	ldr	r1, [r3, #0]
 80022ee:	2280      	movs	r2, #128	; 0x80
 80022f0:	0052      	lsls	r2, r2, #1
 80022f2:	430a      	orrs	r2, r1
 80022f4:	601a      	str	r2, [r3, #0]
	    // 8- 
	    SPI1->CR2 &= ~SPI_CR2_DS;
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	490b      	ldr	r1, [pc, #44]	; (8002328 <MX_SPI1_Init+0xd0>)
 80022fa:	400a      	ands	r2, r1
 80022fc:	605a      	str	r2, [r3, #4]
	    SPI1->CR2 |= SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0;
 80022fe:	6859      	ldr	r1, [r3, #4]
 8002300:	22e0      	movs	r2, #224	; 0xe0
 8002302:	00d2      	lsls	r2, r2, #3
 8002304:	430a      	orrs	r2, r1
 8002306:	605a      	str	r2, [r3, #4]
	    //  SPI2
	    SPI1->CR1 |= SPI_CR1_SPE;
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	2140      	movs	r1, #64	; 0x40
 800230c:	430a      	orrs	r2, r1
 800230e:	601a      	str	r2, [r3, #0]
}
 8002310:	bd10      	pop	{r4, pc}
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	40021000 	.word	0x40021000
 8002318:	48000400 	.word	0x48000400
 800231c:	fffffdff 	.word	0xfffffdff
 8002320:	0ff0ffff 	.word	0x0ff0ffff
 8002324:	40013000 	.word	0x40013000
 8002328:	fffff0ff 	.word	0xfffff0ff

0800232c <MX_GPIO_Init>:
  }

}

static void MX_GPIO_Init(void)
{
 800232c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800232e:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002330:	4a44      	ldr	r2, [pc, #272]	; (8002444 <MX_GPIO_Init+0x118>)
 8002332:	6951      	ldr	r1, [r2, #20]
 8002334:	2080      	movs	r0, #128	; 0x80
 8002336:	03c0      	lsls	r0, r0, #15
 8002338:	4301      	orrs	r1, r0
 800233a:	6151      	str	r1, [r2, #20]
 800233c:	6953      	ldr	r3, [r2, #20]
 800233e:	4003      	ands	r3, r0
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002344:	6951      	ldr	r1, [r2, #20]
 8002346:	2080      	movs	r0, #128	; 0x80
 8002348:	0280      	lsls	r0, r0, #10
 800234a:	4301      	orrs	r1, r0
 800234c:	6151      	str	r1, [r2, #20]
 800234e:	6953      	ldr	r3, [r2, #20]
 8002350:	4003      	ands	r3, r0
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002356:	6953      	ldr	r3, [r2, #20]
 8002358:	2080      	movs	r0, #128	; 0x80
 800235a:	02c0      	lsls	r0, r0, #11
 800235c:	4303      	orrs	r3, r0
 800235e:	6153      	str	r3, [r2, #20]
 8002360:	6953      	ldr	r3, [r2, #20]
 8002362:	4003      	ands	r3, r0
 8002364:	9302      	str	r3, [sp, #8]
 8002366:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002368:	6951      	ldr	r1, [r2, #20]
 800236a:	2480      	movs	r4, #128	; 0x80
 800236c:	0324      	lsls	r4, r4, #12
 800236e:	4321      	orrs	r1, r4
 8002370:	6151      	str	r1, [r2, #20]
 8002372:	6953      	ldr	r3, [r2, #20]
 8002374:	4023      	ands	r3, r4
 8002376:	9303      	str	r3, [sp, #12]
 8002378:	9b03      	ldr	r3, [sp, #12]
  //DE-RE:
  /*GPIOA->MODER |= 0b01<<GPIO_MODER_MODER0;//OUTPUT MODE
  GPIOA->OTYPER |= 0b01<<GPIO_OTYPER_OT_0;//OPEN-DRAIN
  GPIOA->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR0_Pos;//HIGH SPEED*/

  GPIOA->MODER |= GPIO_MODER_MODER0_0;
 800237a:	2190      	movs	r1, #144	; 0x90
 800237c:	05c9      	lsls	r1, r1, #23
 800237e:	680b      	ldr	r3, [r1, #0]
 8002380:	2401      	movs	r4, #1
 8002382:	4323      	orrs	r3, r4
 8002384:	600b      	str	r3, [r1, #0]
  GPIOA->OTYPER &= ~ GPIO_OTYPER_OT_0;
 8002386:	684b      	ldr	r3, [r1, #4]
 8002388:	43a3      	bics	r3, r4
 800238a:	604b      	str	r3, [r1, #4]
  GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0;
 800238c:	688b      	ldr	r3, [r1, #8]
 800238e:	2503      	movs	r5, #3
 8002390:	432b      	orrs	r3, r5
 8002392:	608b      	str	r3, [r1, #8]

  //LED G:
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER10_Pos; //OUTPUT MODE
 8002394:	4b2c      	ldr	r3, [pc, #176]	; (8002448 <MX_GPIO_Init+0x11c>)
 8002396:	681e      	ldr	r6, [r3, #0]
 8002398:	2580      	movs	r5, #128	; 0x80
 800239a:	036d      	lsls	r5, r5, #13
 800239c:	4335      	orrs	r5, r6
 800239e:	601d      	str	r5, [r3, #0]
  GPIOB->OTYPER &= ~GPIO_OTYPER_OT_10;//PUSH-PULL
 80023a0:	685d      	ldr	r5, [r3, #4]
 80023a2:	4e2a      	ldr	r6, [pc, #168]	; (800244c <MX_GPIO_Init+0x120>)
 80023a4:	4035      	ands	r5, r6
 80023a6:	605d      	str	r5, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR10_Pos;//HIGH SPEED
 80023a8:	689e      	ldr	r6, [r3, #8]
 80023aa:	25c0      	movs	r5, #192	; 0xc0
 80023ac:	03ad      	lsls	r5, r5, #14
 80023ae:	4335      	orrs	r5, r6
 80023b0:	609d      	str	r5, [r3, #8]
  GPIOB->PUPDR |= 0b10<<GPIO_PUPDR_PUPDR10_Pos; //PULL DOWN
 80023b2:	68de      	ldr	r6, [r3, #12]
 80023b4:	2580      	movs	r5, #128	; 0x80
 80023b6:	03ad      	lsls	r5, r5, #14
 80023b8:	4335      	orrs	r5, r6
 80023ba:	60dd      	str	r5, [r3, #12]

  //TER:
  GPIOA->MODER |= 0b01<<GPIO_MODER_MODER12_Pos;//OUTPUT MODE
 80023bc:	680d      	ldr	r5, [r1, #0]
 80023be:	2680      	movs	r6, #128	; 0x80
 80023c0:	0476      	lsls	r6, r6, #17
 80023c2:	4335      	orrs	r5, r6
 80023c4:	600d      	str	r5, [r1, #0]
  GPIOA->OTYPER &= ~ GPIO_OTYPER_OT_12;//OPEN-DRAIN
 80023c6:	684d      	ldr	r5, [r1, #4]
 80023c8:	4f21      	ldr	r7, [pc, #132]	; (8002450 <MX_GPIO_Init+0x124>)
 80023ca:	46bc      	mov	ip, r7
 80023cc:	403d      	ands	r5, r7
 80023ce:	604d      	str	r5, [r1, #4]
  GPIOA->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR12_Pos;//HIGH SPEED
 80023d0:	688f      	ldr	r7, [r1, #8]
 80023d2:	25c0      	movs	r5, #192	; 0xc0
 80023d4:	04ad      	lsls	r5, r5, #18
 80023d6:	432f      	orrs	r7, r5
 80023d8:	608f      	str	r7, [r1, #8]

  //REL:
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER12_Pos;//OUTPUT MODE
 80023da:	6819      	ldr	r1, [r3, #0]
 80023dc:	430e      	orrs	r6, r1
 80023de:	601e      	str	r6, [r3, #0]
  GPIOB->OTYPER &= ~ GPIO_OTYPER_OT_12;//OPEN-DRAIN
 80023e0:	6859      	ldr	r1, [r3, #4]
 80023e2:	4666      	mov	r6, ip
 80023e4:	4031      	ands	r1, r6
 80023e6:	6059      	str	r1, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR12_Pos;//HIGH SPEED
 80023e8:	6899      	ldr	r1, [r3, #8]
 80023ea:	430d      	orrs	r5, r1
 80023ec:	609d      	str	r5, [r3, #8]

  /*EXTI PB2  PB8*/
  GPIOB->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER8);
 80023ee:	6819      	ldr	r1, [r3, #0]
 80023f0:	4d18      	ldr	r5, [pc, #96]	; (8002454 <MX_GPIO_Init+0x128>)
 80023f2:	4029      	ands	r1, r5
 80023f4:	6019      	str	r1, [r3, #0]
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80023f6:	6991      	ldr	r1, [r2, #24]
 80023f8:	4321      	orrs	r1, r4
 80023fa:	6191      	str	r1, [r2, #24]
  SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI2_PB;
 80023fc:	4a16      	ldr	r2, [pc, #88]	; (8002458 <MX_GPIO_Init+0x12c>)
 80023fe:	6895      	ldr	r5, [r2, #8]
 8002400:	2180      	movs	r1, #128	; 0x80
 8002402:	0049      	lsls	r1, r1, #1
 8002404:	4329      	orrs	r1, r5
 8002406:	6091      	str	r1, [r2, #8]
  SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI8_PB;
 8002408:	6911      	ldr	r1, [r2, #16]
 800240a:	430c      	orrs	r4, r1
 800240c:	6114      	str	r4, [r2, #16]
  EXTI->IMR = 0b100000100;//   
 800240e:	4a13      	ldr	r2, [pc, #76]	; (800245c <MX_GPIO_Init+0x130>)
 8002410:	2182      	movs	r1, #130	; 0x82
 8002412:	0049      	lsls	r1, r1, #1
 8002414:	6011      	str	r1, [r2, #0]
  EXTI->RTSR = 0b100000100;//    
 8002416:	6091      	str	r1, [r2, #8]
  EXTI->FTSR = 0b100000100;//    
 8002418:	60d1      	str	r1, [r2, #12]
 800241a:	4a11      	ldr	r2, [pc, #68]	; (8002460 <MX_GPIO_Init+0x134>)
 800241c:	39c4      	subs	r1, #196	; 0xc4
 800241e:	6011      	str	r1, [r2, #0]
 8002420:	3140      	adds	r1, #64	; 0x40
 8002422:	6011      	str	r1, [r2, #0]
  //  
  NVIC_EnableIRQ(EXTI2_3_IRQn);
  NVIC_EnableIRQ(EXTI4_15_IRQn);

  //RCLK
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER9_Pos;//OUTPUT MODE
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	4310      	orrs	r0, r2
 8002428:	6018      	str	r0, [r3, #0]
  GPIOB->OTYPER |= GPIO_OTYPER_OT_9;//OPEN-DRAIN
 800242a:	6859      	ldr	r1, [r3, #4]
 800242c:	2280      	movs	r2, #128	; 0x80
 800242e:	0092      	lsls	r2, r2, #2
 8002430:	430a      	orrs	r2, r1
 8002432:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR9_Pos;//HIGH SPEED
 8002434:	6899      	ldr	r1, [r3, #8]
 8002436:	22c0      	movs	r2, #192	; 0xc0
 8002438:	0312      	lsls	r2, r2, #12
 800243a:	430a      	orrs	r2, r1
 800243c:	609a      	str	r2, [r3, #8]
}
 800243e:	b005      	add	sp, #20
 8002440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	40021000 	.word	0x40021000
 8002448:	48000400 	.word	0x48000400
 800244c:	fffffbff 	.word	0xfffffbff
 8002450:	ffffefff 	.word	0xffffefff
 8002454:	fffcffcf 	.word	0xfffcffcf
 8002458:	40010000 	.word	0x40010000
 800245c:	40010400 	.word	0x40010400
 8002460:	e000e100 	.word	0xe000e100

08002464 <Setting_Init>:
{
 8002464:	b510      	push	{r4, lr}
	  ReadToFleshMemory(0xFC00, DataSettingMemory, 4);
 8002466:	4c08      	ldr	r4, [pc, #32]	; (8002488 <Setting_Init+0x24>)
 8002468:	20fc      	movs	r0, #252	; 0xfc
 800246a:	2204      	movs	r2, #4
 800246c:	0021      	movs	r1, r4
 800246e:	0200      	lsls	r0, r0, #8
 8002470:	f7ff fdc2 	bl	8001ff8 <ReadToFleshMemory>
	  GlobalAdres = DataSettingMemory[0];
 8002474:	7823      	ldrb	r3, [r4, #0]
 8002476:	7123      	strb	r3, [r4, #4]
	  Sensitivity = DataSettingMemory[1];
 8002478:	7862      	ldrb	r2, [r4, #1]
 800247a:	4b04      	ldr	r3, [pc, #16]	; (800248c <Setting_Init+0x28>)
 800247c:	701a      	strb	r2, [r3, #0]
	  ModeRele = DataSettingMemory[2];
 800247e:	78a2      	ldrb	r2, [r4, #2]
 8002480:	705a      	strb	r2, [r3, #1]
	  Resistor120 = DataSettingMemory[3];
 8002482:	78e2      	ldrb	r2, [r4, #3]
 8002484:	709a      	strb	r2, [r3, #2]
}
 8002486:	bd10      	pop	{r4, pc}
 8002488:	2000000c 	.word	0x2000000c
 800248c:	20000138 	.word	0x20000138

08002490 <IWDG_Reset>:
	IWDG->KR = 0xAAAA;
 8002490:	4b01      	ldr	r3, [pc, #4]	; (8002498 <IWDG_Reset+0x8>)
 8002492:	4a02      	ldr	r2, [pc, #8]	; (800249c <IWDG_Reset+0xc>)
 8002494:	601a      	str	r2, [r3, #0]
}
 8002496:	4770      	bx	lr
 8002498:	40003000 	.word	0x40003000
 800249c:	0000aaaa 	.word	0x0000aaaa

080024a0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //  EXTI
{
	EXTI_PRreg = EXTI->PR;
 80024a0:	4a2a      	ldr	r2, [pc, #168]	; (800254c <HAL_GPIO_EXTI_Callback+0xac>)
 80024a2:	6953      	ldr	r3, [r2, #20]
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	492a      	ldr	r1, [pc, #168]	; (8002550 <HAL_GPIO_EXTI_Callback+0xb0>)
 80024a8:	800b      	strh	r3, [r1, #0]
	EXTI->PR |= 1;
 80024aa:	6951      	ldr	r1, [r2, #20]
 80024ac:	2001      	movs	r0, #1
 80024ae:	4301      	orrs	r1, r0
 80024b0:	6151      	str	r1, [r2, #20]
	if((EXTI_PRreg & EXTI_PR_PR2)>0)
 80024b2:	075a      	lsls	r2, r3, #29
 80024b4:	d50c      	bpl.n	80024d0 <HAL_GPIO_EXTI_Callback+0x30>
	{
		EXTI_PRreg &= ~EXTI_PR_PR2;
 80024b6:	2204      	movs	r2, #4
 80024b8:	4393      	bics	r3, r2
 80024ba:	4a25      	ldr	r2, [pc, #148]	; (8002550 <HAL_GPIO_EXTI_Callback+0xb0>)
 80024bc:	8013      	strh	r3, [r2, #0]
		if(!ClickFlag_PB2)
 80024be:	4b25      	ldr	r3, [pc, #148]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 80024c0:	78db      	ldrb	r3, [r3, #3]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d123      	bne.n	800250e <HAL_GPIO_EXTI_Callback+0x6e>
		{
			TimerCounterTIM14=0;
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	809a      	strh	r2, [r3, #4]
			ClickFlag_PB2=1;
 80024cc:	3201      	adds	r2, #1
 80024ce:	70da      	strb	r2, [r3, #3]
			}
			ClickFlag_PB2=0;
		}
	}

	if((EXTI_PRreg & EXTI_PR_PR8)>0)
 80024d0:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <HAL_GPIO_EXTI_Callback+0xb0>)
 80024d2:	881b      	ldrh	r3, [r3, #0]
 80024d4:	05da      	lsls	r2, r3, #23
 80024d6:	d50c      	bpl.n	80024f2 <HAL_GPIO_EXTI_Callback+0x52>
	{
		EXTI_PRreg &= ~EXTI_PR_PR8;
 80024d8:	4a1f      	ldr	r2, [pc, #124]	; (8002558 <HAL_GPIO_EXTI_Callback+0xb8>)
 80024da:	4013      	ands	r3, r2
 80024dc:	4a1c      	ldr	r2, [pc, #112]	; (8002550 <HAL_GPIO_EXTI_Callback+0xb0>)
 80024de:	8013      	strh	r3, [r2, #0]
		if(!ClickFlag_PB8)
 80024e0:	4b1c      	ldr	r3, [pc, #112]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 80024e2:	79db      	ldrb	r3, [r3, #7]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d11e      	bne.n	8002526 <HAL_GPIO_EXTI_Callback+0x86>
		{
			TimerCounterTIM14=0;
 80024e8:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	809a      	strh	r2, [r3, #4]
			ClickFlag_PB8=1;
 80024ee:	3201      	adds	r2, #1
 80024f0:	71da      	strb	r2, [r3, #7]
			}
			ClickFlag_PB8=0;
		}
	}

	if(ClickFlag_PB2 || ClickFlag_PB8)
 80024f2:	4b18      	ldr	r3, [pc, #96]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 80024f4:	78db      	ldrb	r3, [r3, #3]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d103      	bne.n	8002502 <HAL_GPIO_EXTI_Callback+0x62>
 80024fa:	4b16      	ldr	r3, [pc, #88]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 80024fc:	79db      	ldrb	r3, [r3, #7]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d01d      	beq.n	800253e <HAL_GPIO_EXTI_Callback+0x9e>
	{
		TIM14->CR1 |= TIM_CR1_CEN;// 
 8002502:	4a16      	ldr	r2, [pc, #88]	; (800255c <HAL_GPIO_EXTI_Callback+0xbc>)
 8002504:	6813      	ldr	r3, [r2, #0]
 8002506:	2101      	movs	r1, #1
 8002508:	430b      	orrs	r3, r1
 800250a:	6013      	str	r3, [r2, #0]
	}
	else
	{
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
	}
}
 800250c:	4770      	bx	lr
			if(TimerCounterTIM14<3000)
 800250e:	4b11      	ldr	r3, [pc, #68]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002510:	889a      	ldrh	r2, [r3, #4]
 8002512:	4b13      	ldr	r3, [pc, #76]	; (8002560 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002514:	429a      	cmp	r2, r3
 8002516:	d802      	bhi.n	800251e <HAL_GPIO_EXTI_Callback+0x7e>
				ShortPressKey_PB2=1;
 8002518:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 800251a:	2201      	movs	r2, #1
 800251c:	719a      	strb	r2, [r3, #6]
			ClickFlag_PB2=0;
 800251e:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002520:	2200      	movs	r2, #0
 8002522:	70da      	strb	r2, [r3, #3]
 8002524:	e7d4      	b.n	80024d0 <HAL_GPIO_EXTI_Callback+0x30>
			if(TimerCounterTIM14<3000)
 8002526:	4b0b      	ldr	r3, [pc, #44]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002528:	889a      	ldrh	r2, [r3, #4]
 800252a:	4b0d      	ldr	r3, [pc, #52]	; (8002560 <HAL_GPIO_EXTI_Callback+0xc0>)
 800252c:	429a      	cmp	r2, r3
 800252e:	d802      	bhi.n	8002536 <HAL_GPIO_EXTI_Callback+0x96>
				ShortPressKey_PB8=1;
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002532:	2201      	movs	r2, #1
 8002534:	721a      	strb	r2, [r3, #8]
			ClickFlag_PB8=0;
 8002536:	4b07      	ldr	r3, [pc, #28]	; (8002554 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002538:	2200      	movs	r2, #0
 800253a:	71da      	strb	r2, [r3, #7]
 800253c:	e7d9      	b.n	80024f2 <HAL_GPIO_EXTI_Callback+0x52>
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
 800253e:	4a07      	ldr	r2, [pc, #28]	; (800255c <HAL_GPIO_EXTI_Callback+0xbc>)
 8002540:	6813      	ldr	r3, [r2, #0]
 8002542:	2101      	movs	r1, #1
 8002544:	438b      	bics	r3, r1
 8002546:	6013      	str	r3, [r2, #0]
}
 8002548:	e7e0      	b.n	800250c <HAL_GPIO_EXTI_Callback+0x6c>
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	40010400 	.word	0x40010400
 8002550:	200001bc 	.word	0x200001bc
 8002554:	20000138 	.word	0x20000138
 8002558:	fffffeff 	.word	0xfffffeff
 800255c:	40002000 	.word	0x40002000
 8002560:	00000bb7 	.word	0x00000bb7

08002564 <CheckingKeyTimings>:
void CheckingKeyTimings()
{
	if(TimerCounterTIM14==3000 && ClickFlag_PB8==1 && ClickFlag_PB2==0)
 8002564:	4b24      	ldr	r3, [pc, #144]	; (80025f8 <CheckingKeyTimings+0x94>)
 8002566:	889b      	ldrh	r3, [r3, #4]
 8002568:	4a24      	ldr	r2, [pc, #144]	; (80025fc <CheckingKeyTimings+0x98>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d016      	beq.n	800259c <CheckingKeyTimings+0x38>
	{
		// 
		LongPressKey_PB8=1;
		TimerCounterTIM14=0;
	}
	else if(TimerCounterTIM14==3000 && ClickFlag_PB2==1 && ClickFlag_PB8==0)
 800256e:	4a23      	ldr	r2, [pc, #140]	; (80025fc <CheckingKeyTimings+0x98>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d021      	beq.n	80025b8 <CheckingKeyTimings+0x54>
	{
		// 
		LongPressKey_PB2=1;
		TimerCounterTIM14=0;
	}
	else if(TimerCounterTIM14>=3000 && TimerCounterTIM14<=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
 8002574:	4a22      	ldr	r2, [pc, #136]	; (8002600 <CheckingKeyTimings+0x9c>)
 8002576:	189a      	adds	r2, r3, r2
 8002578:	b292      	uxth	r2, r2
 800257a:	4922      	ldr	r1, [pc, #136]	; (8002604 <CheckingKeyTimings+0xa0>)
 800257c:	428a      	cmp	r2, r1
 800257e:	d829      	bhi.n	80025d4 <CheckingKeyTimings+0x70>
 8002580:	4a1d      	ldr	r2, [pc, #116]	; (80025f8 <CheckingKeyTimings+0x94>)
 8002582:	79d2      	ldrb	r2, [r2, #7]
 8002584:	2a00      	cmp	r2, #0
 8002586:	d125      	bne.n	80025d4 <CheckingKeyTimings+0x70>
 8002588:	4a1b      	ldr	r2, [pc, #108]	; (80025f8 <CheckingKeyTimings+0x94>)
 800258a:	78d2      	ldrb	r2, [r2, #3]
 800258c:	2a00      	cmp	r2, #0
 800258e:	d121      	bne.n	80025d4 <CheckingKeyTimings+0x70>
	{
		LongDoublePressKey_PB2_PB8=1;
 8002590:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <CheckingKeyTimings+0x94>)
 8002592:	3201      	adds	r2, #1
 8002594:	72da      	strb	r2, [r3, #11]
		TimerCounterTIM14=0;
 8002596:	2200      	movs	r2, #0
 8002598:	809a      	strh	r2, [r3, #4]
	else if(TimerCounterTIM14>=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
	{
		LongLongDoublePressKey_PB2_PB8=1;
		TimerCounterTIM14=0;
	}
}
 800259a:	4770      	bx	lr
	if(TimerCounterTIM14==3000 && ClickFlag_PB8==1 && ClickFlag_PB2==0)
 800259c:	4a16      	ldr	r2, [pc, #88]	; (80025f8 <CheckingKeyTimings+0x94>)
 800259e:	79d2      	ldrb	r2, [r2, #7]
 80025a0:	2a01      	cmp	r2, #1
 80025a2:	d1e4      	bne.n	800256e <CheckingKeyTimings+0xa>
 80025a4:	4a14      	ldr	r2, [pc, #80]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025a6:	78d2      	ldrb	r2, [r2, #3]
 80025a8:	2a00      	cmp	r2, #0
 80025aa:	d1e0      	bne.n	800256e <CheckingKeyTimings+0xa>
		LongPressKey_PB8=1;
 80025ac:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025ae:	3201      	adds	r2, #1
 80025b0:	725a      	strb	r2, [r3, #9]
		TimerCounterTIM14=0;
 80025b2:	2200      	movs	r2, #0
 80025b4:	809a      	strh	r2, [r3, #4]
 80025b6:	e7f0      	b.n	800259a <CheckingKeyTimings+0x36>
	else if(TimerCounterTIM14==3000 && ClickFlag_PB2==1 && ClickFlag_PB8==0)
 80025b8:	4a0f      	ldr	r2, [pc, #60]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025ba:	78d2      	ldrb	r2, [r2, #3]
 80025bc:	2a01      	cmp	r2, #1
 80025be:	d1d9      	bne.n	8002574 <CheckingKeyTimings+0x10>
 80025c0:	4a0d      	ldr	r2, [pc, #52]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025c2:	79d2      	ldrb	r2, [r2, #7]
 80025c4:	2a00      	cmp	r2, #0
 80025c6:	d1d5      	bne.n	8002574 <CheckingKeyTimings+0x10>
		LongPressKey_PB2=1;
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025ca:	3201      	adds	r2, #1
 80025cc:	729a      	strb	r2, [r3, #10]
		TimerCounterTIM14=0;
 80025ce:	2200      	movs	r2, #0
 80025d0:	809a      	strh	r2, [r3, #4]
 80025d2:	e7e2      	b.n	800259a <CheckingKeyTimings+0x36>
	else if(TimerCounterTIM14>=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
 80025d4:	4a0c      	ldr	r2, [pc, #48]	; (8002608 <CheckingKeyTimings+0xa4>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d9df      	bls.n	800259a <CheckingKeyTimings+0x36>
 80025da:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025dc:	79db      	ldrb	r3, [r3, #7]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1db      	bne.n	800259a <CheckingKeyTimings+0x36>
 80025e2:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025e4:	78db      	ldrb	r3, [r3, #3]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1d7      	bne.n	800259a <CheckingKeyTimings+0x36>
		LongLongDoublePressKey_PB2_PB8=1;
 80025ea:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <CheckingKeyTimings+0x94>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	731a      	strb	r2, [r3, #12]
		TimerCounterTIM14=0;
 80025f0:	2200      	movs	r2, #0
 80025f2:	809a      	strh	r2, [r3, #4]
}
 80025f4:	e7d1      	b.n	800259a <CheckingKeyTimings+0x36>
 80025f6:	46c0      	nop			; (mov r8, r8)
 80025f8:	20000138 	.word	0x20000138
 80025fc:	00000bb8 	.word	0x00000bb8
 8002600:	fffff448 	.word	0xfffff448
 8002604:	00001770 	.word	0x00001770
 8002608:	00002327 	.word	0x00002327

0800260c <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
 800260c:	b510      	push	{r4, lr}
  eMBErrorCode eStatus = MB_ENOERR;
  int iRegIndex;

  if ((usAddress >= REG_ADRESS_INPUT_START) &&
 800260e:	2962      	cmp	r1, #98	; 0x62
 8002610:	d913      	bls.n	800263a <eMBRegInputCB+0x2e>
      (usAddress + usNRegs <= REG_ADRESS_INPUT_START + REG_INPUT_NUMBER_REGS))
 8002612:	1853      	adds	r3, r2, r1
  if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8002614:	2b6f      	cmp	r3, #111	; 0x6f
 8002616:	dc10      	bgt.n	800263a <eMBRegInputCB+0x2e>
  {
    iRegIndex = (int)(usAddress - usRegAdressInputStart);
 8002618:	3963      	subs	r1, #99	; 0x63

    while(usNRegs > 0)
 800261a:	2a00      	cmp	r2, #0
 800261c:	d00b      	beq.n	8002636 <eMBRegInputCB+0x2a>
    {
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] >> 8);
 800261e:	004c      	lsls	r4, r1, #1
 8002620:	4b11      	ldr	r3, [pc, #68]	; (8002668 <eMBRegInputCB+0x5c>)
 8002622:	191b      	adds	r3, r3, r4
 8002624:	891b      	ldrh	r3, [r3, #8]
 8002626:	0a1c      	lsrs	r4, r3, #8
 8002628:	7004      	strb	r4, [r0, #0]
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 800262a:	7043      	strb	r3, [r0, #1]

        iRegIndex++;
 800262c:	3101      	adds	r1, #1
        usNRegs--;
 800262e:	3a01      	subs	r2, #1
 8002630:	b292      	uxth	r2, r2
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 8002632:	3002      	adds	r0, #2
 8002634:	e7f1      	b.n	800261a <eMBRegInputCB+0xe>
  eMBErrorCode eStatus = MB_ENOERR;
 8002636:	2000      	movs	r0, #0
 8002638:	e006      	b.n	8002648 <eMBRegInputCB+0x3c>
    }
  }
	else if(usAddress==3334)
 800263a:	4b0c      	ldr	r3, [pc, #48]	; (800266c <eMBRegInputCB+0x60>)
 800263c:	4299      	cmp	r1, r3
 800263e:	d004      	beq.n	800264a <eMBRegInputCB+0x3e>
	{
		*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
		*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
	}
	else if(usAddress==7778)
 8002640:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <eMBRegInputCB+0x64>)
 8002642:	4299      	cmp	r1, r3
 8002644:	d008      	beq.n	8002658 <eMBRegInputCB+0x4c>
		*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
		*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
	}
  else
  {
    eStatus = MB_ENOREG;
 8002646:	2001      	movs	r0, #1
  }

  return eStatus;
}
 8002648:	bd10      	pop	{r4, pc}
		*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
 800264a:	2300      	movs	r3, #0
 800264c:	7003      	strb	r3, [r0, #0]
		*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
 800264e:	4b09      	ldr	r3, [pc, #36]	; (8002674 <eMBRegInputCB+0x68>)
 8002650:	785b      	ldrb	r3, [r3, #1]
 8002652:	7043      	strb	r3, [r0, #1]
  eMBErrorCode eStatus = MB_ENOERR;
 8002654:	2000      	movs	r0, #0
 8002656:	e7f7      	b.n	8002648 <eMBRegInputCB+0x3c>
		*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
 8002658:	2300      	movs	r3, #0
 800265a:	7003      	strb	r3, [r0, #0]
		*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
 800265c:	4b02      	ldr	r3, [pc, #8]	; (8002668 <eMBRegInputCB+0x5c>)
 800265e:	791b      	ldrb	r3, [r3, #4]
 8002660:	7043      	strb	r3, [r0, #1]
  eMBErrorCode eStatus = MB_ENOERR;
 8002662:	2000      	movs	r0, #0
 8002664:	e7f0      	b.n	8002648 <eMBRegInputCB+0x3c>
 8002666:	46c0      	nop			; (mov r8, r8)
 8002668:	2000000c 	.word	0x2000000c
 800266c:	00000d06 	.word	0x00000d06
 8002670:	00001e62 	.word	0x00001e62
 8002674:	20000138 	.word	0x20000138

08002678 <eMBRegHoldingCB>:


/*----------------------------------------------------------------------------*/
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs,
                             eMBRegisterMode eMode)
{
 8002678:	b530      	push	{r4, r5, lr}
	eMBErrorCode eStatus = MB_ENOERR;
	int iRegIndex=0;
	if ((usAddress >= REG_ADRESS_INPUT_START) &&
 800267a:	2962      	cmp	r1, #98	; 0x62
 800267c:	d92c      	bls.n	80026d8 <eMBRegHoldingCB+0x60>
	      (usAddress + usNRegs <= REG_ADRESS_INPUT_START + REG_INPUT_NUMBER_REGS))
 800267e:	188c      	adds	r4, r1, r2
	if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8002680:	2c6f      	cmp	r4, #111	; 0x6f
 8002682:	dc29      	bgt.n	80026d8 <eMBRegHoldingCB+0x60>
	  {
		if(eMode==MB_REG_READ)
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <eMBRegHoldingCB+0x18>

				iRegIndex++;
				usNRegs--;
			}
		}
		else if(eMode==MB_REG_WRITE)
 8002688:	2b01      	cmp	r3, #1
 800268a:	d012      	beq.n	80026b2 <eMBRegHoldingCB+0x3a>
	eMBErrorCode eStatus = MB_ENOERR;
 800268c:	2000      	movs	r0, #0
 800268e:	e02a      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
	int iRegIndex=0;
 8002690:	2400      	movs	r4, #0
			while(usNRegs > 0)
 8002692:	2a00      	cmp	r2, #0
 8002694:	d00b      	beq.n	80026ae <eMBRegHoldingCB+0x36>
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] >> 8);
 8002696:	0065      	lsls	r5, r4, #1
 8002698:	4931      	ldr	r1, [pc, #196]	; (8002760 <eMBRegHoldingCB+0xe8>)
 800269a:	1949      	adds	r1, r1, r5
 800269c:	8909      	ldrh	r1, [r1, #8]
 800269e:	0a0d      	lsrs	r5, r1, #8
 80026a0:	7005      	strb	r5, [r0, #0]
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 80026a2:	7041      	strb	r1, [r0, #1]
				iRegIndex++;
 80026a4:	3401      	adds	r4, #1
				usNRegs--;
 80026a6:	3a01      	subs	r2, #1
 80026a8:	b292      	uxth	r2, r2
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 80026aa:	3002      	adds	r0, #2
 80026ac:	e7f1      	b.n	8002692 <eMBRegHoldingCB+0x1a>
	eMBErrorCode eStatus = MB_ENOERR;
 80026ae:	0018      	movs	r0, r3
 80026b0:	e019      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
		{
			if(usAddress==105)
 80026b2:	2969      	cmp	r1, #105	; 0x69
 80026b4:	d001      	beq.n	80026ba <eMBRegHoldingCB+0x42>
					eStatus = MB_EIO;
				}
			}
			else
			{
				eStatus = MB_EIO;
 80026b6:	2005      	movs	r0, #5
 80026b8:	e015      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
				uint16_t buf = pucRegBuffer[1] + 256*pucRegBuffer[0];
 80026ba:	7843      	ldrb	r3, [r0, #1]
 80026bc:	7802      	ldrb	r2, [r0, #0]
 80026be:	0212      	lsls	r2, r2, #8
 80026c0:	189b      	adds	r3, r3, r2
 80026c2:	b29b      	uxth	r3, r3
				if(buf>0 && buf<4)
 80026c4:	1e5a      	subs	r2, r3, #1
 80026c6:	b292      	uxth	r2, r2
 80026c8:	2a02      	cmp	r2, #2
 80026ca:	d843      	bhi.n	8002754 <eMBRegHoldingCB+0xdc>
					Sensitivity = buf;
 80026cc:	4a25      	ldr	r2, [pc, #148]	; (8002764 <eMBRegHoldingCB+0xec>)
 80026ce:	7013      	strb	r3, [r2, #0]
					FlagChangeSetting=1;
 80026d0:	2301      	movs	r3, #1
 80026d2:	7353      	strb	r3, [r2, #13]
	eMBErrorCode eStatus = MB_ENOERR;
 80026d4:	2000      	movs	r0, #0
 80026d6:	e006      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
			}

		}

	  }
	else if(usAddress==3334)
 80026d8:	4a23      	ldr	r2, [pc, #140]	; (8002768 <eMBRegHoldingCB+0xf0>)
 80026da:	4291      	cmp	r1, r2
 80026dc:	d004      	beq.n	80026e8 <eMBRegHoldingCB+0x70>
			{
				eStatus = MB_EIO;
			}
		}
	}
	else if(usAddress==7778)
 80026de:	4a23      	ldr	r2, [pc, #140]	; (800276c <eMBRegHoldingCB+0xf4>)
 80026e0:	4291      	cmp	r1, r2
 80026e2:	d01a      	beq.n	800271a <eMBRegHoldingCB+0xa2>

		}
	}
	else
	{
		eStatus = MB_ENOREG;
 80026e4:	2001      	movs	r0, #1
	}

  return eStatus;
}
 80026e6:	bd30      	pop	{r4, r5, pc}
		if(eMode==MB_REG_READ)
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d105      	bne.n	80026f8 <eMBRegHoldingCB+0x80>
			*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
 80026ec:	2200      	movs	r2, #0
 80026ee:	7002      	strb	r2, [r0, #0]
			*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
 80026f0:	4a1c      	ldr	r2, [pc, #112]	; (8002764 <eMBRegHoldingCB+0xec>)
 80026f2:	7852      	ldrb	r2, [r2, #1]
 80026f4:	7042      	strb	r2, [r0, #1]
 80026f6:	3002      	adds	r0, #2
		if(eMode==MB_REG_WRITE)
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d001      	beq.n	8002700 <eMBRegHoldingCB+0x88>
	eMBErrorCode eStatus = MB_ENOERR;
 80026fc:	2000      	movs	r0, #0
 80026fe:	e7f2      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
			uint16_t buf=pucRegBuffer[1] + 256*pucRegBuffer[0];
 8002700:	7843      	ldrb	r3, [r0, #1]
 8002702:	7802      	ldrb	r2, [r0, #0]
 8002704:	0212      	lsls	r2, r2, #8
 8002706:	189b      	adds	r3, r3, r2
 8002708:	b29b      	uxth	r3, r3
			if(buf==0 || buf==1)
 800270a:	2b01      	cmp	r3, #1
 800270c:	d824      	bhi.n	8002758 <eMBRegHoldingCB+0xe0>
				ModeRele = (uint8_t) buf;
 800270e:	4a15      	ldr	r2, [pc, #84]	; (8002764 <eMBRegHoldingCB+0xec>)
 8002710:	7053      	strb	r3, [r2, #1]
				FlagChangeSetting=1;
 8002712:	2301      	movs	r3, #1
 8002714:	7353      	strb	r3, [r2, #13]
	eMBErrorCode eStatus = MB_ENOERR;
 8002716:	2000      	movs	r0, #0
 8002718:	e7e5      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
		if(eMode==MB_REG_READ)
 800271a:	2b00      	cmp	r3, #0
 800271c:	d106      	bne.n	800272c <eMBRegHoldingCB+0xb4>
			*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
 800271e:	2200      	movs	r2, #0
 8002720:	7002      	strb	r2, [r0, #0]
			*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
 8002722:	4a0f      	ldr	r2, [pc, #60]	; (8002760 <eMBRegHoldingCB+0xe8>)
 8002724:	7912      	ldrb	r2, [r2, #4]
 8002726:	7042      	strb	r2, [r0, #1]
	eMBErrorCode eStatus = MB_ENOERR;
 8002728:	0018      	movs	r0, r3
 800272a:	e7dc      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
		else if(eMode==MB_REG_WRITE)
 800272c:	2b01      	cmp	r3, #1
 800272e:	d001      	beq.n	8002734 <eMBRegHoldingCB+0xbc>
	eMBErrorCode eStatus = MB_ENOERR;
 8002730:	2000      	movs	r0, #0
 8002732:	e7d8      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
			uint16_t buf = pucRegBuffer[1] + 256*pucRegBuffer[0];
 8002734:	7843      	ldrb	r3, [r0, #1]
 8002736:	7802      	ldrb	r2, [r0, #0]
 8002738:	0212      	lsls	r2, r2, #8
 800273a:	189b      	adds	r3, r3, r2
 800273c:	b29b      	uxth	r3, r3
			if(buf>0 && buf<100)
 800273e:	1e5a      	subs	r2, r3, #1
 8002740:	b292      	uxth	r2, r2
 8002742:	2a62      	cmp	r2, #98	; 0x62
 8002744:	d80a      	bhi.n	800275c <eMBRegHoldingCB+0xe4>
				GlobalAdres = (uint8_t)buf;
 8002746:	4a06      	ldr	r2, [pc, #24]	; (8002760 <eMBRegHoldingCB+0xe8>)
 8002748:	7113      	strb	r3, [r2, #4]
				FlagChangeSetting=1;
 800274a:	4b06      	ldr	r3, [pc, #24]	; (8002764 <eMBRegHoldingCB+0xec>)
 800274c:	2201      	movs	r2, #1
 800274e:	735a      	strb	r2, [r3, #13]
	eMBErrorCode eStatus = MB_ENOERR;
 8002750:	2000      	movs	r0, #0
 8002752:	e7c8      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
					eStatus = MB_EIO;
 8002754:	2005      	movs	r0, #5
 8002756:	e7c6      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
				eStatus = MB_EIO;
 8002758:	2005      	movs	r0, #5
 800275a:	e7c4      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
				eStatus = MB_EIO;
 800275c:	2005      	movs	r0, #5
 800275e:	e7c2      	b.n	80026e6 <eMBRegHoldingCB+0x6e>
 8002760:	2000000c 	.word	0x2000000c
 8002764:	20000138 	.word	0x20000138
 8002768:	00000d06 	.word	0x00000d06
 800276c:	00001e62 	.word	0x00001e62

08002770 <eMBRegCoilsCB>:
		eStatus = MB_ENOREG;
	}*/
	eStatus = MB_ENOREG;

  return eStatus;
}
 8002770:	2001      	movs	r0, #1
 8002772:	4770      	bx	lr

08002774 <eMBRegDiscreteCB>:
	{
		eStatus = MB_ENOREG;
	}*/
	eStatus = MB_ENOREG;
  return eStatus;
}
 8002774:	2001      	movs	r0, #1
 8002776:	4770      	bx	lr

08002778 <IndicationSensitivity>:


void IndicationSensitivity(uint8_t Sensitivity, uint8_t led)
{
 8002778:	b510      	push	{r4, lr}
 800277a:	000b      	movs	r3, r1
	switch (Sensitivity)
 800277c:	2801      	cmp	r0, #1
 800277e:	d00a      	beq.n	8002796 <IndicationSensitivity+0x1e>
 8002780:	2802      	cmp	r0, #2
 8002782:	d00e      	beq.n	80027a2 <IndicationSensitivity+0x2a>
 8002784:	2800      	cmp	r0, #0
 8002786:	d000      	beq.n	800278a <IndicationSensitivity+0x12>
	case	2:
	{
		indicator_sgd4(SPI1, 0x00, " BH", led);
	}break;
	}
}
 8002788:	bd10      	pop	{r4, pc}
		indicator_sgd4(SPI1, 0x00, " NH", led);
 800278a:	4a09      	ldr	r2, [pc, #36]	; (80027b0 <IndicationSensitivity+0x38>)
 800278c:	2100      	movs	r1, #0
 800278e:	4809      	ldr	r0, [pc, #36]	; (80027b4 <IndicationSensitivity+0x3c>)
 8002790:	f7ff fc80 	bl	8002094 <indicator_sgd4>
	}break;
 8002794:	e7f8      	b.n	8002788 <IndicationSensitivity+0x10>
		indicator_sgd4(SPI1, 0x00, " CH", led);
 8002796:	4a08      	ldr	r2, [pc, #32]	; (80027b8 <IndicationSensitivity+0x40>)
 8002798:	2100      	movs	r1, #0
 800279a:	4806      	ldr	r0, [pc, #24]	; (80027b4 <IndicationSensitivity+0x3c>)
 800279c:	f7ff fc7a 	bl	8002094 <indicator_sgd4>
	}break;
 80027a0:	e7f2      	b.n	8002788 <IndicationSensitivity+0x10>
		indicator_sgd4(SPI1, 0x00, " BH", led);
 80027a2:	4a06      	ldr	r2, [pc, #24]	; (80027bc <IndicationSensitivity+0x44>)
 80027a4:	2100      	movs	r1, #0
 80027a6:	4803      	ldr	r0, [pc, #12]	; (80027b4 <IndicationSensitivity+0x3c>)
 80027a8:	f7ff fc74 	bl	8002094 <indicator_sgd4>
}
 80027ac:	e7ec      	b.n	8002788 <IndicationSensitivity+0x10>
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	08005438 	.word	0x08005438
 80027b4:	40013000 	.word	0x40013000
 80027b8:	0800543c 	.word	0x0800543c
 80027bc:	08005440 	.word	0x08005440

080027c0 <KeyPress>:
{
 80027c0:	b510      	push	{r4, lr}
 80027c2:	b082      	sub	sp, #8
	if(TimerCounterTIM14>0)
 80027c4:	4bb8      	ldr	r3, [pc, #736]	; (8002aa8 <KeyPress+0x2e8>)
 80027c6:	889b      	ldrh	r3, [r3, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d127      	bne.n	800281c <KeyPress+0x5c>
		if(GlobalAdres != GlobalAdresFlesh)//   while     ,   
 80027cc:	4bb7      	ldr	r3, [pc, #732]	; (8002aac <KeyPress+0x2ec>)
 80027ce:	791a      	ldrb	r2, [r3, #4]
 80027d0:	2120      	movs	r1, #32
 80027d2:	5c5b      	ldrb	r3, [r3, r1]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d124      	bne.n	8002822 <KeyPress+0x62>
		sprintf(StringIndication, "%d", GlobalAdres);
 80027d8:	4cb4      	ldr	r4, [pc, #720]	; (8002aac <KeyPress+0x2ec>)
 80027da:	7922      	ldrb	r2, [r4, #4]
 80027dc:	3424      	adds	r4, #36	; 0x24
 80027de:	49b4      	ldr	r1, [pc, #720]	; (8002ab0 <KeyPress+0x2f0>)
 80027e0:	0020      	movs	r0, r4
 80027e2:	f001 fd29 	bl	8004238 <siprintf>
		indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 80027e6:	2302      	movs	r3, #2
 80027e8:	0022      	movs	r2, r4
 80027ea:	2100      	movs	r1, #0
 80027ec:	48b1      	ldr	r0, [pc, #708]	; (8002ab4 <KeyPress+0x2f4>)
 80027ee:	f7ff fc51 	bl	8002094 <indicator_sgd4>
	if((LongPressKey_PB8))//      
 80027f2:	4bad      	ldr	r3, [pc, #692]	; (8002aa8 <KeyPress+0x2e8>)
 80027f4:	7a5b      	ldrb	r3, [r3, #9]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d124      	bne.n	8002844 <KeyPress+0x84>
	if((LongPressKey_PB2))//      
 80027fa:	4bab      	ldr	r3, [pc, #684]	; (8002aa8 <KeyPress+0x2e8>)
 80027fc:	7a9b      	ldrb	r3, [r3, #10]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d000      	beq.n	8002804 <KeyPress+0x44>
 8002802:	e081      	b.n	8002908 <KeyPress+0x148>
	if(LongDoublePressKey_PB2_PB8) //        
 8002804:	4ba8      	ldr	r3, [pc, #672]	; (8002aa8 <KeyPress+0x2e8>)
 8002806:	7adb      	ldrb	r3, [r3, #11]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d000      	beq.n	800280e <KeyPress+0x4e>
 800280c:	e0d4      	b.n	80029b8 <KeyPress+0x1f8>
	if(LongLongDoublePressKey_PB2_PB8)
 800280e:	4ba6      	ldr	r3, [pc, #664]	; (8002aa8 <KeyPress+0x2e8>)
 8002810:	7b1b      	ldrb	r3, [r3, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d000      	beq.n	8002818 <KeyPress+0x58>
 8002816:	e12c      	b.n	8002a72 <KeyPress+0x2b2>
}
 8002818:	b002      	add	sp, #8
 800281a:	bd10      	pop	{r4, pc}
		CheckingKeyTimings();
 800281c:	f7ff fea2 	bl	8002564 <CheckingKeyTimings>
 8002820:	e7e7      	b.n	80027f2 <KeyPress+0x32>
			eMBDisable();
 8002822:	f000 fe63 	bl	80034ec <eMBDisable>
			eMBInit(MB_RTU, (UCHAR)GlobalAdres, 0, BaudRateModBusRTU, MB_PAR_NONE); //  modBus
 8002826:	2396      	movs	r3, #150	; 0x96
 8002828:	4ca0      	ldr	r4, [pc, #640]	; (8002aac <KeyPress+0x2ec>)
 800282a:	7921      	ldrb	r1, [r4, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	9200      	str	r2, [sp, #0]
 8002830:	019b      	lsls	r3, r3, #6
 8002832:	2000      	movs	r0, #0
 8002834:	f000 fdf8 	bl	8003428 <eMBInit>
			eMBEnable();
 8002838:	f000 fe44 	bl	80034c4 <eMBEnable>
			GlobalAdresFlesh = GlobalAdres;
 800283c:	7922      	ldrb	r2, [r4, #4]
 800283e:	2320      	movs	r3, #32
 8002840:	54e2      	strb	r2, [r4, r3]
 8002842:	e7c9      	b.n	80027d8 <KeyPress+0x18>
	  TimerCounterTIM15=0;
 8002844:	4b98      	ldr	r3, [pc, #608]	; (8002aa8 <KeyPress+0x2e8>)
 8002846:	2200      	movs	r2, #0
 8002848:	739a      	strb	r2, [r3, #14]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 800284a:	2302      	movs	r3, #2
 800284c:	4a9a      	ldr	r2, [pc, #616]	; (8002ab8 <KeyPress+0x2f8>)
 800284e:	2100      	movs	r1, #0
 8002850:	4898      	ldr	r0, [pc, #608]	; (8002ab4 <KeyPress+0x2f4>)
 8002852:	f7ff fc1f 	bl	8002094 <indicator_sgd4>
	  HAL_Delay(1000);
 8002856:	20fa      	movs	r0, #250	; 0xfa
 8002858:	0080      	lsls	r0, r0, #2
 800285a:	f7fd fd0f 	bl	800027c <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 800285e:	4a97      	ldr	r2, [pc, #604]	; (8002abc <KeyPress+0x2fc>)
 8002860:	6813      	ldr	r3, [r2, #0]
 8002862:	2101      	movs	r1, #1
 8002864:	430b      	orrs	r3, r1
 8002866:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8002868:	e012      	b.n	8002890 <KeyPress+0xd0>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);
 800286a:	4a90      	ldr	r2, [pc, #576]	; (8002aac <KeyPress+0x2ec>)
 800286c:	2300      	movs	r3, #0
 800286e:	3224      	adds	r2, #36	; 0x24
 8002870:	2100      	movs	r1, #0
 8002872:	4890      	ldr	r0, [pc, #576]	; (8002ab4 <KeyPress+0x2f4>)
 8002874:	f7ff fc0e 	bl	8002094 <indicator_sgd4>
 8002878:	e01f      	b.n	80028ba <KeyPress+0xfa>
				GlobalAdres = 99;
 800287a:	4b8c      	ldr	r3, [pc, #560]	; (8002aac <KeyPress+0x2ec>)
 800287c:	2263      	movs	r2, #99	; 0x63
 800287e:	711a      	strb	r2, [r3, #4]
			ShortPressKey_PB8=0;
 8002880:	4b89      	ldr	r3, [pc, #548]	; (8002aa8 <KeyPress+0x2e8>)
 8002882:	2200      	movs	r2, #0
 8002884:	721a      	strb	r2, [r3, #8]
			TimerCounterTIM15=0;
 8002886:	739a      	strb	r2, [r3, #14]
		if(ShortPressKey_PB2)// 
 8002888:	4b87      	ldr	r3, [pc, #540]	; (8002aa8 <KeyPress+0x2e8>)
 800288a:	799b      	ldrb	r3, [r3, #6]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d120      	bne.n	80028d2 <KeyPress+0x112>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8002890:	4b85      	ldr	r3, [pc, #532]	; (8002aa8 <KeyPress+0x2e8>)
 8002892:	7b9b      	ldrb	r3, [r3, #14]
 8002894:	2b06      	cmp	r3, #6
 8002896:	d82c      	bhi.n	80028f2 <KeyPress+0x132>
		sprintf(StringIndication, "%d", GlobalAdres);
 8002898:	4884      	ldr	r0, [pc, #528]	; (8002aac <KeyPress+0x2ec>)
 800289a:	7902      	ldrb	r2, [r0, #4]
 800289c:	3024      	adds	r0, #36	; 0x24
 800289e:	4984      	ldr	r1, [pc, #528]	; (8002ab0 <KeyPress+0x2f0>)
 80028a0:	f001 fcca 	bl	8004238 <siprintf>
		if(FlagMogan == 0)
 80028a4:	4b80      	ldr	r3, [pc, #512]	; (8002aa8 <KeyPress+0x2e8>)
 80028a6:	7bdb      	ldrb	r3, [r3, #15]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1de      	bne.n	800286a <KeyPress+0xaa>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 80028ac:	4a7f      	ldr	r2, [pc, #508]	; (8002aac <KeyPress+0x2ec>)
 80028ae:	3302      	adds	r3, #2
 80028b0:	3224      	adds	r2, #36	; 0x24
 80028b2:	2100      	movs	r1, #0
 80028b4:	487f      	ldr	r0, [pc, #508]	; (8002ab4 <KeyPress+0x2f4>)
 80028b6:	f7ff fbed 	bl	8002094 <indicator_sgd4>
		if(ShortPressKey_PB8)// 
 80028ba:	4b7b      	ldr	r3, [pc, #492]	; (8002aa8 <KeyPress+0x2e8>)
 80028bc:	7a1b      	ldrb	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0e2      	beq.n	8002888 <KeyPress+0xc8>
			if(GlobalAdres<99)
 80028c2:	4b7a      	ldr	r3, [pc, #488]	; (8002aac <KeyPress+0x2ec>)
 80028c4:	791b      	ldrb	r3, [r3, #4]
 80028c6:	2b62      	cmp	r3, #98	; 0x62
 80028c8:	d8d7      	bhi.n	800287a <KeyPress+0xba>
				GlobalAdres++;
 80028ca:	3301      	adds	r3, #1
 80028cc:	4a77      	ldr	r2, [pc, #476]	; (8002aac <KeyPress+0x2ec>)
 80028ce:	7113      	strb	r3, [r2, #4]
 80028d0:	e7d6      	b.n	8002880 <KeyPress+0xc0>
			if(GlobalAdres>1)
 80028d2:	4b76      	ldr	r3, [pc, #472]	; (8002aac <KeyPress+0x2ec>)
 80028d4:	791b      	ldrb	r3, [r3, #4]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d907      	bls.n	80028ea <KeyPress+0x12a>
				GlobalAdres--;
 80028da:	3b01      	subs	r3, #1
 80028dc:	4a73      	ldr	r2, [pc, #460]	; (8002aac <KeyPress+0x2ec>)
 80028de:	7113      	strb	r3, [r2, #4]
			ShortPressKey_PB2=0;
 80028e0:	4b71      	ldr	r3, [pc, #452]	; (8002aa8 <KeyPress+0x2e8>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	719a      	strb	r2, [r3, #6]
			TimerCounterTIM15=0;
 80028e6:	739a      	strb	r2, [r3, #14]
 80028e8:	e7d2      	b.n	8002890 <KeyPress+0xd0>
				GlobalAdres = 1;
 80028ea:	4b70      	ldr	r3, [pc, #448]	; (8002aac <KeyPress+0x2ec>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	711a      	strb	r2, [r3, #4]
 80028f0:	e7f6      	b.n	80028e0 <KeyPress+0x120>
	  FlagChangeSetting=1;
 80028f2:	4b6d      	ldr	r3, [pc, #436]	; (8002aa8 <KeyPress+0x2e8>)
 80028f4:	2001      	movs	r0, #1
 80028f6:	7358      	strb	r0, [r3, #13]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 80028f8:	4970      	ldr	r1, [pc, #448]	; (8002abc <KeyPress+0x2fc>)
 80028fa:	680a      	ldr	r2, [r1, #0]
 80028fc:	4382      	bics	r2, r0
 80028fe:	600a      	str	r2, [r1, #0]
	  LongPressKey_PB8=0;
 8002900:	2200      	movs	r2, #0
 8002902:	725a      	strb	r2, [r3, #9]
	  TimerCounterTIM14=0;
 8002904:	809a      	strh	r2, [r3, #4]
 8002906:	e778      	b.n	80027fa <KeyPress+0x3a>
	  TimerCounterTIM15=0;
 8002908:	4b67      	ldr	r3, [pc, #412]	; (8002aa8 <KeyPress+0x2e8>)
 800290a:	2200      	movs	r2, #0
 800290c:	739a      	strb	r2, [r3, #14]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 800290e:	2302      	movs	r3, #2
 8002910:	4a69      	ldr	r2, [pc, #420]	; (8002ab8 <KeyPress+0x2f8>)
 8002912:	2100      	movs	r1, #0
 8002914:	4867      	ldr	r0, [pc, #412]	; (8002ab4 <KeyPress+0x2f4>)
 8002916:	f7ff fbbd 	bl	8002094 <indicator_sgd4>
	  HAL_Delay(1000);
 800291a:	20fa      	movs	r0, #250	; 0xfa
 800291c:	0080      	lsls	r0, r0, #2
 800291e:	f7fd fcad 	bl	800027c <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8002922:	4a66      	ldr	r2, [pc, #408]	; (8002abc <KeyPress+0x2fc>)
 8002924:	6813      	ldr	r3, [r2, #0]
 8002926:	2101      	movs	r1, #1
 8002928:	430b      	orrs	r3, r1
 800292a:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 800292c:	e010      	b.n	8002950 <KeyPress+0x190>
			  IndicationSensitivity(Sensitivity, 0b000);
 800292e:	4b5e      	ldr	r3, [pc, #376]	; (8002aa8 <KeyPress+0x2e8>)
 8002930:	7818      	ldrb	r0, [r3, #0]
 8002932:	2100      	movs	r1, #0
 8002934:	f7ff ff20 	bl	8002778 <IndicationSensitivity>
 8002938:	e017      	b.n	800296a <KeyPress+0x1aa>
				Sensitivity = 3;
 800293a:	4b5b      	ldr	r3, [pc, #364]	; (8002aa8 <KeyPress+0x2e8>)
 800293c:	2203      	movs	r2, #3
 800293e:	701a      	strb	r2, [r3, #0]
			TimerCounterTIM15=0;
 8002940:	4b59      	ldr	r3, [pc, #356]	; (8002aa8 <KeyPress+0x2e8>)
 8002942:	2200      	movs	r2, #0
 8002944:	739a      	strb	r2, [r3, #14]
			ShortPressKey_PB8=0;
 8002946:	721a      	strb	r2, [r3, #8]
		  if(ShortPressKey_PB2)// 
 8002948:	4b57      	ldr	r3, [pc, #348]	; (8002aa8 <KeyPress+0x2e8>)
 800294a:	799b      	ldrb	r3, [r3, #6]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d118      	bne.n	8002982 <KeyPress+0x1c2>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8002950:	4b55      	ldr	r3, [pc, #340]	; (8002aa8 <KeyPress+0x2e8>)
 8002952:	7b9b      	ldrb	r3, [r3, #14]
 8002954:	2b06      	cmp	r3, #6
 8002956:	d824      	bhi.n	80029a2 <KeyPress+0x1e2>
		  if(FlagMogan == 0)
 8002958:	4b53      	ldr	r3, [pc, #332]	; (8002aa8 <KeyPress+0x2e8>)
 800295a:	7bdb      	ldrb	r3, [r3, #15]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1e6      	bne.n	800292e <KeyPress+0x16e>
			  IndicationSensitivity(Sensitivity, 0b010);
 8002960:	4b51      	ldr	r3, [pc, #324]	; (8002aa8 <KeyPress+0x2e8>)
 8002962:	7818      	ldrb	r0, [r3, #0]
 8002964:	2102      	movs	r1, #2
 8002966:	f7ff ff07 	bl	8002778 <IndicationSensitivity>
		  if(ShortPressKey_PB8)// 
 800296a:	4b4f      	ldr	r3, [pc, #316]	; (8002aa8 <KeyPress+0x2e8>)
 800296c:	7a1b      	ldrb	r3, [r3, #8]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0ea      	beq.n	8002948 <KeyPress+0x188>
			if(Sensitivity<3)
 8002972:	4b4d      	ldr	r3, [pc, #308]	; (8002aa8 <KeyPress+0x2e8>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	2b02      	cmp	r3, #2
 8002978:	d8df      	bhi.n	800293a <KeyPress+0x17a>
				Sensitivity++;
 800297a:	3301      	adds	r3, #1
 800297c:	4a4a      	ldr	r2, [pc, #296]	; (8002aa8 <KeyPress+0x2e8>)
 800297e:	7013      	strb	r3, [r2, #0]
 8002980:	e7de      	b.n	8002940 <KeyPress+0x180>
			if(Sensitivity>0)
 8002982:	4b49      	ldr	r3, [pc, #292]	; (8002aa8 <KeyPress+0x2e8>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d007      	beq.n	800299a <KeyPress+0x1da>
				Sensitivity--;
 800298a:	3b01      	subs	r3, #1
 800298c:	4a46      	ldr	r2, [pc, #280]	; (8002aa8 <KeyPress+0x2e8>)
 800298e:	7013      	strb	r3, [r2, #0]
			TimerCounterTIM15=0;
 8002990:	4b45      	ldr	r3, [pc, #276]	; (8002aa8 <KeyPress+0x2e8>)
 8002992:	2200      	movs	r2, #0
 8002994:	739a      	strb	r2, [r3, #14]
			ShortPressKey_PB2=0;
 8002996:	719a      	strb	r2, [r3, #6]
 8002998:	e7da      	b.n	8002950 <KeyPress+0x190>
				Sensitivity = 0;
 800299a:	4b43      	ldr	r3, [pc, #268]	; (8002aa8 <KeyPress+0x2e8>)
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
 80029a0:	e7f6      	b.n	8002990 <KeyPress+0x1d0>
	  FlagChangeSetting=1;
 80029a2:	4b41      	ldr	r3, [pc, #260]	; (8002aa8 <KeyPress+0x2e8>)
 80029a4:	2001      	movs	r0, #1
 80029a6:	7358      	strb	r0, [r3, #13]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 80029a8:	4944      	ldr	r1, [pc, #272]	; (8002abc <KeyPress+0x2fc>)
 80029aa:	680a      	ldr	r2, [r1, #0]
 80029ac:	4382      	bics	r2, r0
 80029ae:	600a      	str	r2, [r1, #0]
	  LongPressKey_PB2=0;
 80029b0:	2200      	movs	r2, #0
 80029b2:	729a      	strb	r2, [r3, #10]
	  TimerCounterTIM14=0;
 80029b4:	809a      	strh	r2, [r3, #4]
 80029b6:	e725      	b.n	8002804 <KeyPress+0x44>
	  TimerCounterTIM15=0;
 80029b8:	4b3b      	ldr	r3, [pc, #236]	; (8002aa8 <KeyPress+0x2e8>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	739a      	strb	r2, [r3, #14]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 80029be:	2302      	movs	r3, #2
 80029c0:	4a3d      	ldr	r2, [pc, #244]	; (8002ab8 <KeyPress+0x2f8>)
 80029c2:	2100      	movs	r1, #0
 80029c4:	483b      	ldr	r0, [pc, #236]	; (8002ab4 <KeyPress+0x2f4>)
 80029c6:	f7ff fb65 	bl	8002094 <indicator_sgd4>
	  HAL_Delay(1000);
 80029ca:	20fa      	movs	r0, #250	; 0xfa
 80029cc:	0080      	lsls	r0, r0, #2
 80029ce:	f7fd fc55 	bl	800027c <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 80029d2:	4a3a      	ldr	r2, [pc, #232]	; (8002abc <KeyPress+0x2fc>)
 80029d4:	6813      	ldr	r3, [r2, #0]
 80029d6:	2101      	movs	r1, #1
 80029d8:	430b      	orrs	r3, r1
 80029da:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 80029dc:	e013      	b.n	8002a06 <KeyPress+0x246>
			  StringIndication[0] = '0';
 80029de:	4b33      	ldr	r3, [pc, #204]	; (8002aac <KeyPress+0x2ec>)
 80029e0:	2230      	movs	r2, #48	; 0x30
 80029e2:	2124      	movs	r1, #36	; 0x24
 80029e4:	545a      	strb	r2, [r3, r1]
			  StringIndication[1] = '0';
 80029e6:	3324      	adds	r3, #36	; 0x24
 80029e8:	705a      	strb	r2, [r3, #1]
			  StringIndication[2] = '0';
 80029ea:	709a      	strb	r2, [r3, #2]
 80029ec:	e01a      	b.n	8002a24 <KeyPress+0x264>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);//   
 80029ee:	4a2f      	ldr	r2, [pc, #188]	; (8002aac <KeyPress+0x2ec>)
 80029f0:	2300      	movs	r3, #0
 80029f2:	3224      	adds	r2, #36	; 0x24
 80029f4:	2100      	movs	r1, #0
 80029f6:	482f      	ldr	r0, [pc, #188]	; (8002ab4 <KeyPress+0x2f4>)
 80029f8:	f7ff fb4c 	bl	8002094 <indicator_sgd4>
 80029fc:	e01d      	b.n	8002a3a <KeyPress+0x27a>
		  if(ShortPressKey_PB2)// 
 80029fe:	4b2a      	ldr	r3, [pc, #168]	; (8002aa8 <KeyPress+0x2e8>)
 8002a00:	799b      	ldrb	r3, [r3, #6]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d124      	bne.n	8002a50 <KeyPress+0x290>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8002a06:	4b28      	ldr	r3, [pc, #160]	; (8002aa8 <KeyPress+0x2e8>)
 8002a08:	7b9b      	ldrb	r3, [r3, #14]
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d826      	bhi.n	8002a5c <KeyPress+0x29c>
		  if(ModeRele)
 8002a0e:	4b26      	ldr	r3, [pc, #152]	; (8002aa8 <KeyPress+0x2e8>)
 8002a10:	785b      	ldrb	r3, [r3, #1]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0e3      	beq.n	80029de <KeyPress+0x21e>
			  StringIndication[0] = '1';
 8002a16:	4b25      	ldr	r3, [pc, #148]	; (8002aac <KeyPress+0x2ec>)
 8002a18:	2231      	movs	r2, #49	; 0x31
 8002a1a:	2124      	movs	r1, #36	; 0x24
 8002a1c:	545a      	strb	r2, [r3, r1]
			  StringIndication[1] = '1';
 8002a1e:	3324      	adds	r3, #36	; 0x24
 8002a20:	705a      	strb	r2, [r3, #1]
			  StringIndication[2] = '1';
 8002a22:	709a      	strb	r2, [r3, #2]
		  if(FlagMogan == 0)
 8002a24:	4b20      	ldr	r3, [pc, #128]	; (8002aa8 <KeyPress+0x2e8>)
 8002a26:	7bdb      	ldrb	r3, [r3, #15]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1e0      	bne.n	80029ee <KeyPress+0x22e>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);//   
 8002a2c:	4a1f      	ldr	r2, [pc, #124]	; (8002aac <KeyPress+0x2ec>)
 8002a2e:	3302      	adds	r3, #2
 8002a30:	3224      	adds	r2, #36	; 0x24
 8002a32:	2100      	movs	r1, #0
 8002a34:	481f      	ldr	r0, [pc, #124]	; (8002ab4 <KeyPress+0x2f4>)
 8002a36:	f7ff fb2d 	bl	8002094 <indicator_sgd4>
		  if(ShortPressKey_PB8)// 
 8002a3a:	4b1b      	ldr	r3, [pc, #108]	; (8002aa8 <KeyPress+0x2e8>)
 8002a3c:	7a1b      	ldrb	r3, [r3, #8]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0dd      	beq.n	80029fe <KeyPress+0x23e>
			  ModeRele = 1;
 8002a42:	4b19      	ldr	r3, [pc, #100]	; (8002aa8 <KeyPress+0x2e8>)
 8002a44:	2201      	movs	r2, #1
 8002a46:	705a      	strb	r2, [r3, #1]
			  ShortPressKey_PB8=0;
 8002a48:	2200      	movs	r2, #0
 8002a4a:	721a      	strb	r2, [r3, #8]
			  TimerCounterTIM15=0;
 8002a4c:	739a      	strb	r2, [r3, #14]
 8002a4e:	e7d6      	b.n	80029fe <KeyPress+0x23e>
			  ModeRele = 0;
 8002a50:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <KeyPress+0x2e8>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	705a      	strb	r2, [r3, #1]
			  ShortPressKey_PB2=0;
 8002a56:	719a      	strb	r2, [r3, #6]
			  TimerCounterTIM15=0;
 8002a58:	739a      	strb	r2, [r3, #14]
 8002a5a:	e7d4      	b.n	8002a06 <KeyPress+0x246>
	  FlagChangeSetting=1;
 8002a5c:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <KeyPress+0x2e8>)
 8002a5e:	2001      	movs	r0, #1
 8002a60:	7358      	strb	r0, [r3, #13]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8002a62:	4916      	ldr	r1, [pc, #88]	; (8002abc <KeyPress+0x2fc>)
 8002a64:	680a      	ldr	r2, [r1, #0]
 8002a66:	4382      	bics	r2, r0
 8002a68:	600a      	str	r2, [r1, #0]
	  LongDoublePressKey_PB2_PB8=0;
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	72da      	strb	r2, [r3, #11]
	  TimerCounterTIM14=0;
 8002a6e:	809a      	strh	r2, [r3, #4]
 8002a70:	e6cd      	b.n	800280e <KeyPress+0x4e>
	  TimerCounterTIM15=0;
 8002a72:	4b0d      	ldr	r3, [pc, #52]	; (8002aa8 <KeyPress+0x2e8>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	739a      	strb	r2, [r3, #14]
	  indicator_sgd4(SPI1, 0x00, "RE3", 0b010);//   
 8002a78:	2302      	movs	r3, #2
 8002a7a:	4a11      	ldr	r2, [pc, #68]	; (8002ac0 <KeyPress+0x300>)
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	480d      	ldr	r0, [pc, #52]	; (8002ab4 <KeyPress+0x2f4>)
 8002a80:	f7ff fb08 	bl	8002094 <indicator_sgd4>
	  HAL_Delay(1000);
 8002a84:	20fa      	movs	r0, #250	; 0xfa
 8002a86:	0080      	lsls	r0, r0, #2
 8002a88:	f7fd fbf8 	bl	800027c <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8002a8c:	4a0b      	ldr	r2, [pc, #44]	; (8002abc <KeyPress+0x2fc>)
 8002a8e:	6813      	ldr	r3, [r2, #0]
 8002a90:	2101      	movs	r1, #1
 8002a92:	430b      	orrs	r3, r1
 8002a94:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8002a96:	e019      	b.n	8002acc <KeyPress+0x30c>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);//   
 8002a98:	4a04      	ldr	r2, [pc, #16]	; (8002aac <KeyPress+0x2ec>)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	3224      	adds	r2, #36	; 0x24
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4804      	ldr	r0, [pc, #16]	; (8002ab4 <KeyPress+0x2f4>)
 8002aa2:	f7ff faf7 	bl	8002094 <indicator_sgd4>
 8002aa6:	e026      	b.n	8002af6 <KeyPress+0x336>
 8002aa8:	20000138 	.word	0x20000138
 8002aac:	2000000c 	.word	0x2000000c
 8002ab0:	08005444 	.word	0x08005444
 8002ab4:	40013000 	.word	0x40013000
 8002ab8:	08005448 	.word	0x08005448
 8002abc:	40014000 	.word	0x40014000
 8002ac0:	0800544c 	.word	0x0800544c
		  if(ShortPressKey_PB2)// 
 8002ac4:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <KeyPress+0x38c>)
 8002ac6:	799b      	ldrb	r3, [r3, #6]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d126      	bne.n	8002b1a <KeyPress+0x35a>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8002acc:	4b1f      	ldr	r3, [pc, #124]	; (8002b4c <KeyPress+0x38c>)
 8002ace:	7b9b      	ldrb	r3, [r3, #14]
 8002ad0:	2b06      	cmp	r3, #6
 8002ad2:	d82f      	bhi.n	8002b34 <KeyPress+0x374>
		  sprintf(StringIndication, "%d",  Resistor120);
 8002ad4:	4c1d      	ldr	r4, [pc, #116]	; (8002b4c <KeyPress+0x38c>)
 8002ad6:	78a2      	ldrb	r2, [r4, #2]
 8002ad8:	481d      	ldr	r0, [pc, #116]	; (8002b50 <KeyPress+0x390>)
 8002ada:	491e      	ldr	r1, [pc, #120]	; (8002b54 <KeyPress+0x394>)
 8002adc:	3024      	adds	r0, #36	; 0x24
 8002ade:	f001 fbab 	bl	8004238 <siprintf>
		  if(FlagMogan == 0)
 8002ae2:	7be3      	ldrb	r3, [r4, #15]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1d7      	bne.n	8002a98 <KeyPress+0x2d8>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);//   
 8002ae8:	4a19      	ldr	r2, [pc, #100]	; (8002b50 <KeyPress+0x390>)
 8002aea:	3302      	adds	r3, #2
 8002aec:	3224      	adds	r2, #36	; 0x24
 8002aee:	2100      	movs	r1, #0
 8002af0:	4819      	ldr	r0, [pc, #100]	; (8002b58 <KeyPress+0x398>)
 8002af2:	f7ff facf 	bl	8002094 <indicator_sgd4>
		  if(ShortPressKey_PB8)// 
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <KeyPress+0x38c>)
 8002af8:	7a1b      	ldrb	r3, [r3, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0e2      	beq.n	8002ac4 <KeyPress+0x304>
			  Resistor120 = 120;
 8002afe:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <KeyPress+0x38c>)
 8002b00:	2278      	movs	r2, #120	; 0x78
 8002b02:	709a      	strb	r2, [r3, #2]
			  GPIOA->BSRR |= GPIO_BSRR_BS_12;
 8002b04:	2190      	movs	r1, #144	; 0x90
 8002b06:	05c9      	lsls	r1, r1, #23
 8002b08:	6988      	ldr	r0, [r1, #24]
 8002b0a:	2280      	movs	r2, #128	; 0x80
 8002b0c:	0152      	lsls	r2, r2, #5
 8002b0e:	4302      	orrs	r2, r0
 8002b10:	618a      	str	r2, [r1, #24]
			  ShortPressKey_PB8=0;
 8002b12:	2200      	movs	r2, #0
 8002b14:	721a      	strb	r2, [r3, #8]
			  TimerCounterTIM15=0;
 8002b16:	739a      	strb	r2, [r3, #14]
 8002b18:	e7d4      	b.n	8002ac4 <KeyPress+0x304>
			  Resistor120 = 0;
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <KeyPress+0x38c>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	709a      	strb	r2, [r3, #2]
			  GPIOA->BSRR |= GPIO_BSRR_BR_12;
 8002b20:	2090      	movs	r0, #144	; 0x90
 8002b22:	05c0      	lsls	r0, r0, #23
 8002b24:	6984      	ldr	r4, [r0, #24]
 8002b26:	2180      	movs	r1, #128	; 0x80
 8002b28:	0549      	lsls	r1, r1, #21
 8002b2a:	4321      	orrs	r1, r4
 8002b2c:	6181      	str	r1, [r0, #24]
			  ShortPressKey_PB2=0;
 8002b2e:	719a      	strb	r2, [r3, #6]
			  TimerCounterTIM15=0;
 8002b30:	739a      	strb	r2, [r3, #14]
 8002b32:	e7cb      	b.n	8002acc <KeyPress+0x30c>
	  FlagChangeSetting=1;
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <KeyPress+0x38c>)
 8002b36:	2001      	movs	r0, #1
 8002b38:	7358      	strb	r0, [r3, #13]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8002b3a:	4908      	ldr	r1, [pc, #32]	; (8002b5c <KeyPress+0x39c>)
 8002b3c:	680a      	ldr	r2, [r1, #0]
 8002b3e:	4382      	bics	r2, r0
 8002b40:	600a      	str	r2, [r1, #0]
	  LongLongDoublePressKey_PB2_PB8=0;
 8002b42:	2200      	movs	r2, #0
 8002b44:	731a      	strb	r2, [r3, #12]
	  TimerCounterTIM14=0;
 8002b46:	809a      	strh	r2, [r3, #4]
}
 8002b48:	e666      	b.n	8002818 <KeyPress+0x58>
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	20000138 	.word	0x20000138
 8002b50:	2000000c 	.word	0x2000000c
 8002b54:	08005444 	.word	0x08005444
 8002b58:	40013000 	.word	0x40013000
 8002b5c:	40014000 	.word	0x40014000

08002b60 <_Error_Handler>:

void _Error_Handler(char * file, int line)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8002b60:	e7fe      	b.n	8002b60 <_Error_Handler>
	...

08002b64 <MX_USART1_UART_Init>:
{
 8002b64:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8002b66:	480c      	ldr	r0, [pc, #48]	; (8002b98 <MX_USART1_UART_Init+0x34>)
 8002b68:	4b0c      	ldr	r3, [pc, #48]	; (8002b9c <MX_USART1_UART_Init+0x38>)
 8002b6a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8002b6c:	2396      	movs	r3, #150	; 0x96
 8002b6e:	019b      	lsls	r3, r3, #6
 8002b70:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b72:	2300      	movs	r3, #0
 8002b74:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b76:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b78:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b7a:	220c      	movs	r2, #12
 8002b7c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b7e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b80:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b82:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b84:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b86:	f7ff f8cd 	bl	8001d24 <HAL_UART_Init>
 8002b8a:	2800      	cmp	r0, #0
 8002b8c:	d100      	bne.n	8002b90 <MX_USART1_UART_Init+0x2c>
}
 8002b8e:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8002b90:	4903      	ldr	r1, [pc, #12]	; (8002ba0 <MX_USART1_UART_Init+0x3c>)
 8002b92:	4804      	ldr	r0, [pc, #16]	; (8002ba4 <MX_USART1_UART_Init+0x40>)
 8002b94:	f7ff ffe4 	bl	8002b60 <_Error_Handler>
 8002b98:	200001c0 	.word	0x200001c0
 8002b9c:	40013800 	.word	0x40013800
 8002ba0:	00000212 	.word	0x00000212
 8002ba4:	08005450 	.word	0x08005450

08002ba8 <MX_USART2_UART_Init>:
{
 8002ba8:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8002baa:	480c      	ldr	r0, [pc, #48]	; (8002bdc <MX_USART2_UART_Init+0x34>)
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <MX_USART2_UART_Init+0x38>)
 8002bae:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = BaudRateModBusRTU;
 8002bb0:	2396      	movs	r3, #150	; 0x96
 8002bb2:	019b      	lsls	r3, r3, #6
 8002bb4:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bba:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bbc:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bbe:	220c      	movs	r2, #12
 8002bc0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bc2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bc4:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bc6:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bc8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bca:	f7ff f8ab 	bl	8001d24 <HAL_UART_Init>
 8002bce:	2800      	cmp	r0, #0
 8002bd0:	d100      	bne.n	8002bd4 <MX_USART2_UART_Init+0x2c>
}
 8002bd2:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8002bd4:	4903      	ldr	r1, [pc, #12]	; (8002be4 <MX_USART2_UART_Init+0x3c>)
 8002bd6:	4804      	ldr	r0, [pc, #16]	; (8002be8 <MX_USART2_UART_Init+0x40>)
 8002bd8:	f7ff ffc2 	bl	8002b60 <_Error_Handler>
 8002bdc:	200002ac 	.word	0x200002ac
 8002be0:	40004400 	.word	0x40004400
 8002be4:	00000227 	.word	0x00000227
 8002be8:	08005450 	.word	0x08005450

08002bec <MX_TIM16_Init>:
{
 8002bec:	b510      	push	{r4, lr}
  htim16.Instance = TIM16;
 8002bee:	480b      	ldr	r0, [pc, #44]	; (8002c1c <MX_TIM16_Init+0x30>)
 8002bf0:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <MX_TIM16_Init+0x34>)
 8002bf2:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 47;
 8002bf4:	232f      	movs	r3, #47	; 0x2f
 8002bf6:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 50;
 8002bfc:	2232      	movs	r2, #50	; 0x32
 8002bfe:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c00:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8002c02:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c04:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002c06:	f7fe fa73 	bl	80010f0 <HAL_TIM_Base_Init>
 8002c0a:	2800      	cmp	r0, #0
 8002c0c:	d100      	bne.n	8002c10 <MX_TIM16_Init+0x24>
}
 8002c0e:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8002c10:	21fe      	movs	r1, #254	; 0xfe
 8002c12:	31ff      	adds	r1, #255	; 0xff
 8002c14:	4803      	ldr	r0, [pc, #12]	; (8002c24 <MX_TIM16_Init+0x38>)
 8002c16:	f7ff ffa3 	bl	8002b60 <_Error_Handler>
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	20000334 	.word	0x20000334
 8002c20:	40014400 	.word	0x40014400
 8002c24:	08005450 	.word	0x08005450

08002c28 <SystemClock_Config>:
{
 8002c28:	b500      	push	{lr}
 8002c2a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c30:	2201      	movs	r2, #1
 8002c32:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002c34:	320f      	adds	r2, #15
 8002c36:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c38:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002c3e:	22a0      	movs	r2, #160	; 0xa0
 8002c40:	0392      	lsls	r2, r2, #14
 8002c42:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002c44:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c46:	a808      	add	r0, sp, #32
 8002c48:	f7fd fca4 	bl	8000594 <HAL_RCC_OscConfig>
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	d128      	bne.n	8002ca2 <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c50:	2307      	movs	r3, #7
 8002c52:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c54:	3b05      	subs	r3, #5
 8002c56:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c5c:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002c5e:	2101      	movs	r1, #1
 8002c60:	a804      	add	r0, sp, #16
 8002c62:	f7fd ff0d 	bl	8000a80 <HAL_RCC_ClockConfig>
 8002c66:	2800      	cmp	r0, #0
 8002c68:	d120      	bne.n	8002cac <SystemClock_Config+0x84>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c72:	4668      	mov	r0, sp
 8002c74:	f7fd ffd0 	bl	8000c18 <HAL_RCCEx_PeriphCLKConfig>
 8002c78:	2800      	cmp	r0, #0
 8002c7a:	d11c      	bne.n	8002cb6 <SystemClock_Config+0x8e>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002c7c:	f7fd ff9a 	bl	8000bb4 <HAL_RCC_GetHCLKFreq>
 8002c80:	21fa      	movs	r1, #250	; 0xfa
 8002c82:	0089      	lsls	r1, r1, #2
 8002c84:	f7fd fa4a 	bl	800011c <__udivsi3>
 8002c88:	f7fd fb46 	bl	8000318 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002c8c:	2004      	movs	r0, #4
 8002c8e:	f7fd fb5f 	bl	8000350 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002c92:	2001      	movs	r0, #1
 8002c94:	2200      	movs	r2, #0
 8002c96:	2100      	movs	r1, #0
 8002c98:	4240      	negs	r0, r0
 8002c9a:	f7fd fb01 	bl	80002a0 <HAL_NVIC_SetPriority>
}
 8002c9e:	b015      	add	sp, #84	; 0x54
 8002ca0:	bd00      	pop	{pc}
    _Error_Handler(__FILE__, __LINE__);
 8002ca2:	21d2      	movs	r1, #210	; 0xd2
 8002ca4:	0049      	lsls	r1, r1, #1
 8002ca6:	4806      	ldr	r0, [pc, #24]	; (8002cc0 <SystemClock_Config+0x98>)
 8002ca8:	f7ff ff5a 	bl	8002b60 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002cac:	21b2      	movs	r1, #178	; 0xb2
 8002cae:	31ff      	adds	r1, #255	; 0xff
 8002cb0:	4803      	ldr	r0, [pc, #12]	; (8002cc0 <SystemClock_Config+0x98>)
 8002cb2:	f7ff ff55 	bl	8002b60 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002cb6:	21dc      	movs	r1, #220	; 0xdc
 8002cb8:	0049      	lsls	r1, r1, #1
 8002cba:	4801      	ldr	r0, [pc, #4]	; (8002cc0 <SystemClock_Config+0x98>)
 8002cbc:	f7ff ff50 	bl	8002b60 <_Error_Handler>
 8002cc0:	08005450 	.word	0x08005450

08002cc4 <main>:
{
 8002cc4:	b510      	push	{r4, lr}
  HAL_Init();
 8002cc6:	f7fd fab7 	bl	8000238 <HAL_Init>
  SystemClock_Config();
 8002cca:	f7ff ffad 	bl	8002c28 <SystemClock_Config>
  MX_GPIO_Init();
 8002cce:	f7ff fb2d 	bl	800232c <MX_GPIO_Init>
  MX_SPI1_Init();
 8002cd2:	f7ff fac1 	bl	8002258 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002cd6:	f7ff ff45 	bl	8002b64 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002cda:	f7ff ff65 	bl	8002ba8 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8002cde:	f7ff ff85 	bl	8002bec <MX_TIM16_Init>
  InitTIM14();
 8002ce2:	f7ff f999 	bl	8002018 <InitTIM14>
  InitTIM15();
 8002ce6:	f7ff f9b5 	bl	8002054 <InitTIM15>
  ADC_Init();
 8002cea:	f7ff f8ef 	bl	8001ecc <ADC_Init>
  Setting_Init();
 8002cee:	f7ff fbb9 	bl	8002464 <Setting_Init>
  MT_PORT_SetTimerModule(&htim16);
 8002cf2:	481b      	ldr	r0, [pc, #108]	; (8002d60 <main+0x9c>)
 8002cf4:	f000 fc9a 	bl	800362c <MT_PORT_SetTimerModule>
  MT_PORT_SetUartModule(&huart2);
 8002cf8:	481a      	ldr	r0, [pc, #104]	; (8002d64 <main+0xa0>)
 8002cfa:	f000 fc9d 	bl	8003638 <MT_PORT_SetUartModule>
 8002cfe:	e019      	b.n	8002d34 <main+0x70>
	  KeyPress(); //  
 8002d00:	f7ff fd5e 	bl	80027c0 <KeyPress>
	  ADC_qqq = 330 * ADC_Read() / 4096;
 8002d04:	f7ff f90c 	bl	8001f20 <ADC_Read>
 8002d08:	0003      	movs	r3, r0
 8002d0a:	0080      	lsls	r0, r0, #2
 8002d0c:	18c0      	adds	r0, r0, r3
 8002d0e:	0143      	lsls	r3, r0, #5
 8002d10:	18c0      	adds	r0, r0, r3
 8002d12:	0040      	lsls	r0, r0, #1
 8002d14:	17c3      	asrs	r3, r0, #31
 8002d16:	051b      	lsls	r3, r3, #20
 8002d18:	0d1b      	lsrs	r3, r3, #20
 8002d1a:	181b      	adds	r3, r3, r0
 8002d1c:	131b      	asrs	r3, r3, #12
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4a11      	ldr	r2, [pc, #68]	; (8002d68 <main+0xa4>)
 8002d22:	8213      	strh	r3, [r2, #16]
	  usRegAnalog[0] = ADC_qqq;
 8002d24:	4911      	ldr	r1, [pc, #68]	; (8002d6c <main+0xa8>)
 8002d26:	810b      	strh	r3, [r1, #8]
	  FlagMogan=0;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	73d3      	strb	r3, [r2, #15]
	  eMBPoll();
 8002d2c:	f000 fbf6 	bl	800351c <eMBPoll>
	  IWDG_Reset(); //  
 8002d30:	f7ff fbae 	bl	8002490 <IWDG_Reset>
	  if(FlagChangeSetting)
 8002d34:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <main+0xa4>)
 8002d36:	7b5b      	ldrb	r3, [r3, #13]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0e1      	beq.n	8002d00 <main+0x3c>
		  DataSettingMemory[0] = GlobalAdres;
 8002d3c:	490b      	ldr	r1, [pc, #44]	; (8002d6c <main+0xa8>)
 8002d3e:	790b      	ldrb	r3, [r1, #4]
 8002d40:	700b      	strb	r3, [r1, #0]
		  DataSettingMemory[1] = Sensitivity;
 8002d42:	4c09      	ldr	r4, [pc, #36]	; (8002d68 <main+0xa4>)
 8002d44:	7823      	ldrb	r3, [r4, #0]
 8002d46:	704b      	strb	r3, [r1, #1]
		  DataSettingMemory[2] = ModeRele;
 8002d48:	7863      	ldrb	r3, [r4, #1]
 8002d4a:	708b      	strb	r3, [r1, #2]
		  DataSettingMemory[3] = Resistor120;
 8002d4c:	78a3      	ldrb	r3, [r4, #2]
 8002d4e:	70cb      	strb	r3, [r1, #3]
		  WriteToFleshMemory(0xFC00, DataSettingMemory, 4);
 8002d50:	20fc      	movs	r0, #252	; 0xfc
 8002d52:	2204      	movs	r2, #4
 8002d54:	0200      	lsls	r0, r0, #8
 8002d56:	f7ff f90b 	bl	8001f70 <WriteToFleshMemory>
		  FlagChangeSetting=0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	7363      	strb	r3, [r4, #13]
 8002d5e:	e7cf      	b.n	8002d00 <main+0x3c>
 8002d60:	20000334 	.word	0x20000334
 8002d64:	200002ac 	.word	0x200002ac
 8002d68:	20000138 	.word	0x20000138
 8002d6c:	2000000c 	.word	0x2000000c

08002d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d70:	b500      	push	{lr}
 8002d72:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d74:	4a12      	ldr	r2, [pc, #72]	; (8002dc0 <HAL_MspInit+0x50>)
 8002d76:	6991      	ldr	r1, [r2, #24]
 8002d78:	2301      	movs	r3, #1
 8002d7a:	4319      	orrs	r1, r3
 8002d7c:	6191      	str	r1, [r2, #24]
 8002d7e:	6992      	ldr	r2, [r2, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	9301      	str	r3, [sp, #4]
 8002d84:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002d86:	2005      	movs	r0, #5
 8002d88:	2200      	movs	r2, #0
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	4240      	negs	r0, r0
 8002d8e:	f7fd fa87 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002d92:	2002      	movs	r0, #2
 8002d94:	2200      	movs	r2, #0
 8002d96:	2100      	movs	r1, #0
 8002d98:	4240      	negs	r0, r0
 8002d9a:	f7fd fa81 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d9e:	2001      	movs	r0, #1
 8002da0:	2200      	movs	r2, #0
 8002da2:	2100      	movs	r1, #0
 8002da4:	4240      	negs	r0, r0
 8002da6:	f7fd fa7b 	bl	80002a0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002daa:	2200      	movs	r2, #0
 8002dac:	2100      	movs	r1, #0
 8002dae:	2004      	movs	r0, #4
 8002db0:	f7fd fa76 	bl	80002a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002db4:	2004      	movs	r0, #4
 8002db6:	f7fd faa3 	bl	8000300 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dba:	b003      	add	sp, #12
 8002dbc:	bd00      	pop	{pc}
 8002dbe:	46c0      	nop			; (mov r8, r8)
 8002dc0:	40021000 	.word	0x40021000

08002dc4 <HAL_TIM_Base_MspInit>:
//  }
//
//}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002dc4:	b500      	push	{lr}
 8002dc6:	b083      	sub	sp, #12

  if(htim_base->Instance==TIM16)
 8002dc8:	6802      	ldr	r2, [r0, #0]
 8002dca:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <HAL_TIM_Base_MspInit+0x38>)
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d001      	beq.n	8002dd4 <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002dd0:	b003      	add	sp, #12
 8002dd2:	bd00      	pop	{pc}
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002dd4:	4a0a      	ldr	r2, [pc, #40]	; (8002e00 <HAL_TIM_Base_MspInit+0x3c>)
 8002dd6:	6991      	ldr	r1, [r2, #24]
 8002dd8:	2080      	movs	r0, #128	; 0x80
 8002dda:	0280      	lsls	r0, r0, #10
 8002ddc:	4301      	orrs	r1, r0
 8002dde:	6191      	str	r1, [r2, #24]
 8002de0:	6993      	ldr	r3, [r2, #24]
 8002de2:	4003      	ands	r3, r0
 8002de4:	9301      	str	r3, [sp, #4]
 8002de6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2100      	movs	r1, #0
 8002dec:	2015      	movs	r0, #21
 8002dee:	f7fd fa57 	bl	80002a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002df2:	2015      	movs	r0, #21
 8002df4:	f7fd fa84 	bl	8000300 <HAL_NVIC_EnableIRQ>
}
 8002df8:	e7ea      	b.n	8002dd0 <HAL_TIM_Base_MspInit+0xc>
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	40014400 	.word	0x40014400
 8002e00:	40021000 	.word	0x40021000

08002e04 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e04:	b500      	push	{lr}
 8002e06:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002e08:	6803      	ldr	r3, [r0, #0]
 8002e0a:	4a25      	ldr	r2, [pc, #148]	; (8002ea0 <HAL_UART_MspInit+0x9c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d004      	beq.n	8002e1a <HAL_UART_MspInit+0x16>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8002e10:	4a24      	ldr	r2, [pc, #144]	; (8002ea4 <HAL_UART_MspInit+0xa0>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d022      	beq.n	8002e5c <HAL_UART_MspInit+0x58>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e16:	b009      	add	sp, #36	; 0x24
 8002e18:	bd00      	pop	{pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e1a:	4a23      	ldr	r2, [pc, #140]	; (8002ea8 <HAL_UART_MspInit+0xa4>)
 8002e1c:	6991      	ldr	r1, [r2, #24]
 8002e1e:	2080      	movs	r0, #128	; 0x80
 8002e20:	01c0      	lsls	r0, r0, #7
 8002e22:	4301      	orrs	r1, r0
 8002e24:	6191      	str	r1, [r2, #24]
 8002e26:	6993      	ldr	r3, [r2, #24]
 8002e28:	4003      	ands	r3, r0
 8002e2a:	9301      	str	r3, [sp, #4]
 8002e2c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e2e:	23c0      	movs	r3, #192	; 0xc0
 8002e30:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e32:	3bbe      	subs	r3, #190	; 0xbe
 8002e34:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e36:	3b01      	subs	r3, #1
 8002e38:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3a:	3302      	adds	r3, #2
 8002e3c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e42:	a903      	add	r1, sp, #12
 8002e44:	4819      	ldr	r0, [pc, #100]	; (8002eac <HAL_UART_MspInit+0xa8>)
 8002e46:	f7fd fadf 	bl	8000408 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	201b      	movs	r0, #27
 8002e50:	f7fd fa26 	bl	80002a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e54:	201b      	movs	r0, #27
 8002e56:	f7fd fa53 	bl	8000300 <HAL_NVIC_EnableIRQ>
 8002e5a:	e7dc      	b.n	8002e16 <HAL_UART_MspInit+0x12>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e5c:	4a12      	ldr	r2, [pc, #72]	; (8002ea8 <HAL_UART_MspInit+0xa4>)
 8002e5e:	69d1      	ldr	r1, [r2, #28]
 8002e60:	2080      	movs	r0, #128	; 0x80
 8002e62:	0280      	lsls	r0, r0, #10
 8002e64:	4301      	orrs	r1, r0
 8002e66:	61d1      	str	r1, [r2, #28]
 8002e68:	69d3      	ldr	r3, [r2, #28]
 8002e6a:	4003      	ands	r3, r0
 8002e6c:	9302      	str	r3, [sp, #8]
 8002e6e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e70:	230c      	movs	r3, #12
 8002e72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e74:	3b0a      	subs	r3, #10
 8002e76:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002e80:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e82:	2090      	movs	r0, #144	; 0x90
 8002e84:	a903      	add	r1, sp, #12
 8002e86:	05c0      	lsls	r0, r0, #23
 8002e88:	f7fd fabe 	bl	8000408 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2100      	movs	r1, #0
 8002e90:	201c      	movs	r0, #28
 8002e92:	f7fd fa05 	bl	80002a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e96:	201c      	movs	r0, #28
 8002e98:	f7fd fa32 	bl	8000300 <HAL_NVIC_EnableIRQ>
}
 8002e9c:	e7bb      	b.n	8002e16 <HAL_UART_MspInit+0x12>
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	40013800 	.word	0x40013800
 8002ea4:	40004400 	.word	0x40004400
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	48000400 	.word	0x48000400

08002eb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb0:	b500      	push	{lr}
 8002eb2:	b087      	sub	sp, #28
 8002eb4:	0001      	movs	r1, r0
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0); 
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2011      	movs	r0, #17
 8002eba:	f7fd f9f1 	bl	80002a0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn); 
 8002ebe:	2011      	movs	r0, #17
 8002ec0:	f7fd fa1e 	bl	8000300 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ec4:	4a13      	ldr	r2, [pc, #76]	; (8002f14 <HAL_InitTick+0x64>)
 8002ec6:	69d1      	ldr	r1, [r2, #28]
 8002ec8:	2310      	movs	r3, #16
 8002eca:	4319      	orrs	r1, r3
 8002ecc:	61d1      	str	r1, [r2, #28]
 8002ece:	69d2      	ldr	r2, [r2, #28]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	9b00      	ldr	r3, [sp, #0]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ed6:	a901      	add	r1, sp, #4
 8002ed8:	a802      	add	r0, sp, #8
 8002eda:	f7fd fe81 	bl	8000be0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ede:	f7fd fe6f 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002ee2:	490d      	ldr	r1, [pc, #52]	; (8002f18 <HAL_InitTick+0x68>)
 8002ee4:	f7fd f91a 	bl	800011c <__udivsi3>
 8002ee8:	1e43      	subs	r3, r0, #1
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002eea:	480c      	ldr	r0, [pc, #48]	; (8002f1c <HAL_InitTick+0x6c>)
 8002eec:	4a0c      	ldr	r2, [pc, #48]	; (8002f20 <HAL_InitTick+0x70>)
 8002eee:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8002ef0:	4a0c      	ldr	r2, [pc, #48]	; (8002f24 <HAL_InitTick+0x74>)
 8002ef2:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002ef4:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002efa:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002efc:	f7fe f8f8 	bl	80010f0 <HAL_TIM_Base_Init>
 8002f00:	2800      	cmp	r0, #0
 8002f02:	d002      	beq.n	8002f0a <HAL_InitTick+0x5a>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002f04:	2001      	movs	r0, #1
}
 8002f06:	b007      	add	sp, #28
 8002f08:	bd00      	pop	{pc}
    return HAL_TIM_Base_Start_IT(&htim6);
 8002f0a:	4804      	ldr	r0, [pc, #16]	; (8002f1c <HAL_InitTick+0x6c>)
 8002f0c:	f7fd ffb0 	bl	8000e70 <HAL_TIM_Base_Start_IT>
 8002f10:	e7f9      	b.n	8002f06 <HAL_InitTick+0x56>
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	40021000 	.word	0x40021000
 8002f18:	000f4240 	.word	0x000f4240
 8002f1c:	2000037c 	.word	0x2000037c
 8002f20:	40001000 	.word	0x40001000
 8002f24:	000003e7 	.word	0x000003e7

08002f28 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f28:	4770      	bx	lr

08002f2a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f2a:	e7fe      	b.n	8002f2a <HardFault_Handler>

08002f2c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f2c:	4770      	bx	lr

08002f2e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f2e:	4770      	bx	lr

08002f30 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002f30:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_SYSTICK_IRQHandler();
 8002f32:	f7fd fa1e 	bl	8000372 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f36:	bd10      	pop	{r4, pc}

08002f38 <RCC_IRQHandler>:

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002f38:	4770      	bx	lr
	...

08002f3c <TIM6_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt.
*/
void TIM6_IRQHandler(void)
{
 8002f3c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f3e:	4802      	ldr	r0, [pc, #8]	; (8002f48 <TIM6_IRQHandler+0xc>)
 8002f40:	f7fd ffe8 	bl	8000f14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002f44:	bd10      	pop	{r4, pc}
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	2000037c 	.word	0x2000037c

08002f4c <TIM14_IRQHandler>:

void TIM14_IRQHandler(void)
{
	if (READ_BIT(TIM14->SR, TIM_SR_UIF))
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <TIM14_IRQHandler+0x1c>)
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	07db      	lsls	r3, r3, #31
 8002f52:	d504      	bpl.n	8002f5e <TIM14_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM14->SR, TIM_SR_UIF);  //  
 8002f54:	4a04      	ldr	r2, [pc, #16]	; (8002f68 <TIM14_IRQHandler+0x1c>)
 8002f56:	6913      	ldr	r3, [r2, #16]
 8002f58:	2101      	movs	r1, #1
 8002f5a:	438b      	bics	r3, r1
 8002f5c:	6113      	str	r3, [r2, #16]
	}
//	CallbackTIM14();
	TimerCounterTIM14++;
 8002f5e:	4a03      	ldr	r2, [pc, #12]	; (8002f6c <TIM14_IRQHandler+0x20>)
 8002f60:	8813      	ldrh	r3, [r2, #0]
 8002f62:	3301      	adds	r3, #1
 8002f64:	8013      	strh	r3, [r2, #0]

}
 8002f66:	4770      	bx	lr
 8002f68:	40002000 	.word	0x40002000
 8002f6c:	2000013c 	.word	0x2000013c

08002f70 <TIM16_IRQHandler>:

void TIM16_IRQHandler(void)
{
 8002f70:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002f72:	4802      	ldr	r0, [pc, #8]	; (8002f7c <TIM16_IRQHandler+0xc>)
 8002f74:	f7fd ffce 	bl	8000f14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002f78:	bd10      	pop	{r4, pc}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	20000334 	.word	0x20000334

08002f80 <TIM17_IRQHandler>:

void TIM17_IRQHandler(void)
{
	if (READ_BIT(TIM17->SR, TIM_SR_UIF))
 8002f80:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <TIM17_IRQHandler+0x20>)
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	07db      	lsls	r3, r3, #31
 8002f86:	d504      	bpl.n	8002f92 <TIM17_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM17->SR, TIM_SR_UIF);  //  
 8002f88:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <TIM17_IRQHandler+0x20>)
 8002f8a:	6913      	ldr	r3, [r2, #16]
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	438b      	bics	r3, r1
 8002f90:	6113      	str	r3, [r2, #16]
	}
    // PB9 = 0
    GPIOB->ODR &= ~GPIO_ODR_9;
 8002f92:	4a04      	ldr	r2, [pc, #16]	; (8002fa4 <TIM17_IRQHandler+0x24>)
 8002f94:	6953      	ldr	r3, [r2, #20]
 8002f96:	4904      	ldr	r1, [pc, #16]	; (8002fa8 <TIM17_IRQHandler+0x28>)
 8002f98:	400b      	ands	r3, r1
 8002f9a:	6153      	str	r3, [r2, #20]
}
 8002f9c:	4770      	bx	lr
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	40014800 	.word	0x40014800
 8002fa4:	48000400 	.word	0x48000400
 8002fa8:	fffffdff 	.word	0xfffffdff

08002fac <TIM15_IRQHandler>:

void TIM15_IRQHandler(void)
{
	if (READ_BIT(TIM15->SR, TIM_SR_UIF))
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <TIM15_IRQHandler+0x34>)
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	07db      	lsls	r3, r3, #31
 8002fb2:	d504      	bpl.n	8002fbe <TIM15_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM15->SR, TIM_SR_UIF);  //  
 8002fb4:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <TIM15_IRQHandler+0x34>)
 8002fb6:	6913      	ldr	r3, [r2, #16]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	438b      	bics	r3, r1
 8002fbc:	6113      	str	r3, [r2, #16]
	}
	TimerCounterTIM15++;
 8002fbe:	4a09      	ldr	r2, [pc, #36]	; (8002fe4 <TIM15_IRQHandler+0x38>)
 8002fc0:	7813      	ldrb	r3, [r2, #0]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	7013      	strb	r3, [r2, #0]
	if(FlagMogan == 0)
 8002fc6:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <TIM15_IRQHandler+0x3c>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d103      	bne.n	8002fd6 <TIM15_IRQHandler+0x2a>
	{
		FlagMogan=1;
 8002fce:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <TIM15_IRQHandler+0x3c>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
	else
	{
		FlagMogan=0;
	}

}
 8002fd4:	4770      	bx	lr
		FlagMogan=0;
 8002fd6:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <TIM15_IRQHandler+0x3c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	701a      	strb	r2, [r3, #0]
}
 8002fdc:	e7fa      	b.n	8002fd4 <TIM15_IRQHandler+0x28>
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	40014000 	.word	0x40014000
 8002fe4:	20000146 	.word	0x20000146
 8002fe8:	20000147 	.word	0x20000147

08002fec <SPI1_IRQHandler>:
/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8002fec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002fee:	4802      	ldr	r0, [pc, #8]	; (8002ff8 <SPI1_IRQHandler+0xc>)
 8002ff0:	f7fd fea2 	bl	8000d38 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002ff4:	bd10      	pop	{r4, pc}
 8002ff6:	46c0      	nop			; (mov r8, r8)
 8002ff8:	20000248 	.word	0x20000248

08002ffc <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8002ffc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ffe:	4802      	ldr	r0, [pc, #8]	; (8003008 <USART1_IRQHandler+0xc>)
 8003000:	f7fe fa66 	bl	80014d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003004:	bd10      	pop	{r4, pc}
 8003006:	46c0      	nop			; (mov r8, r8)
 8003008:	200001c0 	.word	0x200001c0

0800300c <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 800300c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800300e:	4802      	ldr	r0, [pc, #8]	; (8003018 <USART2_IRQHandler+0xc>)
 8003010:	f7fe fa5e 	bl	80014d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003014:	bd10      	pop	{r4, pc}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	200002ac 	.word	0x200002ac

0800301c <EXTI2_3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_3_IRQHandler (void) //  PB2
{
 800301c:	b510      	push	{r4, lr}
	if((EXTI->PR & EXTI_PR_PR2) > 0)
 800301e:	4b04      	ldr	r3, [pc, #16]	; (8003030 <EXTI2_3_IRQHandler+0x14>)
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	075b      	lsls	r3, r3, #29
 8003024:	d400      	bmi.n	8003028 <EXTI2_3_IRQHandler+0xc>
	{
		HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
	}
}
 8003026:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
 8003028:	2004      	movs	r0, #4
 800302a:	f7ff fa39 	bl	80024a0 <HAL_GPIO_EXTI_Callback>
}
 800302e:	e7fa      	b.n	8003026 <EXTI2_3_IRQHandler+0xa>
 8003030:	40010400 	.word	0x40010400

08003034 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler (void) //  PB8
{
 8003034:	b510      	push	{r4, lr}
	if((EXTI->PR & EXTI_PR_PR8) > 0)
 8003036:	4b05      	ldr	r3, [pc, #20]	; (800304c <EXTI4_15_IRQHandler+0x18>)
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	05db      	lsls	r3, r3, #23
 800303c:	d400      	bmi.n	8003040 <EXTI4_15_IRQHandler+0xc>
	{
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
	}

}
 800303e:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
 8003040:	2080      	movs	r0, #128	; 0x80
 8003042:	0040      	lsls	r0, r0, #1
 8003044:	f7ff fa2c 	bl	80024a0 <HAL_GPIO_EXTI_Callback>
}
 8003048:	e7f9      	b.n	800303e <EXTI4_15_IRQHandler+0xa>
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	40010400 	.word	0x40010400

08003050 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8003050:	b570      	push	{r4, r5, r6, lr}
 8003052:	0003      	movs	r3, r0
 8003054:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003056:	880a      	ldrh	r2, [r1, #0]
 8003058:	2a05      	cmp	r2, #5
 800305a:	d001      	beq.n	8003060 <eMBFuncReadCoils+0x10>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800305c:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800305e:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8003060:	7842      	ldrb	r2, [r0, #1]
 8003062:	0212      	lsls	r2, r2, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8003064:	7881      	ldrb	r1, [r0, #2]
 8003066:	4311      	orrs	r1, r2
        usRegAddress++;
 8003068:	3101      	adds	r1, #1
 800306a:	b289      	uxth	r1, r1
        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 800306c:	78c2      	ldrb	r2, [r0, #3]
 800306e:	0212      	lsls	r2, r2, #8
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 8003070:	7900      	ldrb	r0, [r0, #4]
 8003072:	4302      	orrs	r2, r0
        if( ( usCoilCount >= 1 ) &&
 8003074:	1e50      	subs	r0, r2, #1
 8003076:	b280      	uxth	r0, r0
 8003078:	4d12      	ldr	r5, [pc, #72]	; (80030c4 <eMBFuncReadCoils+0x74>)
 800307a:	42a8      	cmp	r0, r5
 800307c:	d820      	bhi.n	80030c0 <eMBFuncReadCoils+0x70>
            *usLen = MB_PDU_FUNC_OFF;
 800307e:	2000      	movs	r0, #0
 8003080:	8020      	strh	r0, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 8003082:	3001      	adds	r0, #1
 8003084:	7018      	strb	r0, [r3, #0]
            *usLen += 1;
 8003086:	8820      	ldrh	r0, [r4, #0]
 8003088:	3001      	adds	r0, #1
 800308a:	8020      	strh	r0, [r4, #0]
            if( ( usCoilCount & 0x0007 ) != 0 )
 800308c:	0750      	lsls	r0, r2, #29
 800308e:	d011      	beq.n	80030b4 <eMBFuncReadCoils+0x64>
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 8003090:	08d5      	lsrs	r5, r2, #3
 8003092:	b2ed      	uxtb	r5, r5
 8003094:	3501      	adds	r5, #1
 8003096:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
 8003098:	1c98      	adds	r0, r3, #2
 800309a:	705d      	strb	r5, [r3, #1]
            *usLen += 1;
 800309c:	8823      	ldrh	r3, [r4, #0]
 800309e:	3301      	adds	r3, #1
 80030a0:	8023      	strh	r3, [r4, #0]
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 80030a2:	2300      	movs	r3, #0
 80030a4:	f7ff fb64 	bl	8002770 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80030a8:	2800      	cmp	r0, #0
 80030aa:	d106      	bne.n	80030ba <eMBFuncReadCoils+0x6a>
                *usLen += ucNBytes;;
 80030ac:	8823      	ldrh	r3, [r4, #0]
 80030ae:	195d      	adds	r5, r3, r5
 80030b0:	8025      	strh	r5, [r4, #0]
 80030b2:	e7d4      	b.n	800305e <eMBFuncReadCoils+0xe>
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80030b4:	08d5      	lsrs	r5, r2, #3
 80030b6:	b2ed      	uxtb	r5, r5
 80030b8:	e7ee      	b.n	8003098 <eMBFuncReadCoils+0x48>
                eStatus = prveMBError2Exception( eRegStatus );
 80030ba:	f000 f9a9 	bl	8003410 <prveMBError2Exception>
 80030be:	e7ce      	b.n	800305e <eMBFuncReadCoils+0xe>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80030c0:	2003      	movs	r0, #3
 80030c2:	e7cc      	b.n	800305e <eMBFuncReadCoils+0xe>
 80030c4:	000007ce 	.word	0x000007ce

080030c8 <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 80030c8:	b500      	push	{lr}
 80030ca:	b083      	sub	sp, #12
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80030cc:	880b      	ldrh	r3, [r1, #0]
 80030ce:	2b05      	cmp	r3, #5
 80030d0:	d002      	beq.n	80030d8 <eMBFuncWriteCoil+0x10>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80030d2:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80030d4:	b003      	add	sp, #12
 80030d6:	bd00      	pop	{pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80030d8:	7843      	ldrb	r3, [r0, #1]
 80030da:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80030dc:	7881      	ldrb	r1, [r0, #2]
 80030de:	4319      	orrs	r1, r3
        usRegAddress++;
 80030e0:	3101      	adds	r1, #1
 80030e2:	b289      	uxth	r1, r1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80030e4:	7903      	ldrb	r3, [r0, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d119      	bne.n	800311e <eMBFuncWriteCoil+0x56>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80030ea:	78c2      	ldrb	r2, [r0, #3]
 80030ec:	1e53      	subs	r3, r2, #1
 80030ee:	b2db      	uxtb	r3, r3
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80030f0:	2bfd      	cmp	r3, #253	; 0xfd
 80030f2:	d916      	bls.n	8003122 <eMBFuncWriteCoil+0x5a>
            ucBuf[1] = 0;
 80030f4:	ab01      	add	r3, sp, #4
 80030f6:	2000      	movs	r0, #0
 80030f8:	7058      	strb	r0, [r3, #1]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 80030fa:	2aff      	cmp	r2, #255	; 0xff
 80030fc:	d00c      	beq.n	8003118 <eMBFuncWriteCoil+0x50>
                ucBuf[0] = 0;
 80030fe:	ab01      	add	r3, sp, #4
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8003104:	2301      	movs	r3, #1
 8003106:	2201      	movs	r2, #1
 8003108:	a801      	add	r0, sp, #4
 800310a:	f7ff fb31 	bl	8002770 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 800310e:	2800      	cmp	r0, #0
 8003110:	d0e0      	beq.n	80030d4 <eMBFuncWriteCoil+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 8003112:	f000 f97d 	bl	8003410 <prveMBError2Exception>
 8003116:	e7dd      	b.n	80030d4 <eMBFuncWriteCoil+0xc>
                ucBuf[0] = 1;
 8003118:	3afe      	subs	r2, #254	; 0xfe
 800311a:	701a      	strb	r2, [r3, #0]
 800311c:	e7f2      	b.n	8003104 <eMBFuncWriteCoil+0x3c>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800311e:	2003      	movs	r0, #3
 8003120:	e7d8      	b.n	80030d4 <eMBFuncWriteCoil+0xc>
 8003122:	2003      	movs	r0, #3
 8003124:	e7d6      	b.n	80030d4 <eMBFuncWriteCoil+0xc>

08003126 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8003126:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003128:	000c      	movs	r4, r1
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 800312a:	880b      	ldrh	r3, [r1, #0]
 800312c:	2b05      	cmp	r3, #5
 800312e:	d929      	bls.n	8003184 <eMBFuncWriteMultipleCoils+0x5e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8003130:	7841      	ldrb	r1, [r0, #1]
 8003132:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8003134:	7883      	ldrb	r3, [r0, #2]
 8003136:	430b      	orrs	r3, r1
        usRegAddress++;
 8003138:	3301      	adds	r3, #1
 800313a:	b299      	uxth	r1, r3

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 800313c:	78c2      	ldrb	r2, [r0, #3]
 800313e:	0212      	lsls	r2, r2, #8
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8003140:	7903      	ldrb	r3, [r0, #4]
 8003142:	431a      	orrs	r2, r3

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8003144:	7946      	ldrb	r6, [r0, #5]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8003146:	075b      	lsls	r3, r3, #29
 8003148:	d00d      	beq.n	8003166 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 800314a:	08d3      	lsrs	r3, r2, #3
 800314c:	b2db      	uxtb	r3, r3
 800314e:	3301      	adds	r3, #1
 8003150:	b2db      	uxtb	r3, r3
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) &&
 8003152:	1e55      	subs	r5, r2, #1
 8003154:	b2ad      	uxth	r5, r5
 8003156:	27f6      	movs	r7, #246	; 0xf6
 8003158:	00ff      	lsls	r7, r7, #3
 800315a:	42bd      	cmp	r5, r7
 800315c:	d214      	bcs.n	8003188 <eMBFuncWriteMultipleCoils+0x62>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 800315e:	42b3      	cmp	r3, r6
 8003160:	d004      	beq.n	800316c <eMBFuncWriteMultipleCoils+0x46>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003162:	2003      	movs	r0, #3
 8003164:	e00f      	b.n	8003186 <eMBFuncWriteMultipleCoils+0x60>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8003166:	08d3      	lsrs	r3, r2, #3
 8003168:	b2db      	uxtb	r3, r3
 800316a:	e7f2      	b.n	8003152 <eMBFuncWriteMultipleCoils+0x2c>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 800316c:	3006      	adds	r0, #6
 800316e:	2301      	movs	r3, #1
 8003170:	f7ff fafe 	bl	8002770 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8003174:	2800      	cmp	r0, #0
 8003176:	d102      	bne.n	800317e <eMBFuncWriteMultipleCoils+0x58>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8003178:	2305      	movs	r3, #5
 800317a:	8023      	strh	r3, [r4, #0]
 800317c:	e003      	b.n	8003186 <eMBFuncWriteMultipleCoils+0x60>
                eStatus = prveMBError2Exception( eRegStatus );
 800317e:	f000 f947 	bl	8003410 <prveMBError2Exception>
 8003182:	e000      	b.n	8003186 <eMBFuncWriteMultipleCoils+0x60>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003184:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8003186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003188:	2003      	movs	r0, #3
 800318a:	e7fc      	b.n	8003186 <eMBFuncWriteMultipleCoils+0x60>

0800318c <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 800318c:	b570      	push	{r4, r5, r6, lr}
 800318e:	0003      	movs	r3, r0
 8003190:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003192:	880a      	ldrh	r2, [r1, #0]
 8003194:	2a05      	cmp	r2, #5
 8003196:	d001      	beq.n	800319c <eMBFuncReadDiscreteInputs+0x10>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003198:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800319a:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800319c:	7842      	ldrb	r2, [r0, #1]
 800319e:	0212      	lsls	r2, r2, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80031a0:	7881      	ldrb	r1, [r0, #2]
 80031a2:	4311      	orrs	r1, r2
        usRegAddress++;
 80031a4:	3101      	adds	r1, #1
 80031a6:	b289      	uxth	r1, r1
        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 80031a8:	78c2      	ldrb	r2, [r0, #3]
 80031aa:	0212      	lsls	r2, r2, #8
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 80031ac:	7900      	ldrb	r0, [r0, #4]
 80031ae:	4302      	orrs	r2, r0
        if( ( usDiscreteCnt >= 1 ) &&
 80031b0:	1e50      	subs	r0, r2, #1
 80031b2:	b280      	uxth	r0, r0
 80031b4:	4d12      	ldr	r5, [pc, #72]	; (8003200 <eMBFuncReadDiscreteInputs+0x74>)
 80031b6:	42a8      	cmp	r0, r5
 80031b8:	d81f      	bhi.n	80031fa <eMBFuncReadDiscreteInputs+0x6e>
            *usLen = MB_PDU_FUNC_OFF;
 80031ba:	2000      	movs	r0, #0
 80031bc:	8020      	strh	r0, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 80031be:	3002      	adds	r0, #2
 80031c0:	7018      	strb	r0, [r3, #0]
            *usLen += 1;
 80031c2:	8820      	ldrh	r0, [r4, #0]
 80031c4:	3001      	adds	r0, #1
 80031c6:	8020      	strh	r0, [r4, #0]
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 80031c8:	0750      	lsls	r0, r2, #29
 80031ca:	d010      	beq.n	80031ee <eMBFuncReadDiscreteInputs+0x62>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 80031cc:	08d5      	lsrs	r5, r2, #3
 80031ce:	b2ed      	uxtb	r5, r5
 80031d0:	3501      	adds	r5, #1
 80031d2:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
 80031d4:	1c98      	adds	r0, r3, #2
 80031d6:	705d      	strb	r5, [r3, #1]
            *usLen += 1;
 80031d8:	8823      	ldrh	r3, [r4, #0]
 80031da:	3301      	adds	r3, #1
 80031dc:	8023      	strh	r3, [r4, #0]
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 80031de:	f7ff fac9 	bl	8002774 <eMBRegDiscreteCB>
            if( eRegStatus != MB_ENOERR )
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d106      	bne.n	80031f4 <eMBFuncReadDiscreteInputs+0x68>
                *usLen += ucNBytes;;
 80031e6:	8823      	ldrh	r3, [r4, #0]
 80031e8:	195d      	adds	r5, r3, r5
 80031ea:	8025      	strh	r5, [r4, #0]
 80031ec:	e7d5      	b.n	800319a <eMBFuncReadDiscreteInputs+0xe>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 80031ee:	08d5      	lsrs	r5, r2, #3
 80031f0:	b2ed      	uxtb	r5, r5
 80031f2:	e7ef      	b.n	80031d4 <eMBFuncReadDiscreteInputs+0x48>
                eStatus = prveMBError2Exception( eRegStatus );
 80031f4:	f000 f90c 	bl	8003410 <prveMBError2Exception>
 80031f8:	e7cf      	b.n	800319a <eMBFuncReadDiscreteInputs+0xe>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80031fa:	2003      	movs	r0, #3
 80031fc:	e7cd      	b.n	800319a <eMBFuncReadDiscreteInputs+0xe>
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	000007ce 	.word	0x000007ce

08003204 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003204:	b510      	push	{r4, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8003206:	880b      	ldrh	r3, [r1, #0]
 8003208:	2b05      	cmp	r3, #5
 800320a:	d001      	beq.n	8003210 <eMBFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800320c:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800320e:	bd10      	pop	{r4, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8003210:	7843      	ldrb	r3, [r0, #1]
 8003212:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8003214:	7881      	ldrb	r1, [r0, #2]
 8003216:	4319      	orrs	r1, r3
        usRegAddress++;
 8003218:	3101      	adds	r1, #1
 800321a:	b289      	uxth	r1, r1
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 800321c:	3003      	adds	r0, #3
 800321e:	2301      	movs	r3, #1
 8003220:	2201      	movs	r2, #1
 8003222:	f7ff fa29 	bl	8002678 <eMBRegHoldingCB>
        if( eRegStatus != MB_ENOERR )
 8003226:	2800      	cmp	r0, #0
 8003228:	d0f1      	beq.n	800320e <eMBFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
 800322a:	f000 f8f1 	bl	8003410 <prveMBError2Exception>
 800322e:	e7ee      	b.n	800320e <eMBFuncWriteHoldingRegister+0xa>

08003230 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003230:	b570      	push	{r4, r5, r6, lr}
 8003232:	000c      	movs	r4, r1
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8003234:	880b      	ldrh	r3, [r1, #0]
 8003236:	2b05      	cmp	r3, #5
 8003238:	d920      	bls.n	800327c <eMBFuncWriteMultipleHoldingRegister+0x4c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800323a:	7841      	ldrb	r1, [r0, #1]
 800323c:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 800323e:	7883      	ldrb	r3, [r0, #2]
 8003240:	430b      	orrs	r3, r1
        usRegAddress++;
 8003242:	3301      	adds	r3, #1
 8003244:	b299      	uxth	r1, r3

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8003246:	78c3      	ldrb	r3, [r0, #3]
 8003248:	021b      	lsls	r3, r3, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 800324a:	7902      	ldrb	r2, [r0, #4]
 800324c:	431a      	orrs	r2, r3

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 800324e:	7945      	ldrb	r5, [r0, #5]

        if( ( usRegCount >= 1 ) &&
 8003250:	1e53      	subs	r3, r2, #1
 8003252:	b29b      	uxth	r3, r3
 8003254:	2b77      	cmp	r3, #119	; 0x77
 8003256:	d813      	bhi.n	8003280 <eMBFuncWriteMultipleHoldingRegister+0x50>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8003258:	0053      	lsls	r3, r2, #1
 800325a:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 800325c:	42ab      	cmp	r3, r5
 800325e:	d001      	beq.n	8003264 <eMBFuncWriteMultipleHoldingRegister+0x34>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003260:	2003      	movs	r0, #3
 8003262:	e00c      	b.n	800327e <eMBFuncWriteMultipleHoldingRegister+0x4e>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8003264:	3006      	adds	r0, #6
 8003266:	2301      	movs	r3, #1
 8003268:	f7ff fa06 	bl	8002678 <eMBRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 800326c:	2800      	cmp	r0, #0
 800326e:	d102      	bne.n	8003276 <eMBFuncWriteMultipleHoldingRegister+0x46>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8003270:	2305      	movs	r3, #5
 8003272:	8023      	strh	r3, [r4, #0]
 8003274:	e003      	b.n	800327e <eMBFuncWriteMultipleHoldingRegister+0x4e>
                eStatus = prveMBError2Exception( eRegStatus );
 8003276:	f000 f8cb 	bl	8003410 <prveMBError2Exception>
 800327a:	e000      	b.n	800327e <eMBFuncWriteMultipleHoldingRegister+0x4e>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800327c:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800327e:	bd70      	pop	{r4, r5, r6, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003280:	2003      	movs	r0, #3
 8003282:	e7fc      	b.n	800327e <eMBFuncWriteMultipleHoldingRegister+0x4e>

08003284 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003284:	b570      	push	{r4, r5, r6, lr}
 8003286:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003288:	880b      	ldrh	r3, [r1, #0]
 800328a:	2b05      	cmp	r3, #5
 800328c:	d001      	beq.n	8003292 <eMBFuncReadHoldingRegister+0xe>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800328e:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8003290:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8003292:	7841      	ldrb	r1, [r0, #1]
 8003294:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8003296:	7883      	ldrb	r3, [r0, #2]
 8003298:	430b      	orrs	r3, r1
        usRegAddress++;
 800329a:	3301      	adds	r3, #1
 800329c:	b299      	uxth	r1, r3
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800329e:	7902      	ldrb	r2, [r0, #4]
 80032a0:	0015      	movs	r5, r2
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 80032a2:	1e53      	subs	r3, r2, #1
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	2b7c      	cmp	r3, #124	; 0x7c
 80032a8:	d901      	bls.n	80032ae <eMBFuncReadHoldingRegister+0x2a>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80032aa:	2003      	movs	r0, #3
 80032ac:	e7f0      	b.n	8003290 <eMBFuncReadHoldingRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
 80032ae:	2300      	movs	r3, #0
 80032b0:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 80032b2:	3303      	adds	r3, #3
 80032b4:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 80032b6:	8823      	ldrh	r3, [r4, #0]
 80032b8:	3301      	adds	r3, #1
 80032ba:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 80032bc:	1c86      	adds	r6, r0, #2
 80032be:	0052      	lsls	r2, r2, #1
 80032c0:	7042      	strb	r2, [r0, #1]
            *usLen += 1;
 80032c2:	8823      	ldrh	r3, [r4, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	8023      	strh	r3, [r4, #0]
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 80032c8:	2300      	movs	r3, #0
 80032ca:	002a      	movs	r2, r5
 80032cc:	0030      	movs	r0, r6
 80032ce:	f7ff f9d3 	bl	8002678 <eMBRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 80032d2:	2800      	cmp	r0, #0
 80032d4:	d104      	bne.n	80032e0 <eMBFuncReadHoldingRegister+0x5c>
                *usLen += usRegCount * 2;
 80032d6:	006d      	lsls	r5, r5, #1
 80032d8:	8823      	ldrh	r3, [r4, #0]
 80032da:	195d      	adds	r5, r3, r5
 80032dc:	8025      	strh	r5, [r4, #0]
 80032de:	e7d7      	b.n	8003290 <eMBFuncReadHoldingRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 80032e0:	f000 f896 	bl	8003410 <prveMBError2Exception>
 80032e4:	e7d4      	b.n	8003290 <eMBFuncReadHoldingRegister+0xc>

080032e6 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80032e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032e8:	0004      	movs	r4, r0
 80032ea:	000d      	movs	r5, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80032ec:	880b      	ldrh	r3, [r1, #0]
 80032ee:	2b09      	cmp	r3, #9
 80032f0:	d946      	bls.n	8003380 <eMBFuncReadWriteMultipleHoldingRegister+0x9a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 80032f2:	7843      	ldrb	r3, [r0, #1]
 80032f4:	021b      	lsls	r3, r3, #8
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 80032f6:	7881      	ldrb	r1, [r0, #2]
 80032f8:	4319      	orrs	r1, r3
        usRegReadAddress++;
 80032fa:	3101      	adds	r1, #1
 80032fc:	b28e      	uxth	r6, r1

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 80032fe:	78c7      	ldrb	r7, [r0, #3]
 8003300:	023f      	lsls	r7, r7, #8
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8003302:	7903      	ldrb	r3, [r0, #4]
 8003304:	431f      	orrs	r7, r3

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8003306:	7943      	ldrb	r3, [r0, #5]
 8003308:	021b      	lsls	r3, r3, #8
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 800330a:	7981      	ldrb	r1, [r0, #6]
 800330c:	4319      	orrs	r1, r3
        usRegWriteAddress++;
 800330e:	3101      	adds	r1, #1
 8003310:	b289      	uxth	r1, r1

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8003312:	79c3      	ldrb	r3, [r0, #7]
 8003314:	021b      	lsls	r3, r3, #8
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8003316:	7a02      	ldrb	r2, [r0, #8]
 8003318:	431a      	orrs	r2, r3

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 800331a:	7a40      	ldrb	r0, [r0, #9]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 800331c:	1e7b      	subs	r3, r7, #1
 800331e:	b29b      	uxth	r3, r3
 8003320:	2b7c      	cmp	r3, #124	; 0x7c
 8003322:	d82f      	bhi.n	8003384 <eMBFuncReadWriteMultipleHoldingRegister+0x9e>
 8003324:	2a00      	cmp	r2, #0
 8003326:	d02f      	beq.n	8003388 <eMBFuncReadWriteMultipleHoldingRegister+0xa2>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8003328:	2a79      	cmp	r2, #121	; 0x79
 800332a:	d82f      	bhi.n	800338c <eMBFuncReadWriteMultipleHoldingRegister+0xa6>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 800332c:	0053      	lsls	r3, r2, #1
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800332e:	4283      	cmp	r3, r0
 8003330:	d001      	beq.n	8003336 <eMBFuncReadWriteMultipleHoldingRegister+0x50>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003332:	2003      	movs	r0, #3
 8003334:	e025      	b.n	8003382 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8003336:	2301      	movs	r3, #1
 8003338:	0020      	movs	r0, r4
 800333a:	300a      	adds	r0, #10
 800333c:	f7ff f99c 	bl	8002678 <eMBRegHoldingCB>
            if( eRegStatus == MB_ENOERR )
 8003340:	2800      	cmp	r0, #0
 8003342:	d004      	beq.n	800334e <eMBFuncReadWriteMultipleHoldingRegister+0x68>
            if( eRegStatus != MB_ENOERR )
 8003344:	2800      	cmp	r0, #0
 8003346:	d01c      	beq.n	8003382 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                eStatus = prveMBError2Exception( eRegStatus );
 8003348:	f000 f862 	bl	8003410 <prveMBError2Exception>
 800334c:	e019      	b.n	8003382 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                *usLen = MB_PDU_FUNC_OFF;
 800334e:	2300      	movs	r3, #0
 8003350:	802b      	strh	r3, [r5, #0]
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8003352:	3317      	adds	r3, #23
 8003354:	7023      	strb	r3, [r4, #0]
                *usLen += 1;
 8003356:	882b      	ldrh	r3, [r5, #0]
 8003358:	3301      	adds	r3, #1
 800335a:	802b      	strh	r3, [r5, #0]
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 800335c:	1ca0      	adds	r0, r4, #2
 800335e:	007b      	lsls	r3, r7, #1
 8003360:	7063      	strb	r3, [r4, #1]
                *usLen += 1;
 8003362:	882b      	ldrh	r3, [r5, #0]
 8003364:	3301      	adds	r3, #1
 8003366:	802b      	strh	r3, [r5, #0]
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 8003368:	2300      	movs	r3, #0
 800336a:	003a      	movs	r2, r7
 800336c:	0031      	movs	r1, r6
 800336e:	f7ff f983 	bl	8002678 <eMBRegHoldingCB>
                if( eRegStatus == MB_ENOERR )
 8003372:	2800      	cmp	r0, #0
 8003374:	d1e6      	bne.n	8003344 <eMBFuncReadWriteMultipleHoldingRegister+0x5e>
                    *usLen += 2 * usRegReadCount;
 8003376:	007f      	lsls	r7, r7, #1
 8003378:	882b      	ldrh	r3, [r5, #0]
 800337a:	19df      	adds	r7, r3, r7
 800337c:	802f      	strh	r7, [r5, #0]
 800337e:	e7e1      	b.n	8003344 <eMBFuncReadWriteMultipleHoldingRegister+0x5e>
    eMBException    eStatus = MB_EX_NONE;
 8003380:	2000      	movs	r0, #0
        }
    }
    return eStatus;
}
 8003382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8003384:	2003      	movs	r0, #3
 8003386:	e7fc      	b.n	8003382 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
 8003388:	2003      	movs	r0, #3
 800338a:	e7fa      	b.n	8003382 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
 800338c:	2003      	movs	r0, #3
 800338e:	e7f8      	b.n	8003382 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>

08003390 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8003390:	b570      	push	{r4, r5, r6, lr}
 8003392:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8003394:	880b      	ldrh	r3, [r1, #0]
 8003396:	2b05      	cmp	r3, #5
 8003398:	d001      	beq.n	800339e <eMBFuncReadInputRegister+0xe>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800339a:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800339c:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800339e:	7843      	ldrb	r3, [r0, #1]
 80033a0:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80033a2:	7881      	ldrb	r1, [r0, #2]
 80033a4:	4319      	orrs	r1, r3
        usRegAddress++;
 80033a6:	3101      	adds	r1, #1
 80033a8:	b289      	uxth	r1, r1
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 80033aa:	78c5      	ldrb	r5, [r0, #3]
 80033ac:	022d      	lsls	r5, r5, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 80033ae:	7903      	ldrb	r3, [r0, #4]
 80033b0:	431d      	orrs	r5, r3
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 80033b2:	1e6b      	subs	r3, r5, #1
 80033b4:	b29b      	uxth	r3, r3
        if( ( usRegCount >= 1 )
 80033b6:	2b7b      	cmp	r3, #123	; 0x7b
 80033b8:	d901      	bls.n	80033be <eMBFuncReadInputRegister+0x2e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80033ba:	2003      	movs	r0, #3
 80033bc:	e7ee      	b.n	800339c <eMBFuncReadInputRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
 80033be:	2300      	movs	r3, #0
 80033c0:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 80033c2:	3304      	adds	r3, #4
 80033c4:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 80033c6:	8823      	ldrh	r3, [r4, #0]
 80033c8:	3301      	adds	r3, #1
 80033ca:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 80033cc:	1c86      	adds	r6, r0, #2
 80033ce:	006b      	lsls	r3, r5, #1
 80033d0:	7043      	strb	r3, [r0, #1]
            *usLen += 1;
 80033d2:	8823      	ldrh	r3, [r4, #0]
 80033d4:	3301      	adds	r3, #1
 80033d6:	8023      	strh	r3, [r4, #0]
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 80033d8:	002a      	movs	r2, r5
 80033da:	0030      	movs	r0, r6
 80033dc:	f7ff f916 	bl	800260c <eMBRegInputCB>
            if( eRegStatus != MB_ENOERR )
 80033e0:	2800      	cmp	r0, #0
 80033e2:	d104      	bne.n	80033ee <eMBFuncReadInputRegister+0x5e>
                *usLen += usRegCount * 2;
 80033e4:	006d      	lsls	r5, r5, #1
 80033e6:	8823      	ldrh	r3, [r4, #0]
 80033e8:	195d      	adds	r5, r3, r5
 80033ea:	8025      	strh	r5, [r4, #0]
 80033ec:	e7d6      	b.n	800339c <eMBFuncReadInputRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 80033ee:	f000 f80f 	bl	8003410 <prveMBError2Exception>
 80033f2:	e7d3      	b.n	800339c <eMBFuncReadInputRegister+0xc>

080033f4 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 80033f4:	b570      	push	{r4, r5, r6, lr}
 80033f6:	000d      	movs	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80033f8:	3001      	adds	r0, #1
 80033fa:	4904      	ldr	r1, [pc, #16]	; (800340c <eMBFuncReportSlaveID+0x18>)
 80033fc:	8c0c      	ldrh	r4, [r1, #32]
 80033fe:	0022      	movs	r2, r4
 8003400:	f000 fc26 	bl	8003c50 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8003404:	3401      	adds	r4, #1
 8003406:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 8003408:	2000      	movs	r0, #0
 800340a:	bd70      	pop	{r4, r5, r6, pc}
 800340c:	2000014c 	.word	0x2000014c

08003410 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
 8003410:	2801      	cmp	r0, #1
 8003412:	d005      	beq.n	8003420 <prveMBError2Exception+0x10>
 8003414:	2807      	cmp	r0, #7
 8003416:	d005      	beq.n	8003424 <prveMBError2Exception+0x14>
 8003418:	2800      	cmp	r0, #0
 800341a:	d000      	beq.n	800341e <prveMBError2Exception+0xe>
        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 800341c:	2004      	movs	r0, #4
            break;
    }

    return eStatus;
}
 800341e:	4770      	bx	lr
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8003420:	2002      	movs	r0, #2
 8003422:	e7fc      	b.n	800341e <prveMBError2Exception+0xe>
            eStatus = MB_EX_SLAVE_BUSY;
 8003424:	2006      	movs	r0, #6
 8003426:	e7fa      	b.n	800341e <prveMBError2Exception+0xe>

08003428 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8003428:	b570      	push	{r4, r5, r6, lr}
 800342a:	0005      	movs	r5, r0
 800342c:	0008      	movs	r0, r1
 800342e:	0011      	movs	r1, r2
 8003430:	001a      	movs	r2, r3
 8003432:	ac04      	add	r4, sp, #16
 8003434:	7823      	ldrb	r3, [r4, #0]
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8003436:	1e44      	subs	r4, r0, #1
 8003438:	b2e4      	uxtb	r4, r4
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 800343a:	2cf6      	cmp	r4, #246	; 0xf6
 800343c:	d824      	bhi.n	8003488 <eMBInit+0x60>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 800343e:	4c15      	ldr	r4, [pc, #84]	; (8003494 <eMBInit+0x6c>)
 8003440:	7020      	strb	r0, [r4, #0]

        switch ( eMode )
 8003442:	2d00      	cmp	r5, #0
 8003444:	d001      	beq.n	800344a <eMBInit+0x22>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8003446:	2402      	movs	r4, #2
 8003448:	e01f      	b.n	800348a <eMBInit+0x62>
            pvMBFrameStartCur = eMBRTUStart;
 800344a:	4d13      	ldr	r5, [pc, #76]	; (8003498 <eMBInit+0x70>)
 800344c:	6065      	str	r5, [r4, #4]
            pvMBFrameStopCur = eMBRTUStop;
 800344e:	4d13      	ldr	r5, [pc, #76]	; (800349c <eMBInit+0x74>)
 8003450:	60a5      	str	r5, [r4, #8]
            peMBFrameSendCur = eMBRTUSend;
 8003452:	4d13      	ldr	r5, [pc, #76]	; (80034a0 <eMBInit+0x78>)
 8003454:	60e5      	str	r5, [r4, #12]
            peMBFrameReceiveCur = eMBRTUReceive;
 8003456:	4d13      	ldr	r5, [pc, #76]	; (80034a4 <eMBInit+0x7c>)
 8003458:	6125      	str	r5, [r4, #16]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 800345a:	2500      	movs	r5, #0
 800345c:	6165      	str	r5, [r4, #20]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 800345e:	4c12      	ldr	r4, [pc, #72]	; (80034a8 <eMBInit+0x80>)
 8003460:	4d12      	ldr	r5, [pc, #72]	; (80034ac <eMBInit+0x84>)
 8003462:	6025      	str	r5, [r4, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8003464:	4c12      	ldr	r4, [pc, #72]	; (80034b0 <eMBInit+0x88>)
 8003466:	4d13      	ldr	r5, [pc, #76]	; (80034b4 <eMBInit+0x8c>)
 8003468:	6025      	str	r5, [r4, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 800346a:	4c13      	ldr	r4, [pc, #76]	; (80034b8 <eMBInit+0x90>)
 800346c:	4d13      	ldr	r5, [pc, #76]	; (80034bc <eMBInit+0x94>)
 800346e:	6025      	str	r5, [r4, #0]
            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8003470:	f000 f9e0 	bl	8003834 <eMBRTUInit>
 8003474:	1e04      	subs	r4, r0, #0
        }

        if( eStatus == MB_ENOERR )
 8003476:	d108      	bne.n	800348a <eMBInit+0x62>
        {
            if( !xMBPortEventInit(  ) )
 8003478:	f000 f8e4 	bl	8003644 <xMBPortEventInit>
 800347c:	2800      	cmp	r0, #0
 800347e:	d006      	beq.n	800348e <eMBInit+0x66>
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
                eMBState = STATE_DISABLED;
 8003480:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <eMBInit+0x98>)
 8003482:	2201      	movs	r2, #1
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e000      	b.n	800348a <eMBInit+0x62>
        eStatus = MB_EINVAL;
 8003488:	2402      	movs	r4, #2
            }
        }
    }
    return eStatus;
}
 800348a:	0020      	movs	r0, r4
 800348c:	bd70      	pop	{r4, r5, r6, pc}
                eStatus = MB_EPORTERR;
 800348e:	2403      	movs	r4, #3
 8003490:	e7fb      	b.n	800348a <eMBInit+0x62>
 8003492:	46c0      	nop			; (mov r8, r8)
 8003494:	20000170 	.word	0x20000170
 8003498:	08003885 	.word	0x08003885
 800349c:	080038a9 	.word	0x080038a9
 80034a0:	08003935 	.word	0x08003935
 80034a4:	080038c1 	.word	0x080038c1
 80034a8:	200003cc 	.word	0x200003cc
 80034ac:	080039a5 	.word	0x080039a5
 80034b0:	200003c4 	.word	0x200003c4
 80034b4:	08003a55 	.word	0x08003a55
 80034b8:	200003c8 	.word	0x200003c8
 80034bc:	08003add 	.word	0x08003add
 80034c0:	20000034 	.word	0x20000034

080034c4 <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 80034c4:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 80034c6:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <eMBEnable+0x20>)
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d001      	beq.n	80034d2 <eMBEnable+0xe>
        pvMBFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
 80034ce:	2006      	movs	r0, #6
    }
    return eStatus;
}
 80034d0:	bd10      	pop	{r4, pc}
        pvMBFrameStartCur(  );
 80034d2:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <eMBEnable+0x24>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 80034d8:	4b02      	ldr	r3, [pc, #8]	; (80034e4 <eMBEnable+0x20>)
 80034da:	2200      	movs	r2, #0
 80034dc:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 80034de:	2000      	movs	r0, #0
 80034e0:	e7f6      	b.n	80034d0 <eMBEnable+0xc>
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	20000034 	.word	0x20000034
 80034e8:	20000170 	.word	0x20000170

080034ec <eMBDisable>:

eMBErrorCode
eMBDisable( void )
{
 80034ec:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
 80034ee:	4b09      	ldr	r3, [pc, #36]	; (8003514 <eMBDisable+0x28>)
 80034f0:	781c      	ldrb	r4, [r3, #0]
 80034f2:	2c00      	cmp	r4, #0
 80034f4:	d107      	bne.n	8003506 <eMBDisable+0x1a>
    {
        pvMBFrameStopCur(  );
 80034f6:	4b08      	ldr	r3, [pc, #32]	; (8003518 <eMBDisable+0x2c>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	4798      	blx	r3
        eMBState = STATE_DISABLED;
 80034fc:	4b05      	ldr	r3, [pc, #20]	; (8003514 <eMBDisable+0x28>)
 80034fe:	2201      	movs	r2, #1
 8003500:	701a      	strb	r2, [r3, #0]
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
 8003502:	0020      	movs	r0, r4
 8003504:	bd10      	pop	{r4, pc}
    else if( eMBState == STATE_DISABLED )
 8003506:	2c01      	cmp	r4, #1
 8003508:	d001      	beq.n	800350e <eMBDisable+0x22>
        eStatus = MB_EILLSTATE;
 800350a:	2406      	movs	r4, #6
 800350c:	e7f9      	b.n	8003502 <eMBDisable+0x16>
        eStatus = MB_ENOERR;
 800350e:	2400      	movs	r4, #0
 8003510:	e7f7      	b.n	8003502 <eMBDisable+0x16>
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	20000034 	.word	0x20000034
 8003518:	20000170 	.word	0x20000170

0800351c <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
 800351c:	b530      	push	{r4, r5, lr}
 800351e:	b083      	sub	sp, #12
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8003520:	4b36      	ldr	r3, [pc, #216]	; (80035fc <eMBPoll+0xe0>)
 8003522:	781c      	ldrb	r4, [r3, #0]
 8003524:	2c00      	cmp	r4, #0
 8003526:	d162      	bne.n	80035ee <eMBPoll+0xd2>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8003528:	466b      	mov	r3, sp
 800352a:	1dd8      	adds	r0, r3, #7
 800352c:	f000 f89a 	bl	8003664 <xMBPortEventGet>
 8003530:	2801      	cmp	r0, #1
 8003532:	d002      	beq.n	800353a <eMBPoll+0x1e>
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
 8003534:	0020      	movs	r0, r4
 8003536:	b003      	add	sp, #12
 8003538:	bd30      	pop	{r4, r5, pc}
        switch ( eEvent )
 800353a:	466b      	mov	r3, sp
 800353c:	3307      	adds	r3, #7
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d00b      	beq.n	800355c <eMBPoll+0x40>
 8003544:	2b02      	cmp	r3, #2
 8003546:	d1f5      	bne.n	8003534 <eMBPoll+0x18>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8003548:	4b2d      	ldr	r3, [pc, #180]	; (8003600 <eMBPoll+0xe4>)
 800354a:	69d8      	ldr	r0, [r3, #28]
 800354c:	7805      	ldrb	r5, [r0, #0]
 800354e:	2221      	movs	r2, #33	; 0x21
 8003550:	549d      	strb	r5, [r3, r2]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8003552:	3201      	adds	r2, #1
 8003554:	2101      	movs	r1, #1
 8003556:	5499      	strb	r1, [r3, r2]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8003558:	2300      	movs	r3, #0
 800355a:	e018      	b.n	800358e <eMBPoll+0x72>
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 800355c:	4b28      	ldr	r3, [pc, #160]	; (8003600 <eMBPoll+0xe4>)
 800355e:	001a      	movs	r2, r3
 8003560:	3218      	adds	r2, #24
 8003562:	0019      	movs	r1, r3
 8003564:	311c      	adds	r1, #28
 8003566:	0018      	movs	r0, r3
 8003568:	3020      	adds	r0, #32
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	4798      	blx	r3
 800356e:	1e05      	subs	r5, r0, #0
            if( eStatus == MB_ENOERR )
 8003570:	d1e0      	bne.n	8003534 <eMBPoll+0x18>
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8003572:	4b23      	ldr	r3, [pc, #140]	; (8003600 <eMBPoll+0xe4>)
 8003574:	2220      	movs	r2, #32
 8003576:	5c9a      	ldrb	r2, [r3, r2]
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d001      	beq.n	8003582 <eMBPoll+0x66>
 800357e:	2a00      	cmp	r2, #0
 8003580:	d137      	bne.n	80035f2 <eMBPoll+0xd6>
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8003582:	2002      	movs	r0, #2
 8003584:	f000 f866 	bl	8003654 <xMBPortEventPost>
    return MB_ENOERR;
 8003588:	002c      	movs	r4, r5
 800358a:	e7d3      	b.n	8003534 <eMBPoll+0x18>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 800358c:	3301      	adds	r3, #1
 800358e:	2b0f      	cmp	r3, #15
 8003590:	dc0f      	bgt.n	80035b2 <eMBPoll+0x96>
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8003592:	00da      	lsls	r2, r3, #3
 8003594:	491b      	ldr	r1, [pc, #108]	; (8003604 <eMBPoll+0xe8>)
 8003596:	5c52      	ldrb	r2, [r2, r1]
 8003598:	2a00      	cmp	r2, #0
 800359a:	d00a      	beq.n	80035b2 <eMBPoll+0x96>
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 800359c:	4295      	cmp	r5, r2
 800359e:	d1f5      	bne.n	800358c <eMBPoll+0x70>
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	18cb      	adds	r3, r1, r3
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4d16      	ldr	r5, [pc, #88]	; (8003600 <eMBPoll+0xe4>)
 80035a8:	0029      	movs	r1, r5
 80035aa:	3118      	adds	r1, #24
 80035ac:	4798      	blx	r3
 80035ae:	2322      	movs	r3, #34	; 0x22
 80035b0:	54e8      	strb	r0, [r5, r3]
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 80035b2:	4a13      	ldr	r2, [pc, #76]	; (8003600 <eMBPoll+0xe4>)
 80035b4:	2320      	movs	r3, #32
 80035b6:	5cd3      	ldrb	r3, [r2, r3]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d01c      	beq.n	80035f6 <eMBPoll+0xda>
                if( eException != MB_EX_NONE )
 80035bc:	2322      	movs	r3, #34	; 0x22
 80035be:	5cd2      	ldrb	r2, [r2, r3]
 80035c0:	2a00      	cmp	r2, #0
 80035c2:	d00d      	beq.n	80035e0 <eMBPoll+0xc4>
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 80035c4:	4b0e      	ldr	r3, [pc, #56]	; (8003600 <eMBPoll+0xe4>)
 80035c6:	2121      	movs	r1, #33	; 0x21
 80035c8:	5c58      	ldrb	r0, [r3, r1]
 80035ca:	3920      	subs	r1, #32
 80035cc:	8319      	strh	r1, [r3, #24]
 80035ce:	3981      	subs	r1, #129	; 0x81
 80035d0:	4301      	orrs	r1, r0
 80035d2:	69d8      	ldr	r0, [r3, #28]
 80035d4:	7001      	strb	r1, [r0, #0]
                    ucMBFrame[usLength++] = eException;
 80035d6:	69d8      	ldr	r0, [r3, #28]
 80035d8:	8b19      	ldrh	r1, [r3, #24]
 80035da:	1c4d      	adds	r5, r1, #1
 80035dc:	831d      	strh	r5, [r3, #24]
 80035de:	5442      	strb	r2, [r0, r1]
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 80035e0:	4b07      	ldr	r3, [pc, #28]	; (8003600 <eMBPoll+0xe4>)
 80035e2:	8b1a      	ldrh	r2, [r3, #24]
 80035e4:	69d9      	ldr	r1, [r3, #28]
 80035e6:	7818      	ldrb	r0, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	4798      	blx	r3
 80035ec:	e7a2      	b.n	8003534 <eMBPoll+0x18>
        return MB_EILLSTATE;
 80035ee:	2406      	movs	r4, #6
 80035f0:	e7a0      	b.n	8003534 <eMBPoll+0x18>
    return MB_ENOERR;
 80035f2:	0004      	movs	r4, r0
 80035f4:	e79e      	b.n	8003534 <eMBPoll+0x18>
 80035f6:	001c      	movs	r4, r3
 80035f8:	e79c      	b.n	8003534 <eMBPoll+0x18>
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	20000034 	.word	0x20000034
 8003600:	20000170 	.word	0x20000170
 8003604:	20000038 	.word	0x20000038

08003608 <EnterCriticalSection>:
  __ASM volatile ("cpsid i" : : : "memory");
 8003608:	b672      	cpsid	i

/*----------------------------------------------------------------------------*/
void EnterCriticalSection()
{
  __disable_irq();
  lockCounter++;
 800360a:	4a02      	ldr	r2, [pc, #8]	; (8003614 <EnterCriticalSection+0xc>)
 800360c:	6813      	ldr	r3, [r2, #0]
 800360e:	3301      	adds	r3, #1
 8003610:	6013      	str	r3, [r2, #0]
}
 8003612:	4770      	bx	lr
 8003614:	20000194 	.word	0x20000194

08003618 <ExitCriticalSection>:


/*----------------------------------------------------------------------------*/
void ExitCriticalSection()
{
  lockCounter--;
 8003618:	4a03      	ldr	r2, [pc, #12]	; (8003628 <ExitCriticalSection+0x10>)
 800361a:	6813      	ldr	r3, [r2, #0]
 800361c:	3b01      	subs	r3, #1
 800361e:	6013      	str	r3, [r2, #0]

  if (lockCounter == 0)
 8003620:	2b00      	cmp	r3, #0
 8003622:	d100      	bne.n	8003626 <ExitCriticalSection+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8003624:	b662      	cpsie	i
  {
    __enable_irq();
  }
}
 8003626:	4770      	bx	lr
 8003628:	20000194 	.word	0x20000194

0800362c <MT_PORT_SetTimerModule>:


/*----------------------------------------------------------------------------*/\
void MT_PORT_SetTimerModule(TIM_HandleTypeDef* timer)
{
  modbusTimer = timer;
 800362c:	4b01      	ldr	r3, [pc, #4]	; (8003634 <MT_PORT_SetTimerModule+0x8>)
 800362e:	6018      	str	r0, [r3, #0]
}
 8003630:	4770      	bx	lr
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	200003dc 	.word	0x200003dc

08003638 <MT_PORT_SetUartModule>:


/*----------------------------------------------------------------------------*/\
void MT_PORT_SetUartModule(UART_HandleTypeDef* uart)
{
  modbusUart = uart;
 8003638:	4b01      	ldr	r3, [pc, #4]	; (8003640 <MT_PORT_SetUartModule+0x8>)
 800363a:	6018      	str	r0, [r3, #0]
}
 800363c:	4770      	bx	lr
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	200003d8 	.word	0x200003d8

08003644 <xMBPortEventInit>:
/* ----------------------- Start implementation -----------------------------*/

/*----------------------------------------------------------------------------*/
BOOL xMBPortEventInit(void)
{
  xEventInQueue = FALSE;
 8003644:	4b02      	ldr	r3, [pc, #8]	; (8003650 <xMBPortEventInit+0xc>)
 8003646:	2200      	movs	r2, #0
 8003648:	701a      	strb	r2, [r3, #0]
  return TRUE;
}
 800364a:	2001      	movs	r0, #1
 800364c:	4770      	bx	lr
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	20000198 	.word	0x20000198

08003654 <xMBPortEventPost>:


/*----------------------------------------------------------------------------*/
BOOL xMBPortEventPost(eMBEventType eEvent)
{
  xEventInQueue = TRUE;
 8003654:	4b02      	ldr	r3, [pc, #8]	; (8003660 <xMBPortEventPost+0xc>)
 8003656:	2201      	movs	r2, #1
 8003658:	701a      	strb	r2, [r3, #0]
  eQueuedEvent = eEvent;
 800365a:	7058      	strb	r0, [r3, #1]
  return TRUE;
}
 800365c:	2001      	movs	r0, #1
 800365e:	4770      	bx	lr
 8003660:	20000198 	.word	0x20000198

08003664 <xMBPortEventGet>:



/*----------------------------------------------------------------------------*/
BOOL xMBPortEventGet(eMBEventType * eEvent)
{
 8003664:	0003      	movs	r3, r0
  BOOL xEventHappened = FALSE;

  if( xEventInQueue )
 8003666:	4a05      	ldr	r2, [pc, #20]	; (800367c <xMBPortEventGet+0x18>)
 8003668:	7810      	ldrb	r0, [r2, #0]
 800366a:	2800      	cmp	r0, #0
 800366c:	d004      	beq.n	8003678 <xMBPortEventGet+0x14>
  {
    *eEvent = eQueuedEvent;
 800366e:	7851      	ldrb	r1, [r2, #1]
 8003670:	7019      	strb	r1, [r3, #0]
    xEventInQueue = FALSE;
 8003672:	2300      	movs	r3, #0
 8003674:	7013      	strb	r3, [r2, #0]
    xEventHappened = TRUE;
 8003676:	2001      	movs	r0, #1
  }

  return xEventHappened;
}
 8003678:	4770      	bx	lr
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	20000198 	.word	0x20000198

08003680 <prvvUARTTxReadyISR>:



/* --------------------------------------------------------------------------*/
static void prvvUARTTxReadyISR(void)
{
 8003680:	b510      	push	{r4, lr}
  pxMBFrameCBTransmitterEmpty();
 8003682:	4b02      	ldr	r3, [pc, #8]	; (800368c <prvvUARTTxReadyISR+0xc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4798      	blx	r3
}
 8003688:	bd10      	pop	{r4, pc}
 800368a:	46c0      	nop			; (mov r8, r8)
 800368c:	200003c4 	.word	0x200003c4

08003690 <prvvUARTRxISR>:



/* --------------------------------------------------------------------------*/
static void prvvUARTRxISR(void)
{
 8003690:	b510      	push	{r4, lr}
  pxMBFrameCBByteReceived();
 8003692:	4b02      	ldr	r3, [pc, #8]	; (800369c <prvvUARTRxISR+0xc>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4798      	blx	r3
}
 8003698:	bd10      	pop	{r4, pc}
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	200003cc 	.word	0x200003cc

080036a0 <vMBPortSerialEnable>:
{
 80036a0:	b510      	push	{r4, lr}
 80036a2:	000c      	movs	r4, r1
  if (xRxEnable == FALSE)
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d10b      	bne.n	80036c0 <vMBPortSerialEnable+0x20>
    HAL_UART_AbortReceive_IT(modbusUart);
 80036a8:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <vMBPortSerialEnable+0x40>)
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	f7fd fe8e 	bl	80013cc <HAL_UART_AbortReceive_IT>
  if (xTxEnable == FALSE)
 80036b0:	2c00      	cmp	r4, #0
 80036b2:	d00c      	beq.n	80036ce <vMBPortSerialEnable+0x2e>
    if (modbusUart->gState == HAL_UART_STATE_READY)
 80036b4:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <vMBPortSerialEnable+0x40>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036ba:	2b20      	cmp	r3, #32
 80036bc:	d00c      	beq.n	80036d8 <vMBPortSerialEnable+0x38>
}
 80036be:	bd10      	pop	{r4, pc}
    HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 80036c0:	4b07      	ldr	r3, [pc, #28]	; (80036e0 <vMBPortSerialEnable+0x40>)
 80036c2:	6818      	ldr	r0, [r3, #0]
 80036c4:	2201      	movs	r2, #1
 80036c6:	4907      	ldr	r1, [pc, #28]	; (80036e4 <vMBPortSerialEnable+0x44>)
 80036c8:	f7fe fbce 	bl	8001e68 <HAL_UART_Receive_IT>
 80036cc:	e7f0      	b.n	80036b0 <vMBPortSerialEnable+0x10>
    HAL_UART_AbortTransmit_IT(modbusUart);
 80036ce:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <vMBPortSerialEnable+0x40>)
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	f7fd fe2b 	bl	800132c <HAL_UART_AbortTransmit_IT>
 80036d6:	e7f2      	b.n	80036be <vMBPortSerialEnable+0x1e>
      prvvUARTTxReadyISR();
 80036d8:	f7ff ffd2 	bl	8003680 <prvvUARTTxReadyISR>
}
 80036dc:	e7ef      	b.n	80036be <vMBPortSerialEnable+0x1e>
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	200003d8 	.word	0x200003d8
 80036e4:	2000019a 	.word	0x2000019a

080036e8 <xMBPortSerialInit>:
}
 80036e8:	2001      	movs	r0, #1
 80036ea:	4770      	bx	lr

080036ec <xMBPortSerialPutByte>:
{
 80036ec:	b510      	push	{r4, lr}
  txByte = ucByte;
 80036ee:	4906      	ldr	r1, [pc, #24]	; (8003708 <xMBPortSerialPutByte+0x1c>)
 80036f0:	7048      	strb	r0, [r1, #1]
  GPIOA->BSRR = GPIO_BSRR_BS_0;
 80036f2:	2390      	movs	r3, #144	; 0x90
 80036f4:	05db      	lsls	r3, r3, #23
 80036f6:	2201      	movs	r2, #1
 80036f8:	619a      	str	r2, [r3, #24]
  HAL_UART_Transmit_IT(modbusUart, &txByte, 1);
 80036fa:	3101      	adds	r1, #1
 80036fc:	4b03      	ldr	r3, [pc, #12]	; (800370c <xMBPortSerialPutByte+0x20>)
 80036fe:	6818      	ldr	r0, [r3, #0]
 8003700:	f7fd fdb4 	bl	800126c <HAL_UART_Transmit_IT>
}
 8003704:	2001      	movs	r0, #1
 8003706:	bd10      	pop	{r4, pc}
 8003708:	2000019a 	.word	0x2000019a
 800370c:	200003d8 	.word	0x200003d8

08003710 <xMBPortSerialGetByte>:
{
 8003710:	b510      	push	{r4, lr}
  *pucByte = rxByte;
 8003712:	4905      	ldr	r1, [pc, #20]	; (8003728 <xMBPortSerialGetByte+0x18>)
 8003714:	780b      	ldrb	r3, [r1, #0]
 8003716:	7003      	strb	r3, [r0, #0]
  HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8003718:	4b04      	ldr	r3, [pc, #16]	; (800372c <xMBPortSerialGetByte+0x1c>)
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	2201      	movs	r2, #1
 800371e:	f7fe fba3 	bl	8001e68 <HAL_UART_Receive_IT>
}
 8003722:	2001      	movs	r0, #1
 8003724:	bd10      	pop	{r4, pc}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	2000019a 	.word	0x2000019a
 800372c:	200003d8 	.word	0x200003d8

08003730 <HAL_UART_TxCpltCallback>:



/* --------------------------------------------------------------------------*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003730:	b510      	push	{r4, lr}
  if (huart->Instance == modbusUart->Instance)
 8003732:	6802      	ldr	r2, [r0, #0]
 8003734:	4b07      	ldr	r3, [pc, #28]	; (8003754 <HAL_UART_TxCpltCallback+0x24>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	429a      	cmp	r2, r3
 800373c:	d000      	beq.n	8003740 <HAL_UART_TxCpltCallback+0x10>
  {
	GPIOA->BSRR |= GPIO_BSRR_BR_0;
    prvvUARTTxReadyISR();

  }
}
 800373e:	bd10      	pop	{r4, pc}
	GPIOA->BSRR |= GPIO_BSRR_BR_0;
 8003740:	2290      	movs	r2, #144	; 0x90
 8003742:	05d2      	lsls	r2, r2, #23
 8003744:	6991      	ldr	r1, [r2, #24]
 8003746:	2380      	movs	r3, #128	; 0x80
 8003748:	025b      	lsls	r3, r3, #9
 800374a:	430b      	orrs	r3, r1
 800374c:	6193      	str	r3, [r2, #24]
    prvvUARTTxReadyISR();
 800374e:	f7ff ff97 	bl	8003680 <prvvUARTTxReadyISR>
}
 8003752:	e7f4      	b.n	800373e <HAL_UART_TxCpltCallback+0xe>
 8003754:	200003d8 	.word	0x200003d8

08003758 <HAL_UART_RxCpltCallback>:



/* --------------------------------------------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003758:	b510      	push	{r4, lr}
  if (huart->Instance == modbusUart->Instance)
 800375a:	6802      	ldr	r2, [r0, #0]
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <HAL_UART_RxCpltCallback+0x18>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d000      	beq.n	8003768 <HAL_UART_RxCpltCallback+0x10>
  {
    prvvUARTRxISR();

  }
}
 8003766:	bd10      	pop	{r4, pc}
    prvvUARTRxISR();
 8003768:	f7ff ff92 	bl	8003690 <prvvUARTRxISR>
}
 800376c:	e7fb      	b.n	8003766 <HAL_UART_RxCpltCallback+0xe>
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	200003d8 	.word	0x200003d8

08003774 <prvvTIMERExpiredISR>:



/* --------------------------------------------------------------------------*/
static void prvvTIMERExpiredISR(void)
{
 8003774:	b510      	push	{r4, lr}
    (void)pxMBPortCBTimerExpired();
 8003776:	4b02      	ldr	r3, [pc, #8]	; (8003780 <prvvTIMERExpiredISR+0xc>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4798      	blx	r3
}
 800377c:	bd10      	pop	{r4, pc}
 800377e:	46c0      	nop			; (mov r8, r8)
 8003780:	200003c8 	.word	0x200003c8

08003784 <xMBPortTimersInit>:
  timerPeriod = usTim1Timerout50us;
 8003784:	4b01      	ldr	r3, [pc, #4]	; (800378c <xMBPortTimersInit+0x8>)
 8003786:	8018      	strh	r0, [r3, #0]
}
 8003788:	2001      	movs	r0, #1
 800378a:	4770      	bx	lr
 800378c:	2000019c 	.word	0x2000019c

08003790 <vMBPortTimersEnable>:
{
 8003790:	b510      	push	{r4, lr}
  timerCounter = 0;
 8003792:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <vMBPortTimersEnable+0x14>)
 8003794:	2200      	movs	r2, #0
 8003796:	805a      	strh	r2, [r3, #2]
  HAL_TIM_Base_Start_IT(modbusTimer);
 8003798:	4b03      	ldr	r3, [pc, #12]	; (80037a8 <vMBPortTimersEnable+0x18>)
 800379a:	6818      	ldr	r0, [r3, #0]
 800379c:	f7fd fb68 	bl	8000e70 <HAL_TIM_Base_Start_IT>
}
 80037a0:	bd10      	pop	{r4, pc}
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	2000019c 	.word	0x2000019c
 80037a8:	200003dc 	.word	0x200003dc

080037ac <vMBPortTimersDisable>:
{
 80037ac:	b510      	push	{r4, lr}
  HAL_TIM_Base_Stop_IT(modbusTimer);
 80037ae:	4b02      	ldr	r3, [pc, #8]	; (80037b8 <vMBPortTimersDisable+0xc>)
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	f7fd fb8f 	bl	8000ed4 <HAL_TIM_Base_Stop_IT>
}
 80037b6:	bd10      	pop	{r4, pc}
 80037b8:	200003dc 	.word	0x200003dc

080037bc <HAL_TIM_PeriodElapsedCallback>:



/* --------------------------------------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037bc:	b510      	push	{r4, lr}
 80037be:	0004      	movs	r4, r0
  if (htim->Instance == modbusTimer->Instance)
 80037c0:	4b0c      	ldr	r3, [pc, #48]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6802      	ldr	r2, [r0, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d004      	beq.n	80037d6 <HAL_TIM_PeriodElapsedCallback+0x1a>
    if (timerCounter == timerPeriod)
    {
      prvvTIMERExpiredISR();
    }
  }
  if (htim->Instance == TIM6) {
 80037cc:	6822      	ldr	r2, [r4, #0]
 80037ce:	4b0a      	ldr	r3, [pc, #40]	; (80037f8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d00b      	beq.n	80037ec <HAL_TIM_PeriodElapsedCallback+0x30>
    HAL_IncTick();
  }
}
 80037d4:	bd10      	pop	{r4, pc}
    timerCounter++;
 80037d6:	4a09      	ldr	r2, [pc, #36]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80037d8:	8853      	ldrh	r3, [r2, #2]
 80037da:	3301      	adds	r3, #1
 80037dc:	b29b      	uxth	r3, r3
 80037de:	8053      	strh	r3, [r2, #2]
    if (timerCounter == timerPeriod)
 80037e0:	8812      	ldrh	r2, [r2, #0]
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d1f2      	bne.n	80037cc <HAL_TIM_PeriodElapsedCallback+0x10>
      prvvTIMERExpiredISR();
 80037e6:	f7ff ffc5 	bl	8003774 <prvvTIMERExpiredISR>
 80037ea:	e7ef      	b.n	80037cc <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 80037ec:	f7fc fd34 	bl	8000258 <HAL_IncTick>
}
 80037f0:	e7f0      	b.n	80037d4 <HAL_TIM_PeriodElapsedCallback+0x18>
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	200003dc 	.word	0x200003dc
 80037f8:	40001000 	.word	0x40001000
 80037fc:	2000019c 	.word	0x2000019c

08003800 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8003800:	b530      	push	{r4, r5, lr}
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
 8003802:	24ff      	movs	r4, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
 8003804:	25ff      	movs	r5, #255	; 0xff
    int             iIndex;

    while( usLen-- )
 8003806:	1e4a      	subs	r2, r1, #1
 8003808:	b292      	uxth	r2, r2
 800380a:	2900      	cmp	r1, #0
 800380c:	d009      	beq.n	8003822 <usMBCRC16+0x22>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800380e:	7803      	ldrb	r3, [r0, #0]
 8003810:	4063      	eors	r3, r4
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8003812:	4906      	ldr	r1, [pc, #24]	; (800382c <usMBCRC16+0x2c>)
 8003814:	5ccc      	ldrb	r4, [r1, r3]
 8003816:	406c      	eors	r4, r5
        ucCRCHi = aucCRCLo[iIndex];
 8003818:	4905      	ldr	r1, [pc, #20]	; (8003830 <usMBCRC16+0x30>)
 800381a:	5ccd      	ldrb	r5, [r1, r3]
    while( usLen-- )
 800381c:	0011      	movs	r1, r2
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800381e:	3001      	adds	r0, #1
 8003820:	e7f1      	b.n	8003806 <usMBCRC16+0x6>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 8003822:	0228      	lsls	r0, r5, #8
 8003824:	4320      	orrs	r0, r4
 8003826:	b280      	uxth	r0, r0
}
 8003828:	bd30      	pop	{r4, r5, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	080052e8 	.word	0x080052e8
 8003830:	080051e8 	.word	0x080051e8

08003834 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	000d      	movs	r5, r1
 8003838:	0014      	movs	r4, r2
 800383a:	001e      	movs	r6, r3
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 800383c:	f7ff fee4 	bl	8003608 <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8003840:	0033      	movs	r3, r6
 8003842:	2208      	movs	r2, #8
 8003844:	0021      	movs	r1, r4
 8003846:	0028      	movs	r0, r5
 8003848:	f7ff ff4e 	bl	80036e8 <xMBPortSerialInit>
 800384c:	2801      	cmp	r0, #1
 800384e:	d004      	beq.n	800385a <eMBRTUInit+0x26>
    {
        eStatus = MB_EPORTERR;
 8003850:	2403      	movs	r4, #3
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8003852:	f7ff fee1 	bl	8003618 <ExitCriticalSection>

    return eStatus;
}
 8003856:	0020      	movs	r0, r4
 8003858:	bd70      	pop	{r4, r5, r6, pc}
        if( ulBaudRate > 19200 )
 800385a:	2396      	movs	r3, #150	; 0x96
 800385c:	01db      	lsls	r3, r3, #7
 800385e:	429c      	cmp	r4, r3
 8003860:	d80a      	bhi.n	8003878 <eMBRTUInit+0x44>
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8003862:	0061      	lsls	r1, r4, #1
 8003864:	4806      	ldr	r0, [pc, #24]	; (8003880 <eMBRTUInit+0x4c>)
 8003866:	f7fc fc59 	bl	800011c <__udivsi3>
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 800386a:	b280      	uxth	r0, r0
 800386c:	f7ff ff8a 	bl	8003784 <xMBPortTimersInit>
 8003870:	2801      	cmp	r0, #1
 8003872:	d003      	beq.n	800387c <eMBRTUInit+0x48>
            eStatus = MB_EPORTERR;
 8003874:	2403      	movs	r4, #3
 8003876:	e7ec      	b.n	8003852 <eMBRTUInit+0x1e>
            usTimerT35_50us = 35;       /* 1800us. */
 8003878:	2023      	movs	r0, #35	; 0x23
 800387a:	e7f6      	b.n	800386a <eMBRTUInit+0x36>
    eMBErrorCode    eStatus = MB_ENOERR;
 800387c:	2400      	movs	r4, #0
 800387e:	e7e8      	b.n	8003852 <eMBRTUInit+0x1e>
 8003880:	00177fa0 	.word	0x00177fa0

08003884 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8003884:	b510      	push	{r4, lr}
    ENTER_CRITICAL_SECTION(  );
 8003886:	f7ff febf 	bl	8003608 <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 800388a:	4b06      	ldr	r3, [pc, #24]	; (80038a4 <eMBRTUStart+0x20>)
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8003890:	2100      	movs	r1, #0
 8003892:	2001      	movs	r0, #1
 8003894:	f7ff ff04 	bl	80036a0 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 8003898:	f7ff ff7a 	bl	8003790 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 800389c:	f7ff febc 	bl	8003618 <ExitCriticalSection>
}
 80038a0:	bd10      	pop	{r4, pc}
 80038a2:	46c0      	nop			; (mov r8, r8)
 80038a4:	200001a0 	.word	0x200001a0

080038a8 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 80038a8:	b510      	push	{r4, lr}
    ENTER_CRITICAL_SECTION(  );
 80038aa:	f7ff fead 	bl	8003608 <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 80038ae:	2100      	movs	r1, #0
 80038b0:	2000      	movs	r0, #0
 80038b2:	f7ff fef5 	bl	80036a0 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 80038b6:	f7ff ff79 	bl	80037ac <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 80038ba:	f7ff fead 	bl	8003618 <ExitCriticalSection>
}
 80038be:	bd10      	pop	{r4, pc}

080038c0 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 80038c0:	b570      	push	{r4, r5, r6, lr}
 80038c2:	0005      	movs	r5, r0
 80038c4:	000e      	movs	r6, r1
 80038c6:	0014      	movs	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 80038c8:	f7ff fe9e 	bl	8003608 <EnterCriticalSection>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 80038cc:	4b14      	ldr	r3, [pc, #80]	; (8003920 <eMBRTUReceive+0x60>)
 80038ce:	885b      	ldrh	r3, [r3, #2]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2bff      	cmp	r3, #255	; 0xff
 80038d4:	d809      	bhi.n	80038ea <eMBRTUReceive+0x2a>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 80038d6:	4b12      	ldr	r3, [pc, #72]	; (8003920 <eMBRTUReceive+0x60>)
 80038d8:	885b      	ldrh	r3, [r3, #2]
 80038da:	b29b      	uxth	r3, r3
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d80a      	bhi.n	80038f6 <eMBRTUReceive+0x36>
        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
    }
    else
    {
        eStatus = MB_EIO;
 80038e0:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
 80038e2:	f7ff fe99 	bl	8003618 <ExitCriticalSection>
    return eStatus;
}
 80038e6:	0020      	movs	r0, r4
 80038e8:	bd70      	pop	{r4, r5, r6, pc}
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 80038ea:	4b0e      	ldr	r3, [pc, #56]	; (8003924 <eMBRTUReceive+0x64>)
 80038ec:	4a0e      	ldr	r2, [pc, #56]	; (8003928 <eMBRTUReceive+0x68>)
 80038ee:	219b      	movs	r1, #155	; 0x9b
 80038f0:	480e      	ldr	r0, [pc, #56]	; (800392c <eMBRTUReceive+0x6c>)
 80038f2:	f000 f95b 	bl	8003bac <__assert_func>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 80038f6:	4b0a      	ldr	r3, [pc, #40]	; (8003920 <eMBRTUReceive+0x60>)
 80038f8:	8859      	ldrh	r1, [r3, #2]
 80038fa:	b289      	uxth	r1, r1
 80038fc:	480c      	ldr	r0, [pc, #48]	; (8003930 <eMBRTUReceive+0x70>)
 80038fe:	f7ff ff7f 	bl	8003800 <usMBCRC16>
 8003902:	2800      	cmp	r0, #0
 8003904:	d10a      	bne.n	800391c <eMBRTUReceive+0x5c>
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8003906:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <eMBRTUReceive+0x70>)
 8003908:	781a      	ldrb	r2, [r3, #0]
 800390a:	702a      	strb	r2, [r5, #0]
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 800390c:	4a04      	ldr	r2, [pc, #16]	; (8003920 <eMBRTUReceive+0x60>)
 800390e:	8852      	ldrh	r2, [r2, #2]
 8003910:	3a03      	subs	r2, #3
 8003912:	8022      	strh	r2, [r4, #0]
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8003914:	3301      	adds	r3, #1
 8003916:	6033      	str	r3, [r6, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8003918:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 800391a:	e7e2      	b.n	80038e2 <eMBRTUReceive+0x22>
        eStatus = MB_EIO;
 800391c:	2405      	movs	r4, #5
 800391e:	e7e0      	b.n	80038e2 <eMBRTUReceive+0x22>
 8003920:	200001a0 	.word	0x200001a0
 8003924:	08005460 	.word	0x08005460
 8003928:	080053e8 	.word	0x080053e8
 800392c:	08005488 	.word	0x08005488
 8003930:	200003e0 	.word	0x200003e0

08003934 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8003934:	b570      	push	{r4, r5, r6, lr}
 8003936:	0006      	movs	r6, r0
 8003938:	000c      	movs	r4, r1
 800393a:	0015      	movs	r5, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 800393c:	f7ff fe64 	bl	8003608 <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8003940:	4b16      	ldr	r3, [pc, #88]	; (800399c <eMBRTUSend+0x68>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d004      	beq.n	8003952 <eMBRTUSend+0x1e>
        eSndState = STATE_TX_XMIT;
        vMBPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
 8003948:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 800394a:	f7ff fe65 	bl	8003618 <ExitCriticalSection>
    return eStatus;
}
 800394e:	0020      	movs	r0, r4
 8003950:	bd70      	pop	{r4, r5, r6, pc}
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8003952:	1e60      	subs	r0, r4, #1
 8003954:	4c11      	ldr	r4, [pc, #68]	; (800399c <eMBRTUSend+0x68>)
 8003956:	6060      	str	r0, [r4, #4]
        usSndBufferCount = 1;
 8003958:	8123      	strh	r3, [r4, #8]
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800395a:	7006      	strb	r6, [r0, #0]
        usSndBufferCount += usLength;
 800395c:	8922      	ldrh	r2, [r4, #8]
 800395e:	1955      	adds	r5, r2, r5
 8003960:	b2ad      	uxth	r5, r5
 8003962:	8125      	strh	r5, [r4, #8]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8003964:	8921      	ldrh	r1, [r4, #8]
 8003966:	b289      	uxth	r1, r1
 8003968:	f7ff ff4a 	bl	8003800 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 800396c:	8923      	ldrh	r3, [r4, #8]
 800396e:	b299      	uxth	r1, r3
 8003970:	3301      	adds	r3, #1
 8003972:	b29b      	uxth	r3, r3
 8003974:	8123      	strh	r3, [r4, #8]
 8003976:	b2c3      	uxtb	r3, r0
 8003978:	4a09      	ldr	r2, [pc, #36]	; (80039a0 <eMBRTUSend+0x6c>)
 800397a:	5453      	strb	r3, [r2, r1]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 800397c:	8923      	ldrh	r3, [r4, #8]
 800397e:	b299      	uxth	r1, r3
 8003980:	3301      	adds	r3, #1
 8003982:	b29b      	uxth	r3, r3
 8003984:	8123      	strh	r3, [r4, #8]
 8003986:	0a00      	lsrs	r0, r0, #8
 8003988:	b2c0      	uxtb	r0, r0
 800398a:	5450      	strb	r0, [r2, r1]
        eSndState = STATE_TX_XMIT;
 800398c:	2301      	movs	r3, #1
 800398e:	72a3      	strb	r3, [r4, #10]
        vMBPortSerialEnable( FALSE, TRUE );
 8003990:	2101      	movs	r1, #1
 8003992:	2000      	movs	r0, #0
 8003994:	f7ff fe84 	bl	80036a0 <vMBPortSerialEnable>
    eMBErrorCode    eStatus = MB_ENOERR;
 8003998:	2400      	movs	r4, #0
 800399a:	e7d6      	b.n	800394a <eMBRTUSend+0x16>
 800399c:	200001a0 	.word	0x200001a0
 80039a0:	200003e0 	.word	0x200003e0

080039a4 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 80039a4:	b500      	push	{lr}
 80039a6:	b083      	sub	sp, #12
    BOOL            xTaskNeedSwitch = FALSE;
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 80039a8:	4b25      	ldr	r3, [pc, #148]	; (8003a40 <xMBRTUReceiveFSM+0x9c>)
 80039aa:	7a9b      	ldrb	r3, [r3, #10]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d11f      	bne.n	80039f0 <xMBRTUReceiveFSM+0x4c>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 80039b0:	466b      	mov	r3, sp
 80039b2:	1dd8      	adds	r0, r3, #7
 80039b4:	f7ff feac 	bl	8003710 <xMBPortSerialGetByte>

    switch ( eRcvState )
 80039b8:	4b21      	ldr	r3, [pc, #132]	; (8003a40 <xMBRTUReceiveFSM+0x9c>)
 80039ba:	781a      	ldrb	r2, [r3, #0]
 80039bc:	b2d3      	uxtb	r3, r2
 80039be:	2a02      	cmp	r2, #2
 80039c0:	d027      	beq.n	8003a12 <xMBRTUReceiveFSM+0x6e>
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d81b      	bhi.n	80039fe <xMBRTUReceiveFSM+0x5a>
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d01e      	beq.n	8003a08 <xMBRTUReceiveFSM+0x64>
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d11e      	bne.n	8003a0c <xMBRTUReceiveFSM+0x68>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 80039ce:	4a1c      	ldr	r2, [pc, #112]	; (8003a40 <xMBRTUReceiveFSM+0x9c>)
 80039d0:	2300      	movs	r3, #0
 80039d2:	8053      	strh	r3, [r2, #2]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 80039d4:	8853      	ldrh	r3, [r2, #2]
 80039d6:	b299      	uxth	r1, r3
 80039d8:	3301      	adds	r3, #1
 80039da:	b29b      	uxth	r3, r3
 80039dc:	8053      	strh	r3, [r2, #2]
 80039de:	466b      	mov	r3, sp
 80039e0:	79d8      	ldrb	r0, [r3, #7]
 80039e2:	4b18      	ldr	r3, [pc, #96]	; (8003a44 <xMBRTUReceiveFSM+0xa0>)
 80039e4:	5458      	strb	r0, [r3, r1]
        eRcvState = STATE_RX_RCV;
 80039e6:	2302      	movs	r3, #2
 80039e8:	7013      	strb	r3, [r2, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 80039ea:	f7ff fed1 	bl	8003790 <vMBPortTimersEnable>
        break;
 80039ee:	e00d      	b.n	8003a0c <xMBRTUReceiveFSM+0x68>
    assert( eSndState == STATE_TX_IDLE );
 80039f0:	4a15      	ldr	r2, [pc, #84]	; (8003a48 <xMBRTUReceiveFSM+0xa4>)
 80039f2:	4b16      	ldr	r3, [pc, #88]	; (8003a4c <xMBRTUReceiveFSM+0xa8>)
 80039f4:	3210      	adds	r2, #16
 80039f6:	21e4      	movs	r1, #228	; 0xe4
 80039f8:	4815      	ldr	r0, [pc, #84]	; (8003a50 <xMBRTUReceiveFSM+0xac>)
 80039fa:	f000 f8d7 	bl	8003bac <__assert_func>
    switch ( eRcvState )
 80039fe:	2b03      	cmp	r3, #3
 8003a00:	d104      	bne.n	8003a0c <xMBRTUReceiveFSM+0x68>
        vMBPortTimersEnable(  );
 8003a02:	f7ff fec5 	bl	8003790 <vMBPortTimersEnable>
        break;
 8003a06:	e001      	b.n	8003a0c <xMBRTUReceiveFSM+0x68>
        vMBPortTimersEnable(  );
 8003a08:	f7ff fec2 	bl	8003790 <vMBPortTimersEnable>
        }
        vMBPortTimersEnable(  );
        break;
    }
    return xTaskNeedSwitch;
}
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	b003      	add	sp, #12
 8003a10:	bd00      	pop	{pc}
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8003a12:	4b0b      	ldr	r3, [pc, #44]	; (8003a40 <xMBRTUReceiveFSM+0x9c>)
 8003a14:	885b      	ldrh	r3, [r3, #2]
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	2bff      	cmp	r3, #255	; 0xff
 8003a1a:	d80c      	bhi.n	8003a36 <xMBRTUReceiveFSM+0x92>
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8003a1c:	4a08      	ldr	r2, [pc, #32]	; (8003a40 <xMBRTUReceiveFSM+0x9c>)
 8003a1e:	8853      	ldrh	r3, [r2, #2]
 8003a20:	b299      	uxth	r1, r3
 8003a22:	3301      	adds	r3, #1
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	8053      	strh	r3, [r2, #2]
 8003a28:	466b      	mov	r3, sp
 8003a2a:	79da      	ldrb	r2, [r3, #7]
 8003a2c:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <xMBRTUReceiveFSM+0xa0>)
 8003a2e:	545a      	strb	r2, [r3, r1]
        vMBPortTimersEnable(  );
 8003a30:	f7ff feae 	bl	8003790 <vMBPortTimersEnable>
        break;
 8003a34:	e7ea      	b.n	8003a0c <xMBRTUReceiveFSM+0x68>
            eRcvState = STATE_RX_ERROR;
 8003a36:	4b02      	ldr	r3, [pc, #8]	; (8003a40 <xMBRTUReceiveFSM+0x9c>)
 8003a38:	2203      	movs	r2, #3
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e7f8      	b.n	8003a30 <xMBRTUReceiveFSM+0x8c>
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	200001a0 	.word	0x200001a0
 8003a44:	200003e0 	.word	0x200003e0
 8003a48:	080053e8 	.word	0x080053e8
 8003a4c:	080054a0 	.word	0x080054a0
 8003a50:	08005488 	.word	0x08005488

08003a54 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 8003a54:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );
 8003a56:	4b1d      	ldr	r3, [pc, #116]	; (8003acc <xMBRTUTransmitFSM+0x78>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d109      	bne.n	8003a72 <xMBRTUTransmitFSM+0x1e>

    switch ( eSndState )
 8003a5e:	4b1b      	ldr	r3, [pc, #108]	; (8003acc <xMBRTUTransmitFSM+0x78>)
 8003a60:	7a9b      	ldrb	r3, [r3, #10]
 8003a62:	b2dc      	uxtb	r4, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00c      	beq.n	8003a82 <xMBRTUTransmitFSM+0x2e>
 8003a68:	2c01      	cmp	r4, #1
 8003a6a:	d00f      	beq.n	8003a8c <xMBRTUTransmitFSM+0x38>
 8003a6c:	2400      	movs	r4, #0
        }
        break;
    }

    return xNeedPoll;
}
 8003a6e:	0020      	movs	r0, r4
 8003a70:	bd10      	pop	{r4, pc}
    assert( eRcvState == STATE_RX_IDLE );
 8003a72:	4a17      	ldr	r2, [pc, #92]	; (8003ad0 <xMBRTUTransmitFSM+0x7c>)
 8003a74:	2120      	movs	r1, #32
 8003a76:	4b17      	ldr	r3, [pc, #92]	; (8003ad4 <xMBRTUTransmitFSM+0x80>)
 8003a78:	3224      	adds	r2, #36	; 0x24
 8003a7a:	31ff      	adds	r1, #255	; 0xff
 8003a7c:	4816      	ldr	r0, [pc, #88]	; (8003ad8 <xMBRTUTransmitFSM+0x84>)
 8003a7e:	f000 f895 	bl	8003bac <__assert_func>
        vMBPortSerialEnable( TRUE, FALSE );
 8003a82:	2100      	movs	r1, #0
 8003a84:	2001      	movs	r0, #1
 8003a86:	f7ff fe0b 	bl	80036a0 <vMBPortSerialEnable>
        break;
 8003a8a:	e7f0      	b.n	8003a6e <xMBRTUTransmitFSM+0x1a>
        if( usSndBufferCount != 0 )
 8003a8c:	4b0f      	ldr	r3, [pc, #60]	; (8003acc <xMBRTUTransmitFSM+0x78>)
 8003a8e:	891b      	ldrh	r3, [r3, #8]
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00e      	beq.n	8003ab4 <xMBRTUTransmitFSM+0x60>
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 8003a96:	4c0d      	ldr	r4, [pc, #52]	; (8003acc <xMBRTUTransmitFSM+0x78>)
 8003a98:	6863      	ldr	r3, [r4, #4]
 8003a9a:	7818      	ldrb	r0, [r3, #0]
 8003a9c:	b2c0      	uxtb	r0, r0
 8003a9e:	f7ff fe25 	bl	80036ec <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 8003aa2:	6863      	ldr	r3, [r4, #4]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	6063      	str	r3, [r4, #4]
            usSndBufferCount--;
 8003aa8:	8923      	ldrh	r3, [r4, #8]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	8123      	strh	r3, [r4, #8]
    BOOL            xNeedPoll = FALSE;
 8003ab0:	2400      	movs	r4, #0
 8003ab2:	e7dc      	b.n	8003a6e <xMBRTUTransmitFSM+0x1a>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 8003ab4:	2003      	movs	r0, #3
 8003ab6:	f7ff fdcd 	bl	8003654 <xMBPortEventPost>
 8003aba:	0004      	movs	r4, r0
            vMBPortSerialEnable( TRUE, FALSE );
 8003abc:	2100      	movs	r1, #0
 8003abe:	2001      	movs	r0, #1
 8003ac0:	f7ff fdee 	bl	80036a0 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 8003ac4:	4b01      	ldr	r3, [pc, #4]	; (8003acc <xMBRTUTransmitFSM+0x78>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	729a      	strb	r2, [r3, #10]
 8003aca:	e7d0      	b.n	8003a6e <xMBRTUTransmitFSM+0x1a>
 8003acc:	200001a0 	.word	0x200001a0
 8003ad0:	080053e8 	.word	0x080053e8
 8003ad4:	080054bc 	.word	0x080054bc
 8003ad8:	08005488 	.word	0x08005488

08003adc <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 8003adc:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
 8003ade:	4b1a      	ldr	r3, [pc, #104]	; (8003b48 <xMBRTUTimerT35Expired+0x6c>)
 8003ae0:	781a      	ldrb	r2, [r3, #0]
 8003ae2:	b2d3      	uxtb	r3, r2
 8003ae4:	2a02      	cmp	r2, #2
 8003ae6:	d017      	beq.n	8003b18 <xMBRTUTimerT35Expired+0x3c>
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	d022      	beq.n	8003b32 <xMBRTUTimerT35Expired+0x56>
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00e      	beq.n	8003b0e <xMBRTUTimerT35Expired+0x32>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8003af0:	4b15      	ldr	r3, [pc, #84]	; (8003b48 <xMBRTUTimerT35Expired+0x6c>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	b2dc      	uxtb	r4, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d01c      	beq.n	8003b34 <xMBRTUTimerT35Expired+0x58>
 8003afa:	4b13      	ldr	r3, [pc, #76]	; (8003b48 <xMBRTUTimerT35Expired+0x6c>)
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d01f      	beq.n	8003b42 <xMBRTUTimerT35Expired+0x66>
 8003b02:	4b11      	ldr	r3, [pc, #68]	; (8003b48 <xMBRTUTimerT35Expired+0x6c>)
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b03      	cmp	r3, #3
 8003b08:	d10b      	bne.n	8003b22 <xMBRTUTimerT35Expired+0x46>
    BOOL            xNeedPoll = FALSE;
 8003b0a:	2400      	movs	r4, #0
 8003b0c:	e012      	b.n	8003b34 <xMBRTUTimerT35Expired+0x58>
        xNeedPoll = xMBPortEventPost( EV_READY );
 8003b0e:	2000      	movs	r0, #0
 8003b10:	f7ff fda0 	bl	8003654 <xMBPortEventPost>
 8003b14:	0004      	movs	r4, r0
        break;
 8003b16:	e00d      	b.n	8003b34 <xMBRTUTimerT35Expired+0x58>
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 8003b18:	2001      	movs	r0, #1
 8003b1a:	f7ff fd9b 	bl	8003654 <xMBPortEventPost>
 8003b1e:	0004      	movs	r4, r0
        break;
 8003b20:	e008      	b.n	8003b34 <xMBRTUTimerT35Expired+0x58>
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8003b22:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <xMBRTUTimerT35Expired+0x70>)
 8003b24:	21ac      	movs	r1, #172	; 0xac
 8003b26:	4b0a      	ldr	r3, [pc, #40]	; (8003b50 <xMBRTUTimerT35Expired+0x74>)
 8003b28:	3238      	adds	r2, #56	; 0x38
 8003b2a:	0049      	lsls	r1, r1, #1
 8003b2c:	4809      	ldr	r0, [pc, #36]	; (8003b54 <xMBRTUTimerT35Expired+0x78>)
 8003b2e:	f000 f83d 	bl	8003bac <__assert_func>
    switch ( eRcvState )
 8003b32:	2400      	movs	r4, #0
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 8003b34:	f7ff fe3a 	bl	80037ac <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 8003b38:	4b03      	ldr	r3, [pc, #12]	; (8003b48 <xMBRTUTimerT35Expired+0x6c>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
}
 8003b3e:	0020      	movs	r0, r4
 8003b40:	bd10      	pop	{r4, pc}
    BOOL            xNeedPoll = FALSE;
 8003b42:	2400      	movs	r4, #0
 8003b44:	e7f6      	b.n	8003b34 <xMBRTUTimerT35Expired+0x58>
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	200001a0 	.word	0x200001a0
 8003b4c:	080053e8 	.word	0x080053e8
 8003b50:	080054d8 	.word	0x080054d8
 8003b54:	08005488 	.word	0x08005488

08003b58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003b58:	480d      	ldr	r0, [pc, #52]	; (8003b90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003b5a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/  bl  SystemInit
 8003b5c:	f7fc fb6a 	bl	8000234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b60:	480c      	ldr	r0, [pc, #48]	; (8003b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b62:	490d      	ldr	r1, [pc, #52]	; (8003b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b64:	4a0d      	ldr	r2, [pc, #52]	; (8003b9c <LoopForever+0xe>)
  movs r3, #0
 8003b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b68:	e002      	b.n	8003b70 <LoopCopyDataInit>

08003b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b6e:	3304      	adds	r3, #4

08003b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b74:	d3f9      	bcc.n	8003b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b76:	4a0a      	ldr	r2, [pc, #40]	; (8003ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b78:	4c0a      	ldr	r4, [pc, #40]	; (8003ba4 <LoopForever+0x16>)
  movs r3, #0
 8003b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b7c:	e001      	b.n	8003b82 <LoopFillZerobss>

08003b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b80:	3204      	adds	r2, #4

08003b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b84:	d3fb      	bcc.n	8003b7e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003b86:	f000 f83f 	bl	8003c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b8a:	f7ff f89b 	bl	8002cc4 <main>

08003b8e <LoopForever>:

LoopForever:
    b LoopForever
 8003b8e:	e7fe      	b.n	8003b8e <LoopForever>
  ldr   r0, =_estack
 8003b90:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b98:	2000011c 	.word	0x2000011c
  ldr r2, =_sidata
 8003b9c:	08005618 	.word	0x08005618
  ldr r2, =_sbss
 8003ba0:	2000011c 	.word	0x2000011c
  ldr r4, =_ebss
 8003ba4:	200004f0 	.word	0x200004f0

08003ba8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ba8:	e7fe      	b.n	8003ba8 <ADC1_IRQHandler>
	...

08003bac <__assert_func>:
 8003bac:	b530      	push	{r4, r5, lr}
 8003bae:	0014      	movs	r4, r2
 8003bb0:	001a      	movs	r2, r3
 8003bb2:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <__assert_func+0x2c>)
 8003bb4:	0005      	movs	r5, r0
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	b085      	sub	sp, #20
 8003bba:	68d8      	ldr	r0, [r3, #12]
 8003bbc:	4b07      	ldr	r3, [pc, #28]	; (8003bdc <__assert_func+0x30>)
 8003bbe:	2c00      	cmp	r4, #0
 8003bc0:	d101      	bne.n	8003bc6 <__assert_func+0x1a>
 8003bc2:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <__assert_func+0x34>)
 8003bc4:	001c      	movs	r4, r3
 8003bc6:	9301      	str	r3, [sp, #4]
 8003bc8:	9100      	str	r1, [sp, #0]
 8003bca:	002b      	movs	r3, r5
 8003bcc:	4905      	ldr	r1, [pc, #20]	; (8003be4 <__assert_func+0x38>)
 8003bce:	9402      	str	r4, [sp, #8]
 8003bd0:	f000 f80a 	bl	8003be8 <fiprintf>
 8003bd4:	f000 fc1e 	bl	8004414 <abort>
 8003bd8:	200000b8 	.word	0x200000b8
 8003bdc:	0800553b 	.word	0x0800553b
 8003be0:	08005576 	.word	0x08005576
 8003be4:	08005548 	.word	0x08005548

08003be8 <fiprintf>:
 8003be8:	b40e      	push	{r1, r2, r3}
 8003bea:	b503      	push	{r0, r1, lr}
 8003bec:	0001      	movs	r1, r0
 8003bee:	ab03      	add	r3, sp, #12
 8003bf0:	4804      	ldr	r0, [pc, #16]	; (8003c04 <fiprintf+0x1c>)
 8003bf2:	cb04      	ldmia	r3!, {r2}
 8003bf4:	6800      	ldr	r0, [r0, #0]
 8003bf6:	9301      	str	r3, [sp, #4]
 8003bf8:	f000 f862 	bl	8003cc0 <_vfiprintf_r>
 8003bfc:	b002      	add	sp, #8
 8003bfe:	bc08      	pop	{r3}
 8003c00:	b003      	add	sp, #12
 8003c02:	4718      	bx	r3
 8003c04:	200000b8 	.word	0x200000b8

08003c08 <__libc_init_array>:
 8003c08:	b570      	push	{r4, r5, r6, lr}
 8003c0a:	2600      	movs	r6, #0
 8003c0c:	4d0c      	ldr	r5, [pc, #48]	; (8003c40 <__libc_init_array+0x38>)
 8003c0e:	4c0d      	ldr	r4, [pc, #52]	; (8003c44 <__libc_init_array+0x3c>)
 8003c10:	1b64      	subs	r4, r4, r5
 8003c12:	10a4      	asrs	r4, r4, #2
 8003c14:	42a6      	cmp	r6, r4
 8003c16:	d109      	bne.n	8003c2c <__libc_init_array+0x24>
 8003c18:	2600      	movs	r6, #0
 8003c1a:	f001 fa13 	bl	8005044 <_init>
 8003c1e:	4d0a      	ldr	r5, [pc, #40]	; (8003c48 <__libc_init_array+0x40>)
 8003c20:	4c0a      	ldr	r4, [pc, #40]	; (8003c4c <__libc_init_array+0x44>)
 8003c22:	1b64      	subs	r4, r4, r5
 8003c24:	10a4      	asrs	r4, r4, #2
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d105      	bne.n	8003c36 <__libc_init_array+0x2e>
 8003c2a:	bd70      	pop	{r4, r5, r6, pc}
 8003c2c:	00b3      	lsls	r3, r6, #2
 8003c2e:	58eb      	ldr	r3, [r5, r3]
 8003c30:	4798      	blx	r3
 8003c32:	3601      	adds	r6, #1
 8003c34:	e7ee      	b.n	8003c14 <__libc_init_array+0xc>
 8003c36:	00b3      	lsls	r3, r6, #2
 8003c38:	58eb      	ldr	r3, [r5, r3]
 8003c3a:	4798      	blx	r3
 8003c3c:	3601      	adds	r6, #1
 8003c3e:	e7f2      	b.n	8003c26 <__libc_init_array+0x1e>
 8003c40:	08005610 	.word	0x08005610
 8003c44:	08005610 	.word	0x08005610
 8003c48:	08005610 	.word	0x08005610
 8003c4c:	08005614 	.word	0x08005614

08003c50 <memcpy>:
 8003c50:	2300      	movs	r3, #0
 8003c52:	b510      	push	{r4, lr}
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d100      	bne.n	8003c5a <memcpy+0xa>
 8003c58:	bd10      	pop	{r4, pc}
 8003c5a:	5ccc      	ldrb	r4, [r1, r3]
 8003c5c:	54c4      	strb	r4, [r0, r3]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	e7f8      	b.n	8003c54 <memcpy+0x4>

08003c62 <memset>:
 8003c62:	0003      	movs	r3, r0
 8003c64:	1882      	adds	r2, r0, r2
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d100      	bne.n	8003c6c <memset+0xa>
 8003c6a:	4770      	bx	lr
 8003c6c:	7019      	strb	r1, [r3, #0]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	e7f9      	b.n	8003c66 <memset+0x4>

08003c72 <__sfputc_r>:
 8003c72:	6893      	ldr	r3, [r2, #8]
 8003c74:	b510      	push	{r4, lr}
 8003c76:	3b01      	subs	r3, #1
 8003c78:	6093      	str	r3, [r2, #8]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	da04      	bge.n	8003c88 <__sfputc_r+0x16>
 8003c7e:	6994      	ldr	r4, [r2, #24]
 8003c80:	42a3      	cmp	r3, r4
 8003c82:	db07      	blt.n	8003c94 <__sfputc_r+0x22>
 8003c84:	290a      	cmp	r1, #10
 8003c86:	d005      	beq.n	8003c94 <__sfputc_r+0x22>
 8003c88:	6813      	ldr	r3, [r2, #0]
 8003c8a:	1c58      	adds	r0, r3, #1
 8003c8c:	6010      	str	r0, [r2, #0]
 8003c8e:	7019      	strb	r1, [r3, #0]
 8003c90:	0008      	movs	r0, r1
 8003c92:	bd10      	pop	{r4, pc}
 8003c94:	f000 faf0 	bl	8004278 <__swbuf_r>
 8003c98:	0001      	movs	r1, r0
 8003c9a:	e7f9      	b.n	8003c90 <__sfputc_r+0x1e>

08003c9c <__sfputs_r>:
 8003c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c9e:	0006      	movs	r6, r0
 8003ca0:	000f      	movs	r7, r1
 8003ca2:	0014      	movs	r4, r2
 8003ca4:	18d5      	adds	r5, r2, r3
 8003ca6:	42ac      	cmp	r4, r5
 8003ca8:	d101      	bne.n	8003cae <__sfputs_r+0x12>
 8003caa:	2000      	movs	r0, #0
 8003cac:	e007      	b.n	8003cbe <__sfputs_r+0x22>
 8003cae:	7821      	ldrb	r1, [r4, #0]
 8003cb0:	003a      	movs	r2, r7
 8003cb2:	0030      	movs	r0, r6
 8003cb4:	f7ff ffdd 	bl	8003c72 <__sfputc_r>
 8003cb8:	3401      	adds	r4, #1
 8003cba:	1c43      	adds	r3, r0, #1
 8003cbc:	d1f3      	bne.n	8003ca6 <__sfputs_r+0xa>
 8003cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003cc0 <_vfiprintf_r>:
 8003cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cc2:	b0a1      	sub	sp, #132	; 0x84
 8003cc4:	0006      	movs	r6, r0
 8003cc6:	000c      	movs	r4, r1
 8003cc8:	001f      	movs	r7, r3
 8003cca:	9203      	str	r2, [sp, #12]
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d004      	beq.n	8003cda <_vfiprintf_r+0x1a>
 8003cd0:	6983      	ldr	r3, [r0, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <_vfiprintf_r+0x1a>
 8003cd6:	f000 fcd3 	bl	8004680 <__sinit>
 8003cda:	4b8e      	ldr	r3, [pc, #568]	; (8003f14 <_vfiprintf_r+0x254>)
 8003cdc:	429c      	cmp	r4, r3
 8003cde:	d11c      	bne.n	8003d1a <_vfiprintf_r+0x5a>
 8003ce0:	6874      	ldr	r4, [r6, #4]
 8003ce2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ce4:	07db      	lsls	r3, r3, #31
 8003ce6:	d405      	bmi.n	8003cf4 <_vfiprintf_r+0x34>
 8003ce8:	89a3      	ldrh	r3, [r4, #12]
 8003cea:	059b      	lsls	r3, r3, #22
 8003cec:	d402      	bmi.n	8003cf4 <_vfiprintf_r+0x34>
 8003cee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cf0:	f000 fd67 	bl	80047c2 <__retarget_lock_acquire_recursive>
 8003cf4:	89a3      	ldrh	r3, [r4, #12]
 8003cf6:	071b      	lsls	r3, r3, #28
 8003cf8:	d502      	bpl.n	8003d00 <_vfiprintf_r+0x40>
 8003cfa:	6923      	ldr	r3, [r4, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d11d      	bne.n	8003d3c <_vfiprintf_r+0x7c>
 8003d00:	0021      	movs	r1, r4
 8003d02:	0030      	movs	r0, r6
 8003d04:	f000 fb0e 	bl	8004324 <__swsetup_r>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d017      	beq.n	8003d3c <_vfiprintf_r+0x7c>
 8003d0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d0e:	07db      	lsls	r3, r3, #31
 8003d10:	d50d      	bpl.n	8003d2e <_vfiprintf_r+0x6e>
 8003d12:	2001      	movs	r0, #1
 8003d14:	4240      	negs	r0, r0
 8003d16:	b021      	add	sp, #132	; 0x84
 8003d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d1a:	4b7f      	ldr	r3, [pc, #508]	; (8003f18 <_vfiprintf_r+0x258>)
 8003d1c:	429c      	cmp	r4, r3
 8003d1e:	d101      	bne.n	8003d24 <_vfiprintf_r+0x64>
 8003d20:	68b4      	ldr	r4, [r6, #8]
 8003d22:	e7de      	b.n	8003ce2 <_vfiprintf_r+0x22>
 8003d24:	4b7d      	ldr	r3, [pc, #500]	; (8003f1c <_vfiprintf_r+0x25c>)
 8003d26:	429c      	cmp	r4, r3
 8003d28:	d1db      	bne.n	8003ce2 <_vfiprintf_r+0x22>
 8003d2a:	68f4      	ldr	r4, [r6, #12]
 8003d2c:	e7d9      	b.n	8003ce2 <_vfiprintf_r+0x22>
 8003d2e:	89a3      	ldrh	r3, [r4, #12]
 8003d30:	059b      	lsls	r3, r3, #22
 8003d32:	d4ee      	bmi.n	8003d12 <_vfiprintf_r+0x52>
 8003d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d36:	f000 fd45 	bl	80047c4 <__retarget_lock_release_recursive>
 8003d3a:	e7ea      	b.n	8003d12 <_vfiprintf_r+0x52>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	ad08      	add	r5, sp, #32
 8003d40:	616b      	str	r3, [r5, #20]
 8003d42:	3320      	adds	r3, #32
 8003d44:	766b      	strb	r3, [r5, #25]
 8003d46:	3310      	adds	r3, #16
 8003d48:	76ab      	strb	r3, [r5, #26]
 8003d4a:	9707      	str	r7, [sp, #28]
 8003d4c:	9f03      	ldr	r7, [sp, #12]
 8003d4e:	783b      	ldrb	r3, [r7, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <_vfiprintf_r+0x98>
 8003d54:	2b25      	cmp	r3, #37	; 0x25
 8003d56:	d14e      	bne.n	8003df6 <_vfiprintf_r+0x136>
 8003d58:	9b03      	ldr	r3, [sp, #12]
 8003d5a:	1afb      	subs	r3, r7, r3
 8003d5c:	9305      	str	r3, [sp, #20]
 8003d5e:	9b03      	ldr	r3, [sp, #12]
 8003d60:	429f      	cmp	r7, r3
 8003d62:	d00d      	beq.n	8003d80 <_vfiprintf_r+0xc0>
 8003d64:	9b05      	ldr	r3, [sp, #20]
 8003d66:	0021      	movs	r1, r4
 8003d68:	0030      	movs	r0, r6
 8003d6a:	9a03      	ldr	r2, [sp, #12]
 8003d6c:	f7ff ff96 	bl	8003c9c <__sfputs_r>
 8003d70:	1c43      	adds	r3, r0, #1
 8003d72:	d100      	bne.n	8003d76 <_vfiprintf_r+0xb6>
 8003d74:	e0b5      	b.n	8003ee2 <_vfiprintf_r+0x222>
 8003d76:	696a      	ldr	r2, [r5, #20]
 8003d78:	9b05      	ldr	r3, [sp, #20]
 8003d7a:	4694      	mov	ip, r2
 8003d7c:	4463      	add	r3, ip
 8003d7e:	616b      	str	r3, [r5, #20]
 8003d80:	783b      	ldrb	r3, [r7, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d100      	bne.n	8003d88 <_vfiprintf_r+0xc8>
 8003d86:	e0ac      	b.n	8003ee2 <_vfiprintf_r+0x222>
 8003d88:	2201      	movs	r2, #1
 8003d8a:	1c7b      	adds	r3, r7, #1
 8003d8c:	9303      	str	r3, [sp, #12]
 8003d8e:	2300      	movs	r3, #0
 8003d90:	4252      	negs	r2, r2
 8003d92:	606a      	str	r2, [r5, #4]
 8003d94:	a904      	add	r1, sp, #16
 8003d96:	3254      	adds	r2, #84	; 0x54
 8003d98:	1852      	adds	r2, r2, r1
 8003d9a:	602b      	str	r3, [r5, #0]
 8003d9c:	60eb      	str	r3, [r5, #12]
 8003d9e:	60ab      	str	r3, [r5, #8]
 8003da0:	7013      	strb	r3, [r2, #0]
 8003da2:	65ab      	str	r3, [r5, #88]	; 0x58
 8003da4:	9b03      	ldr	r3, [sp, #12]
 8003da6:	2205      	movs	r2, #5
 8003da8:	7819      	ldrb	r1, [r3, #0]
 8003daa:	485d      	ldr	r0, [pc, #372]	; (8003f20 <_vfiprintf_r+0x260>)
 8003dac:	f000 fd78 	bl	80048a0 <memchr>
 8003db0:	9b03      	ldr	r3, [sp, #12]
 8003db2:	1c5f      	adds	r7, r3, #1
 8003db4:	2800      	cmp	r0, #0
 8003db6:	d120      	bne.n	8003dfa <_vfiprintf_r+0x13a>
 8003db8:	682a      	ldr	r2, [r5, #0]
 8003dba:	06d3      	lsls	r3, r2, #27
 8003dbc:	d504      	bpl.n	8003dc8 <_vfiprintf_r+0x108>
 8003dbe:	2353      	movs	r3, #83	; 0x53
 8003dc0:	a904      	add	r1, sp, #16
 8003dc2:	185b      	adds	r3, r3, r1
 8003dc4:	2120      	movs	r1, #32
 8003dc6:	7019      	strb	r1, [r3, #0]
 8003dc8:	0713      	lsls	r3, r2, #28
 8003dca:	d504      	bpl.n	8003dd6 <_vfiprintf_r+0x116>
 8003dcc:	2353      	movs	r3, #83	; 0x53
 8003dce:	a904      	add	r1, sp, #16
 8003dd0:	185b      	adds	r3, r3, r1
 8003dd2:	212b      	movs	r1, #43	; 0x2b
 8003dd4:	7019      	strb	r1, [r3, #0]
 8003dd6:	9b03      	ldr	r3, [sp, #12]
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2b2a      	cmp	r3, #42	; 0x2a
 8003ddc:	d016      	beq.n	8003e0c <_vfiprintf_r+0x14c>
 8003dde:	2100      	movs	r1, #0
 8003de0:	68eb      	ldr	r3, [r5, #12]
 8003de2:	9f03      	ldr	r7, [sp, #12]
 8003de4:	783a      	ldrb	r2, [r7, #0]
 8003de6:	1c78      	adds	r0, r7, #1
 8003de8:	3a30      	subs	r2, #48	; 0x30
 8003dea:	4684      	mov	ip, r0
 8003dec:	2a09      	cmp	r2, #9
 8003dee:	d94f      	bls.n	8003e90 <_vfiprintf_r+0x1d0>
 8003df0:	2900      	cmp	r1, #0
 8003df2:	d111      	bne.n	8003e18 <_vfiprintf_r+0x158>
 8003df4:	e017      	b.n	8003e26 <_vfiprintf_r+0x166>
 8003df6:	3701      	adds	r7, #1
 8003df8:	e7a9      	b.n	8003d4e <_vfiprintf_r+0x8e>
 8003dfa:	4b49      	ldr	r3, [pc, #292]	; (8003f20 <_vfiprintf_r+0x260>)
 8003dfc:	682a      	ldr	r2, [r5, #0]
 8003dfe:	1ac0      	subs	r0, r0, r3
 8003e00:	2301      	movs	r3, #1
 8003e02:	4083      	lsls	r3, r0
 8003e04:	4313      	orrs	r3, r2
 8003e06:	602b      	str	r3, [r5, #0]
 8003e08:	9703      	str	r7, [sp, #12]
 8003e0a:	e7cb      	b.n	8003da4 <_vfiprintf_r+0xe4>
 8003e0c:	9b07      	ldr	r3, [sp, #28]
 8003e0e:	1d19      	adds	r1, r3, #4
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	9107      	str	r1, [sp, #28]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	db01      	blt.n	8003e1c <_vfiprintf_r+0x15c>
 8003e18:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e1a:	e004      	b.n	8003e26 <_vfiprintf_r+0x166>
 8003e1c:	425b      	negs	r3, r3
 8003e1e:	60eb      	str	r3, [r5, #12]
 8003e20:	2302      	movs	r3, #2
 8003e22:	4313      	orrs	r3, r2
 8003e24:	602b      	str	r3, [r5, #0]
 8003e26:	783b      	ldrb	r3, [r7, #0]
 8003e28:	2b2e      	cmp	r3, #46	; 0x2e
 8003e2a:	d10a      	bne.n	8003e42 <_vfiprintf_r+0x182>
 8003e2c:	787b      	ldrb	r3, [r7, #1]
 8003e2e:	2b2a      	cmp	r3, #42	; 0x2a
 8003e30:	d137      	bne.n	8003ea2 <_vfiprintf_r+0x1e2>
 8003e32:	9b07      	ldr	r3, [sp, #28]
 8003e34:	3702      	adds	r7, #2
 8003e36:	1d1a      	adds	r2, r3, #4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	9207      	str	r2, [sp, #28]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	db2d      	blt.n	8003e9c <_vfiprintf_r+0x1dc>
 8003e40:	9309      	str	r3, [sp, #36]	; 0x24
 8003e42:	2203      	movs	r2, #3
 8003e44:	7839      	ldrb	r1, [r7, #0]
 8003e46:	4837      	ldr	r0, [pc, #220]	; (8003f24 <_vfiprintf_r+0x264>)
 8003e48:	f000 fd2a 	bl	80048a0 <memchr>
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	d007      	beq.n	8003e60 <_vfiprintf_r+0x1a0>
 8003e50:	4b34      	ldr	r3, [pc, #208]	; (8003f24 <_vfiprintf_r+0x264>)
 8003e52:	682a      	ldr	r2, [r5, #0]
 8003e54:	1ac0      	subs	r0, r0, r3
 8003e56:	2340      	movs	r3, #64	; 0x40
 8003e58:	4083      	lsls	r3, r0
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	3701      	adds	r7, #1
 8003e5e:	602b      	str	r3, [r5, #0]
 8003e60:	7839      	ldrb	r1, [r7, #0]
 8003e62:	1c7b      	adds	r3, r7, #1
 8003e64:	2206      	movs	r2, #6
 8003e66:	4830      	ldr	r0, [pc, #192]	; (8003f28 <_vfiprintf_r+0x268>)
 8003e68:	9303      	str	r3, [sp, #12]
 8003e6a:	7629      	strb	r1, [r5, #24]
 8003e6c:	f000 fd18 	bl	80048a0 <memchr>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d045      	beq.n	8003f00 <_vfiprintf_r+0x240>
 8003e74:	4b2d      	ldr	r3, [pc, #180]	; (8003f2c <_vfiprintf_r+0x26c>)
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d127      	bne.n	8003eca <_vfiprintf_r+0x20a>
 8003e7a:	2207      	movs	r2, #7
 8003e7c:	9b07      	ldr	r3, [sp, #28]
 8003e7e:	3307      	adds	r3, #7
 8003e80:	4393      	bics	r3, r2
 8003e82:	3308      	adds	r3, #8
 8003e84:	9307      	str	r3, [sp, #28]
 8003e86:	696b      	ldr	r3, [r5, #20]
 8003e88:	9a04      	ldr	r2, [sp, #16]
 8003e8a:	189b      	adds	r3, r3, r2
 8003e8c:	616b      	str	r3, [r5, #20]
 8003e8e:	e75d      	b.n	8003d4c <_vfiprintf_r+0x8c>
 8003e90:	210a      	movs	r1, #10
 8003e92:	434b      	muls	r3, r1
 8003e94:	4667      	mov	r7, ip
 8003e96:	189b      	adds	r3, r3, r2
 8003e98:	3909      	subs	r1, #9
 8003e9a:	e7a3      	b.n	8003de4 <_vfiprintf_r+0x124>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	425b      	negs	r3, r3
 8003ea0:	e7ce      	b.n	8003e40 <_vfiprintf_r+0x180>
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	001a      	movs	r2, r3
 8003ea6:	3701      	adds	r7, #1
 8003ea8:	606b      	str	r3, [r5, #4]
 8003eaa:	7839      	ldrb	r1, [r7, #0]
 8003eac:	1c78      	adds	r0, r7, #1
 8003eae:	3930      	subs	r1, #48	; 0x30
 8003eb0:	4684      	mov	ip, r0
 8003eb2:	2909      	cmp	r1, #9
 8003eb4:	d903      	bls.n	8003ebe <_vfiprintf_r+0x1fe>
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d0c3      	beq.n	8003e42 <_vfiprintf_r+0x182>
 8003eba:	9209      	str	r2, [sp, #36]	; 0x24
 8003ebc:	e7c1      	b.n	8003e42 <_vfiprintf_r+0x182>
 8003ebe:	230a      	movs	r3, #10
 8003ec0:	435a      	muls	r2, r3
 8003ec2:	4667      	mov	r7, ip
 8003ec4:	1852      	adds	r2, r2, r1
 8003ec6:	3b09      	subs	r3, #9
 8003ec8:	e7ef      	b.n	8003eaa <_vfiprintf_r+0x1ea>
 8003eca:	ab07      	add	r3, sp, #28
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	0022      	movs	r2, r4
 8003ed0:	0029      	movs	r1, r5
 8003ed2:	0030      	movs	r0, r6
 8003ed4:	4b16      	ldr	r3, [pc, #88]	; (8003f30 <_vfiprintf_r+0x270>)
 8003ed6:	e000      	b.n	8003eda <_vfiprintf_r+0x21a>
 8003ed8:	bf00      	nop
 8003eda:	9004      	str	r0, [sp, #16]
 8003edc:	9b04      	ldr	r3, [sp, #16]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	d1d1      	bne.n	8003e86 <_vfiprintf_r+0x1c6>
 8003ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ee4:	07db      	lsls	r3, r3, #31
 8003ee6:	d405      	bmi.n	8003ef4 <_vfiprintf_r+0x234>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	059b      	lsls	r3, r3, #22
 8003eec:	d402      	bmi.n	8003ef4 <_vfiprintf_r+0x234>
 8003eee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ef0:	f000 fc68 	bl	80047c4 <__retarget_lock_release_recursive>
 8003ef4:	89a3      	ldrh	r3, [r4, #12]
 8003ef6:	065b      	lsls	r3, r3, #25
 8003ef8:	d500      	bpl.n	8003efc <_vfiprintf_r+0x23c>
 8003efa:	e70a      	b.n	8003d12 <_vfiprintf_r+0x52>
 8003efc:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003efe:	e70a      	b.n	8003d16 <_vfiprintf_r+0x56>
 8003f00:	ab07      	add	r3, sp, #28
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	0022      	movs	r2, r4
 8003f06:	0029      	movs	r1, r5
 8003f08:	0030      	movs	r0, r6
 8003f0a:	4b09      	ldr	r3, [pc, #36]	; (8003f30 <_vfiprintf_r+0x270>)
 8003f0c:	f000 f882 	bl	8004014 <_printf_i>
 8003f10:	e7e3      	b.n	8003eda <_vfiprintf_r+0x21a>
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	080055d0 	.word	0x080055d0
 8003f18:	080055f0 	.word	0x080055f0
 8003f1c:	080055b0 	.word	0x080055b0
 8003f20:	0800557c 	.word	0x0800557c
 8003f24:	08005582 	.word	0x08005582
 8003f28:	08005586 	.word	0x08005586
 8003f2c:	00000000 	.word	0x00000000
 8003f30:	08003c9d 	.word	0x08003c9d

08003f34 <_printf_common>:
 8003f34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f36:	0015      	movs	r5, r2
 8003f38:	9301      	str	r3, [sp, #4]
 8003f3a:	688a      	ldr	r2, [r1, #8]
 8003f3c:	690b      	ldr	r3, [r1, #16]
 8003f3e:	000c      	movs	r4, r1
 8003f40:	9000      	str	r0, [sp, #0]
 8003f42:	4293      	cmp	r3, r2
 8003f44:	da00      	bge.n	8003f48 <_printf_common+0x14>
 8003f46:	0013      	movs	r3, r2
 8003f48:	0022      	movs	r2, r4
 8003f4a:	602b      	str	r3, [r5, #0]
 8003f4c:	3243      	adds	r2, #67	; 0x43
 8003f4e:	7812      	ldrb	r2, [r2, #0]
 8003f50:	2a00      	cmp	r2, #0
 8003f52:	d001      	beq.n	8003f58 <_printf_common+0x24>
 8003f54:	3301      	adds	r3, #1
 8003f56:	602b      	str	r3, [r5, #0]
 8003f58:	6823      	ldr	r3, [r4, #0]
 8003f5a:	069b      	lsls	r3, r3, #26
 8003f5c:	d502      	bpl.n	8003f64 <_printf_common+0x30>
 8003f5e:	682b      	ldr	r3, [r5, #0]
 8003f60:	3302      	adds	r3, #2
 8003f62:	602b      	str	r3, [r5, #0]
 8003f64:	6822      	ldr	r2, [r4, #0]
 8003f66:	2306      	movs	r3, #6
 8003f68:	0017      	movs	r7, r2
 8003f6a:	401f      	ands	r7, r3
 8003f6c:	421a      	tst	r2, r3
 8003f6e:	d027      	beq.n	8003fc0 <_printf_common+0x8c>
 8003f70:	0023      	movs	r3, r4
 8003f72:	3343      	adds	r3, #67	; 0x43
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	1e5a      	subs	r2, r3, #1
 8003f78:	4193      	sbcs	r3, r2
 8003f7a:	6822      	ldr	r2, [r4, #0]
 8003f7c:	0692      	lsls	r2, r2, #26
 8003f7e:	d430      	bmi.n	8003fe2 <_printf_common+0xae>
 8003f80:	0022      	movs	r2, r4
 8003f82:	9901      	ldr	r1, [sp, #4]
 8003f84:	9800      	ldr	r0, [sp, #0]
 8003f86:	9e08      	ldr	r6, [sp, #32]
 8003f88:	3243      	adds	r2, #67	; 0x43
 8003f8a:	47b0      	blx	r6
 8003f8c:	1c43      	adds	r3, r0, #1
 8003f8e:	d025      	beq.n	8003fdc <_printf_common+0xa8>
 8003f90:	2306      	movs	r3, #6
 8003f92:	6820      	ldr	r0, [r4, #0]
 8003f94:	682a      	ldr	r2, [r5, #0]
 8003f96:	68e1      	ldr	r1, [r4, #12]
 8003f98:	2500      	movs	r5, #0
 8003f9a:	4003      	ands	r3, r0
 8003f9c:	2b04      	cmp	r3, #4
 8003f9e:	d103      	bne.n	8003fa8 <_printf_common+0x74>
 8003fa0:	1a8d      	subs	r5, r1, r2
 8003fa2:	43eb      	mvns	r3, r5
 8003fa4:	17db      	asrs	r3, r3, #31
 8003fa6:	401d      	ands	r5, r3
 8003fa8:	68a3      	ldr	r3, [r4, #8]
 8003faa:	6922      	ldr	r2, [r4, #16]
 8003fac:	4293      	cmp	r3, r2
 8003fae:	dd01      	ble.n	8003fb4 <_printf_common+0x80>
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	18ed      	adds	r5, r5, r3
 8003fb4:	2700      	movs	r7, #0
 8003fb6:	42bd      	cmp	r5, r7
 8003fb8:	d120      	bne.n	8003ffc <_printf_common+0xc8>
 8003fba:	2000      	movs	r0, #0
 8003fbc:	e010      	b.n	8003fe0 <_printf_common+0xac>
 8003fbe:	3701      	adds	r7, #1
 8003fc0:	68e3      	ldr	r3, [r4, #12]
 8003fc2:	682a      	ldr	r2, [r5, #0]
 8003fc4:	1a9b      	subs	r3, r3, r2
 8003fc6:	42bb      	cmp	r3, r7
 8003fc8:	ddd2      	ble.n	8003f70 <_printf_common+0x3c>
 8003fca:	0022      	movs	r2, r4
 8003fcc:	2301      	movs	r3, #1
 8003fce:	9901      	ldr	r1, [sp, #4]
 8003fd0:	9800      	ldr	r0, [sp, #0]
 8003fd2:	9e08      	ldr	r6, [sp, #32]
 8003fd4:	3219      	adds	r2, #25
 8003fd6:	47b0      	blx	r6
 8003fd8:	1c43      	adds	r3, r0, #1
 8003fda:	d1f0      	bne.n	8003fbe <_printf_common+0x8a>
 8003fdc:	2001      	movs	r0, #1
 8003fde:	4240      	negs	r0, r0
 8003fe0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003fe2:	2030      	movs	r0, #48	; 0x30
 8003fe4:	18e1      	adds	r1, r4, r3
 8003fe6:	3143      	adds	r1, #67	; 0x43
 8003fe8:	7008      	strb	r0, [r1, #0]
 8003fea:	0021      	movs	r1, r4
 8003fec:	1c5a      	adds	r2, r3, #1
 8003fee:	3145      	adds	r1, #69	; 0x45
 8003ff0:	7809      	ldrb	r1, [r1, #0]
 8003ff2:	18a2      	adds	r2, r4, r2
 8003ff4:	3243      	adds	r2, #67	; 0x43
 8003ff6:	3302      	adds	r3, #2
 8003ff8:	7011      	strb	r1, [r2, #0]
 8003ffa:	e7c1      	b.n	8003f80 <_printf_common+0x4c>
 8003ffc:	0022      	movs	r2, r4
 8003ffe:	2301      	movs	r3, #1
 8004000:	9901      	ldr	r1, [sp, #4]
 8004002:	9800      	ldr	r0, [sp, #0]
 8004004:	9e08      	ldr	r6, [sp, #32]
 8004006:	321a      	adds	r2, #26
 8004008:	47b0      	blx	r6
 800400a:	1c43      	adds	r3, r0, #1
 800400c:	d0e6      	beq.n	8003fdc <_printf_common+0xa8>
 800400e:	3701      	adds	r7, #1
 8004010:	e7d1      	b.n	8003fb6 <_printf_common+0x82>
	...

08004014 <_printf_i>:
 8004014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004016:	b08b      	sub	sp, #44	; 0x2c
 8004018:	9206      	str	r2, [sp, #24]
 800401a:	000a      	movs	r2, r1
 800401c:	3243      	adds	r2, #67	; 0x43
 800401e:	9307      	str	r3, [sp, #28]
 8004020:	9005      	str	r0, [sp, #20]
 8004022:	9204      	str	r2, [sp, #16]
 8004024:	7e0a      	ldrb	r2, [r1, #24]
 8004026:	000c      	movs	r4, r1
 8004028:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800402a:	2a78      	cmp	r2, #120	; 0x78
 800402c:	d806      	bhi.n	800403c <_printf_i+0x28>
 800402e:	2a62      	cmp	r2, #98	; 0x62
 8004030:	d808      	bhi.n	8004044 <_printf_i+0x30>
 8004032:	2a00      	cmp	r2, #0
 8004034:	d100      	bne.n	8004038 <_printf_i+0x24>
 8004036:	e0c0      	b.n	80041ba <_printf_i+0x1a6>
 8004038:	2a58      	cmp	r2, #88	; 0x58
 800403a:	d052      	beq.n	80040e2 <_printf_i+0xce>
 800403c:	0026      	movs	r6, r4
 800403e:	3642      	adds	r6, #66	; 0x42
 8004040:	7032      	strb	r2, [r6, #0]
 8004042:	e022      	b.n	800408a <_printf_i+0x76>
 8004044:	0010      	movs	r0, r2
 8004046:	3863      	subs	r0, #99	; 0x63
 8004048:	2815      	cmp	r0, #21
 800404a:	d8f7      	bhi.n	800403c <_printf_i+0x28>
 800404c:	f7fc f85c 	bl	8000108 <__gnu_thumb1_case_shi>
 8004050:	001f0016 	.word	0x001f0016
 8004054:	fff6fff6 	.word	0xfff6fff6
 8004058:	fff6fff6 	.word	0xfff6fff6
 800405c:	fff6001f 	.word	0xfff6001f
 8004060:	fff6fff6 	.word	0xfff6fff6
 8004064:	00a8fff6 	.word	0x00a8fff6
 8004068:	009a0036 	.word	0x009a0036
 800406c:	fff6fff6 	.word	0xfff6fff6
 8004070:	fff600b9 	.word	0xfff600b9
 8004074:	fff60036 	.word	0xfff60036
 8004078:	009efff6 	.word	0x009efff6
 800407c:	0026      	movs	r6, r4
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	3642      	adds	r6, #66	; 0x42
 8004082:	1d11      	adds	r1, r2, #4
 8004084:	6019      	str	r1, [r3, #0]
 8004086:	6813      	ldr	r3, [r2, #0]
 8004088:	7033      	strb	r3, [r6, #0]
 800408a:	2301      	movs	r3, #1
 800408c:	e0a7      	b.n	80041de <_printf_i+0x1ca>
 800408e:	6808      	ldr	r0, [r1, #0]
 8004090:	6819      	ldr	r1, [r3, #0]
 8004092:	1d0a      	adds	r2, r1, #4
 8004094:	0605      	lsls	r5, r0, #24
 8004096:	d50b      	bpl.n	80040b0 <_printf_i+0x9c>
 8004098:	680d      	ldr	r5, [r1, #0]
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	2d00      	cmp	r5, #0
 800409e:	da03      	bge.n	80040a8 <_printf_i+0x94>
 80040a0:	232d      	movs	r3, #45	; 0x2d
 80040a2:	9a04      	ldr	r2, [sp, #16]
 80040a4:	426d      	negs	r5, r5
 80040a6:	7013      	strb	r3, [r2, #0]
 80040a8:	4b61      	ldr	r3, [pc, #388]	; (8004230 <_printf_i+0x21c>)
 80040aa:	270a      	movs	r7, #10
 80040ac:	9303      	str	r3, [sp, #12]
 80040ae:	e032      	b.n	8004116 <_printf_i+0x102>
 80040b0:	680d      	ldr	r5, [r1, #0]
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	0641      	lsls	r1, r0, #25
 80040b6:	d5f1      	bpl.n	800409c <_printf_i+0x88>
 80040b8:	b22d      	sxth	r5, r5
 80040ba:	e7ef      	b.n	800409c <_printf_i+0x88>
 80040bc:	680d      	ldr	r5, [r1, #0]
 80040be:	6819      	ldr	r1, [r3, #0]
 80040c0:	1d08      	adds	r0, r1, #4
 80040c2:	6018      	str	r0, [r3, #0]
 80040c4:	062e      	lsls	r6, r5, #24
 80040c6:	d501      	bpl.n	80040cc <_printf_i+0xb8>
 80040c8:	680d      	ldr	r5, [r1, #0]
 80040ca:	e003      	b.n	80040d4 <_printf_i+0xc0>
 80040cc:	066d      	lsls	r5, r5, #25
 80040ce:	d5fb      	bpl.n	80040c8 <_printf_i+0xb4>
 80040d0:	680d      	ldr	r5, [r1, #0]
 80040d2:	b2ad      	uxth	r5, r5
 80040d4:	4b56      	ldr	r3, [pc, #344]	; (8004230 <_printf_i+0x21c>)
 80040d6:	270a      	movs	r7, #10
 80040d8:	9303      	str	r3, [sp, #12]
 80040da:	2a6f      	cmp	r2, #111	; 0x6f
 80040dc:	d117      	bne.n	800410e <_printf_i+0xfa>
 80040de:	2708      	movs	r7, #8
 80040e0:	e015      	b.n	800410e <_printf_i+0xfa>
 80040e2:	3145      	adds	r1, #69	; 0x45
 80040e4:	700a      	strb	r2, [r1, #0]
 80040e6:	4a52      	ldr	r2, [pc, #328]	; (8004230 <_printf_i+0x21c>)
 80040e8:	9203      	str	r2, [sp, #12]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	6821      	ldr	r1, [r4, #0]
 80040ee:	ca20      	ldmia	r2!, {r5}
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	0608      	lsls	r0, r1, #24
 80040f4:	d550      	bpl.n	8004198 <_printf_i+0x184>
 80040f6:	07cb      	lsls	r3, r1, #31
 80040f8:	d502      	bpl.n	8004100 <_printf_i+0xec>
 80040fa:	2320      	movs	r3, #32
 80040fc:	4319      	orrs	r1, r3
 80040fe:	6021      	str	r1, [r4, #0]
 8004100:	2710      	movs	r7, #16
 8004102:	2d00      	cmp	r5, #0
 8004104:	d103      	bne.n	800410e <_printf_i+0xfa>
 8004106:	2320      	movs	r3, #32
 8004108:	6822      	ldr	r2, [r4, #0]
 800410a:	439a      	bics	r2, r3
 800410c:	6022      	str	r2, [r4, #0]
 800410e:	0023      	movs	r3, r4
 8004110:	2200      	movs	r2, #0
 8004112:	3343      	adds	r3, #67	; 0x43
 8004114:	701a      	strb	r2, [r3, #0]
 8004116:	6863      	ldr	r3, [r4, #4]
 8004118:	60a3      	str	r3, [r4, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	db03      	blt.n	8004126 <_printf_i+0x112>
 800411e:	2204      	movs	r2, #4
 8004120:	6821      	ldr	r1, [r4, #0]
 8004122:	4391      	bics	r1, r2
 8004124:	6021      	str	r1, [r4, #0]
 8004126:	2d00      	cmp	r5, #0
 8004128:	d102      	bne.n	8004130 <_printf_i+0x11c>
 800412a:	9e04      	ldr	r6, [sp, #16]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00c      	beq.n	800414a <_printf_i+0x136>
 8004130:	9e04      	ldr	r6, [sp, #16]
 8004132:	0028      	movs	r0, r5
 8004134:	0039      	movs	r1, r7
 8004136:	f7fc f877 	bl	8000228 <__aeabi_uidivmod>
 800413a:	9b03      	ldr	r3, [sp, #12]
 800413c:	3e01      	subs	r6, #1
 800413e:	5c5b      	ldrb	r3, [r3, r1]
 8004140:	7033      	strb	r3, [r6, #0]
 8004142:	002b      	movs	r3, r5
 8004144:	0005      	movs	r5, r0
 8004146:	429f      	cmp	r7, r3
 8004148:	d9f3      	bls.n	8004132 <_printf_i+0x11e>
 800414a:	2f08      	cmp	r7, #8
 800414c:	d109      	bne.n	8004162 <_printf_i+0x14e>
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	07db      	lsls	r3, r3, #31
 8004152:	d506      	bpl.n	8004162 <_printf_i+0x14e>
 8004154:	6863      	ldr	r3, [r4, #4]
 8004156:	6922      	ldr	r2, [r4, #16]
 8004158:	4293      	cmp	r3, r2
 800415a:	dc02      	bgt.n	8004162 <_printf_i+0x14e>
 800415c:	2330      	movs	r3, #48	; 0x30
 800415e:	3e01      	subs	r6, #1
 8004160:	7033      	strb	r3, [r6, #0]
 8004162:	9b04      	ldr	r3, [sp, #16]
 8004164:	1b9b      	subs	r3, r3, r6
 8004166:	6123      	str	r3, [r4, #16]
 8004168:	9b07      	ldr	r3, [sp, #28]
 800416a:	0021      	movs	r1, r4
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	9805      	ldr	r0, [sp, #20]
 8004170:	9b06      	ldr	r3, [sp, #24]
 8004172:	aa09      	add	r2, sp, #36	; 0x24
 8004174:	f7ff fede 	bl	8003f34 <_printf_common>
 8004178:	1c43      	adds	r3, r0, #1
 800417a:	d135      	bne.n	80041e8 <_printf_i+0x1d4>
 800417c:	2001      	movs	r0, #1
 800417e:	4240      	negs	r0, r0
 8004180:	b00b      	add	sp, #44	; 0x2c
 8004182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004184:	2220      	movs	r2, #32
 8004186:	6809      	ldr	r1, [r1, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	6022      	str	r2, [r4, #0]
 800418c:	0022      	movs	r2, r4
 800418e:	2178      	movs	r1, #120	; 0x78
 8004190:	3245      	adds	r2, #69	; 0x45
 8004192:	7011      	strb	r1, [r2, #0]
 8004194:	4a27      	ldr	r2, [pc, #156]	; (8004234 <_printf_i+0x220>)
 8004196:	e7a7      	b.n	80040e8 <_printf_i+0xd4>
 8004198:	0648      	lsls	r0, r1, #25
 800419a:	d5ac      	bpl.n	80040f6 <_printf_i+0xe2>
 800419c:	b2ad      	uxth	r5, r5
 800419e:	e7aa      	b.n	80040f6 <_printf_i+0xe2>
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	680d      	ldr	r5, [r1, #0]
 80041a4:	1d10      	adds	r0, r2, #4
 80041a6:	6949      	ldr	r1, [r1, #20]
 80041a8:	6018      	str	r0, [r3, #0]
 80041aa:	6813      	ldr	r3, [r2, #0]
 80041ac:	062e      	lsls	r6, r5, #24
 80041ae:	d501      	bpl.n	80041b4 <_printf_i+0x1a0>
 80041b0:	6019      	str	r1, [r3, #0]
 80041b2:	e002      	b.n	80041ba <_printf_i+0x1a6>
 80041b4:	066d      	lsls	r5, r5, #25
 80041b6:	d5fb      	bpl.n	80041b0 <_printf_i+0x19c>
 80041b8:	8019      	strh	r1, [r3, #0]
 80041ba:	2300      	movs	r3, #0
 80041bc:	9e04      	ldr	r6, [sp, #16]
 80041be:	6123      	str	r3, [r4, #16]
 80041c0:	e7d2      	b.n	8004168 <_printf_i+0x154>
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	1d11      	adds	r1, r2, #4
 80041c6:	6019      	str	r1, [r3, #0]
 80041c8:	6816      	ldr	r6, [r2, #0]
 80041ca:	2100      	movs	r1, #0
 80041cc:	0030      	movs	r0, r6
 80041ce:	6862      	ldr	r2, [r4, #4]
 80041d0:	f000 fb66 	bl	80048a0 <memchr>
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d001      	beq.n	80041dc <_printf_i+0x1c8>
 80041d8:	1b80      	subs	r0, r0, r6
 80041da:	6060      	str	r0, [r4, #4]
 80041dc:	6863      	ldr	r3, [r4, #4]
 80041de:	6123      	str	r3, [r4, #16]
 80041e0:	2300      	movs	r3, #0
 80041e2:	9a04      	ldr	r2, [sp, #16]
 80041e4:	7013      	strb	r3, [r2, #0]
 80041e6:	e7bf      	b.n	8004168 <_printf_i+0x154>
 80041e8:	6923      	ldr	r3, [r4, #16]
 80041ea:	0032      	movs	r2, r6
 80041ec:	9906      	ldr	r1, [sp, #24]
 80041ee:	9805      	ldr	r0, [sp, #20]
 80041f0:	9d07      	ldr	r5, [sp, #28]
 80041f2:	47a8      	blx	r5
 80041f4:	1c43      	adds	r3, r0, #1
 80041f6:	d0c1      	beq.n	800417c <_printf_i+0x168>
 80041f8:	6823      	ldr	r3, [r4, #0]
 80041fa:	079b      	lsls	r3, r3, #30
 80041fc:	d415      	bmi.n	800422a <_printf_i+0x216>
 80041fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004200:	68e0      	ldr	r0, [r4, #12]
 8004202:	4298      	cmp	r0, r3
 8004204:	dabc      	bge.n	8004180 <_printf_i+0x16c>
 8004206:	0018      	movs	r0, r3
 8004208:	e7ba      	b.n	8004180 <_printf_i+0x16c>
 800420a:	0022      	movs	r2, r4
 800420c:	2301      	movs	r3, #1
 800420e:	9906      	ldr	r1, [sp, #24]
 8004210:	9805      	ldr	r0, [sp, #20]
 8004212:	9e07      	ldr	r6, [sp, #28]
 8004214:	3219      	adds	r2, #25
 8004216:	47b0      	blx	r6
 8004218:	1c43      	adds	r3, r0, #1
 800421a:	d0af      	beq.n	800417c <_printf_i+0x168>
 800421c:	3501      	adds	r5, #1
 800421e:	68e3      	ldr	r3, [r4, #12]
 8004220:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004222:	1a9b      	subs	r3, r3, r2
 8004224:	42ab      	cmp	r3, r5
 8004226:	dcf0      	bgt.n	800420a <_printf_i+0x1f6>
 8004228:	e7e9      	b.n	80041fe <_printf_i+0x1ea>
 800422a:	2500      	movs	r5, #0
 800422c:	e7f7      	b.n	800421e <_printf_i+0x20a>
 800422e:	46c0      	nop			; (mov r8, r8)
 8004230:	0800558d 	.word	0x0800558d
 8004234:	0800559e 	.word	0x0800559e

08004238 <siprintf>:
 8004238:	b40e      	push	{r1, r2, r3}
 800423a:	b500      	push	{lr}
 800423c:	490b      	ldr	r1, [pc, #44]	; (800426c <siprintf+0x34>)
 800423e:	b09c      	sub	sp, #112	; 0x70
 8004240:	ab1d      	add	r3, sp, #116	; 0x74
 8004242:	9002      	str	r0, [sp, #8]
 8004244:	9006      	str	r0, [sp, #24]
 8004246:	9107      	str	r1, [sp, #28]
 8004248:	9104      	str	r1, [sp, #16]
 800424a:	4809      	ldr	r0, [pc, #36]	; (8004270 <siprintf+0x38>)
 800424c:	4909      	ldr	r1, [pc, #36]	; (8004274 <siprintf+0x3c>)
 800424e:	cb04      	ldmia	r3!, {r2}
 8004250:	9105      	str	r1, [sp, #20]
 8004252:	6800      	ldr	r0, [r0, #0]
 8004254:	a902      	add	r1, sp, #8
 8004256:	9301      	str	r3, [sp, #4]
 8004258:	f000 fc70 	bl	8004b3c <_svfiprintf_r>
 800425c:	2300      	movs	r3, #0
 800425e:	9a02      	ldr	r2, [sp, #8]
 8004260:	7013      	strb	r3, [r2, #0]
 8004262:	b01c      	add	sp, #112	; 0x70
 8004264:	bc08      	pop	{r3}
 8004266:	b003      	add	sp, #12
 8004268:	4718      	bx	r3
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	7fffffff 	.word	0x7fffffff
 8004270:	200000b8 	.word	0x200000b8
 8004274:	ffff0208 	.word	0xffff0208

08004278 <__swbuf_r>:
 8004278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427a:	0005      	movs	r5, r0
 800427c:	000e      	movs	r6, r1
 800427e:	0014      	movs	r4, r2
 8004280:	2800      	cmp	r0, #0
 8004282:	d004      	beq.n	800428e <__swbuf_r+0x16>
 8004284:	6983      	ldr	r3, [r0, #24]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <__swbuf_r+0x16>
 800428a:	f000 f9f9 	bl	8004680 <__sinit>
 800428e:	4b22      	ldr	r3, [pc, #136]	; (8004318 <__swbuf_r+0xa0>)
 8004290:	429c      	cmp	r4, r3
 8004292:	d12e      	bne.n	80042f2 <__swbuf_r+0x7a>
 8004294:	686c      	ldr	r4, [r5, #4]
 8004296:	69a3      	ldr	r3, [r4, #24]
 8004298:	60a3      	str	r3, [r4, #8]
 800429a:	89a3      	ldrh	r3, [r4, #12]
 800429c:	071b      	lsls	r3, r3, #28
 800429e:	d532      	bpl.n	8004306 <__swbuf_r+0x8e>
 80042a0:	6923      	ldr	r3, [r4, #16]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d02f      	beq.n	8004306 <__swbuf_r+0x8e>
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	6922      	ldr	r2, [r4, #16]
 80042aa:	b2f7      	uxtb	r7, r6
 80042ac:	1a98      	subs	r0, r3, r2
 80042ae:	6963      	ldr	r3, [r4, #20]
 80042b0:	b2f6      	uxtb	r6, r6
 80042b2:	4283      	cmp	r3, r0
 80042b4:	dc05      	bgt.n	80042c2 <__swbuf_r+0x4a>
 80042b6:	0021      	movs	r1, r4
 80042b8:	0028      	movs	r0, r5
 80042ba:	f000 f93f 	bl	800453c <_fflush_r>
 80042be:	2800      	cmp	r0, #0
 80042c0:	d127      	bne.n	8004312 <__swbuf_r+0x9a>
 80042c2:	68a3      	ldr	r3, [r4, #8]
 80042c4:	3001      	adds	r0, #1
 80042c6:	3b01      	subs	r3, #1
 80042c8:	60a3      	str	r3, [r4, #8]
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	6022      	str	r2, [r4, #0]
 80042d0:	701f      	strb	r7, [r3, #0]
 80042d2:	6963      	ldr	r3, [r4, #20]
 80042d4:	4283      	cmp	r3, r0
 80042d6:	d004      	beq.n	80042e2 <__swbuf_r+0x6a>
 80042d8:	89a3      	ldrh	r3, [r4, #12]
 80042da:	07db      	lsls	r3, r3, #31
 80042dc:	d507      	bpl.n	80042ee <__swbuf_r+0x76>
 80042de:	2e0a      	cmp	r6, #10
 80042e0:	d105      	bne.n	80042ee <__swbuf_r+0x76>
 80042e2:	0021      	movs	r1, r4
 80042e4:	0028      	movs	r0, r5
 80042e6:	f000 f929 	bl	800453c <_fflush_r>
 80042ea:	2800      	cmp	r0, #0
 80042ec:	d111      	bne.n	8004312 <__swbuf_r+0x9a>
 80042ee:	0030      	movs	r0, r6
 80042f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042f2:	4b0a      	ldr	r3, [pc, #40]	; (800431c <__swbuf_r+0xa4>)
 80042f4:	429c      	cmp	r4, r3
 80042f6:	d101      	bne.n	80042fc <__swbuf_r+0x84>
 80042f8:	68ac      	ldr	r4, [r5, #8]
 80042fa:	e7cc      	b.n	8004296 <__swbuf_r+0x1e>
 80042fc:	4b08      	ldr	r3, [pc, #32]	; (8004320 <__swbuf_r+0xa8>)
 80042fe:	429c      	cmp	r4, r3
 8004300:	d1c9      	bne.n	8004296 <__swbuf_r+0x1e>
 8004302:	68ec      	ldr	r4, [r5, #12]
 8004304:	e7c7      	b.n	8004296 <__swbuf_r+0x1e>
 8004306:	0021      	movs	r1, r4
 8004308:	0028      	movs	r0, r5
 800430a:	f000 f80b 	bl	8004324 <__swsetup_r>
 800430e:	2800      	cmp	r0, #0
 8004310:	d0c9      	beq.n	80042a6 <__swbuf_r+0x2e>
 8004312:	2601      	movs	r6, #1
 8004314:	4276      	negs	r6, r6
 8004316:	e7ea      	b.n	80042ee <__swbuf_r+0x76>
 8004318:	080055d0 	.word	0x080055d0
 800431c:	080055f0 	.word	0x080055f0
 8004320:	080055b0 	.word	0x080055b0

08004324 <__swsetup_r>:
 8004324:	4b37      	ldr	r3, [pc, #220]	; (8004404 <__swsetup_r+0xe0>)
 8004326:	b570      	push	{r4, r5, r6, lr}
 8004328:	681d      	ldr	r5, [r3, #0]
 800432a:	0006      	movs	r6, r0
 800432c:	000c      	movs	r4, r1
 800432e:	2d00      	cmp	r5, #0
 8004330:	d005      	beq.n	800433e <__swsetup_r+0x1a>
 8004332:	69ab      	ldr	r3, [r5, #24]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d102      	bne.n	800433e <__swsetup_r+0x1a>
 8004338:	0028      	movs	r0, r5
 800433a:	f000 f9a1 	bl	8004680 <__sinit>
 800433e:	4b32      	ldr	r3, [pc, #200]	; (8004408 <__swsetup_r+0xe4>)
 8004340:	429c      	cmp	r4, r3
 8004342:	d10f      	bne.n	8004364 <__swsetup_r+0x40>
 8004344:	686c      	ldr	r4, [r5, #4]
 8004346:	230c      	movs	r3, #12
 8004348:	5ee2      	ldrsh	r2, [r4, r3]
 800434a:	b293      	uxth	r3, r2
 800434c:	0711      	lsls	r1, r2, #28
 800434e:	d42d      	bmi.n	80043ac <__swsetup_r+0x88>
 8004350:	06d9      	lsls	r1, r3, #27
 8004352:	d411      	bmi.n	8004378 <__swsetup_r+0x54>
 8004354:	2309      	movs	r3, #9
 8004356:	2001      	movs	r0, #1
 8004358:	6033      	str	r3, [r6, #0]
 800435a:	3337      	adds	r3, #55	; 0x37
 800435c:	4313      	orrs	r3, r2
 800435e:	81a3      	strh	r3, [r4, #12]
 8004360:	4240      	negs	r0, r0
 8004362:	bd70      	pop	{r4, r5, r6, pc}
 8004364:	4b29      	ldr	r3, [pc, #164]	; (800440c <__swsetup_r+0xe8>)
 8004366:	429c      	cmp	r4, r3
 8004368:	d101      	bne.n	800436e <__swsetup_r+0x4a>
 800436a:	68ac      	ldr	r4, [r5, #8]
 800436c:	e7eb      	b.n	8004346 <__swsetup_r+0x22>
 800436e:	4b28      	ldr	r3, [pc, #160]	; (8004410 <__swsetup_r+0xec>)
 8004370:	429c      	cmp	r4, r3
 8004372:	d1e8      	bne.n	8004346 <__swsetup_r+0x22>
 8004374:	68ec      	ldr	r4, [r5, #12]
 8004376:	e7e6      	b.n	8004346 <__swsetup_r+0x22>
 8004378:	075b      	lsls	r3, r3, #29
 800437a:	d513      	bpl.n	80043a4 <__swsetup_r+0x80>
 800437c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800437e:	2900      	cmp	r1, #0
 8004380:	d008      	beq.n	8004394 <__swsetup_r+0x70>
 8004382:	0023      	movs	r3, r4
 8004384:	3344      	adds	r3, #68	; 0x44
 8004386:	4299      	cmp	r1, r3
 8004388:	d002      	beq.n	8004390 <__swsetup_r+0x6c>
 800438a:	0030      	movs	r0, r6
 800438c:	f000 faa6 	bl	80048dc <_free_r>
 8004390:	2300      	movs	r3, #0
 8004392:	6363      	str	r3, [r4, #52]	; 0x34
 8004394:	2224      	movs	r2, #36	; 0x24
 8004396:	89a3      	ldrh	r3, [r4, #12]
 8004398:	4393      	bics	r3, r2
 800439a:	81a3      	strh	r3, [r4, #12]
 800439c:	2300      	movs	r3, #0
 800439e:	6063      	str	r3, [r4, #4]
 80043a0:	6923      	ldr	r3, [r4, #16]
 80043a2:	6023      	str	r3, [r4, #0]
 80043a4:	2308      	movs	r3, #8
 80043a6:	89a2      	ldrh	r2, [r4, #12]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	81a3      	strh	r3, [r4, #12]
 80043ac:	6923      	ldr	r3, [r4, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10b      	bne.n	80043ca <__swsetup_r+0xa6>
 80043b2:	21a0      	movs	r1, #160	; 0xa0
 80043b4:	2280      	movs	r2, #128	; 0x80
 80043b6:	89a3      	ldrh	r3, [r4, #12]
 80043b8:	0089      	lsls	r1, r1, #2
 80043ba:	0092      	lsls	r2, r2, #2
 80043bc:	400b      	ands	r3, r1
 80043be:	4293      	cmp	r3, r2
 80043c0:	d003      	beq.n	80043ca <__swsetup_r+0xa6>
 80043c2:	0021      	movs	r1, r4
 80043c4:	0030      	movs	r0, r6
 80043c6:	f000 fa27 	bl	8004818 <__smakebuf_r>
 80043ca:	220c      	movs	r2, #12
 80043cc:	5ea3      	ldrsh	r3, [r4, r2]
 80043ce:	2001      	movs	r0, #1
 80043d0:	001a      	movs	r2, r3
 80043d2:	b299      	uxth	r1, r3
 80043d4:	4002      	ands	r2, r0
 80043d6:	4203      	tst	r3, r0
 80043d8:	d00f      	beq.n	80043fa <__swsetup_r+0xd6>
 80043da:	2200      	movs	r2, #0
 80043dc:	60a2      	str	r2, [r4, #8]
 80043de:	6962      	ldr	r2, [r4, #20]
 80043e0:	4252      	negs	r2, r2
 80043e2:	61a2      	str	r2, [r4, #24]
 80043e4:	2000      	movs	r0, #0
 80043e6:	6922      	ldr	r2, [r4, #16]
 80043e8:	4282      	cmp	r2, r0
 80043ea:	d1ba      	bne.n	8004362 <__swsetup_r+0x3e>
 80043ec:	060a      	lsls	r2, r1, #24
 80043ee:	d5b8      	bpl.n	8004362 <__swsetup_r+0x3e>
 80043f0:	2240      	movs	r2, #64	; 0x40
 80043f2:	4313      	orrs	r3, r2
 80043f4:	81a3      	strh	r3, [r4, #12]
 80043f6:	3801      	subs	r0, #1
 80043f8:	e7b3      	b.n	8004362 <__swsetup_r+0x3e>
 80043fa:	0788      	lsls	r0, r1, #30
 80043fc:	d400      	bmi.n	8004400 <__swsetup_r+0xdc>
 80043fe:	6962      	ldr	r2, [r4, #20]
 8004400:	60a2      	str	r2, [r4, #8]
 8004402:	e7ef      	b.n	80043e4 <__swsetup_r+0xc0>
 8004404:	200000b8 	.word	0x200000b8
 8004408:	080055d0 	.word	0x080055d0
 800440c:	080055f0 	.word	0x080055f0
 8004410:	080055b0 	.word	0x080055b0

08004414 <abort>:
 8004414:	2006      	movs	r0, #6
 8004416:	b510      	push	{r4, lr}
 8004418:	f000 fccc 	bl	8004db4 <raise>
 800441c:	2001      	movs	r0, #1
 800441e:	f000 fe0f 	bl	8005040 <_exit>
	...

08004424 <__sflush_r>:
 8004424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004426:	898b      	ldrh	r3, [r1, #12]
 8004428:	0005      	movs	r5, r0
 800442a:	000c      	movs	r4, r1
 800442c:	071a      	lsls	r2, r3, #28
 800442e:	d45f      	bmi.n	80044f0 <__sflush_r+0xcc>
 8004430:	684a      	ldr	r2, [r1, #4]
 8004432:	2a00      	cmp	r2, #0
 8004434:	dc04      	bgt.n	8004440 <__sflush_r+0x1c>
 8004436:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004438:	2a00      	cmp	r2, #0
 800443a:	dc01      	bgt.n	8004440 <__sflush_r+0x1c>
 800443c:	2000      	movs	r0, #0
 800443e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004440:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004442:	2f00      	cmp	r7, #0
 8004444:	d0fa      	beq.n	800443c <__sflush_r+0x18>
 8004446:	2200      	movs	r2, #0
 8004448:	2180      	movs	r1, #128	; 0x80
 800444a:	682e      	ldr	r6, [r5, #0]
 800444c:	602a      	str	r2, [r5, #0]
 800444e:	001a      	movs	r2, r3
 8004450:	0149      	lsls	r1, r1, #5
 8004452:	400a      	ands	r2, r1
 8004454:	420b      	tst	r3, r1
 8004456:	d034      	beq.n	80044c2 <__sflush_r+0x9e>
 8004458:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800445a:	89a3      	ldrh	r3, [r4, #12]
 800445c:	075b      	lsls	r3, r3, #29
 800445e:	d506      	bpl.n	800446e <__sflush_r+0x4a>
 8004460:	6863      	ldr	r3, [r4, #4]
 8004462:	1ac0      	subs	r0, r0, r3
 8004464:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <__sflush_r+0x4a>
 800446a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800446c:	1ac0      	subs	r0, r0, r3
 800446e:	0002      	movs	r2, r0
 8004470:	6a21      	ldr	r1, [r4, #32]
 8004472:	2300      	movs	r3, #0
 8004474:	0028      	movs	r0, r5
 8004476:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004478:	47b8      	blx	r7
 800447a:	89a1      	ldrh	r1, [r4, #12]
 800447c:	1c43      	adds	r3, r0, #1
 800447e:	d106      	bne.n	800448e <__sflush_r+0x6a>
 8004480:	682b      	ldr	r3, [r5, #0]
 8004482:	2b1d      	cmp	r3, #29
 8004484:	d831      	bhi.n	80044ea <__sflush_r+0xc6>
 8004486:	4a2c      	ldr	r2, [pc, #176]	; (8004538 <__sflush_r+0x114>)
 8004488:	40da      	lsrs	r2, r3
 800448a:	07d3      	lsls	r3, r2, #31
 800448c:	d52d      	bpl.n	80044ea <__sflush_r+0xc6>
 800448e:	2300      	movs	r3, #0
 8004490:	6063      	str	r3, [r4, #4]
 8004492:	6923      	ldr	r3, [r4, #16]
 8004494:	6023      	str	r3, [r4, #0]
 8004496:	04cb      	lsls	r3, r1, #19
 8004498:	d505      	bpl.n	80044a6 <__sflush_r+0x82>
 800449a:	1c43      	adds	r3, r0, #1
 800449c:	d102      	bne.n	80044a4 <__sflush_r+0x80>
 800449e:	682b      	ldr	r3, [r5, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d100      	bne.n	80044a6 <__sflush_r+0x82>
 80044a4:	6560      	str	r0, [r4, #84]	; 0x54
 80044a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044a8:	602e      	str	r6, [r5, #0]
 80044aa:	2900      	cmp	r1, #0
 80044ac:	d0c6      	beq.n	800443c <__sflush_r+0x18>
 80044ae:	0023      	movs	r3, r4
 80044b0:	3344      	adds	r3, #68	; 0x44
 80044b2:	4299      	cmp	r1, r3
 80044b4:	d002      	beq.n	80044bc <__sflush_r+0x98>
 80044b6:	0028      	movs	r0, r5
 80044b8:	f000 fa10 	bl	80048dc <_free_r>
 80044bc:	2000      	movs	r0, #0
 80044be:	6360      	str	r0, [r4, #52]	; 0x34
 80044c0:	e7bd      	b.n	800443e <__sflush_r+0x1a>
 80044c2:	2301      	movs	r3, #1
 80044c4:	0028      	movs	r0, r5
 80044c6:	6a21      	ldr	r1, [r4, #32]
 80044c8:	47b8      	blx	r7
 80044ca:	1c43      	adds	r3, r0, #1
 80044cc:	d1c5      	bne.n	800445a <__sflush_r+0x36>
 80044ce:	682b      	ldr	r3, [r5, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d0c2      	beq.n	800445a <__sflush_r+0x36>
 80044d4:	2b1d      	cmp	r3, #29
 80044d6:	d001      	beq.n	80044dc <__sflush_r+0xb8>
 80044d8:	2b16      	cmp	r3, #22
 80044da:	d101      	bne.n	80044e0 <__sflush_r+0xbc>
 80044dc:	602e      	str	r6, [r5, #0]
 80044de:	e7ad      	b.n	800443c <__sflush_r+0x18>
 80044e0:	2340      	movs	r3, #64	; 0x40
 80044e2:	89a2      	ldrh	r2, [r4, #12]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	81a3      	strh	r3, [r4, #12]
 80044e8:	e7a9      	b.n	800443e <__sflush_r+0x1a>
 80044ea:	2340      	movs	r3, #64	; 0x40
 80044ec:	430b      	orrs	r3, r1
 80044ee:	e7fa      	b.n	80044e6 <__sflush_r+0xc2>
 80044f0:	690f      	ldr	r7, [r1, #16]
 80044f2:	2f00      	cmp	r7, #0
 80044f4:	d0a2      	beq.n	800443c <__sflush_r+0x18>
 80044f6:	680a      	ldr	r2, [r1, #0]
 80044f8:	600f      	str	r7, [r1, #0]
 80044fa:	1bd2      	subs	r2, r2, r7
 80044fc:	9201      	str	r2, [sp, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	079b      	lsls	r3, r3, #30
 8004502:	d100      	bne.n	8004506 <__sflush_r+0xe2>
 8004504:	694a      	ldr	r2, [r1, #20]
 8004506:	60a2      	str	r2, [r4, #8]
 8004508:	9b01      	ldr	r3, [sp, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	dc00      	bgt.n	8004510 <__sflush_r+0xec>
 800450e:	e795      	b.n	800443c <__sflush_r+0x18>
 8004510:	003a      	movs	r2, r7
 8004512:	0028      	movs	r0, r5
 8004514:	9b01      	ldr	r3, [sp, #4]
 8004516:	6a21      	ldr	r1, [r4, #32]
 8004518:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800451a:	47b0      	blx	r6
 800451c:	2800      	cmp	r0, #0
 800451e:	dc06      	bgt.n	800452e <__sflush_r+0x10a>
 8004520:	2340      	movs	r3, #64	; 0x40
 8004522:	2001      	movs	r0, #1
 8004524:	89a2      	ldrh	r2, [r4, #12]
 8004526:	4240      	negs	r0, r0
 8004528:	4313      	orrs	r3, r2
 800452a:	81a3      	strh	r3, [r4, #12]
 800452c:	e787      	b.n	800443e <__sflush_r+0x1a>
 800452e:	9b01      	ldr	r3, [sp, #4]
 8004530:	183f      	adds	r7, r7, r0
 8004532:	1a1b      	subs	r3, r3, r0
 8004534:	9301      	str	r3, [sp, #4]
 8004536:	e7e7      	b.n	8004508 <__sflush_r+0xe4>
 8004538:	20400001 	.word	0x20400001

0800453c <_fflush_r>:
 800453c:	690b      	ldr	r3, [r1, #16]
 800453e:	b570      	push	{r4, r5, r6, lr}
 8004540:	0005      	movs	r5, r0
 8004542:	000c      	movs	r4, r1
 8004544:	2b00      	cmp	r3, #0
 8004546:	d102      	bne.n	800454e <_fflush_r+0x12>
 8004548:	2500      	movs	r5, #0
 800454a:	0028      	movs	r0, r5
 800454c:	bd70      	pop	{r4, r5, r6, pc}
 800454e:	2800      	cmp	r0, #0
 8004550:	d004      	beq.n	800455c <_fflush_r+0x20>
 8004552:	6983      	ldr	r3, [r0, #24]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <_fflush_r+0x20>
 8004558:	f000 f892 	bl	8004680 <__sinit>
 800455c:	4b14      	ldr	r3, [pc, #80]	; (80045b0 <_fflush_r+0x74>)
 800455e:	429c      	cmp	r4, r3
 8004560:	d11b      	bne.n	800459a <_fflush_r+0x5e>
 8004562:	686c      	ldr	r4, [r5, #4]
 8004564:	220c      	movs	r2, #12
 8004566:	5ea3      	ldrsh	r3, [r4, r2]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0ed      	beq.n	8004548 <_fflush_r+0xc>
 800456c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800456e:	07d2      	lsls	r2, r2, #31
 8004570:	d404      	bmi.n	800457c <_fflush_r+0x40>
 8004572:	059b      	lsls	r3, r3, #22
 8004574:	d402      	bmi.n	800457c <_fflush_r+0x40>
 8004576:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004578:	f000 f923 	bl	80047c2 <__retarget_lock_acquire_recursive>
 800457c:	0028      	movs	r0, r5
 800457e:	0021      	movs	r1, r4
 8004580:	f7ff ff50 	bl	8004424 <__sflush_r>
 8004584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004586:	0005      	movs	r5, r0
 8004588:	07db      	lsls	r3, r3, #31
 800458a:	d4de      	bmi.n	800454a <_fflush_r+0xe>
 800458c:	89a3      	ldrh	r3, [r4, #12]
 800458e:	059b      	lsls	r3, r3, #22
 8004590:	d4db      	bmi.n	800454a <_fflush_r+0xe>
 8004592:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004594:	f000 f916 	bl	80047c4 <__retarget_lock_release_recursive>
 8004598:	e7d7      	b.n	800454a <_fflush_r+0xe>
 800459a:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <_fflush_r+0x78>)
 800459c:	429c      	cmp	r4, r3
 800459e:	d101      	bne.n	80045a4 <_fflush_r+0x68>
 80045a0:	68ac      	ldr	r4, [r5, #8]
 80045a2:	e7df      	b.n	8004564 <_fflush_r+0x28>
 80045a4:	4b04      	ldr	r3, [pc, #16]	; (80045b8 <_fflush_r+0x7c>)
 80045a6:	429c      	cmp	r4, r3
 80045a8:	d1dc      	bne.n	8004564 <_fflush_r+0x28>
 80045aa:	68ec      	ldr	r4, [r5, #12]
 80045ac:	e7da      	b.n	8004564 <_fflush_r+0x28>
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	080055d0 	.word	0x080055d0
 80045b4:	080055f0 	.word	0x080055f0
 80045b8:	080055b0 	.word	0x080055b0

080045bc <std>:
 80045bc:	2300      	movs	r3, #0
 80045be:	b510      	push	{r4, lr}
 80045c0:	0004      	movs	r4, r0
 80045c2:	6003      	str	r3, [r0, #0]
 80045c4:	6043      	str	r3, [r0, #4]
 80045c6:	6083      	str	r3, [r0, #8]
 80045c8:	8181      	strh	r1, [r0, #12]
 80045ca:	6643      	str	r3, [r0, #100]	; 0x64
 80045cc:	0019      	movs	r1, r3
 80045ce:	81c2      	strh	r2, [r0, #14]
 80045d0:	6103      	str	r3, [r0, #16]
 80045d2:	6143      	str	r3, [r0, #20]
 80045d4:	6183      	str	r3, [r0, #24]
 80045d6:	2208      	movs	r2, #8
 80045d8:	305c      	adds	r0, #92	; 0x5c
 80045da:	f7ff fb42 	bl	8003c62 <memset>
 80045de:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <std+0x38>)
 80045e0:	6263      	str	r3, [r4, #36]	; 0x24
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <std+0x3c>)
 80045e4:	6224      	str	r4, [r4, #32]
 80045e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80045e8:	4b04      	ldr	r3, [pc, #16]	; (80045fc <std+0x40>)
 80045ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80045ec:	4b04      	ldr	r3, [pc, #16]	; (8004600 <std+0x44>)
 80045ee:	6323      	str	r3, [r4, #48]	; 0x30
 80045f0:	bd10      	pop	{r4, pc}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	08004df5 	.word	0x08004df5
 80045f8:	08004e1d 	.word	0x08004e1d
 80045fc:	08004e55 	.word	0x08004e55
 8004600:	08004e81 	.word	0x08004e81

08004604 <_cleanup_r>:
 8004604:	b510      	push	{r4, lr}
 8004606:	4902      	ldr	r1, [pc, #8]	; (8004610 <_cleanup_r+0xc>)
 8004608:	f000 f8ba 	bl	8004780 <_fwalk_reent>
 800460c:	bd10      	pop	{r4, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	0800453d 	.word	0x0800453d

08004614 <__sfmoreglue>:
 8004614:	b570      	push	{r4, r5, r6, lr}
 8004616:	2568      	movs	r5, #104	; 0x68
 8004618:	1e4a      	subs	r2, r1, #1
 800461a:	4355      	muls	r5, r2
 800461c:	000e      	movs	r6, r1
 800461e:	0029      	movs	r1, r5
 8004620:	3174      	adds	r1, #116	; 0x74
 8004622:	f000 f9a5 	bl	8004970 <_malloc_r>
 8004626:	1e04      	subs	r4, r0, #0
 8004628:	d008      	beq.n	800463c <__sfmoreglue+0x28>
 800462a:	2100      	movs	r1, #0
 800462c:	002a      	movs	r2, r5
 800462e:	6001      	str	r1, [r0, #0]
 8004630:	6046      	str	r6, [r0, #4]
 8004632:	300c      	adds	r0, #12
 8004634:	60a0      	str	r0, [r4, #8]
 8004636:	3268      	adds	r2, #104	; 0x68
 8004638:	f7ff fb13 	bl	8003c62 <memset>
 800463c:	0020      	movs	r0, r4
 800463e:	bd70      	pop	{r4, r5, r6, pc}

08004640 <__sfp_lock_acquire>:
 8004640:	b510      	push	{r4, lr}
 8004642:	4802      	ldr	r0, [pc, #8]	; (800464c <__sfp_lock_acquire+0xc>)
 8004644:	f000 f8bd 	bl	80047c2 <__retarget_lock_acquire_recursive>
 8004648:	bd10      	pop	{r4, pc}
 800464a:	46c0      	nop			; (mov r8, r8)
 800464c:	200004e8 	.word	0x200004e8

08004650 <__sfp_lock_release>:
 8004650:	b510      	push	{r4, lr}
 8004652:	4802      	ldr	r0, [pc, #8]	; (800465c <__sfp_lock_release+0xc>)
 8004654:	f000 f8b6 	bl	80047c4 <__retarget_lock_release_recursive>
 8004658:	bd10      	pop	{r4, pc}
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	200004e8 	.word	0x200004e8

08004660 <__sinit_lock_acquire>:
 8004660:	b510      	push	{r4, lr}
 8004662:	4802      	ldr	r0, [pc, #8]	; (800466c <__sinit_lock_acquire+0xc>)
 8004664:	f000 f8ad 	bl	80047c2 <__retarget_lock_acquire_recursive>
 8004668:	bd10      	pop	{r4, pc}
 800466a:	46c0      	nop			; (mov r8, r8)
 800466c:	200004e3 	.word	0x200004e3

08004670 <__sinit_lock_release>:
 8004670:	b510      	push	{r4, lr}
 8004672:	4802      	ldr	r0, [pc, #8]	; (800467c <__sinit_lock_release+0xc>)
 8004674:	f000 f8a6 	bl	80047c4 <__retarget_lock_release_recursive>
 8004678:	bd10      	pop	{r4, pc}
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	200004e3 	.word	0x200004e3

08004680 <__sinit>:
 8004680:	b513      	push	{r0, r1, r4, lr}
 8004682:	0004      	movs	r4, r0
 8004684:	f7ff ffec 	bl	8004660 <__sinit_lock_acquire>
 8004688:	69a3      	ldr	r3, [r4, #24]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <__sinit+0x14>
 800468e:	f7ff ffef 	bl	8004670 <__sinit_lock_release>
 8004692:	bd13      	pop	{r0, r1, r4, pc}
 8004694:	64a3      	str	r3, [r4, #72]	; 0x48
 8004696:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004698:	6523      	str	r3, [r4, #80]	; 0x50
 800469a:	4b13      	ldr	r3, [pc, #76]	; (80046e8 <__sinit+0x68>)
 800469c:	4a13      	ldr	r2, [pc, #76]	; (80046ec <__sinit+0x6c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80046a2:	9301      	str	r3, [sp, #4]
 80046a4:	42a3      	cmp	r3, r4
 80046a6:	d101      	bne.n	80046ac <__sinit+0x2c>
 80046a8:	2301      	movs	r3, #1
 80046aa:	61a3      	str	r3, [r4, #24]
 80046ac:	0020      	movs	r0, r4
 80046ae:	f000 f81f 	bl	80046f0 <__sfp>
 80046b2:	6060      	str	r0, [r4, #4]
 80046b4:	0020      	movs	r0, r4
 80046b6:	f000 f81b 	bl	80046f0 <__sfp>
 80046ba:	60a0      	str	r0, [r4, #8]
 80046bc:	0020      	movs	r0, r4
 80046be:	f000 f817 	bl	80046f0 <__sfp>
 80046c2:	2200      	movs	r2, #0
 80046c4:	2104      	movs	r1, #4
 80046c6:	60e0      	str	r0, [r4, #12]
 80046c8:	6860      	ldr	r0, [r4, #4]
 80046ca:	f7ff ff77 	bl	80045bc <std>
 80046ce:	2201      	movs	r2, #1
 80046d0:	2109      	movs	r1, #9
 80046d2:	68a0      	ldr	r0, [r4, #8]
 80046d4:	f7ff ff72 	bl	80045bc <std>
 80046d8:	2202      	movs	r2, #2
 80046da:	2112      	movs	r1, #18
 80046dc:	68e0      	ldr	r0, [r4, #12]
 80046de:	f7ff ff6d 	bl	80045bc <std>
 80046e2:	2301      	movs	r3, #1
 80046e4:	61a3      	str	r3, [r4, #24]
 80046e6:	e7d2      	b.n	800468e <__sinit+0xe>
 80046e8:	08005578 	.word	0x08005578
 80046ec:	08004605 	.word	0x08004605

080046f0 <__sfp>:
 80046f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f2:	0007      	movs	r7, r0
 80046f4:	f7ff ffa4 	bl	8004640 <__sfp_lock_acquire>
 80046f8:	4b1f      	ldr	r3, [pc, #124]	; (8004778 <__sfp+0x88>)
 80046fa:	681e      	ldr	r6, [r3, #0]
 80046fc:	69b3      	ldr	r3, [r6, #24]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d102      	bne.n	8004708 <__sfp+0x18>
 8004702:	0030      	movs	r0, r6
 8004704:	f7ff ffbc 	bl	8004680 <__sinit>
 8004708:	3648      	adds	r6, #72	; 0x48
 800470a:	68b4      	ldr	r4, [r6, #8]
 800470c:	6873      	ldr	r3, [r6, #4]
 800470e:	3b01      	subs	r3, #1
 8004710:	d504      	bpl.n	800471c <__sfp+0x2c>
 8004712:	6833      	ldr	r3, [r6, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d022      	beq.n	800475e <__sfp+0x6e>
 8004718:	6836      	ldr	r6, [r6, #0]
 800471a:	e7f6      	b.n	800470a <__sfp+0x1a>
 800471c:	220c      	movs	r2, #12
 800471e:	5ea5      	ldrsh	r5, [r4, r2]
 8004720:	2d00      	cmp	r5, #0
 8004722:	d11a      	bne.n	800475a <__sfp+0x6a>
 8004724:	0020      	movs	r0, r4
 8004726:	4b15      	ldr	r3, [pc, #84]	; (800477c <__sfp+0x8c>)
 8004728:	3058      	adds	r0, #88	; 0x58
 800472a:	60e3      	str	r3, [r4, #12]
 800472c:	6665      	str	r5, [r4, #100]	; 0x64
 800472e:	f000 f847 	bl	80047c0 <__retarget_lock_init_recursive>
 8004732:	f7ff ff8d 	bl	8004650 <__sfp_lock_release>
 8004736:	0020      	movs	r0, r4
 8004738:	2208      	movs	r2, #8
 800473a:	0029      	movs	r1, r5
 800473c:	6025      	str	r5, [r4, #0]
 800473e:	60a5      	str	r5, [r4, #8]
 8004740:	6065      	str	r5, [r4, #4]
 8004742:	6125      	str	r5, [r4, #16]
 8004744:	6165      	str	r5, [r4, #20]
 8004746:	61a5      	str	r5, [r4, #24]
 8004748:	305c      	adds	r0, #92	; 0x5c
 800474a:	f7ff fa8a 	bl	8003c62 <memset>
 800474e:	6365      	str	r5, [r4, #52]	; 0x34
 8004750:	63a5      	str	r5, [r4, #56]	; 0x38
 8004752:	64a5      	str	r5, [r4, #72]	; 0x48
 8004754:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004756:	0020      	movs	r0, r4
 8004758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800475a:	3468      	adds	r4, #104	; 0x68
 800475c:	e7d7      	b.n	800470e <__sfp+0x1e>
 800475e:	2104      	movs	r1, #4
 8004760:	0038      	movs	r0, r7
 8004762:	f7ff ff57 	bl	8004614 <__sfmoreglue>
 8004766:	1e04      	subs	r4, r0, #0
 8004768:	6030      	str	r0, [r6, #0]
 800476a:	d1d5      	bne.n	8004718 <__sfp+0x28>
 800476c:	f7ff ff70 	bl	8004650 <__sfp_lock_release>
 8004770:	230c      	movs	r3, #12
 8004772:	603b      	str	r3, [r7, #0]
 8004774:	e7ef      	b.n	8004756 <__sfp+0x66>
 8004776:	46c0      	nop			; (mov r8, r8)
 8004778:	08005578 	.word	0x08005578
 800477c:	ffff0001 	.word	0xffff0001

08004780 <_fwalk_reent>:
 8004780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004782:	0004      	movs	r4, r0
 8004784:	0006      	movs	r6, r0
 8004786:	2700      	movs	r7, #0
 8004788:	9101      	str	r1, [sp, #4]
 800478a:	3448      	adds	r4, #72	; 0x48
 800478c:	6863      	ldr	r3, [r4, #4]
 800478e:	68a5      	ldr	r5, [r4, #8]
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	9b00      	ldr	r3, [sp, #0]
 8004794:	3b01      	subs	r3, #1
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	d504      	bpl.n	80047a4 <_fwalk_reent+0x24>
 800479a:	6824      	ldr	r4, [r4, #0]
 800479c:	2c00      	cmp	r4, #0
 800479e:	d1f5      	bne.n	800478c <_fwalk_reent+0xc>
 80047a0:	0038      	movs	r0, r7
 80047a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80047a4:	89ab      	ldrh	r3, [r5, #12]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d908      	bls.n	80047bc <_fwalk_reent+0x3c>
 80047aa:	220e      	movs	r2, #14
 80047ac:	5eab      	ldrsh	r3, [r5, r2]
 80047ae:	3301      	adds	r3, #1
 80047b0:	d004      	beq.n	80047bc <_fwalk_reent+0x3c>
 80047b2:	0029      	movs	r1, r5
 80047b4:	0030      	movs	r0, r6
 80047b6:	9b01      	ldr	r3, [sp, #4]
 80047b8:	4798      	blx	r3
 80047ba:	4307      	orrs	r7, r0
 80047bc:	3568      	adds	r5, #104	; 0x68
 80047be:	e7e8      	b.n	8004792 <_fwalk_reent+0x12>

080047c0 <__retarget_lock_init_recursive>:
 80047c0:	4770      	bx	lr

080047c2 <__retarget_lock_acquire_recursive>:
 80047c2:	4770      	bx	lr

080047c4 <__retarget_lock_release_recursive>:
 80047c4:	4770      	bx	lr
	...

080047c8 <__swhatbuf_r>:
 80047c8:	b570      	push	{r4, r5, r6, lr}
 80047ca:	000e      	movs	r6, r1
 80047cc:	001d      	movs	r5, r3
 80047ce:	230e      	movs	r3, #14
 80047d0:	5ec9      	ldrsh	r1, [r1, r3]
 80047d2:	0014      	movs	r4, r2
 80047d4:	b096      	sub	sp, #88	; 0x58
 80047d6:	2900      	cmp	r1, #0
 80047d8:	da07      	bge.n	80047ea <__swhatbuf_r+0x22>
 80047da:	2300      	movs	r3, #0
 80047dc:	602b      	str	r3, [r5, #0]
 80047de:	89b3      	ldrh	r3, [r6, #12]
 80047e0:	061b      	lsls	r3, r3, #24
 80047e2:	d411      	bmi.n	8004808 <__swhatbuf_r+0x40>
 80047e4:	2380      	movs	r3, #128	; 0x80
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	e00f      	b.n	800480a <__swhatbuf_r+0x42>
 80047ea:	466a      	mov	r2, sp
 80047ec:	f000 fb74 	bl	8004ed8 <_fstat_r>
 80047f0:	2800      	cmp	r0, #0
 80047f2:	dbf2      	blt.n	80047da <__swhatbuf_r+0x12>
 80047f4:	23f0      	movs	r3, #240	; 0xf0
 80047f6:	9901      	ldr	r1, [sp, #4]
 80047f8:	021b      	lsls	r3, r3, #8
 80047fa:	4019      	ands	r1, r3
 80047fc:	4b05      	ldr	r3, [pc, #20]	; (8004814 <__swhatbuf_r+0x4c>)
 80047fe:	18c9      	adds	r1, r1, r3
 8004800:	424b      	negs	r3, r1
 8004802:	4159      	adcs	r1, r3
 8004804:	6029      	str	r1, [r5, #0]
 8004806:	e7ed      	b.n	80047e4 <__swhatbuf_r+0x1c>
 8004808:	2340      	movs	r3, #64	; 0x40
 800480a:	2000      	movs	r0, #0
 800480c:	6023      	str	r3, [r4, #0]
 800480e:	b016      	add	sp, #88	; 0x58
 8004810:	bd70      	pop	{r4, r5, r6, pc}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	ffffe000 	.word	0xffffe000

08004818 <__smakebuf_r>:
 8004818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800481a:	2602      	movs	r6, #2
 800481c:	898b      	ldrh	r3, [r1, #12]
 800481e:	0005      	movs	r5, r0
 8004820:	000c      	movs	r4, r1
 8004822:	4233      	tst	r3, r6
 8004824:	d006      	beq.n	8004834 <__smakebuf_r+0x1c>
 8004826:	0023      	movs	r3, r4
 8004828:	3347      	adds	r3, #71	; 0x47
 800482a:	6023      	str	r3, [r4, #0]
 800482c:	6123      	str	r3, [r4, #16]
 800482e:	2301      	movs	r3, #1
 8004830:	6163      	str	r3, [r4, #20]
 8004832:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004834:	466a      	mov	r2, sp
 8004836:	ab01      	add	r3, sp, #4
 8004838:	f7ff ffc6 	bl	80047c8 <__swhatbuf_r>
 800483c:	9900      	ldr	r1, [sp, #0]
 800483e:	0007      	movs	r7, r0
 8004840:	0028      	movs	r0, r5
 8004842:	f000 f895 	bl	8004970 <_malloc_r>
 8004846:	2800      	cmp	r0, #0
 8004848:	d108      	bne.n	800485c <__smakebuf_r+0x44>
 800484a:	220c      	movs	r2, #12
 800484c:	5ea3      	ldrsh	r3, [r4, r2]
 800484e:	059a      	lsls	r2, r3, #22
 8004850:	d4ef      	bmi.n	8004832 <__smakebuf_r+0x1a>
 8004852:	2203      	movs	r2, #3
 8004854:	4393      	bics	r3, r2
 8004856:	431e      	orrs	r6, r3
 8004858:	81a6      	strh	r6, [r4, #12]
 800485a:	e7e4      	b.n	8004826 <__smakebuf_r+0xe>
 800485c:	4b0f      	ldr	r3, [pc, #60]	; (800489c <__smakebuf_r+0x84>)
 800485e:	62ab      	str	r3, [r5, #40]	; 0x28
 8004860:	2380      	movs	r3, #128	; 0x80
 8004862:	89a2      	ldrh	r2, [r4, #12]
 8004864:	6020      	str	r0, [r4, #0]
 8004866:	4313      	orrs	r3, r2
 8004868:	81a3      	strh	r3, [r4, #12]
 800486a:	9b00      	ldr	r3, [sp, #0]
 800486c:	6120      	str	r0, [r4, #16]
 800486e:	6163      	str	r3, [r4, #20]
 8004870:	9b01      	ldr	r3, [sp, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00d      	beq.n	8004892 <__smakebuf_r+0x7a>
 8004876:	0028      	movs	r0, r5
 8004878:	230e      	movs	r3, #14
 800487a:	5ee1      	ldrsh	r1, [r4, r3]
 800487c:	f000 fb3e 	bl	8004efc <_isatty_r>
 8004880:	2800      	cmp	r0, #0
 8004882:	d006      	beq.n	8004892 <__smakebuf_r+0x7a>
 8004884:	2203      	movs	r2, #3
 8004886:	89a3      	ldrh	r3, [r4, #12]
 8004888:	4393      	bics	r3, r2
 800488a:	001a      	movs	r2, r3
 800488c:	2301      	movs	r3, #1
 800488e:	4313      	orrs	r3, r2
 8004890:	81a3      	strh	r3, [r4, #12]
 8004892:	89a0      	ldrh	r0, [r4, #12]
 8004894:	4307      	orrs	r7, r0
 8004896:	81a7      	strh	r7, [r4, #12]
 8004898:	e7cb      	b.n	8004832 <__smakebuf_r+0x1a>
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	08004605 	.word	0x08004605

080048a0 <memchr>:
 80048a0:	b2c9      	uxtb	r1, r1
 80048a2:	1882      	adds	r2, r0, r2
 80048a4:	4290      	cmp	r0, r2
 80048a6:	d101      	bne.n	80048ac <memchr+0xc>
 80048a8:	2000      	movs	r0, #0
 80048aa:	4770      	bx	lr
 80048ac:	7803      	ldrb	r3, [r0, #0]
 80048ae:	428b      	cmp	r3, r1
 80048b0:	d0fb      	beq.n	80048aa <memchr+0xa>
 80048b2:	3001      	adds	r0, #1
 80048b4:	e7f6      	b.n	80048a4 <memchr+0x4>

080048b6 <memmove>:
 80048b6:	b510      	push	{r4, lr}
 80048b8:	4288      	cmp	r0, r1
 80048ba:	d902      	bls.n	80048c2 <memmove+0xc>
 80048bc:	188b      	adds	r3, r1, r2
 80048be:	4298      	cmp	r0, r3
 80048c0:	d303      	bcc.n	80048ca <memmove+0x14>
 80048c2:	2300      	movs	r3, #0
 80048c4:	e007      	b.n	80048d6 <memmove+0x20>
 80048c6:	5c8b      	ldrb	r3, [r1, r2]
 80048c8:	5483      	strb	r3, [r0, r2]
 80048ca:	3a01      	subs	r2, #1
 80048cc:	d2fb      	bcs.n	80048c6 <memmove+0x10>
 80048ce:	bd10      	pop	{r4, pc}
 80048d0:	5ccc      	ldrb	r4, [r1, r3]
 80048d2:	54c4      	strb	r4, [r0, r3]
 80048d4:	3301      	adds	r3, #1
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d1fa      	bne.n	80048d0 <memmove+0x1a>
 80048da:	e7f8      	b.n	80048ce <memmove+0x18>

080048dc <_free_r>:
 80048dc:	b570      	push	{r4, r5, r6, lr}
 80048de:	0005      	movs	r5, r0
 80048e0:	2900      	cmp	r1, #0
 80048e2:	d010      	beq.n	8004906 <_free_r+0x2a>
 80048e4:	1f0c      	subs	r4, r1, #4
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	da00      	bge.n	80048ee <_free_r+0x12>
 80048ec:	18e4      	adds	r4, r4, r3
 80048ee:	0028      	movs	r0, r5
 80048f0:	f000 fb2a 	bl	8004f48 <__malloc_lock>
 80048f4:	4a1d      	ldr	r2, [pc, #116]	; (800496c <_free_r+0x90>)
 80048f6:	6813      	ldr	r3, [r2, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d105      	bne.n	8004908 <_free_r+0x2c>
 80048fc:	6063      	str	r3, [r4, #4]
 80048fe:	6014      	str	r4, [r2, #0]
 8004900:	0028      	movs	r0, r5
 8004902:	f000 fb29 	bl	8004f58 <__malloc_unlock>
 8004906:	bd70      	pop	{r4, r5, r6, pc}
 8004908:	42a3      	cmp	r3, r4
 800490a:	d908      	bls.n	800491e <_free_r+0x42>
 800490c:	6821      	ldr	r1, [r4, #0]
 800490e:	1860      	adds	r0, r4, r1
 8004910:	4283      	cmp	r3, r0
 8004912:	d1f3      	bne.n	80048fc <_free_r+0x20>
 8004914:	6818      	ldr	r0, [r3, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	1841      	adds	r1, r0, r1
 800491a:	6021      	str	r1, [r4, #0]
 800491c:	e7ee      	b.n	80048fc <_free_r+0x20>
 800491e:	001a      	movs	r2, r3
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d001      	beq.n	800492a <_free_r+0x4e>
 8004926:	42a3      	cmp	r3, r4
 8004928:	d9f9      	bls.n	800491e <_free_r+0x42>
 800492a:	6811      	ldr	r1, [r2, #0]
 800492c:	1850      	adds	r0, r2, r1
 800492e:	42a0      	cmp	r0, r4
 8004930:	d10b      	bne.n	800494a <_free_r+0x6e>
 8004932:	6820      	ldr	r0, [r4, #0]
 8004934:	1809      	adds	r1, r1, r0
 8004936:	1850      	adds	r0, r2, r1
 8004938:	6011      	str	r1, [r2, #0]
 800493a:	4283      	cmp	r3, r0
 800493c:	d1e0      	bne.n	8004900 <_free_r+0x24>
 800493e:	6818      	ldr	r0, [r3, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	1841      	adds	r1, r0, r1
 8004944:	6011      	str	r1, [r2, #0]
 8004946:	6053      	str	r3, [r2, #4]
 8004948:	e7da      	b.n	8004900 <_free_r+0x24>
 800494a:	42a0      	cmp	r0, r4
 800494c:	d902      	bls.n	8004954 <_free_r+0x78>
 800494e:	230c      	movs	r3, #12
 8004950:	602b      	str	r3, [r5, #0]
 8004952:	e7d5      	b.n	8004900 <_free_r+0x24>
 8004954:	6821      	ldr	r1, [r4, #0]
 8004956:	1860      	adds	r0, r4, r1
 8004958:	4283      	cmp	r3, r0
 800495a:	d103      	bne.n	8004964 <_free_r+0x88>
 800495c:	6818      	ldr	r0, [r3, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	1841      	adds	r1, r0, r1
 8004962:	6021      	str	r1, [r4, #0]
 8004964:	6063      	str	r3, [r4, #4]
 8004966:	6054      	str	r4, [r2, #4]
 8004968:	e7ca      	b.n	8004900 <_free_r+0x24>
 800496a:	46c0      	nop			; (mov r8, r8)
 800496c:	200001ac 	.word	0x200001ac

08004970 <_malloc_r>:
 8004970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004972:	2303      	movs	r3, #3
 8004974:	1ccd      	adds	r5, r1, #3
 8004976:	439d      	bics	r5, r3
 8004978:	3508      	adds	r5, #8
 800497a:	0006      	movs	r6, r0
 800497c:	2d0c      	cmp	r5, #12
 800497e:	d21f      	bcs.n	80049c0 <_malloc_r+0x50>
 8004980:	250c      	movs	r5, #12
 8004982:	42a9      	cmp	r1, r5
 8004984:	d81e      	bhi.n	80049c4 <_malloc_r+0x54>
 8004986:	0030      	movs	r0, r6
 8004988:	f000 fade 	bl	8004f48 <__malloc_lock>
 800498c:	4925      	ldr	r1, [pc, #148]	; (8004a24 <_malloc_r+0xb4>)
 800498e:	680a      	ldr	r2, [r1, #0]
 8004990:	0014      	movs	r4, r2
 8004992:	2c00      	cmp	r4, #0
 8004994:	d11a      	bne.n	80049cc <_malloc_r+0x5c>
 8004996:	4f24      	ldr	r7, [pc, #144]	; (8004a28 <_malloc_r+0xb8>)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d104      	bne.n	80049a8 <_malloc_r+0x38>
 800499e:	0021      	movs	r1, r4
 80049a0:	0030      	movs	r0, r6
 80049a2:	f000 f9cb 	bl	8004d3c <_sbrk_r>
 80049a6:	6038      	str	r0, [r7, #0]
 80049a8:	0029      	movs	r1, r5
 80049aa:	0030      	movs	r0, r6
 80049ac:	f000 f9c6 	bl	8004d3c <_sbrk_r>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d12b      	bne.n	8004a0c <_malloc_r+0x9c>
 80049b4:	230c      	movs	r3, #12
 80049b6:	0030      	movs	r0, r6
 80049b8:	6033      	str	r3, [r6, #0]
 80049ba:	f000 facd 	bl	8004f58 <__malloc_unlock>
 80049be:	e003      	b.n	80049c8 <_malloc_r+0x58>
 80049c0:	2d00      	cmp	r5, #0
 80049c2:	dade      	bge.n	8004982 <_malloc_r+0x12>
 80049c4:	230c      	movs	r3, #12
 80049c6:	6033      	str	r3, [r6, #0]
 80049c8:	2000      	movs	r0, #0
 80049ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049cc:	6823      	ldr	r3, [r4, #0]
 80049ce:	1b5b      	subs	r3, r3, r5
 80049d0:	d419      	bmi.n	8004a06 <_malloc_r+0x96>
 80049d2:	2b0b      	cmp	r3, #11
 80049d4:	d903      	bls.n	80049de <_malloc_r+0x6e>
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	18e4      	adds	r4, r4, r3
 80049da:	6025      	str	r5, [r4, #0]
 80049dc:	e003      	b.n	80049e6 <_malloc_r+0x76>
 80049de:	6863      	ldr	r3, [r4, #4]
 80049e0:	42a2      	cmp	r2, r4
 80049e2:	d10e      	bne.n	8004a02 <_malloc_r+0x92>
 80049e4:	600b      	str	r3, [r1, #0]
 80049e6:	0030      	movs	r0, r6
 80049e8:	f000 fab6 	bl	8004f58 <__malloc_unlock>
 80049ec:	0020      	movs	r0, r4
 80049ee:	2207      	movs	r2, #7
 80049f0:	300b      	adds	r0, #11
 80049f2:	1d23      	adds	r3, r4, #4
 80049f4:	4390      	bics	r0, r2
 80049f6:	1ac2      	subs	r2, r0, r3
 80049f8:	4298      	cmp	r0, r3
 80049fa:	d0e6      	beq.n	80049ca <_malloc_r+0x5a>
 80049fc:	1a1b      	subs	r3, r3, r0
 80049fe:	50a3      	str	r3, [r4, r2]
 8004a00:	e7e3      	b.n	80049ca <_malloc_r+0x5a>
 8004a02:	6053      	str	r3, [r2, #4]
 8004a04:	e7ef      	b.n	80049e6 <_malloc_r+0x76>
 8004a06:	0022      	movs	r2, r4
 8004a08:	6864      	ldr	r4, [r4, #4]
 8004a0a:	e7c2      	b.n	8004992 <_malloc_r+0x22>
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	1cc4      	adds	r4, r0, #3
 8004a10:	439c      	bics	r4, r3
 8004a12:	42a0      	cmp	r0, r4
 8004a14:	d0e1      	beq.n	80049da <_malloc_r+0x6a>
 8004a16:	1a21      	subs	r1, r4, r0
 8004a18:	0030      	movs	r0, r6
 8004a1a:	f000 f98f 	bl	8004d3c <_sbrk_r>
 8004a1e:	1c43      	adds	r3, r0, #1
 8004a20:	d1db      	bne.n	80049da <_malloc_r+0x6a>
 8004a22:	e7c7      	b.n	80049b4 <_malloc_r+0x44>
 8004a24:	200001ac 	.word	0x200001ac
 8004a28:	200001b0 	.word	0x200001b0

08004a2c <_realloc_r>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	0007      	movs	r7, r0
 8004a30:	000d      	movs	r5, r1
 8004a32:	0016      	movs	r6, r2
 8004a34:	2900      	cmp	r1, #0
 8004a36:	d105      	bne.n	8004a44 <_realloc_r+0x18>
 8004a38:	0011      	movs	r1, r2
 8004a3a:	f7ff ff99 	bl	8004970 <_malloc_r>
 8004a3e:	0004      	movs	r4, r0
 8004a40:	0020      	movs	r0, r4
 8004a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a44:	2a00      	cmp	r2, #0
 8004a46:	d103      	bne.n	8004a50 <_realloc_r+0x24>
 8004a48:	f7ff ff48 	bl	80048dc <_free_r>
 8004a4c:	0034      	movs	r4, r6
 8004a4e:	e7f7      	b.n	8004a40 <_realloc_r+0x14>
 8004a50:	f000 fa8a 	bl	8004f68 <_malloc_usable_size_r>
 8004a54:	002c      	movs	r4, r5
 8004a56:	42b0      	cmp	r0, r6
 8004a58:	d2f2      	bcs.n	8004a40 <_realloc_r+0x14>
 8004a5a:	0031      	movs	r1, r6
 8004a5c:	0038      	movs	r0, r7
 8004a5e:	f7ff ff87 	bl	8004970 <_malloc_r>
 8004a62:	1e04      	subs	r4, r0, #0
 8004a64:	d0ec      	beq.n	8004a40 <_realloc_r+0x14>
 8004a66:	0029      	movs	r1, r5
 8004a68:	0032      	movs	r2, r6
 8004a6a:	f7ff f8f1 	bl	8003c50 <memcpy>
 8004a6e:	0029      	movs	r1, r5
 8004a70:	0038      	movs	r0, r7
 8004a72:	f7ff ff33 	bl	80048dc <_free_r>
 8004a76:	e7e3      	b.n	8004a40 <_realloc_r+0x14>

08004a78 <__ssputs_r>:
 8004a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a7a:	688e      	ldr	r6, [r1, #8]
 8004a7c:	b085      	sub	sp, #20
 8004a7e:	0007      	movs	r7, r0
 8004a80:	000c      	movs	r4, r1
 8004a82:	9203      	str	r2, [sp, #12]
 8004a84:	9301      	str	r3, [sp, #4]
 8004a86:	429e      	cmp	r6, r3
 8004a88:	d83c      	bhi.n	8004b04 <__ssputs_r+0x8c>
 8004a8a:	2390      	movs	r3, #144	; 0x90
 8004a8c:	898a      	ldrh	r2, [r1, #12]
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	421a      	tst	r2, r3
 8004a92:	d034      	beq.n	8004afe <__ssputs_r+0x86>
 8004a94:	2503      	movs	r5, #3
 8004a96:	6909      	ldr	r1, [r1, #16]
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	1a5b      	subs	r3, r3, r1
 8004a9c:	9302      	str	r3, [sp, #8]
 8004a9e:	6963      	ldr	r3, [r4, #20]
 8004aa0:	9802      	ldr	r0, [sp, #8]
 8004aa2:	435d      	muls	r5, r3
 8004aa4:	0feb      	lsrs	r3, r5, #31
 8004aa6:	195d      	adds	r5, r3, r5
 8004aa8:	9b01      	ldr	r3, [sp, #4]
 8004aaa:	106d      	asrs	r5, r5, #1
 8004aac:	3301      	adds	r3, #1
 8004aae:	181b      	adds	r3, r3, r0
 8004ab0:	42ab      	cmp	r3, r5
 8004ab2:	d900      	bls.n	8004ab6 <__ssputs_r+0x3e>
 8004ab4:	001d      	movs	r5, r3
 8004ab6:	0553      	lsls	r3, r2, #21
 8004ab8:	d532      	bpl.n	8004b20 <__ssputs_r+0xa8>
 8004aba:	0029      	movs	r1, r5
 8004abc:	0038      	movs	r0, r7
 8004abe:	f7ff ff57 	bl	8004970 <_malloc_r>
 8004ac2:	1e06      	subs	r6, r0, #0
 8004ac4:	d109      	bne.n	8004ada <__ssputs_r+0x62>
 8004ac6:	230c      	movs	r3, #12
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	2340      	movs	r3, #64	; 0x40
 8004acc:	2001      	movs	r0, #1
 8004ace:	89a2      	ldrh	r2, [r4, #12]
 8004ad0:	4240      	negs	r0, r0
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	81a3      	strh	r3, [r4, #12]
 8004ad6:	b005      	add	sp, #20
 8004ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ada:	9a02      	ldr	r2, [sp, #8]
 8004adc:	6921      	ldr	r1, [r4, #16]
 8004ade:	f7ff f8b7 	bl	8003c50 <memcpy>
 8004ae2:	89a3      	ldrh	r3, [r4, #12]
 8004ae4:	4a14      	ldr	r2, [pc, #80]	; (8004b38 <__ssputs_r+0xc0>)
 8004ae6:	401a      	ands	r2, r3
 8004ae8:	2380      	movs	r3, #128	; 0x80
 8004aea:	4313      	orrs	r3, r2
 8004aec:	81a3      	strh	r3, [r4, #12]
 8004aee:	9b02      	ldr	r3, [sp, #8]
 8004af0:	6126      	str	r6, [r4, #16]
 8004af2:	18f6      	adds	r6, r6, r3
 8004af4:	6026      	str	r6, [r4, #0]
 8004af6:	6165      	str	r5, [r4, #20]
 8004af8:	9e01      	ldr	r6, [sp, #4]
 8004afa:	1aed      	subs	r5, r5, r3
 8004afc:	60a5      	str	r5, [r4, #8]
 8004afe:	9b01      	ldr	r3, [sp, #4]
 8004b00:	429e      	cmp	r6, r3
 8004b02:	d900      	bls.n	8004b06 <__ssputs_r+0x8e>
 8004b04:	9e01      	ldr	r6, [sp, #4]
 8004b06:	0032      	movs	r2, r6
 8004b08:	9903      	ldr	r1, [sp, #12]
 8004b0a:	6820      	ldr	r0, [r4, #0]
 8004b0c:	f7ff fed3 	bl	80048b6 <memmove>
 8004b10:	68a3      	ldr	r3, [r4, #8]
 8004b12:	2000      	movs	r0, #0
 8004b14:	1b9b      	subs	r3, r3, r6
 8004b16:	60a3      	str	r3, [r4, #8]
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	199e      	adds	r6, r3, r6
 8004b1c:	6026      	str	r6, [r4, #0]
 8004b1e:	e7da      	b.n	8004ad6 <__ssputs_r+0x5e>
 8004b20:	002a      	movs	r2, r5
 8004b22:	0038      	movs	r0, r7
 8004b24:	f7ff ff82 	bl	8004a2c <_realloc_r>
 8004b28:	1e06      	subs	r6, r0, #0
 8004b2a:	d1e0      	bne.n	8004aee <__ssputs_r+0x76>
 8004b2c:	0038      	movs	r0, r7
 8004b2e:	6921      	ldr	r1, [r4, #16]
 8004b30:	f7ff fed4 	bl	80048dc <_free_r>
 8004b34:	e7c7      	b.n	8004ac6 <__ssputs_r+0x4e>
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	fffffb7f 	.word	0xfffffb7f

08004b3c <_svfiprintf_r>:
 8004b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b3e:	b0a1      	sub	sp, #132	; 0x84
 8004b40:	9003      	str	r0, [sp, #12]
 8004b42:	001d      	movs	r5, r3
 8004b44:	898b      	ldrh	r3, [r1, #12]
 8004b46:	000f      	movs	r7, r1
 8004b48:	0016      	movs	r6, r2
 8004b4a:	061b      	lsls	r3, r3, #24
 8004b4c:	d511      	bpl.n	8004b72 <_svfiprintf_r+0x36>
 8004b4e:	690b      	ldr	r3, [r1, #16]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10e      	bne.n	8004b72 <_svfiprintf_r+0x36>
 8004b54:	2140      	movs	r1, #64	; 0x40
 8004b56:	f7ff ff0b 	bl	8004970 <_malloc_r>
 8004b5a:	6038      	str	r0, [r7, #0]
 8004b5c:	6138      	str	r0, [r7, #16]
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d105      	bne.n	8004b6e <_svfiprintf_r+0x32>
 8004b62:	230c      	movs	r3, #12
 8004b64:	9a03      	ldr	r2, [sp, #12]
 8004b66:	3801      	subs	r0, #1
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	b021      	add	sp, #132	; 0x84
 8004b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b6e:	2340      	movs	r3, #64	; 0x40
 8004b70:	617b      	str	r3, [r7, #20]
 8004b72:	2300      	movs	r3, #0
 8004b74:	ac08      	add	r4, sp, #32
 8004b76:	6163      	str	r3, [r4, #20]
 8004b78:	3320      	adds	r3, #32
 8004b7a:	7663      	strb	r3, [r4, #25]
 8004b7c:	3310      	adds	r3, #16
 8004b7e:	76a3      	strb	r3, [r4, #26]
 8004b80:	9507      	str	r5, [sp, #28]
 8004b82:	0035      	movs	r5, r6
 8004b84:	782b      	ldrb	r3, [r5, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <_svfiprintf_r+0x52>
 8004b8a:	2b25      	cmp	r3, #37	; 0x25
 8004b8c:	d147      	bne.n	8004c1e <_svfiprintf_r+0xe2>
 8004b8e:	1bab      	subs	r3, r5, r6
 8004b90:	9305      	str	r3, [sp, #20]
 8004b92:	42b5      	cmp	r5, r6
 8004b94:	d00c      	beq.n	8004bb0 <_svfiprintf_r+0x74>
 8004b96:	0032      	movs	r2, r6
 8004b98:	0039      	movs	r1, r7
 8004b9a:	9803      	ldr	r0, [sp, #12]
 8004b9c:	f7ff ff6c 	bl	8004a78 <__ssputs_r>
 8004ba0:	1c43      	adds	r3, r0, #1
 8004ba2:	d100      	bne.n	8004ba6 <_svfiprintf_r+0x6a>
 8004ba4:	e0ae      	b.n	8004d04 <_svfiprintf_r+0x1c8>
 8004ba6:	6962      	ldr	r2, [r4, #20]
 8004ba8:	9b05      	ldr	r3, [sp, #20]
 8004baa:	4694      	mov	ip, r2
 8004bac:	4463      	add	r3, ip
 8004bae:	6163      	str	r3, [r4, #20]
 8004bb0:	782b      	ldrb	r3, [r5, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d100      	bne.n	8004bb8 <_svfiprintf_r+0x7c>
 8004bb6:	e0a5      	b.n	8004d04 <_svfiprintf_r+0x1c8>
 8004bb8:	2201      	movs	r2, #1
 8004bba:	2300      	movs	r3, #0
 8004bbc:	4252      	negs	r2, r2
 8004bbe:	6062      	str	r2, [r4, #4]
 8004bc0:	a904      	add	r1, sp, #16
 8004bc2:	3254      	adds	r2, #84	; 0x54
 8004bc4:	1852      	adds	r2, r2, r1
 8004bc6:	1c6e      	adds	r6, r5, #1
 8004bc8:	6023      	str	r3, [r4, #0]
 8004bca:	60e3      	str	r3, [r4, #12]
 8004bcc:	60a3      	str	r3, [r4, #8]
 8004bce:	7013      	strb	r3, [r2, #0]
 8004bd0:	65a3      	str	r3, [r4, #88]	; 0x58
 8004bd2:	2205      	movs	r2, #5
 8004bd4:	7831      	ldrb	r1, [r6, #0]
 8004bd6:	4854      	ldr	r0, [pc, #336]	; (8004d28 <_svfiprintf_r+0x1ec>)
 8004bd8:	f7ff fe62 	bl	80048a0 <memchr>
 8004bdc:	1c75      	adds	r5, r6, #1
 8004bde:	2800      	cmp	r0, #0
 8004be0:	d11f      	bne.n	8004c22 <_svfiprintf_r+0xe6>
 8004be2:	6822      	ldr	r2, [r4, #0]
 8004be4:	06d3      	lsls	r3, r2, #27
 8004be6:	d504      	bpl.n	8004bf2 <_svfiprintf_r+0xb6>
 8004be8:	2353      	movs	r3, #83	; 0x53
 8004bea:	a904      	add	r1, sp, #16
 8004bec:	185b      	adds	r3, r3, r1
 8004bee:	2120      	movs	r1, #32
 8004bf0:	7019      	strb	r1, [r3, #0]
 8004bf2:	0713      	lsls	r3, r2, #28
 8004bf4:	d504      	bpl.n	8004c00 <_svfiprintf_r+0xc4>
 8004bf6:	2353      	movs	r3, #83	; 0x53
 8004bf8:	a904      	add	r1, sp, #16
 8004bfa:	185b      	adds	r3, r3, r1
 8004bfc:	212b      	movs	r1, #43	; 0x2b
 8004bfe:	7019      	strb	r1, [r3, #0]
 8004c00:	7833      	ldrb	r3, [r6, #0]
 8004c02:	2b2a      	cmp	r3, #42	; 0x2a
 8004c04:	d016      	beq.n	8004c34 <_svfiprintf_r+0xf8>
 8004c06:	0035      	movs	r5, r6
 8004c08:	2100      	movs	r1, #0
 8004c0a:	200a      	movs	r0, #10
 8004c0c:	68e3      	ldr	r3, [r4, #12]
 8004c0e:	782a      	ldrb	r2, [r5, #0]
 8004c10:	1c6e      	adds	r6, r5, #1
 8004c12:	3a30      	subs	r2, #48	; 0x30
 8004c14:	2a09      	cmp	r2, #9
 8004c16:	d94e      	bls.n	8004cb6 <_svfiprintf_r+0x17a>
 8004c18:	2900      	cmp	r1, #0
 8004c1a:	d111      	bne.n	8004c40 <_svfiprintf_r+0x104>
 8004c1c:	e017      	b.n	8004c4e <_svfiprintf_r+0x112>
 8004c1e:	3501      	adds	r5, #1
 8004c20:	e7b0      	b.n	8004b84 <_svfiprintf_r+0x48>
 8004c22:	4b41      	ldr	r3, [pc, #260]	; (8004d28 <_svfiprintf_r+0x1ec>)
 8004c24:	6822      	ldr	r2, [r4, #0]
 8004c26:	1ac0      	subs	r0, r0, r3
 8004c28:	2301      	movs	r3, #1
 8004c2a:	4083      	lsls	r3, r0
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	002e      	movs	r6, r5
 8004c30:	6023      	str	r3, [r4, #0]
 8004c32:	e7ce      	b.n	8004bd2 <_svfiprintf_r+0x96>
 8004c34:	9b07      	ldr	r3, [sp, #28]
 8004c36:	1d19      	adds	r1, r3, #4
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	9107      	str	r1, [sp, #28]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	db01      	blt.n	8004c44 <_svfiprintf_r+0x108>
 8004c40:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c42:	e004      	b.n	8004c4e <_svfiprintf_r+0x112>
 8004c44:	425b      	negs	r3, r3
 8004c46:	60e3      	str	r3, [r4, #12]
 8004c48:	2302      	movs	r3, #2
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	6023      	str	r3, [r4, #0]
 8004c4e:	782b      	ldrb	r3, [r5, #0]
 8004c50:	2b2e      	cmp	r3, #46	; 0x2e
 8004c52:	d10a      	bne.n	8004c6a <_svfiprintf_r+0x12e>
 8004c54:	786b      	ldrb	r3, [r5, #1]
 8004c56:	2b2a      	cmp	r3, #42	; 0x2a
 8004c58:	d135      	bne.n	8004cc6 <_svfiprintf_r+0x18a>
 8004c5a:	9b07      	ldr	r3, [sp, #28]
 8004c5c:	3502      	adds	r5, #2
 8004c5e:	1d1a      	adds	r2, r3, #4
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	9207      	str	r2, [sp, #28]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	db2b      	blt.n	8004cc0 <_svfiprintf_r+0x184>
 8004c68:	9309      	str	r3, [sp, #36]	; 0x24
 8004c6a:	4e30      	ldr	r6, [pc, #192]	; (8004d2c <_svfiprintf_r+0x1f0>)
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	0030      	movs	r0, r6
 8004c70:	7829      	ldrb	r1, [r5, #0]
 8004c72:	f7ff fe15 	bl	80048a0 <memchr>
 8004c76:	2800      	cmp	r0, #0
 8004c78:	d006      	beq.n	8004c88 <_svfiprintf_r+0x14c>
 8004c7a:	2340      	movs	r3, #64	; 0x40
 8004c7c:	1b80      	subs	r0, r0, r6
 8004c7e:	4083      	lsls	r3, r0
 8004c80:	6822      	ldr	r2, [r4, #0]
 8004c82:	3501      	adds	r5, #1
 8004c84:	4313      	orrs	r3, r2
 8004c86:	6023      	str	r3, [r4, #0]
 8004c88:	7829      	ldrb	r1, [r5, #0]
 8004c8a:	2206      	movs	r2, #6
 8004c8c:	4828      	ldr	r0, [pc, #160]	; (8004d30 <_svfiprintf_r+0x1f4>)
 8004c8e:	1c6e      	adds	r6, r5, #1
 8004c90:	7621      	strb	r1, [r4, #24]
 8004c92:	f7ff fe05 	bl	80048a0 <memchr>
 8004c96:	2800      	cmp	r0, #0
 8004c98:	d03c      	beq.n	8004d14 <_svfiprintf_r+0x1d8>
 8004c9a:	4b26      	ldr	r3, [pc, #152]	; (8004d34 <_svfiprintf_r+0x1f8>)
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d125      	bne.n	8004cec <_svfiprintf_r+0x1b0>
 8004ca0:	2207      	movs	r2, #7
 8004ca2:	9b07      	ldr	r3, [sp, #28]
 8004ca4:	3307      	adds	r3, #7
 8004ca6:	4393      	bics	r3, r2
 8004ca8:	3308      	adds	r3, #8
 8004caa:	9307      	str	r3, [sp, #28]
 8004cac:	6963      	ldr	r3, [r4, #20]
 8004cae:	9a04      	ldr	r2, [sp, #16]
 8004cb0:	189b      	adds	r3, r3, r2
 8004cb2:	6163      	str	r3, [r4, #20]
 8004cb4:	e765      	b.n	8004b82 <_svfiprintf_r+0x46>
 8004cb6:	4343      	muls	r3, r0
 8004cb8:	0035      	movs	r5, r6
 8004cba:	2101      	movs	r1, #1
 8004cbc:	189b      	adds	r3, r3, r2
 8004cbe:	e7a6      	b.n	8004c0e <_svfiprintf_r+0xd2>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	425b      	negs	r3, r3
 8004cc4:	e7d0      	b.n	8004c68 <_svfiprintf_r+0x12c>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	200a      	movs	r0, #10
 8004cca:	001a      	movs	r2, r3
 8004ccc:	3501      	adds	r5, #1
 8004cce:	6063      	str	r3, [r4, #4]
 8004cd0:	7829      	ldrb	r1, [r5, #0]
 8004cd2:	1c6e      	adds	r6, r5, #1
 8004cd4:	3930      	subs	r1, #48	; 0x30
 8004cd6:	2909      	cmp	r1, #9
 8004cd8:	d903      	bls.n	8004ce2 <_svfiprintf_r+0x1a6>
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d0c5      	beq.n	8004c6a <_svfiprintf_r+0x12e>
 8004cde:	9209      	str	r2, [sp, #36]	; 0x24
 8004ce0:	e7c3      	b.n	8004c6a <_svfiprintf_r+0x12e>
 8004ce2:	4342      	muls	r2, r0
 8004ce4:	0035      	movs	r5, r6
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	1852      	adds	r2, r2, r1
 8004cea:	e7f1      	b.n	8004cd0 <_svfiprintf_r+0x194>
 8004cec:	ab07      	add	r3, sp, #28
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	003a      	movs	r2, r7
 8004cf2:	0021      	movs	r1, r4
 8004cf4:	4b10      	ldr	r3, [pc, #64]	; (8004d38 <_svfiprintf_r+0x1fc>)
 8004cf6:	9803      	ldr	r0, [sp, #12]
 8004cf8:	e000      	b.n	8004cfc <_svfiprintf_r+0x1c0>
 8004cfa:	bf00      	nop
 8004cfc:	9004      	str	r0, [sp, #16]
 8004cfe:	9b04      	ldr	r3, [sp, #16]
 8004d00:	3301      	adds	r3, #1
 8004d02:	d1d3      	bne.n	8004cac <_svfiprintf_r+0x170>
 8004d04:	89bb      	ldrh	r3, [r7, #12]
 8004d06:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004d08:	065b      	lsls	r3, r3, #25
 8004d0a:	d400      	bmi.n	8004d0e <_svfiprintf_r+0x1d2>
 8004d0c:	e72d      	b.n	8004b6a <_svfiprintf_r+0x2e>
 8004d0e:	2001      	movs	r0, #1
 8004d10:	4240      	negs	r0, r0
 8004d12:	e72a      	b.n	8004b6a <_svfiprintf_r+0x2e>
 8004d14:	ab07      	add	r3, sp, #28
 8004d16:	9300      	str	r3, [sp, #0]
 8004d18:	003a      	movs	r2, r7
 8004d1a:	0021      	movs	r1, r4
 8004d1c:	4b06      	ldr	r3, [pc, #24]	; (8004d38 <_svfiprintf_r+0x1fc>)
 8004d1e:	9803      	ldr	r0, [sp, #12]
 8004d20:	f7ff f978 	bl	8004014 <_printf_i>
 8004d24:	e7ea      	b.n	8004cfc <_svfiprintf_r+0x1c0>
 8004d26:	46c0      	nop			; (mov r8, r8)
 8004d28:	0800557c 	.word	0x0800557c
 8004d2c:	08005582 	.word	0x08005582
 8004d30:	08005586 	.word	0x08005586
 8004d34:	00000000 	.word	0x00000000
 8004d38:	08004a79 	.word	0x08004a79

08004d3c <_sbrk_r>:
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	b570      	push	{r4, r5, r6, lr}
 8004d40:	4d06      	ldr	r5, [pc, #24]	; (8004d5c <_sbrk_r+0x20>)
 8004d42:	0004      	movs	r4, r0
 8004d44:	0008      	movs	r0, r1
 8004d46:	602b      	str	r3, [r5, #0]
 8004d48:	f000 f962 	bl	8005010 <_sbrk>
 8004d4c:	1c43      	adds	r3, r0, #1
 8004d4e:	d103      	bne.n	8004d58 <_sbrk_r+0x1c>
 8004d50:	682b      	ldr	r3, [r5, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d000      	beq.n	8004d58 <_sbrk_r+0x1c>
 8004d56:	6023      	str	r3, [r4, #0]
 8004d58:	bd70      	pop	{r4, r5, r6, pc}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	200004ec 	.word	0x200004ec

08004d60 <_raise_r>:
 8004d60:	b570      	push	{r4, r5, r6, lr}
 8004d62:	0004      	movs	r4, r0
 8004d64:	000d      	movs	r5, r1
 8004d66:	291f      	cmp	r1, #31
 8004d68:	d904      	bls.n	8004d74 <_raise_r+0x14>
 8004d6a:	2316      	movs	r3, #22
 8004d6c:	6003      	str	r3, [r0, #0]
 8004d6e:	2001      	movs	r0, #1
 8004d70:	4240      	negs	r0, r0
 8004d72:	bd70      	pop	{r4, r5, r6, pc}
 8004d74:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d004      	beq.n	8004d84 <_raise_r+0x24>
 8004d7a:	008a      	lsls	r2, r1, #2
 8004d7c:	189b      	adds	r3, r3, r2
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	2a00      	cmp	r2, #0
 8004d82:	d108      	bne.n	8004d96 <_raise_r+0x36>
 8004d84:	0020      	movs	r0, r4
 8004d86:	f000 f831 	bl	8004dec <_getpid_r>
 8004d8a:	002a      	movs	r2, r5
 8004d8c:	0001      	movs	r1, r0
 8004d8e:	0020      	movs	r0, r4
 8004d90:	f000 f81a 	bl	8004dc8 <_kill_r>
 8004d94:	e7ed      	b.n	8004d72 <_raise_r+0x12>
 8004d96:	2000      	movs	r0, #0
 8004d98:	2a01      	cmp	r2, #1
 8004d9a:	d0ea      	beq.n	8004d72 <_raise_r+0x12>
 8004d9c:	1c51      	adds	r1, r2, #1
 8004d9e:	d103      	bne.n	8004da8 <_raise_r+0x48>
 8004da0:	2316      	movs	r3, #22
 8004da2:	3001      	adds	r0, #1
 8004da4:	6023      	str	r3, [r4, #0]
 8004da6:	e7e4      	b.n	8004d72 <_raise_r+0x12>
 8004da8:	2400      	movs	r4, #0
 8004daa:	0028      	movs	r0, r5
 8004dac:	601c      	str	r4, [r3, #0]
 8004dae:	4790      	blx	r2
 8004db0:	0020      	movs	r0, r4
 8004db2:	e7de      	b.n	8004d72 <_raise_r+0x12>

08004db4 <raise>:
 8004db4:	b510      	push	{r4, lr}
 8004db6:	4b03      	ldr	r3, [pc, #12]	; (8004dc4 <raise+0x10>)
 8004db8:	0001      	movs	r1, r0
 8004dba:	6818      	ldr	r0, [r3, #0]
 8004dbc:	f7ff ffd0 	bl	8004d60 <_raise_r>
 8004dc0:	bd10      	pop	{r4, pc}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	200000b8 	.word	0x200000b8

08004dc8 <_kill_r>:
 8004dc8:	2300      	movs	r3, #0
 8004dca:	b570      	push	{r4, r5, r6, lr}
 8004dcc:	4d06      	ldr	r5, [pc, #24]	; (8004de8 <_kill_r+0x20>)
 8004dce:	0004      	movs	r4, r0
 8004dd0:	0008      	movs	r0, r1
 8004dd2:	0011      	movs	r1, r2
 8004dd4:	602b      	str	r3, [r5, #0]
 8004dd6:	f000 f903 	bl	8004fe0 <_kill>
 8004dda:	1c43      	adds	r3, r0, #1
 8004ddc:	d103      	bne.n	8004de6 <_kill_r+0x1e>
 8004dde:	682b      	ldr	r3, [r5, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d000      	beq.n	8004de6 <_kill_r+0x1e>
 8004de4:	6023      	str	r3, [r4, #0]
 8004de6:	bd70      	pop	{r4, r5, r6, pc}
 8004de8:	200004ec 	.word	0x200004ec

08004dec <_getpid_r>:
 8004dec:	b510      	push	{r4, lr}
 8004dee:	f000 f8e7 	bl	8004fc0 <_getpid>
 8004df2:	bd10      	pop	{r4, pc}

08004df4 <__sread>:
 8004df4:	b570      	push	{r4, r5, r6, lr}
 8004df6:	000c      	movs	r4, r1
 8004df8:	250e      	movs	r5, #14
 8004dfa:	5f49      	ldrsh	r1, [r1, r5]
 8004dfc:	f000 f8bc 	bl	8004f78 <_read_r>
 8004e00:	2800      	cmp	r0, #0
 8004e02:	db03      	blt.n	8004e0c <__sread+0x18>
 8004e04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004e06:	181b      	adds	r3, r3, r0
 8004e08:	6563      	str	r3, [r4, #84]	; 0x54
 8004e0a:	bd70      	pop	{r4, r5, r6, pc}
 8004e0c:	89a3      	ldrh	r3, [r4, #12]
 8004e0e:	4a02      	ldr	r2, [pc, #8]	; (8004e18 <__sread+0x24>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	81a3      	strh	r3, [r4, #12]
 8004e14:	e7f9      	b.n	8004e0a <__sread+0x16>
 8004e16:	46c0      	nop			; (mov r8, r8)
 8004e18:	ffffefff 	.word	0xffffefff

08004e1c <__swrite>:
 8004e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1e:	001f      	movs	r7, r3
 8004e20:	898b      	ldrh	r3, [r1, #12]
 8004e22:	0005      	movs	r5, r0
 8004e24:	000c      	movs	r4, r1
 8004e26:	0016      	movs	r6, r2
 8004e28:	05db      	lsls	r3, r3, #23
 8004e2a:	d505      	bpl.n	8004e38 <__swrite+0x1c>
 8004e2c:	230e      	movs	r3, #14
 8004e2e:	5ec9      	ldrsh	r1, [r1, r3]
 8004e30:	2200      	movs	r2, #0
 8004e32:	2302      	movs	r3, #2
 8004e34:	f000 f874 	bl	8004f20 <_lseek_r>
 8004e38:	89a3      	ldrh	r3, [r4, #12]
 8004e3a:	4a05      	ldr	r2, [pc, #20]	; (8004e50 <__swrite+0x34>)
 8004e3c:	0028      	movs	r0, r5
 8004e3e:	4013      	ands	r3, r2
 8004e40:	81a3      	strh	r3, [r4, #12]
 8004e42:	0032      	movs	r2, r6
 8004e44:	230e      	movs	r3, #14
 8004e46:	5ee1      	ldrsh	r1, [r4, r3]
 8004e48:	003b      	movs	r3, r7
 8004e4a:	f000 f81f 	bl	8004e8c <_write_r>
 8004e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e50:	ffffefff 	.word	0xffffefff

08004e54 <__sseek>:
 8004e54:	b570      	push	{r4, r5, r6, lr}
 8004e56:	000c      	movs	r4, r1
 8004e58:	250e      	movs	r5, #14
 8004e5a:	5f49      	ldrsh	r1, [r1, r5]
 8004e5c:	f000 f860 	bl	8004f20 <_lseek_r>
 8004e60:	89a3      	ldrh	r3, [r4, #12]
 8004e62:	1c42      	adds	r2, r0, #1
 8004e64:	d103      	bne.n	8004e6e <__sseek+0x1a>
 8004e66:	4a05      	ldr	r2, [pc, #20]	; (8004e7c <__sseek+0x28>)
 8004e68:	4013      	ands	r3, r2
 8004e6a:	81a3      	strh	r3, [r4, #12]
 8004e6c:	bd70      	pop	{r4, r5, r6, pc}
 8004e6e:	2280      	movs	r2, #128	; 0x80
 8004e70:	0152      	lsls	r2, r2, #5
 8004e72:	4313      	orrs	r3, r2
 8004e74:	81a3      	strh	r3, [r4, #12]
 8004e76:	6560      	str	r0, [r4, #84]	; 0x54
 8004e78:	e7f8      	b.n	8004e6c <__sseek+0x18>
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	ffffefff 	.word	0xffffefff

08004e80 <__sclose>:
 8004e80:	b510      	push	{r4, lr}
 8004e82:	230e      	movs	r3, #14
 8004e84:	5ec9      	ldrsh	r1, [r1, r3]
 8004e86:	f000 f815 	bl	8004eb4 <_close_r>
 8004e8a:	bd10      	pop	{r4, pc}

08004e8c <_write_r>:
 8004e8c:	b570      	push	{r4, r5, r6, lr}
 8004e8e:	0004      	movs	r4, r0
 8004e90:	0008      	movs	r0, r1
 8004e92:	0011      	movs	r1, r2
 8004e94:	001a      	movs	r2, r3
 8004e96:	2300      	movs	r3, #0
 8004e98:	4d05      	ldr	r5, [pc, #20]	; (8004eb0 <_write_r+0x24>)
 8004e9a:	602b      	str	r3, [r5, #0]
 8004e9c:	f000 f8c8 	bl	8005030 <_write>
 8004ea0:	1c43      	adds	r3, r0, #1
 8004ea2:	d103      	bne.n	8004eac <_write_r+0x20>
 8004ea4:	682b      	ldr	r3, [r5, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d000      	beq.n	8004eac <_write_r+0x20>
 8004eaa:	6023      	str	r3, [r4, #0]
 8004eac:	bd70      	pop	{r4, r5, r6, pc}
 8004eae:	46c0      	nop			; (mov r8, r8)
 8004eb0:	200004ec 	.word	0x200004ec

08004eb4 <_close_r>:
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	b570      	push	{r4, r5, r6, lr}
 8004eb8:	4d06      	ldr	r5, [pc, #24]	; (8004ed4 <_close_r+0x20>)
 8004eba:	0004      	movs	r4, r0
 8004ebc:	0008      	movs	r0, r1
 8004ebe:	602b      	str	r3, [r5, #0]
 8004ec0:	f000 f86e 	bl	8004fa0 <_close>
 8004ec4:	1c43      	adds	r3, r0, #1
 8004ec6:	d103      	bne.n	8004ed0 <_close_r+0x1c>
 8004ec8:	682b      	ldr	r3, [r5, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d000      	beq.n	8004ed0 <_close_r+0x1c>
 8004ece:	6023      	str	r3, [r4, #0]
 8004ed0:	bd70      	pop	{r4, r5, r6, pc}
 8004ed2:	46c0      	nop			; (mov r8, r8)
 8004ed4:	200004ec 	.word	0x200004ec

08004ed8 <_fstat_r>:
 8004ed8:	2300      	movs	r3, #0
 8004eda:	b570      	push	{r4, r5, r6, lr}
 8004edc:	4d06      	ldr	r5, [pc, #24]	; (8004ef8 <_fstat_r+0x20>)
 8004ede:	0004      	movs	r4, r0
 8004ee0:	0008      	movs	r0, r1
 8004ee2:	0011      	movs	r1, r2
 8004ee4:	602b      	str	r3, [r5, #0]
 8004ee6:	f000 f863 	bl	8004fb0 <_fstat>
 8004eea:	1c43      	adds	r3, r0, #1
 8004eec:	d103      	bne.n	8004ef6 <_fstat_r+0x1e>
 8004eee:	682b      	ldr	r3, [r5, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d000      	beq.n	8004ef6 <_fstat_r+0x1e>
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	bd70      	pop	{r4, r5, r6, pc}
 8004ef8:	200004ec 	.word	0x200004ec

08004efc <_isatty_r>:
 8004efc:	2300      	movs	r3, #0
 8004efe:	b570      	push	{r4, r5, r6, lr}
 8004f00:	4d06      	ldr	r5, [pc, #24]	; (8004f1c <_isatty_r+0x20>)
 8004f02:	0004      	movs	r4, r0
 8004f04:	0008      	movs	r0, r1
 8004f06:	602b      	str	r3, [r5, #0]
 8004f08:	f000 f862 	bl	8004fd0 <_isatty>
 8004f0c:	1c43      	adds	r3, r0, #1
 8004f0e:	d103      	bne.n	8004f18 <_isatty_r+0x1c>
 8004f10:	682b      	ldr	r3, [r5, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d000      	beq.n	8004f18 <_isatty_r+0x1c>
 8004f16:	6023      	str	r3, [r4, #0]
 8004f18:	bd70      	pop	{r4, r5, r6, pc}
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	200004ec 	.word	0x200004ec

08004f20 <_lseek_r>:
 8004f20:	b570      	push	{r4, r5, r6, lr}
 8004f22:	0004      	movs	r4, r0
 8004f24:	0008      	movs	r0, r1
 8004f26:	0011      	movs	r1, r2
 8004f28:	001a      	movs	r2, r3
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	4d05      	ldr	r5, [pc, #20]	; (8004f44 <_lseek_r+0x24>)
 8004f2e:	602b      	str	r3, [r5, #0]
 8004f30:	f000 f85e 	bl	8004ff0 <_lseek>
 8004f34:	1c43      	adds	r3, r0, #1
 8004f36:	d103      	bne.n	8004f40 <_lseek_r+0x20>
 8004f38:	682b      	ldr	r3, [r5, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d000      	beq.n	8004f40 <_lseek_r+0x20>
 8004f3e:	6023      	str	r3, [r4, #0]
 8004f40:	bd70      	pop	{r4, r5, r6, pc}
 8004f42:	46c0      	nop			; (mov r8, r8)
 8004f44:	200004ec 	.word	0x200004ec

08004f48 <__malloc_lock>:
 8004f48:	b510      	push	{r4, lr}
 8004f4a:	4802      	ldr	r0, [pc, #8]	; (8004f54 <__malloc_lock+0xc>)
 8004f4c:	f7ff fc39 	bl	80047c2 <__retarget_lock_acquire_recursive>
 8004f50:	bd10      	pop	{r4, pc}
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	200004e4 	.word	0x200004e4

08004f58 <__malloc_unlock>:
 8004f58:	b510      	push	{r4, lr}
 8004f5a:	4802      	ldr	r0, [pc, #8]	; (8004f64 <__malloc_unlock+0xc>)
 8004f5c:	f7ff fc32 	bl	80047c4 <__retarget_lock_release_recursive>
 8004f60:	bd10      	pop	{r4, pc}
 8004f62:	46c0      	nop			; (mov r8, r8)
 8004f64:	200004e4 	.word	0x200004e4

08004f68 <_malloc_usable_size_r>:
 8004f68:	1f0b      	subs	r3, r1, #4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	1f18      	subs	r0, r3, #4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	da01      	bge.n	8004f76 <_malloc_usable_size_r+0xe>
 8004f72:	580b      	ldr	r3, [r1, r0]
 8004f74:	18c0      	adds	r0, r0, r3
 8004f76:	4770      	bx	lr

08004f78 <_read_r>:
 8004f78:	b570      	push	{r4, r5, r6, lr}
 8004f7a:	0004      	movs	r4, r0
 8004f7c:	0008      	movs	r0, r1
 8004f7e:	0011      	movs	r1, r2
 8004f80:	001a      	movs	r2, r3
 8004f82:	2300      	movs	r3, #0
 8004f84:	4d05      	ldr	r5, [pc, #20]	; (8004f9c <_read_r+0x24>)
 8004f86:	602b      	str	r3, [r5, #0]
 8004f88:	f000 f83a 	bl	8005000 <_read>
 8004f8c:	1c43      	adds	r3, r0, #1
 8004f8e:	d103      	bne.n	8004f98 <_read_r+0x20>
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d000      	beq.n	8004f98 <_read_r+0x20>
 8004f96:	6023      	str	r3, [r4, #0]
 8004f98:	bd70      	pop	{r4, r5, r6, pc}
 8004f9a:	46c0      	nop			; (mov r8, r8)
 8004f9c:	200004ec 	.word	0x200004ec

08004fa0 <_close>:
 8004fa0:	2258      	movs	r2, #88	; 0x58
 8004fa2:	2001      	movs	r0, #1
 8004fa4:	4b01      	ldr	r3, [pc, #4]	; (8004fac <_close+0xc>)
 8004fa6:	4240      	negs	r0, r0
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	4770      	bx	lr
 8004fac:	200004ec 	.word	0x200004ec

08004fb0 <_fstat>:
 8004fb0:	2258      	movs	r2, #88	; 0x58
 8004fb2:	2001      	movs	r0, #1
 8004fb4:	4b01      	ldr	r3, [pc, #4]	; (8004fbc <_fstat+0xc>)
 8004fb6:	4240      	negs	r0, r0
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	4770      	bx	lr
 8004fbc:	200004ec 	.word	0x200004ec

08004fc0 <_getpid>:
 8004fc0:	2258      	movs	r2, #88	; 0x58
 8004fc2:	2001      	movs	r0, #1
 8004fc4:	4b01      	ldr	r3, [pc, #4]	; (8004fcc <_getpid+0xc>)
 8004fc6:	4240      	negs	r0, r0
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	4770      	bx	lr
 8004fcc:	200004ec 	.word	0x200004ec

08004fd0 <_isatty>:
 8004fd0:	2258      	movs	r2, #88	; 0x58
 8004fd2:	4b02      	ldr	r3, [pc, #8]	; (8004fdc <_isatty+0xc>)
 8004fd4:	2000      	movs	r0, #0
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	4770      	bx	lr
 8004fda:	46c0      	nop			; (mov r8, r8)
 8004fdc:	200004ec 	.word	0x200004ec

08004fe0 <_kill>:
 8004fe0:	2258      	movs	r2, #88	; 0x58
 8004fe2:	2001      	movs	r0, #1
 8004fe4:	4b01      	ldr	r3, [pc, #4]	; (8004fec <_kill+0xc>)
 8004fe6:	4240      	negs	r0, r0
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	4770      	bx	lr
 8004fec:	200004ec 	.word	0x200004ec

08004ff0 <_lseek>:
 8004ff0:	2258      	movs	r2, #88	; 0x58
 8004ff2:	2001      	movs	r0, #1
 8004ff4:	4b01      	ldr	r3, [pc, #4]	; (8004ffc <_lseek+0xc>)
 8004ff6:	4240      	negs	r0, r0
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	4770      	bx	lr
 8004ffc:	200004ec 	.word	0x200004ec

08005000 <_read>:
 8005000:	2258      	movs	r2, #88	; 0x58
 8005002:	2001      	movs	r0, #1
 8005004:	4b01      	ldr	r3, [pc, #4]	; (800500c <_read+0xc>)
 8005006:	4240      	negs	r0, r0
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	4770      	bx	lr
 800500c:	200004ec 	.word	0x200004ec

08005010 <_sbrk>:
 8005010:	4a05      	ldr	r2, [pc, #20]	; (8005028 <_sbrk+0x18>)
 8005012:	0003      	movs	r3, r0
 8005014:	6811      	ldr	r1, [r2, #0]
 8005016:	2900      	cmp	r1, #0
 8005018:	d101      	bne.n	800501e <_sbrk+0xe>
 800501a:	4904      	ldr	r1, [pc, #16]	; (800502c <_sbrk+0x1c>)
 800501c:	6011      	str	r1, [r2, #0]
 800501e:	6810      	ldr	r0, [r2, #0]
 8005020:	18c3      	adds	r3, r0, r3
 8005022:	6013      	str	r3, [r2, #0]
 8005024:	4770      	bx	lr
 8005026:	46c0      	nop			; (mov r8, r8)
 8005028:	200001b4 	.word	0x200001b4
 800502c:	200004f0 	.word	0x200004f0

08005030 <_write>:
 8005030:	2258      	movs	r2, #88	; 0x58
 8005032:	2001      	movs	r0, #1
 8005034:	4b01      	ldr	r3, [pc, #4]	; (800503c <_write+0xc>)
 8005036:	4240      	negs	r0, r0
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	4770      	bx	lr
 800503c:	200004ec 	.word	0x200004ec

08005040 <_exit>:
 8005040:	e7fe      	b.n	8005040 <_exit>
	...

08005044 <_init>:
 8005044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005046:	46c0      	nop			; (mov r8, r8)
 8005048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504a:	bc08      	pop	{r3}
 800504c:	469e      	mov	lr, r3
 800504e:	4770      	bx	lr

08005050 <_fini>:
 8005050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005052:	46c0      	nop			; (mov r8, r8)
 8005054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005056:	bc08      	pop	{r3}
 8005058:	469e      	mov	lr, r3
 800505a:	4770      	bx	lr
