ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.gpioB_Init,"ax",%progbits
  18              		.align	1
  19              		.global	gpioB_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	gpioB_Init:
  27              	.LFB136:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include <stm32g441xx.h>
   2:Core/Src/main.c **** #include "main.h"
   3:Core/Src/main.c **** #include "Lcd.h"
   4:Core/Src/main.c **** #include "usb_device.h"
   5:Core/Src/main.c **** #include "usbd_cdc_if.h"
   6:Core/Src/main.c **** #include "7Seg.h"
   7:Core/Src/main.c **** #include <stdio.h>
   8:Core/Src/main.c **** 
   9:Core/Src/main.c **** 
  10:Core/Src/main.c **** USBD_HandleTypeDef* usbHandler;
  11:Core/Src/main.c **** uint8_t rxBuf[64];
  12:Core/Src/main.c **** uint8_t txBuf[32] = "HELLO THERE FRIEND\n";
  13:Core/Src/main.c **** 
  14:Core/Src/main.c **** void gpioB_Init(void)
  15:Core/Src/main.c **** {
  29              		.loc 1 15 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  16:Core/Src/main.c **** 	// Enable the GPIO B Clock
  17:Core/Src/main.c **** 	RCC->AHB2ENR |= (1<<RCC_AHB2ENR_GPIOBEN_Pos);
  34              		.loc 1 17 2 view .LVU1
  35              		.loc 1 17 15 is_stmt 0 view .LVU2
  36 0000 044A     		ldr	r2, .L2
  37 0002 D36C     		ldr	r3, [r2, #76]
  38 0004 43F00203 		orr	r3, r3, #2
  39 0008 D364     		str	r3, [r2, #76]
  18:Core/Src/main.c **** 
  19:Core/Src/main.c **** 	// Set of PB9 to output
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 2


  20:Core/Src/main.c **** 	GPIOB->MODER = 0x55555555;
  40              		.loc 1 20 2 is_stmt 1 view .LVU3
  41              		.loc 1 20 15 is_stmt 0 view .LVU4
  42 000a 034B     		ldr	r3, .L2+4
  43 000c 4FF05532 		mov	r2, #1431655765
  44 0010 1A60     		str	r2, [r3]
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** 	// Set PB9 High
  23:Core/Src/main.c **** 	//GPIOB->BSRR |= (1<<GPIO_BSRR_BS9_Pos);
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** }
  45              		.loc 1 25 1 view .LVU5
  46 0012 7047     		bx	lr
  47              	.L3:
  48              		.align	2
  49              	.L2:
  50 0014 00100240 		.word	1073876992
  51 0018 00040048 		.word	1207960576
  52              		.cfi_endproc
  53              	.LFE136:
  55              		.section	.text.gpioA_Init,"ax",%progbits
  56              		.align	1
  57              		.global	gpioA_Init
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	gpioA_Init:
  64              	.LFB137:
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** void gpioA_Init(void)
  28:Core/Src/main.c **** {
  65              		.loc 1 28 1 is_stmt 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  29:Core/Src/main.c ****   	RCC->AHB2ENR |= (1<<RCC_AHB2ENR_GPIOAEN_Pos);
  70              		.loc 1 29 4 view .LVU7
  71              		.loc 1 29 17 is_stmt 0 view .LVU8
  72 0000 064A     		ldr	r2, .L5
  73 0002 D36C     		ldr	r3, [r2, #76]
  74 0004 43F00103 		orr	r3, r3, #1
  75 0008 D364     		str	r3, [r2, #76]
  30:Core/Src/main.c **** 	GPIOA->MODER = 0;
  76              		.loc 1 30 2 is_stmt 1 view .LVU9
  77              		.loc 1 30 15 is_stmt 0 view .LVU10
  78 000a 4FF09043 		mov	r3, #1207959552
  79 000e 0022     		movs	r2, #0
  80 0010 1A60     		str	r2, [r3]
  31:Core/Src/main.c **** 	GPIOA->MODER = 0x55555555;
  81              		.loc 1 31 2 is_stmt 1 view .LVU11
  82              		.loc 1 31 15 is_stmt 0 view .LVU12
  83 0012 4FF05532 		mov	r2, #1431655765
  84 0016 1A60     		str	r2, [r3]
  32:Core/Src/main.c **** }
  85              		.loc 1 32 1 view .LVU13
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 3


  86 0018 7047     		bx	lr
  87              	.L6:
  88 001a 00BF     		.align	2
  89              	.L5:
  90 001c 00100240 		.word	1073876992
  91              		.cfi_endproc
  92              	.LFE137:
  94              		.section	.text.mainRCCInit,"ax",%progbits
  95              		.align	1
  96              		.global	mainRCCInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	mainRCCInit:
 103              	.LFB138:
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** void mainRCCInit(void)
  35:Core/Src/main.c **** {
 104              		.loc 1 35 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
  36:Core/Src/main.c **** 	// Turn on the HSE clock
  37:Core/Src/main.c **** 	//RCC->CR |= (1<<RCC_CR_HSEON_Pos);
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** 	// While the HSE is getting ready, set the correct number of wait states
  40:Core/Src/main.c **** 	FLASH->ACR |= (0b11 << FLASH_ACR_LATENCY_Pos);
 109              		.loc 1 40 2 view .LVU15
 110              		.loc 1 40 13 is_stmt 0 view .LVU16
 111 0000 0F4A     		ldr	r2, .L9
 112 0002 1368     		ldr	r3, [r2]
 113 0004 43F00303 		orr	r3, r3, #3
 114 0008 1360     		str	r3, [r2]
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** 	// Wait for the HSE clock to be ready
  43:Core/Src/main.c **** 	//while (!(RCC->CR & (1<<RCC_CR_HSERDY_Pos)));
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   	RCC->CCIPR |= (0b10<<RCC_CCIPR_CLK48SEL_Pos);
 115              		.loc 1 45 4 is_stmt 1 view .LVU17
 116              		.loc 1 45 15 is_stmt 0 view .LVU18
 117 000a 0E4B     		ldr	r3, .L9+4
 118 000c D3F88820 		ldr	r2, [r3, #136]
 119 0010 42F00062 		orr	r2, r2, #134217728
 120 0014 C3F88820 		str	r2, [r3, #136]
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** 	// Configure the PLL to 100mhz
  48:Core/Src/main.c **** 	RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLSRC_Pos) 
 121              		.loc 1 48 2 is_stmt 1 view .LVU19
 122              		.loc 1 48 15 is_stmt 0 view .LVU20
 123 0018 D968     		ldr	r1, [r3, #12]
 124 001a 0B4A     		ldr	r2, .L9+8
 125 001c 0A43     		orrs	r2, r2, r1
 126 001e DA60     		str	r2, [r3, #12]
  49:Core/Src/main.c **** 		| (0b11 << RCC_PLLCFGR_PLLM_Pos) 
  50:Core/Src/main.c **** 		| (0b110000 << RCC_PLLCFGR_PLLN_Pos)
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 4


  51:Core/Src/main.c ****     	| (0b01 << RCC_PLLCFGR_PLLQ_Pos)
  52:Core/Src/main.c ****     	| (0b1 << RCC_PLLCFGR_PLLQEN_Pos);
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** 	// Turn on the PLL and wait for it to be ready
  55:Core/Src/main.c **** 	RCC->CR |= (1 << RCC_CR_PLLON_Pos);
 127              		.loc 1 55 2 is_stmt 1 view .LVU21
 128              		.loc 1 55 10 is_stmt 0 view .LVU22
 129 0020 1A68     		ldr	r2, [r3]
 130 0022 42F08072 		orr	r2, r2, #16777216
 131 0026 1A60     		str	r2, [r3]
  56:Core/Src/main.c **** 	while (!(RCC->CR & (1<<RCC_CR_PLLRDY_Pos)));
 132              		.loc 1 56 2 is_stmt 1 view .LVU23
 133              	.L8:
 134              		.loc 1 56 45 discriminator 1 view .LVU24
 135              		.loc 1 56 8 discriminator 1 view .LVU25
 136              		.loc 1 56 14 is_stmt 0 discriminator 1 view .LVU26
 137 0028 064B     		ldr	r3, .L9+4
 138 002a 1B68     		ldr	r3, [r3]
 139              		.loc 1 56 8 discriminator 1 view .LVU27
 140 002c 13F0007F 		tst	r3, #33554432
 141 0030 FAD0     		beq	.L8
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** 	// Set the system clock as the output of the PLL
  59:Core/Src/main.c **** 	RCC->CFGR |= (0b11 << RCC_CFGR_SW_Pos);
 142              		.loc 1 59 2 is_stmt 1 view .LVU28
 143              		.loc 1 59 12 is_stmt 0 view .LVU29
 144 0032 044A     		ldr	r2, .L9+4
 145 0034 9368     		ldr	r3, [r2, #8]
 146 0036 43F00303 		orr	r3, r3, #3
 147 003a 9360     		str	r3, [r2, #8]
  60:Core/Src/main.c **** }
 148              		.loc 1 60 1 view .LVU30
 149 003c 7047     		bx	lr
 150              	.L10:
 151 003e 00BF     		.align	2
 152              	.L9:
 153 0040 00200240 		.word	1073881088
 154 0044 00100240 		.word	1073876992
 155 0048 32303000 		.word	3158066
 156              		.cfi_endproc
 157              	.LFE138:
 159              		.section	.text.contrastInit,"ax",%progbits
 160              		.align	1
 161              		.global	contrastInit
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	contrastInit:
 168              	.LFB139:
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** void contrastInit(void)
  63:Core/Src/main.c **** {
 169              		.loc 1 63 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 5


 173              		@ link register save eliminated.
  64:Core/Src/main.c **** 	// Enable the clock for DAC 1 and for GPIOA (so that A4 can be put in AF mode)
  65:Core/Src/main.c **** 	RCC->AHB2ENR |= (1<<RCC_AHB2ENR_DAC1EN_Pos);
 174              		.loc 1 65 2 view .LVU32
 175              		.loc 1 65 15 is_stmt 0 view .LVU33
 176 0000 094A     		ldr	r2, .L12
 177 0002 D36C     		ldr	r3, [r2, #76]
 178 0004 43F48033 		orr	r3, r3, #65536
 179 0008 D364     		str	r3, [r2, #76]
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** 	// Enable Dac1 channel 1
  68:Core/Src/main.c **** 	DAC1->CR |= (1<<DAC_CR_EN1_Pos);
 180              		.loc 1 68 2 is_stmt 1 view .LVU34
 181              		.loc 1 68 11 is_stmt 0 view .LVU35
 182 000a 084B     		ldr	r3, .L12+4
 183 000c 1A68     		ldr	r2, [r3]
 184 000e 42F00102 		orr	r2, r2, #1
 185 0012 1A60     		str	r2, [r3]
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** 	// Fill in the value for the dac to convert (Currently 64/255 which is equivalent to 3.3/4 V)
  71:Core/Src/main.c **** 	DAC1->DHR8R1 |= (0b1000000<<DAC_DHR8R1_DACC1DHR_Pos);
 186              		.loc 1 71 2 is_stmt 1 view .LVU36
 187              		.loc 1 71 15 is_stmt 0 view .LVU37
 188 0014 1A69     		ldr	r2, [r3, #16]
 189 0016 42F04002 		orr	r2, r2, #64
 190 001a 1A61     		str	r2, [r3, #16]
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** 	// Trigger the dac to make a conversion
  74:Core/Src/main.c **** 	DAC1->SWTRIGR |= (1<<DAC_SWTRIGR_SWTRIG1_Pos);
 191              		.loc 1 74 2 is_stmt 1 view .LVU38
 192              		.loc 1 74 16 is_stmt 0 view .LVU39
 193 001c 5A68     		ldr	r2, [r3, #4]
 194 001e 42F00102 		orr	r2, r2, #1
 195 0022 5A60     		str	r2, [r3, #4]
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** }
 196              		.loc 1 76 1 view .LVU40
 197 0024 7047     		bx	lr
 198              	.L13:
 199 0026 00BF     		.align	2
 200              	.L12:
 201 0028 00100240 		.word	1073876992
 202 002c 00080050 		.word	1342179328
 203              		.cfi_endproc
 204              	.LFE139:
 206              		.section	.text.rtcInit,"ax",%progbits
 207              		.align	1
 208              		.global	rtcInit
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu fpv4-sp-d16
 214              	rtcInit:
 215              	.LVL0:
 216              	.LFB140:
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** void rtcInit(int sec, int min, int hour)
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 6


  79:Core/Src/main.c **** {
 217              		.loc 1 79 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222              		.loc 1 79 1 is_stmt 0 view .LVU42
 223 0000 70B4     		push	{r4, r5, r6}
 224              		.cfi_def_cfa_offset 12
 225              		.cfi_offset 4, -12
 226              		.cfi_offset 5, -8
 227              		.cfi_offset 6, -4
  80:Core/Src/main.c **** 	
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** 	// Enable the peripheral bus clk to the RTC
  83:Core/Src/main.c **** 	RCC->APB1ENR1 |= (1<<RCC_APB1ENR1_PWREN_Pos);
 228              		.loc 1 83 2 is_stmt 1 view .LVU43
 229              		.loc 1 83 16 is_stmt 0 view .LVU44
 230 0002 464C     		ldr	r4, .L20
 231 0004 A36D     		ldr	r3, [r4, #88]
 232 0006 43F08053 		orr	r3, r3, #268435456
 233 000a A365     		str	r3, [r4, #88]
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** 	PWR->CR1 |= (1<<PWR_CR1_DBP_Pos);
 234              		.loc 1 85 2 is_stmt 1 view .LVU45
 235              		.loc 1 85 11 is_stmt 0 view .LVU46
 236 000c 444D     		ldr	r5, .L20+4
 237 000e 2B68     		ldr	r3, [r5]
 238 0010 43F48073 		orr	r3, r3, #256
 239 0014 2B60     		str	r3, [r5]
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** 	RCC->APB1ENR1 |= (1<<RCC_APB1ENR1_RTCAPBEN_Pos);
 240              		.loc 1 87 2 is_stmt 1 view .LVU47
 241              		.loc 1 87 16 is_stmt 0 view .LVU48
 242 0016 A36D     		ldr	r3, [r4, #88]
 243 0018 43F48063 		orr	r3, r3, #1024
 244 001c A365     		str	r3, [r4, #88]
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** 	
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** 	
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** 	//Enable the LSE and wait for it to work
  94:Core/Src/main.c **** 	RCC->BDCR |= (0b11 << RCC_BDCR_LSEDRV_Pos);
 245              		.loc 1 94 2 is_stmt 1 view .LVU49
 246              		.loc 1 94 12 is_stmt 0 view .LVU50
 247 001e D4F89030 		ldr	r3, [r4, #144]
 248 0022 43F01803 		orr	r3, r3, #24
 249 0026 C4F89030 		str	r3, [r4, #144]
  95:Core/Src/main.c **** 	RCC->BDCR |= (1<<RCC_BDCR_LSEON_Pos);
 250              		.loc 1 95 2 is_stmt 1 view .LVU51
 251              		.loc 1 95 12 is_stmt 0 view .LVU52
 252 002a D4F89030 		ldr	r3, [r4, #144]
 253 002e 43F00103 		orr	r3, r3, #1
 254 0032 C4F89030 		str	r3, [r4, #144]
  96:Core/Src/main.c **** 	while (!(RCC->BDCR & (1<<RCC_BDCR_LSERDY_Pos))); 
 255              		.loc 1 96 2 is_stmt 1 view .LVU53
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 7


 256              	.L15:
 257              		.loc 1 96 49 discriminator 1 view .LVU54
 258              		.loc 1 96 8 discriminator 1 view .LVU55
 259              		.loc 1 96 14 is_stmt 0 discriminator 1 view .LVU56
 260 0036 394B     		ldr	r3, .L20
 261 0038 D3F89030 		ldr	r3, [r3, #144]
 262              		.loc 1 96 8 discriminator 1 view .LVU57
 263 003c 13F0020F 		tst	r3, #2
 264 0040 F9D0     		beq	.L15
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** 	// Enable the LSI and wait for it to work
  99:Core/Src/main.c **** 	//RCC->CSR |= (1<<RCC_CSR_LSION_Pos);
 100:Core/Src/main.c **** 	//while (!(RCC->CSR & (1<<RCC_CSR_LSIRDY_Pos))); 
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** 	GPIOB->BSRR |= (1<<GPIO_BSRR_BR9_Pos);
 265              		.loc 1 102 2 is_stmt 1 view .LVU58
 266              		.loc 1 102 14 is_stmt 0 view .LVU59
 267 0042 384C     		ldr	r4, .L20+8
 268 0044 A369     		ldr	r3, [r4, #24]
 269 0046 43F00073 		orr	r3, r3, #33554432
 270 004a A361     		str	r3, [r4, #24]
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** 	// Select LSE for the RTC and Enable the RTC
 105:Core/Src/main.c **** 	RCC->BDCR &= ~(0b11<<RCC_BDCR_RTCSEL_Pos);
 271              		.loc 1 105 2 is_stmt 1 view .LVU60
 272              		.loc 1 105 12 is_stmt 0 view .LVU61
 273 004c 334B     		ldr	r3, .L20
 274 004e D3F89040 		ldr	r4, [r3, #144]
 275 0052 24F44074 		bic	r4, r4, #768
 276 0056 C3F89040 		str	r4, [r3, #144]
 106:Core/Src/main.c **** 	RCC->BDCR |= (0b01<<RCC_BDCR_RTCSEL_Pos);
 277              		.loc 1 106 2 is_stmt 1 view .LVU62
 278              		.loc 1 106 12 is_stmt 0 view .LVU63
 279 005a D3F89040 		ldr	r4, [r3, #144]
 280 005e 44F48074 		orr	r4, r4, #256
 281 0062 C3F89040 		str	r4, [r3, #144]
 107:Core/Src/main.c **** 	RCC->BDCR |= (1<<RCC_BDCR_RTCEN_Pos);
 282              		.loc 1 107 2 is_stmt 1 view .LVU64
 283              		.loc 1 107 12 is_stmt 0 view .LVU65
 284 0066 D3F89040 		ldr	r4, [r3, #144]
 285 006a 44F40044 		orr	r4, r4, #32768
 286 006e C3F89040 		str	r4, [r3, #144]
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** 	// Get rid of the write protection
 110:Core/Src/main.c **** 	RTC->WPR = 0xCA;
 287              		.loc 1 110 2 is_stmt 1 view .LVU66
 288              		.loc 1 110 11 is_stmt 0 view .LVU67
 289 0072 A3F5F433 		sub	r3, r3, #124928
 290 0076 CA24     		movs	r4, #202
 291 0078 5C62     		str	r4, [r3, #36]
 111:Core/Src/main.c **** 	RTC->WPR = 0x53;
 292              		.loc 1 111 2 is_stmt 1 view .LVU68
 293              		.loc 1 111 11 is_stmt 0 view .LVU69
 294 007a 5324     		movs	r4, #83
 295 007c 5C62     		str	r4, [r3, #36]
 112:Core/Src/main.c **** 	
 113:Core/Src/main.c **** 	// Put the RTC into initialization mode
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 8


 114:Core/Src/main.c **** 	RTC->ICSR |= (1<<RTC_ICSR_INIT_Pos);
 296              		.loc 1 114 2 is_stmt 1 view .LVU70
 297              		.loc 1 114 12 is_stmt 0 view .LVU71
 298 007e DC68     		ldr	r4, [r3, #12]
 299 0080 44F08004 		orr	r4, r4, #128
 300 0084 DC60     		str	r4, [r3, #12]
 115:Core/Src/main.c **** 	while (!(RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 301              		.loc 1 115 2 is_stmt 1 view .LVU72
 302              	.L16:
 303              		.loc 1 115 48 discriminator 1 view .LVU73
 304              		.loc 1 115 8 discriminator 1 view .LVU74
 305              		.loc 1 115 14 is_stmt 0 discriminator 1 view .LVU75
 306 0086 284B     		ldr	r3, .L20+12
 307 0088 DB68     		ldr	r3, [r3, #12]
 308              		.loc 1 115 8 discriminator 1 view .LVU76
 309 008a 13F0400F 		tst	r3, #64
 310 008e FAD0     		beq	.L16
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** 	// Set the current time and date
 118:Core/Src/main.c **** 	RTC->CR |= (1<<RTC_CR_FMT_Pos);
 311              		.loc 1 118 2 is_stmt 1 view .LVU77
 312              		.loc 1 118 10 is_stmt 0 view .LVU78
 313 0090 254D     		ldr	r5, .L20+12
 314 0092 AB69     		ldr	r3, [r5, #24]
 315 0094 43F04003 		orr	r3, r3, #64
 316 0098 AB61     		str	r3, [r5, #24]
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** 	RTC->TR = 0x0;
 317              		.loc 1 120 2 is_stmt 1 view .LVU79
 318              		.loc 1 120 10 is_stmt 0 view .LVU80
 319 009a 0023     		movs	r3, #0
 320 009c 2B60     		str	r3, [r5]
 121:Core/Src/main.c **** 	RTC->TR = (0b1<<RTC_TR_PM_Pos) | ((hour / 10)<<RTC_TR_HT_Pos) | ((hour % 10)<<RTC_TR_HU_Pos) | ((m
 321              		.loc 1 121 2 is_stmt 1 view .LVU81
 322              		.loc 1 121 42 is_stmt 0 view .LVU82
 323 009e 234E     		ldr	r6, .L20+16
 324 00a0 86FB0243 		smull	r4, r3, r6, r2
 325 00a4 D417     		asrs	r4, r2, #31
 326 00a6 C4EBA304 		rsb	r4, r4, r3, asr #2
 327              		.loc 1 121 47 view .LVU83
 328 00aa 2305     		lsls	r3, r4, #20
 329              		.loc 1 121 33 view .LVU84
 330 00ac 43F48003 		orr	r3, r3, #4194304
 331              		.loc 1 121 73 view .LVU85
 332 00b0 04EB8404 		add	r4, r4, r4, lsl #2
 333 00b4 A2EB4404 		sub	r4, r2, r4, lsl #1
 334              		.loc 1 121 64 view .LVU86
 335 00b8 43EA0443 		orr	r3, r3, r4, lsl #16
 336              		.loc 1 121 103 view .LVU87
 337 00bc 86FB0142 		smull	r4, r2, r6, r1
 338              	.LVL1:
 339              		.loc 1 121 103 view .LVU88
 340 00c0 CC17     		asrs	r4, r1, #31
 341 00c2 C4EBA204 		rsb	r4, r4, r2, asr #2
 342              		.loc 1 121 95 view .LVU89
 343 00c6 43EA0433 		orr	r3, r3, r4, lsl #12
 344              		.loc 1 121 134 view .LVU90
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 9


 345 00ca 04EB8404 		add	r4, r4, r4, lsl #2
 346 00ce A1EB4404 		sub	r4, r1, r4, lsl #1
 347              		.loc 1 121 126 view .LVU91
 348 00d2 43EA0423 		orr	r3, r3, r4, lsl #8
 349              		.loc 1 121 165 view .LVU92
 350 00d6 86FB0026 		smull	r2, r6, r6, r0
 351 00da C217     		asrs	r2, r0, #31
 352 00dc C2EBA602 		rsb	r2, r2, r6, asr #2
 353              		.loc 1 121 157 view .LVU93
 354 00e0 43EA0213 		orr	r3, r3, r2, lsl #4
 355              		.loc 1 121 200 view .LVU94
 356 00e4 02EB8202 		add	r2, r2, r2, lsl #2
 357 00e8 A0EB4202 		sub	r2, r0, r2, lsl #1
 358              		.loc 1 121 187 view .LVU95
 359 00ec 1343     		orrs	r3, r3, r2
 360              		.loc 1 121 10 view .LVU96
 361 00ee 2B60     		str	r3, [r5]
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** 	//RTC->PRER = (127 << RTC_PRER_PREDIV_A_Pos) | (249 << RTC_PRER_PREDIV_S_Pos);
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** 	//RTC->DR |= ();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** 	// Exit initialization mode
 128:Core/Src/main.c **** 	RTC->ICSR &= ~(1<<RTC_ICSR_INIT_Pos);
 362              		.loc 1 128 2 is_stmt 1 view .LVU97
 363              		.loc 1 128 12 is_stmt 0 view .LVU98
 364 00f0 EB68     		ldr	r3, [r5, #12]
 365 00f2 23F08003 		bic	r3, r3, #128
 366 00f6 EB60     		str	r3, [r5, #12]
 129:Core/Src/main.c **** 	while ((RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 367              		.loc 1 129 2 is_stmt 1 view .LVU99
 368              	.L17:
 369              		.loc 1 129 47 discriminator 1 view .LVU100
 370              		.loc 1 129 8 discriminator 1 view .LVU101
 371              		.loc 1 129 13 is_stmt 0 discriminator 1 view .LVU102
 372 00f8 0B4B     		ldr	r3, .L20+12
 373 00fa DB68     		ldr	r3, [r3, #12]
 374              		.loc 1 129 8 discriminator 1 view .LVU103
 375 00fc 13F0400F 		tst	r3, #64
 376 0100 FAD1     		bne	.L17
 377              	.L18:
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** 	// Cannot read until RSF is set
 132:Core/Src/main.c **** 	while (!(RTC->ICSR & (1<<RTC_ICSR_RSF_Pos)));
 378              		.loc 1 132 46 is_stmt 1 discriminator 1 view .LVU104
 379              		.loc 1 132 8 discriminator 1 view .LVU105
 380              		.loc 1 132 14 is_stmt 0 discriminator 1 view .LVU106
 381 0102 094B     		ldr	r3, .L20+12
 382 0104 DB68     		ldr	r3, [r3, #12]
 383              		.loc 1 132 8 discriminator 1 view .LVU107
 384 0106 13F0200F 		tst	r3, #32
 385 010a FAD0     		beq	.L18
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 	// Reenable write protection
 135:Core/Src/main.c **** 	RTC->WPR = 0x00;
 386              		.loc 1 135 2 is_stmt 1 view .LVU108
 387              		.loc 1 135 11 is_stmt 0 view .LVU109
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 10


 388 010c 0023     		movs	r3, #0
 389 010e 064A     		ldr	r2, .L20+12
 390 0110 5362     		str	r3, [r2, #36]
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 	TAMP->CR1 = 0x00;
 391              		.loc 1 137 2 is_stmt 1 view .LVU110
 392              		.loc 1 137 12 is_stmt 0 view .LVU111
 393 0112 A2F58062 		sub	r2, r2, #1024
 394 0116 1360     		str	r3, [r2]
 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** }
 395              		.loc 1 139 1 view .LVU112
 396 0118 70BC     		pop	{r4, r5, r6}
 397              		.cfi_restore 6
 398              		.cfi_restore 5
 399              		.cfi_restore 4
 400              		.cfi_def_cfa_offset 0
 401 011a 7047     		bx	lr
 402              	.L21:
 403              		.align	2
 404              	.L20:
 405 011c 00100240 		.word	1073876992
 406 0120 00700040 		.word	1073770496
 407 0124 00040048 		.word	1207960576
 408 0128 00280040 		.word	1073752064
 409 012c 67666666 		.word	1717986919
 410              		.cfi_endproc
 411              	.LFE140:
 413              		.section	.text.checkSetTime,"ax",%progbits
 414              		.align	1
 415              		.global	checkSetTime
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 419              		.fpu fpv4-sp-d16
 421              	checkSetTime:
 422              	.LFB141:
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** int8_t checkSetTime(void)
 142:Core/Src/main.c **** {
 423              		.loc 1 142 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 143:Core/Src/main.c **** 	if (rxBuf[2] != ':' || rxBuf[5] != ':')
 427              		.loc 1 143 2 view .LVU114
 428              		.loc 1 143 11 is_stmt 0 view .LVU115
 429 0000 1D4B     		ldr	r3, .L35
 430 0002 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 431              		.loc 1 143 5 view .LVU116
 432 0004 3A2B     		cmp	r3, #58
 433 0006 30D1     		bne	.L27
 434              		.loc 1 143 30 discriminator 1 view .LVU117
 435 0008 1B4B     		ldr	r3, .L35
 436 000a 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 437              		.loc 1 143 22 discriminator 1 view .LVU118
 438 000c 3A2B     		cmp	r3, #58
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 11


 439 000e 2ED1     		bne	.L28
 440              	.LBB4:
 144:Core/Src/main.c **** 	{
 145:Core/Src/main.c **** 		return 0;
 146:Core/Src/main.c **** 	}
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** 	for (int i = 0; i < 8; i++)
 441              		.loc 1 148 11 view .LVU119
 442 0010 0023     		movs	r3, #0
 443 0012 00E0     		b	.L24
 444              	.LVL2:
 445              	.L25:
 446              		.loc 1 148 25 is_stmt 1 discriminator 2 view .LVU120
 447              		.loc 1 148 26 is_stmt 0 discriminator 2 view .LVU121
 448 0014 0133     		adds	r3, r3, #1
 449              	.LVL3:
 450              	.L24:
 451              		.loc 1 148 18 is_stmt 1 discriminator 1 view .LVU122
 452              		.loc 1 148 2 is_stmt 0 discriminator 1 view .LVU123
 453 0016 072B     		cmp	r3, #7
 454 0018 0CDC     		bgt	.L34
 149:Core/Src/main.c **** 	{
 150:Core/Src/main.c **** 		if (i == 2)
 455              		.loc 1 150 3 is_stmt 1 view .LVU124
 456              		.loc 1 150 6 is_stmt 0 view .LVU125
 457 001a 022B     		cmp	r3, #2
 458 001c FAD0     		beq	.L25
 151:Core/Src/main.c **** 			continue;
 152:Core/Src/main.c **** 		if (i == 5)
 459              		.loc 1 152 3 is_stmt 1 view .LVU126
 460              		.loc 1 152 6 is_stmt 0 view .LVU127
 461 001e 052B     		cmp	r3, #5
 462 0020 F8D0     		beq	.L25
 153:Core/Src/main.c **** 			continue;
 154:Core/Src/main.c **** 		if (rxBuf[i] > 57 || rxBuf[i] < 48)
 463              		.loc 1 154 3 is_stmt 1 view .LVU128
 464              		.loc 1 154 12 is_stmt 0 view .LVU129
 465 0022 154A     		ldr	r2, .L35
 466 0024 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 467              		.loc 1 154 21 view .LVU130
 468 0026 303A     		subs	r2, r2, #48
 469 0028 D2B2     		uxtb	r2, r2
 470              		.loc 1 154 6 view .LVU131
 471 002a 092A     		cmp	r2, #9
 472 002c 21D8     		bhi	.L29
 155:Core/Src/main.c **** 		{
 156:Core/Src/main.c **** 			return 0;
 157:Core/Src/main.c **** 		}
 158:Core/Src/main.c **** 		rxBuf[i] -= 48;
 473              		.loc 1 158 3 is_stmt 1 view .LVU132
 474              		.loc 1 158 12 is_stmt 0 view .LVU133
 475 002e 1249     		ldr	r1, .L35
 476 0030 CA54     		strb	r2, [r1, r3]
 477 0032 EFE7     		b	.L25
 478              	.L34:
 479              	.LBE4:
 142:Core/Src/main.c **** 	if (rxBuf[2] != ':' || rxBuf[5] != ':')
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 12


 480              		.loc 1 142 1 view .LVU134
 481 0034 10B5     		push	{r4, lr}
 482              		.cfi_def_cfa_offset 8
 483              		.cfi_offset 4, -8
 484              		.cfi_offset 14, -4
 159:Core/Src/main.c **** 	}
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** 	// RCC->BDCR=0;
 162:Core/Src/main.c **** 	// RCC->BDCR |= RCC_BDCR_BDRST;
 163:Core/Src/main.c **** 	// RCC->BDCR &= ~RCC_BDCR_BDRST;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 	rtcInit(rxBuf[6] * 10 + rxBuf[7], rxBuf[3] * 10 + rxBuf[4], rxBuf[0] * 10 + rxBuf[1]);
 485              		.loc 1 165 2 is_stmt 1 view .LVU135
 486              		.loc 1 165 15 is_stmt 0 view .LVU136
 487 0036 104B     		ldr	r3, .L35
 488              	.LVL4:
 489              		.loc 1 165 15 view .LVU137
 490 0038 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 491              		.loc 1 165 19 view .LVU138
 492 003a 02EB8202 		add	r2, r2, r2, lsl #2
 493 003e 5000     		lsls	r0, r2, #1
 494              		.loc 1 165 31 view .LVU139
 495 0040 93F807E0 		ldrb	lr, [r3, #7]	@ zero_extendqisi2
 496              		.loc 1 165 41 view .LVU140
 497 0044 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 498              		.loc 1 165 45 view .LVU141
 499 0046 02EB8202 		add	r2, r2, r2, lsl #2
 500 004a 5100     		lsls	r1, r2, #1
 501              		.loc 1 165 57 view .LVU142
 502 004c 1C79     		ldrb	r4, [r3, #4]	@ zero_extendqisi2
 503              		.loc 1 165 67 view .LVU143
 504 004e 93F800C0 		ldrb	ip, [r3]	@ zero_extendqisi2
 505              		.loc 1 165 71 view .LVU144
 506 0052 0CEB8C0C 		add	ip, ip, ip, lsl #2
 507 0056 4FEA4C02 		lsl	r2, ip, #1
 508              		.loc 1 165 83 view .LVU145
 509 005a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 510              		.loc 1 165 2 view .LVU146
 511 005c 1A44     		add	r2, r2, r3
 512 005e 2144     		add	r1, r1, r4
 513 0060 7044     		add	r0, r0, lr
 514 0062 FFF7FEFF 		bl	rtcInit
 515              	.LVL5:
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** 	// RCC->BDCR = 0;
 168:Core/Src/main.c **** 	// RCC->BDCR |= RCC_BDCR_BDRST;
 169:Core/Src/main.c **** 	// RCC->BDCR &= ~RCC_BDCR_BDRST;
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** 	// // Disable write protection
 172:Core/Src/main.c **** 	// RTC->WPR = 0xCA;
 173:Core/Src/main.c **** 	// RTC->WPR = 0x53;
 174:Core/Src/main.c **** 	
 175:Core/Src/main.c **** 	// // Put the RTC into initialization mode
 176:Core/Src/main.c **** 	// RTC->ICSR |= (1<<RTC_ICSR_INIT_Pos);
 177:Core/Src/main.c **** 	// while (!(RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** 	// // Set time (CHANGE)
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 13


 180:Core/Src/main.c **** 	// RTC->TR = 0x0;
 181:Core/Src/main.c **** 	// //RTC->TR = (0b1<<RTC_TR_PM_Pos) | (1<<RTC_TR_HT_Pos) | (2<<RTC_TR_HU_Pos) | (0<<RTC_TR_MNT_Pos
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** 	// // Exit initialization mode
 184:Core/Src/main.c **** 	// RTC->ICSR &= ~(1<<RTC_ICSR_INIT_Pos);
 185:Core/Src/main.c **** 	// while ((RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** 	// // Cannot read until RSF is set
 188:Core/Src/main.c **** 	// while (!(RTC->ICSR & (1<<RTC_ICSR_RSF_Pos)));
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** 	// // Reenable write protection
 191:Core/Src/main.c **** 	// RTC->WPR = 0x00;
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** 	return 1;
 516              		.loc 1 194 2 is_stmt 1 view .LVU147
 517              		.loc 1 194 9 is_stmt 0 view .LVU148
 518 0066 0120     		movs	r0, #1
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** }
 519              		.loc 1 196 1 view .LVU149
 520 0068 10BD     		pop	{r4, pc}
 521              	.L27:
 522              		.cfi_def_cfa_offset 0
 523              		.cfi_restore 4
 524              		.cfi_restore 14
 145:Core/Src/main.c **** 	}
 525              		.loc 1 145 10 view .LVU150
 526 006a 0020     		movs	r0, #0
 527 006c 7047     		bx	lr
 528              	.L28:
 529 006e 0020     		movs	r0, #0
 530 0070 7047     		bx	lr
 531              	.LVL6:
 532              	.L29:
 533              	.LBB5:
 156:Core/Src/main.c **** 		}
 534              		.loc 1 156 11 view .LVU151
 535 0072 0020     		movs	r0, #0
 536              	.LBE5:
 537              		.loc 1 196 1 view .LVU152
 538 0074 7047     		bx	lr
 539              	.L36:
 540 0076 00BF     		.align	2
 541              	.L35:
 542 0078 00000000 		.word	.LANCHOR0
 543              		.cfi_endproc
 544              	.LFE141:
 546              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 547              		.align	2
 548              	.LC0:
 549 0000 25643A25 		.ascii	"%d:%d:%d\011\000"
 549      643A2564 
 549      0900
 550              		.section	.text.main,"ax",%progbits
 551              		.align	1
 552              		.global	main
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 14


 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 556              		.fpu fpv4-sp-d16
 558              	main:
 559              	.LFB142:
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** int main(void)
 199:Core/Src/main.c **** {
 560              		.loc 1 199 1 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 565              		.cfi_def_cfa_offset 20
 566              		.cfi_offset 4, -20
 567              		.cfi_offset 5, -16
 568              		.cfi_offset 6, -12
 569              		.cfi_offset 7, -8
 570              		.cfi_offset 14, -4
 571 0002 83B0     		sub	sp, sp, #12
 572              		.cfi_def_cfa_offset 32
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** 	HAL_Init();
 573              		.loc 1 201 2 view .LVU154
 574 0004 FFF7FEFF 		bl	HAL_Init
 575              	.LVL7:
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** 	// Initialize the clock
 204:Core/Src/main.c **** 	mainRCCInit();
 576              		.loc 1 204 2 view .LVU155
 577 0008 FFF7FEFF 		bl	mainRCCInit
 578              	.LVL8:
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** 	// Initialize GPIO Pin B
 207:Core/Src/main.c **** 	gpioB_Init();
 579              		.loc 1 207 2 view .LVU156
 580 000c FFF7FEFF 		bl	gpioB_Init
 581              	.LVL9:
 208:Core/Src/main.c **** 	gpioA_Init();
 582              		.loc 1 208 2 view .LVU157
 583 0010 FFF7FEFF 		bl	gpioA_Init
 584              	.LVL10:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** 	RCC->APB1ENR1 |= (1<<RCC_APB1ENR1_USBEN_Pos);
 585              		.loc 1 210 2 view .LVU158
 586              		.loc 1 210 16 is_stmt 0 view .LVU159
 587 0014 384A     		ldr	r2, .L42
 588 0016 936D     		ldr	r3, [r2, #88]
 589 0018 43F40003 		orr	r3, r3, #8388608
 590 001c 9365     		str	r3, [r2, #88]
 211:Core/Src/main.c **** 	
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** 	// Initialize the display
 215:Core/Src/main.c **** 	//initDisplay();
 216:Core/Src/main.c **** 	//functionSet2Lines5By8();
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 15


 217:Core/Src/main.c **** 	//displayControl(1,1,0);
 218:Core/Src/main.c **** 	//entryModeSet(1,0);
 219:Core/Src/main.c **** 	//contrastInit();
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** 	GPIOB->BSRR |= (1<<GPIO_BSRR_BS9_Pos);
 591              		.loc 1 221 2 is_stmt 1 view .LVU160
 592              		.loc 1 221 14 is_stmt 0 view .LVU161
 593 001e 374A     		ldr	r2, .L42+4
 594 0020 9369     		ldr	r3, [r2, #24]
 595 0022 43F40073 		orr	r3, r3, #512
 596 0026 9361     		str	r3, [r2, #24]
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** 	// int sec = ((RTC->TR & (0b1111<<RTC_TR_SU_Pos)) >> RTC_TR_SU_Pos) + ((RTC->TR & (0b111<<RTC_TR_S
 224:Core/Src/main.c **** 	// int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR
 225:Core/Src/main.c **** 	// int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_H
 226:Core/Src/main.c **** 	//rtcInit(sec, min, hour);
 227:Core/Src/main.c **** 	//rtcInit();
 228:Core/Src/main.c **** 	usbHandler = MX_USB_Device_Init(rxBuf, txBuf);
 597              		.loc 1 228 2 is_stmt 1 view .LVU162
 598              		.loc 1 228 15 is_stmt 0 view .LVU163
 599 0028 3549     		ldr	r1, .L42+8
 600 002a 3648     		ldr	r0, .L42+12
 601 002c FFF7FEFF 		bl	MX_USB_Device_Init
 602              	.LVL11:
 603              		.loc 1 228 13 view .LVU164
 604 0030 354B     		ldr	r3, .L42+16
 605 0032 1860     		str	r0, [r3]
 229:Core/Src/main.c **** 	//lcdPrintf("Test %d", 100);
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   	//GPIOB->BSRR |= (1<<GPIO_BSRR_BR9_Pos);
 232:Core/Src/main.c **** 	HAL_Delay(100);
 606              		.loc 1 232 2 is_stmt 1 view .LVU165
 607 0034 6420     		movs	r0, #100
 608 0036 FFF7FEFF 		bl	HAL_Delay
 609              	.LVL12:
 610 003a 3AE0     		b	.L40
 611              	.LVL13:
 612              	.L39:
 613              	.LBB6:
 614              	.LBB7:
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   	// int sec = ((RTC->TR & (0b1111<<RTC_TR_SU_Pos)) >> RTC_TR_SU_Pos) + ((RTC->TR & (0b111<<RTC_TR
 235:Core/Src/main.c **** 	// int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR
 236:Core/Src/main.c **** 	// int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_H
 237:Core/Src/main.c **** 	//lcdPrintf("%0.2d:%0.2d:%0.2d     ", hour, min, sec);
 238:Core/Src/main.c **** 	//returnHome();
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** 	while (1)
 241:Core/Src/main.c **** 	{
 242:Core/Src/main.c **** 		int sec = ((RTC->TR & (0b1111<<RTC_TR_SU_Pos)) >> RTC_TR_SU_Pos) + ((RTC->TR & (0b111<<RTC_TR_ST_
 243:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 244:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** 		checkSetTime();
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** 		for (int i = 0; i < 32; i++)
 249:Core/Src/main.c **** 		{
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 16


 250:Core/Src/main.c **** 			txBuf[i] = rxBuf[i];
 615              		.loc 1 250 4 discriminator 3 view .LVU166
 616              		.loc 1 250 20 is_stmt 0 discriminator 3 view .LVU167
 617 003c 314A     		ldr	r2, .L42+12
 618 003e D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 619              		.loc 1 250 13 discriminator 3 view .LVU168
 620 0040 2F4A     		ldr	r2, .L42+8
 621 0042 D154     		strb	r1, [r2, r3]
 248:Core/Src/main.c **** 		{
 622              		.loc 1 248 27 is_stmt 1 discriminator 3 view .LVU169
 248:Core/Src/main.c **** 		{
 623              		.loc 1 248 28 is_stmt 0 discriminator 3 view .LVU170
 624 0044 0133     		adds	r3, r3, #1
 625              	.LVL14:
 626              	.L38:
 248:Core/Src/main.c **** 		{
 627              		.loc 1 248 19 is_stmt 1 discriminator 1 view .LVU171
 248:Core/Src/main.c **** 		{
 628              		.loc 1 248 3 is_stmt 0 discriminator 1 view .LVU172
 629 0046 1F2B     		cmp	r3, #31
 630 0048 F8DD     		ble	.L39
 631              	.LBE7:
 251:Core/Src/main.c **** 		}
 252:Core/Src/main.c **** 		sprintf(txBuf, "%d:%d:%d\t", hour, min, sec);
 632              		.loc 1 252 3 is_stmt 1 view .LVU173
 633 004a 2D4F     		ldr	r7, .L42+8
 634 004c 0096     		str	r6, [sp]
 635 004e 2346     		mov	r3, r4
 636              	.LVL15:
 637              		.loc 1 252 3 is_stmt 0 view .LVU174
 638 0050 2A46     		mov	r2, r5
 639 0052 2E49     		ldr	r1, .L42+20
 640 0054 3846     		mov	r0, r7
 641 0056 FFF7FEFF 		bl	sprintf
 642              	.LVL16:
 253:Core/Src/main.c **** 		txBuf[14] = (min % 10) + 48;
 643              		.loc 1 253 3 is_stmt 1 view .LVU175
 644              		.loc 1 253 20 is_stmt 0 view .LVU176
 645 005a 2D4B     		ldr	r3, .L42+24
 646 005c 83FB0421 		smull	r2, r1, r3, r4
 647 0060 E217     		asrs	r2, r4, #31
 648 0062 C2EBA102 		rsb	r2, r2, r1, asr #2
 649 0066 02EB8202 		add	r2, r2, r2, lsl #2
 650 006a A4EB4202 		sub	r2, r4, r2, lsl #1
 651              		.loc 1 253 26 view .LVU177
 652 006e 3032     		adds	r2, r2, #48
 653              		.loc 1 253 13 view .LVU178
 654 0070 BA73     		strb	r2, [r7, #14]
 254:Core/Src/main.c **** 		txBuf[15] = (sec % 10) + 48;
 655              		.loc 1 254 3 is_stmt 1 view .LVU179
 656              		.loc 1 254 20 is_stmt 0 view .LVU180
 657 0072 83FB0632 		smull	r3, r2, r3, r6
 658 0076 F317     		asrs	r3, r6, #31
 659 0078 C3EBA203 		rsb	r3, r3, r2, asr #2
 660 007c 03EB8303 		add	r3, r3, r3, lsl #2
 661 0080 A6EB4303 		sub	r3, r6, r3, lsl #1
 662              		.loc 1 254 26 view .LVU181
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 17


 663 0084 3033     		adds	r3, r3, #48
 664              		.loc 1 254 13 view .LVU182
 665 0086 FB73     		strb	r3, [r7, #15]
 255:Core/Src/main.c **** 		txBuf[16] = (RCC->BDCR & (1<<RCC_BDCR_LSERDY_Pos));
 666              		.loc 1 255 3 is_stmt 1 view .LVU183
 667              		.loc 1 255 19 is_stmt 0 view .LVU184
 668 0088 1B4B     		ldr	r3, .L42
 669 008a D3F89030 		ldr	r3, [r3, #144]
 670              		.loc 1 255 26 view .LVU185
 671 008e 03F00203 		and	r3, r3, #2
 672              		.loc 1 255 13 view .LVU186
 673 0092 3B74     		strb	r3, [r7, #16]
 256:Core/Src/main.c **** 		txBuf[31] = '\n';
 674              		.loc 1 256 3 is_stmt 1 view .LVU187
 675              		.loc 1 256 13 is_stmt 0 view .LVU188
 676 0094 0A23     		movs	r3, #10
 677 0096 FB77     		strb	r3, [r7, #31]
 257:Core/Src/main.c **** 		CDC_Transmit_FS(txBuf, 32);
 678              		.loc 1 257 3 is_stmt 1 view .LVU189
 679 0098 2021     		movs	r1, #32
 680 009a 3846     		mov	r0, r7
 681 009c FFF7FEFF 		bl	CDC_Transmit_FS
 682              	.LVL17:
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** 		// DELETE THIS EVENTUALLY
 264:Core/Src/main.c **** 		HAL_Delay(250);
 683              		.loc 1 264 3 view .LVU190
 684 00a0 FA20     		movs	r0, #250
 685 00a2 FFF7FEFF 		bl	HAL_Delay
 686              	.LVL18:
 265:Core/Src/main.c **** 		
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** 		
 268:Core/Src/main.c **** 
 269:Core/Src/main.c **** 		updateDisplayWithTime(hour, min);
 687              		.loc 1 269 3 view .LVU191
 688 00a6 2146     		mov	r1, r4
 689 00a8 2846     		mov	r0, r5
 690 00aa FFF7FEFF 		bl	updateDisplayWithTime
 691              	.LVL19:
 270:Core/Src/main.c **** 		setDisplay();
 692              		.loc 1 270 3 view .LVU192
 693 00ae FFF7FEFF 		bl	setDisplay
 694              	.LVL20:
 695              	.LBE6:
 240:Core/Src/main.c **** 	{
 696              		.loc 1 240 8 view .LVU193
 697              	.L40:
 240:Core/Src/main.c **** 	{
 698              		.loc 1 240 2 view .LVU194
 699              	.LBB9:
 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 700              		.loc 1 242 3 view .LVU195
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 18


 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 701              		.loc 1 242 18 is_stmt 0 view .LVU196
 702 00b2 184B     		ldr	r3, .L42+28
 703 00b4 1E68     		ldr	r6, [r3]
 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 704              		.loc 1 242 50 view .LVU197
 705 00b6 06F00F06 		and	r6, r6, #15
 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 706              		.loc 1 242 75 view .LVU198
 707 00ba 1A68     		ldr	r2, [r3]
 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 708              		.loc 1 242 106 view .LVU199
 709 00bc C2F30212 		ubfx	r2, r2, #4, #3
 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 710              		.loc 1 242 124 view .LVU200
 711 00c0 02EB8202 		add	r2, r2, r2, lsl #2
 242:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 712              		.loc 1 242 68 view .LVU201
 713 00c4 06EB4206 		add	r6, r6, r2, lsl #1
 714              	.LVL21:
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 715              		.loc 1 243 3 is_stmt 1 view .LVU202
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 716              		.loc 1 243 18 is_stmt 0 view .LVU203
 717 00c8 1C68     		ldr	r4, [r3]
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 718              		.loc 1 243 51 view .LVU204
 719 00ca C4F30324 		ubfx	r4, r4, #8, #4
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 720              		.loc 1 243 77 view .LVU205
 721 00ce 1A68     		ldr	r2, [r3]
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 722              		.loc 1 243 109 view .LVU206
 723 00d0 C2F30232 		ubfx	r2, r2, #12, #3
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 724              		.loc 1 243 128 view .LVU207
 725 00d4 02EB8202 		add	r2, r2, r2, lsl #2
 243:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 726              		.loc 1 243 70 view .LVU208
 727 00d8 04EB4204 		add	r4, r4, r2, lsl #1
 728              	.LVL22:
 244:Core/Src/main.c **** 
 729              		.loc 1 244 3 is_stmt 1 view .LVU209
 244:Core/Src/main.c **** 
 730              		.loc 1 244 19 is_stmt 0 view .LVU210
 731 00dc 1D68     		ldr	r5, [r3]
 244:Core/Src/main.c **** 
 732              		.loc 1 244 51 view .LVU211
 733 00de C5F30345 		ubfx	r5, r5, #16, #4
 244:Core/Src/main.c **** 
 734              		.loc 1 244 76 view .LVU212
 735 00e2 1B68     		ldr	r3, [r3]
 244:Core/Src/main.c **** 
 736              		.loc 1 244 106 view .LVU213
 737 00e4 C3F30153 		ubfx	r3, r3, #20, #2
 244:Core/Src/main.c **** 
 738              		.loc 1 244 124 view .LVU214
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 19


 739 00e8 03EB8303 		add	r3, r3, r3, lsl #2
 244:Core/Src/main.c **** 
 740              		.loc 1 244 69 view .LVU215
 741 00ec 05EB4305 		add	r5, r5, r3, lsl #1
 742              	.LVL23:
 246:Core/Src/main.c **** 
 743              		.loc 1 246 3 is_stmt 1 view .LVU216
 744 00f0 FFF7FEFF 		bl	checkSetTime
 745              	.LVL24:
 248:Core/Src/main.c **** 		{
 746              		.loc 1 248 3 view .LVU217
 747              	.LBB8:
 248:Core/Src/main.c **** 		{
 748              		.loc 1 248 8 view .LVU218
 248:Core/Src/main.c **** 		{
 749              		.loc 1 248 12 is_stmt 0 view .LVU219
 750 00f4 0023     		movs	r3, #0
 248:Core/Src/main.c **** 		{
 751              		.loc 1 248 3 view .LVU220
 752 00f6 A6E7     		b	.L38
 753              	.L43:
 754              		.align	2
 755              	.L42:
 756 00f8 00100240 		.word	1073876992
 757 00fc 00040048 		.word	1207960576
 758 0100 00000000 		.word	.LANCHOR1
 759 0104 00000000 		.word	.LANCHOR0
 760 0108 00000000 		.word	.LANCHOR2
 761 010c 00000000 		.word	.LC0
 762 0110 67666666 		.word	1717986919
 763 0114 00280040 		.word	1073752064
 764              	.LBE8:
 765              	.LBE9:
 766              		.cfi_endproc
 767              	.LFE142:
 769              		.section	.text.Error_Handler,"ax",%progbits
 770              		.align	1
 771              		.global	Error_Handler
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 775              		.fpu fpv4-sp-d16
 777              	Error_Handler:
 778              	.LFB143:
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** 		//GPIOB->ODR = 0b0111000011111111;
 273:Core/Src/main.c **** 		//HAL_Delay(5);
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** 		//lcdPrintf("%0.2d:%0.2d:%0.2d     ", hour, min, sec);
 276:Core/Src/main.c **** 		//returnHome();
 277:Core/Src/main.c **** 	}
 278:Core/Src/main.c **** 	
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** void Error_Handler(void)
 282:Core/Src/main.c **** {
 779              		.loc 1 282 1 is_stmt 1 view -0
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 20


 780              		.cfi_startproc
 781              		@ Volatile: function does not return.
 782              		@ args = 0, pretend = 0, frame = 0
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 283:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 284:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 285:Core/Src/main.c ****   __disable_irq();
 785              		.loc 1 285 3 view .LVU222
 786              	.LBB10:
 787              	.LBI10:
 788              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 21


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 22


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 23


 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 789              		.loc 2 207 27 view .LVU223
 790              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 791              		.loc 2 209 3 view .LVU224
 792              		.syntax unified
 793              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 794 0000 72B6     		cpsid i
 795              	@ 0 "" 2
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 24


 796              		.thumb
 797              		.syntax unified
 798              	.L45:
 799              	.LBE11:
 800              	.LBE10:
 286:Core/Src/main.c ****   while (1)
 801              		.loc 1 286 3 discriminator 1 view .LVU225
 287:Core/Src/main.c ****   {
 288:Core/Src/main.c ****   }
 802              		.loc 1 288 3 discriminator 1 view .LVU226
 286:Core/Src/main.c ****   while (1)
 803              		.loc 1 286 9 discriminator 1 view .LVU227
 804 0002 FEE7     		b	.L45
 805              		.cfi_endproc
 806              	.LFE143:
 808              		.global	txBuf
 809              		.global	rxBuf
 810              		.global	usbHandler
 811              		.section	.bss.rxBuf,"aw",%nobits
 812              		.align	2
 813              		.set	.LANCHOR0,. + 0
 816              	rxBuf:
 817 0000 00000000 		.space	64
 817      00000000 
 817      00000000 
 817      00000000 
 817      00000000 
 818              		.section	.bss.usbHandler,"aw",%nobits
 819              		.align	2
 820              		.set	.LANCHOR2,. + 0
 823              	usbHandler:
 824 0000 00000000 		.space	4
 825              		.section	.data.txBuf,"aw"
 826              		.align	2
 827              		.set	.LANCHOR1,. + 0
 830              	txBuf:
 831 0000 48454C4C 		.ascii	"HELLO THERE FRIEND\012\000"
 831      4F205448 
 831      45524520 
 831      46524945 
 831      4E440A00 
 832 0014 00000000 		.space	12
 832      00000000 
 832      00000000 
 833              		.text
 834              	.Letext0:
 835              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 836              		.file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 837              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g441xx.h"
 838              		.file 6 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 839              		.file 7 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 840              		.file 8 "USB_Device/App/usbd_cdc_if.h"
 841              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 842              		.file 10 "Core/Inc/7Seg.h"
 843              		.file 11 "USB_Device/App/usb_device.h"
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:18     .text.gpioB_Init:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:26     .text.gpioB_Init:00000000 gpioB_Init
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:50     .text.gpioB_Init:00000014 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:56     .text.gpioA_Init:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:63     .text.gpioA_Init:00000000 gpioA_Init
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:90     .text.gpioA_Init:0000001c $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:95     .text.mainRCCInit:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:102    .text.mainRCCInit:00000000 mainRCCInit
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:153    .text.mainRCCInit:00000040 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:160    .text.contrastInit:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:167    .text.contrastInit:00000000 contrastInit
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:201    .text.contrastInit:00000028 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:207    .text.rtcInit:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:214    .text.rtcInit:00000000 rtcInit
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:405    .text.rtcInit:0000011c $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:414    .text.checkSetTime:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:421    .text.checkSetTime:00000000 checkSetTime
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:542    .text.checkSetTime:00000078 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:547    .rodata.main.str1.4:00000000 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:551    .text.main:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:558    .text.main:00000000 main
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:756    .text.main:000000f8 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:770    .text.Error_Handler:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:777    .text.Error_Handler:00000000 Error_Handler
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:830    .data.txBuf:00000000 txBuf
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:816    .bss.rxBuf:00000000 rxBuf
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:823    .bss.usbHandler:00000000 usbHandler
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:812    .bss.rxBuf:00000000 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:819    .bss.usbHandler:00000000 $d
C:\Users\jack2\AppData\Local\Temp\ccGnZvzc.s:826    .data.txBuf:00000000 $d

UNDEFINED SYMBOLS
HAL_Init
MX_USB_Device_Init
HAL_Delay
sprintf
CDC_Transmit_FS
updateDisplayWithTime
setDisplay
