$date
	Wed Feb  2 22:23:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_ram $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_ram $end
$scope module U0 $end
$var wire 1 " we $end
$upscope $end
$upscope $end
$scope module tb_ram $end
$scope module U0 $end
$var wire 3 # addr [2:0] $end
$upscope $end
$upscope $end
$scope module tb_ram $end
$scope module U0 $end
$var wire 16 $ din [15:0] $end
$upscope $end
$upscope $end
$scope module tb_ram $end
$scope module U0 $end
$var wire 16 % dout [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
b0 #
0"
0!
$end
#5
1"
1!
#10
0!
#15
b1 $
b1 #
bx %
1!
#20
0!
#25
b10 $
b10 #
1!
#30
0!
#35
b11 $
b11 #
bx %
1!
#40
0!
#45
b100 $
b100 #
1!
#50
0!
#55
b101 $
b101 #
bx %
1!
#60
0!
#65
b110 $
b110 #
1!
#70
0!
#75
b111 $
b111 #
bx %
1!
#80
0!
#85
b0 %
b0 #
0"
1!
#90
0!
#95
b1 %
b1 #
1!
#100
0!
#105
b10 %
b10 #
1!
#110
0!
#115
b11 %
b11 #
1!
#120
0!
#125
b100 %
b100 #
1!
#130
0!
#135
b101 %
b101 #
1!
#140
0!
#145
b110 %
b110 #
1!
#150
0!
#155
b111 %
b111 #
1!
#160
0!
#165
1!
#170
0!
#175
1!
