// Seed: 1421794209
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    output wire id_5
);
  wire id_7, id_8;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    output supply0 id_6,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wor id_13,
    output tri0 id_14
);
  assign id_5 = id_7 + ~id_3;
  module_0(
      id_8, id_2, id_12, id_13, id_9, id_4
  );
endmodule
