
---------- Begin Simulation Statistics ----------
final_tick                               2541787809500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   202238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.74                       # Real time elapsed on the host
host_tick_rate                              567977558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193749                       # Number of instructions simulated
sim_ops                                       4193749                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011778                       # Number of seconds simulated
sim_ticks                                 11777964500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.222118                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363692                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               770173                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2567                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73420                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            836023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50180                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          239610                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189430                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1008196                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63347                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193749                       # Number of instructions committed
system.cpu.committedOps                       4193749                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.613727                       # CPI: cycles per instruction
system.cpu.discardedOps                        194283                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607050                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451843                       # DTB hits
system.cpu.dtb.data_misses                       7607                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405817                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849579                       # DTB read hits
system.cpu.dtb.read_misses                       6816                       # DTB read misses
system.cpu.dtb.write_accesses                  201233                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602264                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18028                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3387883                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1030974                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659035                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16687991                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178135                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  938231                       # ITB accesses
system.cpu.itb.fetch_acv                         1544                       # ITB acv
system.cpu.itb.fetch_hits                      932073                       # ITB hits
system.cpu.itb.fetch_misses                      6158                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4197     69.26%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6060                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2670     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5110                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10873294500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9347000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17343500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882357000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11782342000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902622                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946575                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7975542000     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3806800000     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23542561                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85394      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540178     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838809     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592277     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104763      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193749                       # Class of committed instruction
system.cpu.quiesceCycles                        13368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6854570                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22737456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22737456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22737456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22737456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116602.338462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116602.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116602.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116602.338462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12972492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12972492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12972492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12972492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66525.600000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66525.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66525.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66525.600000                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22387959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22387959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116603.953125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116603.953125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12772995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12772995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66526.015625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66526.015625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290007                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539364883000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290007                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205625                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205625                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127713                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86148                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40869                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11060672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11060672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17762225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157013                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052442                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156580     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157013                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818481039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375825750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459865250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5547200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10017984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5547200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5547200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470981212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379588850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850570062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470981212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470981212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189365149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189365149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189365149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470981212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379588850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039935211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120787                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2288                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2001679250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4741973000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13696.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32446.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103472                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.384951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.217037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.257039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34321     42.24%     42.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24338     29.95%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10074     12.40%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4470      5.50%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2286      2.81%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1380      1.70%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          986      1.21%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.74%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2804      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.029468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.419482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.704145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1317     18.05%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5510     75.52%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           278      3.81%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.25%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6539     89.62%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.18%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              441      6.04%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.18%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9353536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7581952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10017984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7730368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11777959500                       # Total gap between requests
system.mem_ctrls.avgGap                      42470.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4916032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7581952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417392326.152791500092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376763234.428156077862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643740435.794317483902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120787                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2495261750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246711250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289768833750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28788.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32162.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399006.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313474560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166589115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558048120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307802520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5146520880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188826240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7610597115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.172530                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439216250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10945628250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266800380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141781200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485455740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310600440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109897240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        219667200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7463537880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.686566                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    517551250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10867293250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11770764500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1608403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1608403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1608403                       # number of overall hits
system.cpu.icache.overall_hits::total         1608403                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86739                       # number of overall misses
system.cpu.icache.overall_misses::total         86739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5332779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5332779000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5332779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5332779000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695142                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695142                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695142                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695142                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051169                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051169                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61480.752603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61480.752603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61480.752603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61480.752603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86148                       # number of writebacks
system.cpu.icache.writebacks::total             86148                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86739                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5246041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5246041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5246041000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5246041000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051169                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60480.764131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60480.764131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60480.764131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60480.764131                       # average overall mshr miss latency
system.cpu.icache.replacements                  86148                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1608403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1608403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5332779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5332779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61480.752603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61480.752603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5246041000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5246041000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60480.764131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60480.764131                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1630618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86226                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.910978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477022                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477022                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312582                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312582                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312582                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312582                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105674                       # number of overall misses
system.cpu.dcache.overall_misses::total        105674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775366500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775366500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775366500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775366500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64115.738024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64115.738024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64115.738024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64115.738024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36702                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36702                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393565500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393565500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63700.711883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63700.711883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63700.711883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63700.711883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67002.286632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67002.286632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672192000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672192000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66859.959467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66859.959467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478921000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478921000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61601.080124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61601.080124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721373500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721373500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59347.474573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59347.474573                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64113500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64113500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71158.157603                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71158.157603                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63212500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63212500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080583                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080583                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70158.157603                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70158.157603                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541787809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.442085                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379123                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.036073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.442085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950960                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950960                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601423220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260481                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756036                       # Number of bytes of host memory used
host_op_rate                                   260481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   146.61                       # Real time elapsed on the host
host_tick_rate                              391330257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38188423                       # Number of instructions simulated
sim_ops                                      38188423                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057372                       # Number of seconds simulated
sim_ticks                                 57371860000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.037664                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2788271                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4804244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110877                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            379551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4484062                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             209975                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          925958                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           715983                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6293764                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1065171                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67722                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33251735                       # Number of instructions committed
system.cpu.committedOps                      33251735                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.433982                       # CPI: cycles per instruction
system.cpu.discardedOps                       2608999                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6405439                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9608933                       # DTB hits
system.cpu.dtb.data_misses                      10617                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3607311                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5407857                       # DTB read hits
system.cpu.dtb.read_misses                       9290                       # DTB read misses
system.cpu.dtb.write_accesses                 2798128                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201076                       # DTB write hits
system.cpu.dtb.write_misses                      1327                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613244                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25996880                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7559977                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4374697                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61704922                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.291207                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10358171                       # ITB accesses
system.cpu.itb.fetch_acv                         1504                       # ITB acv
system.cpu.itb.fetch_hits                    10353408                       # ITB hits
system.cpu.itb.fetch_misses                      4763                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15648     27.86%     28.46% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.74% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.87%     33.46% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.46% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.53%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56162                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6939     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10308     59.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17430                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6568     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6568     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13319                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48554685500     84.63%     84.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               227071000      0.40%     85.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                68878500      0.12%     85.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8523687500     14.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57374322500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946534                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637175                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764142                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    22                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  46                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.583600                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.478261                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731154                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32366696500     56.41%     56.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24137113000     42.07%     98.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            870513000      1.52%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        114185849                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328033      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18472885     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533678      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455301     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428359     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184211      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33251735                       # Class of committed instruction
system.cpu.quiesceCycles                       557871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52480927                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          754                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       748654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1496646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15464636475                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15464636475                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15464636475                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15464636475                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117948.917918                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117948.917918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117948.917918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117948.917918                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           722                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   24                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    30.083333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8901518033                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8901518033                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8901518033                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8901518033                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67891.956046                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67891.956046                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67891.956046                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67891.956046                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35179881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35179881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118450.777778                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118450.777778                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20329881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20329881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68450.777778                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68450.777778                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15429456594                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15429456594                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117947.778513                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117947.778513                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8881188152                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8881188152                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67890.687317                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67890.687317                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             507758                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267855                       # Transaction distribution
system.membus.trans_dist::WritebackClean       354719                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125415                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               32                       # Transaction distribution
system.membus.trans_dist::ReadExReq            111003                       # Transaction distribution
system.membus.trans_dist::ReadExResp           111003                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         354720                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151516                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           47                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1064143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1064143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       786630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       794156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2120532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45403072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45403072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25552512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25560153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79335897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              356                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            751850                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001060                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032541                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  751053     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     797      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              751850                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7017500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4055007670                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1656879                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1408456000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1861484749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22701056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16782016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39483520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22701056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22701056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17142720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17142720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          354704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              616930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267855                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267855                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395682762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         292513019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             688203590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395682762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395682762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      298800143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298800143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      298800143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395682762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        292513019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            987003733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    553640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    261178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000189138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33889                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33889                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1513305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             523191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      616930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     622233                       # Number of write requests accepted
system.mem_ctrls.readBursts                    616930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   622233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68593                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30048                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7260548000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2604965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17029166750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13935.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32685.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       570                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   377615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  409405                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                616930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               622233                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  484668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1850                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       287618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.121835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.113484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.210588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119001     41.37%     41.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81557     28.36%     69.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33294     11.58%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14396      5.01%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8697      3.02%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4687      1.63%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2872      1.00%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2352      0.82%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20762      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       287618                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.373691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.158202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8377     24.72%     24.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4127     12.18%     36.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18077     53.34%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1553      4.58%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           628      1.85%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           362      1.07%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           215      0.63%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           142      0.42%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           114      0.34%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            64      0.19%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            52      0.15%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            37      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           31      0.09%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           11      0.03%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           36      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33889                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.337101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.731463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33468     98.76%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           376      1.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            28      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33889                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33343552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6139968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35433472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39483520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39822912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       617.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    688.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    694.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57371860000                       # Total gap between requests
system.mem_ctrls.avgGap                      46298.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16715392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16627776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35433472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291351753.281138181686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289824593.450517416000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6693.176759477557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 617610654.421871662140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       354704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       622233                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8851274500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8177226500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       665750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1458501093250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24953.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31184.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     95107.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2343979.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1108506420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            589162365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1967284200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1488832740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4528667520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23663219400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2104732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35450405445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.905807                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5242446250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1915680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50215973750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            945286020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            502412460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1752870000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1401376860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4528667520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23641692210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2123012160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34895317230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.230537                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5284870250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1915680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50173942750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               782000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683283475                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5515000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     814015.235457                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    335609.895341                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       279000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3252500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59341551500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13829698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13829698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13829698                       # number of overall hits
system.cpu.icache.overall_hits::total        13829698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       354720                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         354720                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       354720                       # number of overall misses
system.cpu.icache.overall_misses::total        354720                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19922592500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19922592500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19922592500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19922592500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14184418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14184418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14184418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14184418                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56164.277458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56164.277458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56164.277458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56164.277458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       354719                       # number of writebacks
system.cpu.icache.writebacks::total            354719                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       354720                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       354720                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       354720                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       354720                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19567872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19567872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19567872500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19567872500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55164.277458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55164.277458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55164.277458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55164.277458                       # average overall mshr miss latency
system.cpu.icache.replacements                 354719                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13829698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13829698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       354720                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        354720                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19922592500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19922592500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14184418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14184418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56164.277458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56164.277458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       354720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       354720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19567872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19567872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55164.277458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55164.277458                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14193903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            354719                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.014499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28723556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28723556                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9001690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9001690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9001690                       # number of overall hits
system.cpu.dcache.overall_hits::total         9001690                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368736                       # number of overall misses
system.cpu.dcache.overall_misses::total        368736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23338988500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23338988500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23338988500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23338988500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9370426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9370426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9370426                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9370426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039351                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039351                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039351                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039351                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63294.575252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63294.575252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63294.575252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63294.575252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137039                       # number of writebacks
system.cpu.dcache.writebacks::total            137039                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108530                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108530                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16294780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16294780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16294780000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16294780000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256166500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256166500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027769                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027769                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027769                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027769                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62622.614390                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62622.614390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62622.614390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62622.614390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68075.073080                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68075.073080                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262157                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5134254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5134254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10117611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10117611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5287024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5287024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66227.734503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66227.734503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3597                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3597                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9736372000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9736372000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256166500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256166500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65268.996400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65268.996400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168309.132720                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168309.132720                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3867436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3867436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13221377500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13221377500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083402                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083402                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61219.717456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61219.717456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104933                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104933                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6558408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6558408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59067.196239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59067.196239                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2057                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2057                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    156549500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    156549500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018926                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018926                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76105.736509                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76105.736509                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2048                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2048                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    153987500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    153987500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018843                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018843                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75189.208984                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75189.208984                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108547                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108547                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108547                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108547                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59635411000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.604746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9288235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.421265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.604746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19437544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19437544                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3056221784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308861                       # Simulator instruction rate (inst/s)
host_mem_usage                                 764228                       # Number of bytes of host memory used
host_op_rate                                   308861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1626.48                       # Real time elapsed on the host
host_tick_rate                              279621237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   502355930                       # Number of instructions simulated
sim_ops                                     502355930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.454799                       # Number of seconds simulated
sim_ticks                                454798563500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.489003                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                27213863                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             39734646                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15706                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3142464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          46146648                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             743142                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2683992                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1940850                       # Number of indirect misses.
system.cpu.branchPred.lookups                53376519                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2449611                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       106554                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   464167507                       # Number of instructions committed
system.cpu.committedOps                     464167507                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.927764                       # CPI: cycles per instruction
system.cpu.discardedOps                       8207895                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                128301617                       # DTB accesses
system.cpu.dtb.data_acv                           103                       # DTB access violations
system.cpu.dtb.data_hits                    129650567                       # DTB hits
system.cpu.dtb.data_misses                     295424                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90472279                       # DTB read accesses
system.cpu.dtb.read_acv                           100                       # DTB read access violations
system.cpu.dtb.read_hits                     90932737                       # DTB read hits
system.cpu.dtb.read_misses                     248031                       # DTB read misses
system.cpu.dtb.write_accesses                37829338                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    38717830                       # DTB write hits
system.cpu.dtb.write_misses                     47393                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            76789756                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          252414855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          98795455                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         41070315                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       303015771                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.518736                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               110340279                       # ITB accesses
system.cpu.itb.fetch_acv                          707                       # ITB acv
system.cpu.itb.fetch_hits                   110325706                       # ITB hits
system.cpu.itb.fetch_misses                     14573                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   301      0.32%      0.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13755     14.67%     15.00% # number of callpals executed
system.cpu.kern.callpal::rdps                    1138      1.21%     16.21% # number of callpals executed
system.cpu.kern.callpal::rti                     1575      1.68%     17.89% # number of callpals executed
system.cpu.kern.callpal::callsys                  481      0.51%     18.40% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     18.40% # number of callpals executed
system.cpu.kern.callpal::rdunique               76490     81.60%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  93743                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     216733                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       65                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5143     32.51%     32.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.15%     32.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     466      2.95%     35.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10187     64.39%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15820                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5141     47.73%     47.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.22%     47.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      466      4.33%     52.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5141     47.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10772                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             445877186000     98.16%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45889500      0.01%     98.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               610817000      0.13%     98.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7720345000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         454254237500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999611                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.504663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.680910                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1532                      
system.cpu.kern.mode_good::user                  1522                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch::kernel              1848                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1522                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  28                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.829004                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.357143                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.901707                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18288713000      4.03%      4.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         428197819500     94.26%     98.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7767705000      1.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      301                       # number of times the context was actually changed
system.cpu.numCycles                        894805533                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        65                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32967666      7.10%      7.10% # Class of committed instruction
system.cpu.op_class_0::IntAlu               229124011     49.36%     56.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                1597509      0.34%     56.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              46664165     10.05%     66.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10658843      2.30%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1911165      0.41%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10550996      2.27%     71.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1000717      0.22%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               261947      0.06%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::MemRead               59112965     12.74%     84.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite              33159468      7.14%     91.99% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          30397719      6.55%     98.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5396397      1.16%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1363939      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                464167507                       # Class of committed instruction
system.cpu.quiesceCycles                     14791594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       591789762                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2994415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5988805                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1463588574                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1463588574                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1463588574                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1463588574                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118164.748426                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118164.748426                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118164.748426                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118164.748426                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           197                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    39.400000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    843588206                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    843588206                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    843588206                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    843588206                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68108.203294                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68108.203294                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68108.203294                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68108.203294                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3926982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3926982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115499.470588                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115499.470588                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2226982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2226982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65499.470588                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65499.470588                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1459661592                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1459661592                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118172.084845                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118172.084845                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    841361224                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    841361224                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68115.384067                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68115.384067                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            1713354                       # Transaction distribution
system.membus.trans_dist::WriteReq                834                       # Transaction distribution
system.membus.trans_dist::WriteResp               834                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1620626                       # Transaction distribution
system.membus.trans_dist::WritebackClean       437628                       # Transaction distribution
system.membus.trans_dist::CleanEvict           936134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1268955                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1268954                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         437628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1275455                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1312825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1312825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7633094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7635308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8972905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     56012608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     56012608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    265767552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    265772590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322575726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2995497                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2995325     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2995497                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2338000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15006552400                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13561713250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2307726249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       28004416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      162838016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          190842432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     28004416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28004416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103720064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103720064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          437569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2544344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2981913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1620626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1620626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          61575428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         358044262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             419619689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     61575428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61575428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228057150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228057150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228057150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         61575428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        358044262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            647676839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2011557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    345500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2486680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011721738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       123120                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       123120                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7669343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1890614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2981914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2058163                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2981914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2058163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 149734                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46606                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            129744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            185597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            119520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            141358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            137218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            292068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            214185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           233379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           188778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             96979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            141206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             85553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            238609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            149930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           132668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           146644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           133138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           151888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           156737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  33756806000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14160900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             86860181000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11919.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30669.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2111464                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1553109                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2981914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2058163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2712879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  115320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 110532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 123461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 124711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 124829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 124083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 124287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 123932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 123563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 124093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 124273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 123744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 123742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 123687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 123149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 123239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 123235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     79                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1179168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.897446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.926564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.623832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       461644     39.15%     39.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       325781     27.63%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       122678     10.40%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        63409      5.38%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53790      4.56%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21765      1.85%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15502      1.31%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12656      1.07%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101943      8.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1179168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       123120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.003371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.598127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        123028     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           74      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        123120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       123120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.944397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        122304     99.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           799      0.65%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        123120                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              181259520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9582976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               128739264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               190842496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            131722432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       398.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       283.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    419.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    289.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  454798560500                       # Total gap between requests
system.mem_ctrls.avgGap                      90236.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     22112000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    159147520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    128739264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 48619326.828634545207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 349929689.256813168526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 283068756.878340482712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       437569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2544345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2058163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11494084750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  75366096250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11052734121500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26268.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29621.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5370193.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4803056580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2552904090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12194941500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6567704820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35901737040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     157559090490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41961309120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       261540743640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.069415                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107437747250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15186860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 332173956250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3616131540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1922038470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8026823700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3932591400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35901737040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     147974413950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50032615680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       251406351780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.786161                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 128488587250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15186860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 311123116250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13186                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13186                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1052                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5038                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   795838                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1269500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1378000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64611574                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              831000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              151000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     113821907.692308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    304482979.127437                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974438000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    447400139500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7398424000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    111084690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        111084690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    111084690                       # number of overall hits
system.cpu.icache.overall_hits::total       111084690                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       437627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         437627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       437627                       # number of overall misses
system.cpu.icache.overall_misses::total        437627                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25335278500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25335278500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25335278500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25335278500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    111522317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    111522317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    111522317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    111522317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003924                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003924                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003924                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57892.402663                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57892.402663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57892.402663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57892.402663                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       437628                       # number of writebacks
system.cpu.icache.writebacks::total            437628                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       437627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       437627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       437627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       437627                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24897650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24897650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24897650500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24897650500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003924                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003924                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003924                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003924                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56892.400377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56892.400377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56892.400377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56892.400377                       # average overall mshr miss latency
system.cpu.icache.replacements                 437628                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    111084690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       111084690                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       437627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        437627                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25335278500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25335278500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    111522317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    111522317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57892.402663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57892.402663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       437627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       437627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24897650500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24897650500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56892.400377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56892.400377                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           111534283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            438140                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            254.563115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         223482262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        223482262                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    117118295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        117118295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    117118295                       # number of overall hits
system.cpu.dcache.overall_hits::total       117118295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3683736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3683736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3683736                       # number of overall misses
system.cpu.dcache.overall_misses::total       3683736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 229024803500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 229024803500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 229024803500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 229024803500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    120802031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120802031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    120802031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120802031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62171.882974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62171.882974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62171.882974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62171.882974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1608274                       # number of writebacks
system.cpu.dcache.writebacks::total           1608274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1142006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1142006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1142006                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1142006                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2541730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2541730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2541730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2541730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1106                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1106                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 155463408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155463408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 155463408000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155463408000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47879000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47879000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021040                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61164.406920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61164.406920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61164.406920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61164.406920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 43290.235081                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 43290.235081                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2544374                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     80987583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        80987583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1375171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1375171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  85625304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  85625304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     82362754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     82362754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62265.204836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62265.204836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       102292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1272879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1272879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  78386876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78386876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47879000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47879000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61582.346790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61582.346790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 176025.735294                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 176025.735294                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36130712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36130712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2308565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2308565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 143399499500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 143399499500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38439277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38439277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62116.292805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62116.292805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1039714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1039714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1268851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1268851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          834                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          834                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  77076532000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  77076532000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60745.140288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60745.140288                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        65453                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65453                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2647                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2647                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    203320500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    203320500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        68100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        68100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038869                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038869                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76811.673593                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76811.673593                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2647                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2647                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    200673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    200673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038869                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038869                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75811.673593                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75811.673593                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        67985                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        67985                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        67985                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        67985                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 454798563500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120010633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2545398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.148082                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         244420606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        244420606                       # Number of data accesses

---------- End Simulation Statistics   ----------
