// Seed: 3615120789
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    output wor id_4,
    output wand id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    output tri id_15,
    output uwire id_16,
    output uwire id_17,
    input tri id_18,
    output tri1 id_19,
    input supply1 id_20
);
  always_comb force id_2 = -1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri1 id_3
    , id_41,
    input wand id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12,
    output supply0 id_13,
    input wire id_14,
    output uwire id_15,
    output tri id_16,
    input wire id_17,
    input wor id_18,
    input wor id_19,
    inout supply1 id_20,
    input wor id_21,
    input uwire id_22,
    output wor id_23,
    output uwire id_24,
    output tri0 id_25,
    output wor id_26,
    input wand id_27,
    output wand id_28,
    input supply0 id_29,
    input tri1 id_30
    , id_42,
    input wor id_31,
    input supply0 id_32,
    input supply1 id_33,
    output wire id_34,
    input supply1 id_35,
    input supply0 id_36,
    input tri1 id_37,
    input wand id_38,
    output wire id_39
);
  assign id_15 = 1;
  assign id_12 = -1 == 1'h0 ? -1 : -1;
  module_0 modCall_1 (
      id_34,
      id_23,
      id_39,
      id_18,
      id_34,
      id_39,
      id_20,
      id_32,
      id_34,
      id_7,
      id_29,
      id_13,
      id_19,
      id_13,
      id_18,
      id_13,
      id_3,
      id_13,
      id_8,
      id_5,
      id_4
  );
  assign modCall_1.id_15 = 0;
  wire id_43;
  assign id_41 = id_11;
  logic id_44;
  ;
endmodule
