#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec  5 16:18:43 2024
# Process ID: 17056
# Current directory: C:/Users/Public/CA_design/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4732 C:\Users\Public\CA_design\cpu\cpu.xpr
# Log file: C:/Users/Public/CA_design/cpu/vivado.log
# Journal file: C:/Users/Public/CA_design/cpu\vivado.jou
# Running On: Dylan, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16840 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/CA_design/cpu/cpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Public/CA_design/cpu/cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.949 ; gain = 314.242
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1581.523 ; gain = 47.293
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1594.520 ; gain = 0.000
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.676 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.676 ; gain = 0.000
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2673.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.676 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2673.676 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:28]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [Synth 8-6901] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
WARNING: [Synth 8-6901] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [Synth 8-11241] undeclared symbol 'ld_CUout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:81]
WARNING: [Synth 8-8895] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-11241] undeclared symbol 'we_WBout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:119]
INFO: [Synth 8-11241] undeclared symbol 'ld_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
INFO: [Synth 8-11241] undeclared symbol 'we_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:138]
INFO: [Synth 8-11241] undeclared symbol 'rd_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:141]
INFO: [Synth 8-11241] undeclared symbol 'we_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:143]
INFO: [Synth 8-11241] undeclared symbol 'rd_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:144]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:145]
WARNING: [Synth 8-8895] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-8895] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [Synth 8-8895] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [Synth 8-8895] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [Synth 8-8895] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [Synth 8-8895] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
WARNING: [Synth 8-8895] 'we_MEMout' is already implicitly declared on line 138 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'insMem' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-3876] $readmem data file './ins_file3.dat' is read successfully [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:13]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'branch_prediction' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:1]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'branch_prediction' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:1]
INFO: [Synth 8-6157] synthesizing module 'two_bit_saturating_counter' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'two_bit_saturating_counter' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'hazard_judge' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_judge' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:1]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cu' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-6157] synthesizing module 'regbank' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regbank' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_foward' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_foward' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'complement' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6155] done synthesizing module 'complement' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6157] synthesizing module 'SignedDivider' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SignedDivider' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-3876] $readmem data file './data_file.dat' is read successfully [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'write_back_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'write_back_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-6014] Unused sequential element alu_operating_EXEout_reg was removed.  [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6014] Unused sequential element flush_pipeline_EXEout_reg was removed.  [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:71]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
WARNING: [Synth 8-7129] Port clk in module data_foward is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[24] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[23] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[22] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[21] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[20] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[19] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[18] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[17] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[16] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[15] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[11] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[10] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[9] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[8] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[7] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[31] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[30] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[29] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[28] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[27] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[26] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[25] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[14] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[13] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[12] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[11] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[10] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[9] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[8] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[7] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[24] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[23] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[22] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[21] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[20] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[19] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[18] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[17] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[16] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[15] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[14] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[13] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[12] in module branch_prediction is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.676 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2673.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2673.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.199 ; gain = 33.523
62 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.199 ; gain = 33.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.016 ; gain = 13.816
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2723.281 ; gain = 1.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2723.281 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3560.645 ; gain = 0.586
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:28]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [Synth 8-6901] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
WARNING: [Synth 8-6901] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [Synth 8-11241] undeclared symbol 'ld_CUout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:81]
WARNING: [Synth 8-8895] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-11241] undeclared symbol 'we_WBout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:119]
INFO: [Synth 8-11241] undeclared symbol 'ld_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
INFO: [Synth 8-11241] undeclared symbol 'we_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:138]
INFO: [Synth 8-11241] undeclared symbol 'rd_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:141]
INFO: [Synth 8-11241] undeclared symbol 'we_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:143]
INFO: [Synth 8-11241] undeclared symbol 'rd_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:144]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:145]
WARNING: [Synth 8-8895] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-8895] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [Synth 8-8895] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [Synth 8-8895] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [Synth 8-8895] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [Synth 8-8895] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
WARNING: [Synth 8-8895] 'we_MEMout' is already implicitly declared on line 138 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'insMem' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-3876] $readmem data file './ins_file3.dat' is read successfully [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:13]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'branch_prediction' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:1]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'branch_prediction' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:1]
INFO: [Synth 8-6157] synthesizing module 'two_bit_saturating_counter' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'two_bit_saturating_counter' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'hazard_judge' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_judge' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:1]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cu' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-6157] synthesizing module 'regbank' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regbank' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_foward' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_foward' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'complement' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6155] done synthesizing module 'complement' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6157] synthesizing module 'SignedDivider' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SignedDivider' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-3876] $readmem data file './data_file.dat' is read successfully [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'write_back_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'write_back_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-6014] Unused sequential element alu_operating_EXEout_reg was removed.  [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6014] Unused sequential element flush_pipeline_EXEout_reg was removed.  [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:71]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
WARNING: [Synth 8-7129] Port clk in module data_foward is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[24] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[23] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[22] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[21] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[20] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[19] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[18] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[17] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[16] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[15] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[11] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[10] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[9] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[8] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[7] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[31] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[30] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[29] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[28] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[27] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[26] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[25] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[14] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[13] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[12] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[11] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[10] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[9] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[8] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[7] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[24] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[23] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[22] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[21] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[20] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[19] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[18] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[17] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[16] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[15] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[14] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[13] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[12] in module branch_prediction is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3600.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3600.238 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3600.238 ; gain = 0.000
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:28]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [Synth 8-6901] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [Synth 8-6901] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [Synth 8-6901] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [Synth 8-6901] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [Synth 8-6901] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [Synth 8-6901] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6901] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
WARNING: [Synth 8-6901] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [Synth 8-11241] undeclared symbol 'ld_CUout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:81]
WARNING: [Synth 8-8895] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-11241] undeclared symbol 'we_WBout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:119]
INFO: [Synth 8-11241] undeclared symbol 'ld_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
INFO: [Synth 8-11241] undeclared symbol 'we_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:138]
INFO: [Synth 8-11241] undeclared symbol 'rd_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_MEMout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:141]
INFO: [Synth 8-11241] undeclared symbol 'we_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:143]
INFO: [Synth 8-11241] undeclared symbol 'rd_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:144]
INFO: [Synth 8-11241] undeclared symbol 'alu_result_EXEout', assumed default net type 'wire' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:145]
WARNING: [Synth 8-8895] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [Synth 8-8895] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [Synth 8-8895] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [Synth 8-8895] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [Synth 8-8895] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [Synth 8-8895] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
WARNING: [Synth 8-8895] 'we_MEMout' is already implicitly declared on line 138 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'insMem' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-3876] $readmem data file './ins_file3.dat' is read successfully [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:13]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'branch_prediction' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:1]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'branch_prediction' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:1]
INFO: [Synth 8-6157] synthesizing module 'two_bit_saturating_counter' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'two_bit_saturating_counter' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'hazard_judge' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_judge' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v:1]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cu' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v:4]
INFO: [Synth 8-6157] synthesizing module 'regbank' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regbank' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_foward' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_foward' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'complement' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6155] done synthesizing module 'complement' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v:4]
INFO: [Synth 8-6157] synthesizing module 'SignedDivider' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SignedDivider' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-3876] $readmem data file './data_file.dat' is read successfully [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:4]
INFO: [Synth 8-6157] synthesizing module 'write_back_stage' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'write_back_stage' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-6014] Unused sequential element alu_operating_EXEout_reg was removed.  [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [Synth 8-6014] Unused sequential element flush_pipeline_EXEout_reg was removed.  [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:71]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
WARNING: [Synth 8-7129] Port clk in module data_foward is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[24] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[23] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[22] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[21] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[20] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[19] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[18] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[17] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[16] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[15] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[11] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[10] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[9] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[8] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_CUin[7] in module cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[31] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[30] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[29] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[28] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[27] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[26] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[25] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[14] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[13] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[12] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[11] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[10] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[9] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[8] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_HJin[7] in module hazard_judge is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[24] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[23] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[22] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[21] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[20] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[19] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[18] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[17] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[16] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[15] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[14] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[13] in module branch_prediction is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_BPin[12] in module branch_prediction is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3600.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3600.238 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3600.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3600.238 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_foward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'complement_subtraction_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:28]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:47]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:54]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:63]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 144 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:152]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 145 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 143 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 139 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 141 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:201]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 137 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
WARNING: [VRFC 10-3380] identifier 'data_WB' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4218.824 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
