// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fftOutData_local2_0_dout,
        fftOutData_local2_0_empty_n,
        fftOutData_local2_0_read,
        fftOutData_local2_0_num_data_valid,
        fftOutData_local2_0_fifo_cap,
        fftOutData_local2_1_dout,
        fftOutData_local2_1_empty_n,
        fftOutData_local2_1_read,
        fftOutData_local2_1_num_data_valid,
        fftOutData_local2_1_fifo_cap,
        p_digitReseversedOutputBuff_M_real_0_address0,
        p_digitReseversedOutputBuff_M_real_0_ce0,
        p_digitReseversedOutputBuff_M_real_0_we0,
        p_digitReseversedOutputBuff_M_real_0_d0,
        p_digitReseversedOutputBuff_M_real_1_address0,
        p_digitReseversedOutputBuff_M_real_1_ce0,
        p_digitReseversedOutputBuff_M_real_1_we0,
        p_digitReseversedOutputBuff_M_real_1_d0,
        p_digitReseversedOutputBuff_M_imag_0_address0,
        p_digitReseversedOutputBuff_M_imag_0_ce0,
        p_digitReseversedOutputBuff_M_imag_0_we0,
        p_digitReseversedOutputBuff_M_imag_0_d0,
        p_digitReseversedOutputBuff_M_imag_1_address0,
        p_digitReseversedOutputBuff_M_imag_1_ce0,
        p_digitReseversedOutputBuff_M_imag_1_we0,
        p_digitReseversedOutputBuff_M_imag_1_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] fftOutData_local2_0_dout;
input   fftOutData_local2_0_empty_n;
output   fftOutData_local2_0_read;
input  [3:0] fftOutData_local2_0_num_data_valid;
input  [3:0] fftOutData_local2_0_fifo_cap;
input  [31:0] fftOutData_local2_1_dout;
input   fftOutData_local2_1_empty_n;
output   fftOutData_local2_1_read;
input  [3:0] fftOutData_local2_1_num_data_valid;
input  [3:0] fftOutData_local2_1_fifo_cap;
output  [8:0] p_digitReseversedOutputBuff_M_real_0_address0;
output   p_digitReseversedOutputBuff_M_real_0_ce0;
output   p_digitReseversedOutputBuff_M_real_0_we0;
output  [15:0] p_digitReseversedOutputBuff_M_real_0_d0;
output  [8:0] p_digitReseversedOutputBuff_M_real_1_address0;
output   p_digitReseversedOutputBuff_M_real_1_ce0;
output   p_digitReseversedOutputBuff_M_real_1_we0;
output  [15:0] p_digitReseversedOutputBuff_M_real_1_d0;
output  [8:0] p_digitReseversedOutputBuff_M_imag_0_address0;
output   p_digitReseversedOutputBuff_M_imag_0_ce0;
output   p_digitReseversedOutputBuff_M_imag_0_we0;
output  [15:0] p_digitReseversedOutputBuff_M_imag_0_d0;
output  [8:0] p_digitReseversedOutputBuff_M_imag_1_address0;
output   p_digitReseversedOutputBuff_M_imag_1_ce0;
output   p_digitReseversedOutputBuff_M_imag_1_we0;
output  [15:0] p_digitReseversedOutputBuff_M_imag_1_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftOutData_local2_0_read;
reg fftOutData_local2_1_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln171_fu_194_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_subdone_grp2_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp2;
reg    ap_block_pp0_stage0_11001;
reg    fftOutData_local2_0_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    fftOutData_local2_1_blk_n;
wire    ap_block_pp0_stage0_grp2;
reg   [8:0] r21_reg_145;
wire   [15:0] temp_M_real_fu_160_p1;
reg   [15:0] temp_M_real_reg_246;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [15:0] temp_M_imag_reg_252;
wire   [15:0] temp_M_real_4_fu_174_p1;
reg   [15:0] temp_M_real_4_reg_258;
reg    ap_block_pp0_stage0_11001_grp2;
reg   [15:0] temp_M_imag_4_reg_264;
wire   [8:0] r_fu_188_p2;
reg   [8:0] r_reg_270;
reg   [0:0] icmp_ln171_reg_275;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [8:0] ap_phi_mux_r21_phi_fu_149_p6;
wire   [63:0] zext_ln171_fu_200_p1;
wire    ap_block_pp0_stage0_grp0;
reg    p_digitReseversedOutputBuff_M_real_0_we0_local;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [15:0] temp_M_real_5_fu_237_p3;
reg    p_digitReseversedOutputBuff_M_real_0_ce0_local;
reg    p_digitReseversedOutputBuff_M_real_1_we0_local;
wire   [15:0] temp_M_real_6_fu_230_p3;
reg    p_digitReseversedOutputBuff_M_real_1_ce0_local;
reg    p_digitReseversedOutputBuff_M_imag_0_we0_local;
wire   [15:0] temp_M_imag_5_fu_223_p3;
reg    p_digitReseversedOutputBuff_M_imag_0_ce0_local;
reg    p_digitReseversedOutputBuff_M_imag_1_we0_local;
wire   [15:0] temp_M_imag_6_fu_216_p3;
reg    p_digitReseversedOutputBuff_M_imag_1_ce0_local;
wire   [0:0] tmp_fu_208_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_155;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp2)) begin
                ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln171_reg_275 == 1'd0))) begin
        r21_reg_145 <= r_reg_270;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln171_reg_275 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        r21_reg_145 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln171_reg_275 <= icmp_ln171_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_reg_270 <= r_fu_188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_M_imag_4_reg_264 <= {{fftOutData_local2_1_dout[31:16]}};
        temp_M_real_4_reg_258 <= temp_M_real_4_fu_174_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_M_imag_reg_252 <= {{fftOutData_local2_0_dout[31:16]}};
        temp_M_real_reg_246 <= temp_M_real_fu_160_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln171_reg_275 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_155)) begin
        if ((icmp_ln171_reg_275 == 1'd1)) begin
            ap_phi_mux_r21_phi_fu_149_p6 = 9'd0;
        end else if ((icmp_ln171_reg_275 == 1'd0)) begin
            ap_phi_mux_r21_phi_fu_149_p6 = r_reg_270;
        end else begin
            ap_phi_mux_r21_phi_fu_149_p6 = r21_reg_145;
        end
    end else begin
        ap_phi_mux_r21_phi_fu_149_p6 = r21_reg_145;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (icmp_ln171_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_0_blk_n = fftOutData_local2_0_empty_n;
    end else begin
        fftOutData_local2_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_0_read = 1'b1;
    end else begin
        fftOutData_local2_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_1_blk_n = fftOutData_local2_1_empty_n;
    end else begin
        fftOutData_local2_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_1_read = 1'b1;
    end else begin
        fftOutData_local2_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_imag_0_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_imag_0_we0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_imag_1_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_imag_1_we0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_real_0_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_real_0_we0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_real_1_ce0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_digitReseversedOutputBuff_M_real_1_we0_local = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (fftOutData_local2_1_empty_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (fftOutData_local2_0_empty_n == 1'b0))));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (fftOutData_local2_0_empty_n == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (fftOutData_local2_1_empty_n == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (fftOutData_local2_1_empty_n == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (fftOutData_local2_0_empty_n == 1'b0))));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (fftOutData_local2_0_empty_n == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) & (fftOutData_local2_1_empty_n == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_condition_155 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign icmp_ln171_fu_194_p2 = ((ap_phi_mux_r21_phi_fu_149_p6 == 9'd511) ? 1'b1 : 1'b0);

assign p_digitReseversedOutputBuff_M_imag_0_address0 = zext_ln171_fu_200_p1;

assign p_digitReseversedOutputBuff_M_imag_0_ce0 = p_digitReseversedOutputBuff_M_imag_0_ce0_local;

assign p_digitReseversedOutputBuff_M_imag_0_d0 = temp_M_imag_5_fu_223_p3;

assign p_digitReseversedOutputBuff_M_imag_0_we0 = p_digitReseversedOutputBuff_M_imag_0_we0_local;

assign p_digitReseversedOutputBuff_M_imag_1_address0 = zext_ln171_fu_200_p1;

assign p_digitReseversedOutputBuff_M_imag_1_ce0 = p_digitReseversedOutputBuff_M_imag_1_ce0_local;

assign p_digitReseversedOutputBuff_M_imag_1_d0 = temp_M_imag_6_fu_216_p3;

assign p_digitReseversedOutputBuff_M_imag_1_we0 = p_digitReseversedOutputBuff_M_imag_1_we0_local;

assign p_digitReseversedOutputBuff_M_real_0_address0 = zext_ln171_fu_200_p1;

assign p_digitReseversedOutputBuff_M_real_0_ce0 = p_digitReseversedOutputBuff_M_real_0_ce0_local;

assign p_digitReseversedOutputBuff_M_real_0_d0 = temp_M_real_5_fu_237_p3;

assign p_digitReseversedOutputBuff_M_real_0_we0 = p_digitReseversedOutputBuff_M_real_0_we0_local;

assign p_digitReseversedOutputBuff_M_real_1_address0 = zext_ln171_fu_200_p1;

assign p_digitReseversedOutputBuff_M_real_1_ce0 = p_digitReseversedOutputBuff_M_real_1_ce0_local;

assign p_digitReseversedOutputBuff_M_real_1_d0 = temp_M_real_6_fu_230_p3;

assign p_digitReseversedOutputBuff_M_real_1_we0 = p_digitReseversedOutputBuff_M_real_1_we0_local;

assign r_fu_188_p2 = (ap_phi_mux_r21_phi_fu_149_p6 + 9'd1);

assign temp_M_imag_5_fu_223_p3 = ((tmp_fu_208_p3[0:0] == 1'b1) ? temp_M_imag_4_reg_264 : temp_M_imag_reg_252);

assign temp_M_imag_6_fu_216_p3 = ((tmp_fu_208_p3[0:0] == 1'b1) ? temp_M_imag_reg_252 : temp_M_imag_4_reg_264);

assign temp_M_real_4_fu_174_p1 = fftOutData_local2_1_dout[15:0];

assign temp_M_real_5_fu_237_p3 = ((tmp_fu_208_p3[0:0] == 1'b1) ? temp_M_real_4_reg_258 : temp_M_real_reg_246);

assign temp_M_real_6_fu_230_p3 = ((tmp_fu_208_p3[0:0] == 1'b1) ? temp_M_real_reg_246 : temp_M_real_4_reg_258);

assign temp_M_real_fu_160_p1 = fftOutData_local2_0_dout[15:0];

assign tmp_fu_208_p3 = r21_reg_145[32'd8];

assign zext_ln171_fu_200_p1 = r21_reg_145;

endmodule //fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s
