Design file name error
Port names in Design are not correct
Need to take dual monitor and driver for write & read
Multiple interfaces (4)
91 error: syntax, spelling mistakes and unexpected begin..end
30 error: Curly braces not closed in coverage, extern functions not used class name properly
Forgot to take instances for test-cases
Coverage: 78%
number of iterations(200) cov: 75%
cross: 57%
    din, wr_en;
	cross din, rd_en;
	cross full, almost_full;
	cross empty, almost_empty;