Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../ethernet_mac-master/xilinx/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/note_allocator.vhd" into library work
Parsing entity <note_allocator>.
Parsing architecture <na_rtl> of entity <note_allocator>.
Parsing VHDL file "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/encrypter.vhd" into library work
Parsing entity <encrypter>.
Parsing architecture <en_rtl> of entity <encrypter>.
Parsing VHDL file "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/decrypter.vhd" into library work
Parsing entity <decrypter>.
Parsing architecture <de_rtl> of entity <decrypter>.
Parsing VHDL file "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <debouncer_rtl> of entity <debouncer>.
Parsing VHDL file "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/comm_fgpa_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/atm_top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) with generics from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <debouncer> (architecture <debouncer_rtl>) with generics from library <work>.

Elaborating entity <encrypter> (architecture <en_rtl>) from library <work>.

Elaborating entity <decrypter> (architecture <de_rtl>) from library <work>.

Elaborating entity <note_allocator> (architecture <na_rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/atm_top_level.vhd".
        N = 100000000
        M = 50000000
        max_no_of_blinks = 8
INFO:Xst:3210 - "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/atm_top_level.vhd" line 248: Output port <done> of the instance <note_allocate> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <main_process.input_byte_count>.
    Found 64-bit register for signal <main_process.input_eight_bytes>.
    Found 1-bit register for signal <main_process.input_taken_already>.
    Found 1-bit register for signal <start_encrypt>.
    Found 1-bit register for signal <start_decrypt>.
    Found 1-bit register for signal <start_note_allocation>.
    Found 1-bit register for signal <main_process.adequate_cash_in_account>.
    Found 1-bit register for signal <main_process.user_is_admin>.
    Found 64-bit register for signal <main_process.response_from_backend>.
    Found 8-bit register for signal <main_process.checksum_for_backend_response>.
    Found 1-bit register for signal <main_process.dispensing_done_already>.
    Found 8-bit register for signal <main_process.no_2000_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_1000_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_500_notes_to_be_dispensed>.
    Found 8-bit register for signal <main_process.no_100_notes_to_be_dispensed>.
    Found 3-bit register for signal <main_process.led_4to7_blink_counter>.
    Found 8-bit register for signal <led_out>.
    Found 27-bit register for signal <main_process.time_counter>.
    Found 4-bit register for signal <main_process.led_blink_counter>.
    Found 1-bit register for signal <main_process.time_gap>.
    Found 5-bit register for signal <bank_id>.
    Found 64-bit register for signal <en_input>.
    Found 32-bit register for signal <amount_to_be_allocated>.
    Found 64-bit register for signal <de_input>.
    Found 8-bit register for signal <n2000>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n100>.
    Found 32-bit register for signal <limit_total_amount>.
    Found 8-bit register for signal <limit_2000_notes>.
    Found 8-bit register for signal <limit_1000_notes>.
    Found 8-bit register for signal <limit_500_notes>.
    Found 8-bit register for signal <limit_100_notes>.
    Found 5-bit register for signal <system_state>.
    Found finite state machine <FSM_0> for signal <system_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 40                                             |
    | Inputs             | 26                                             |
    | Outputs            | 19                                             |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Reset              | debounced_reset (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 11111                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <main_process.input_byte_count[3]_GND_4_o_add_80_OUT> created at line 421.
    Found 4-bit adder for signal <main_process.led_blink_counter[3]_GND_4_o_add_141_OUT> created at line 642.
    Found 3-bit adder for signal <main_process.led_4to7_blink_counter[2]_GND_4_o_add_217_OUT> created at line 778.
    Found 27-bit adder for signal <main_process.time_counter[26]_GND_4_o_add_501_OUT> created at line 893.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_7_OUT<6:0>> created at line 417.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_149_OUT<7:0>> created at line 663.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_150_OUT<7:0>> created at line 664.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_151_OUT<7:0>> created at line 665.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_152_OUT<7:0>> created at line 666.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_163_OUT<7:0>> created at line 681.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_169_OUT<7:0>> created at line 694.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_175_OUT<7:0>> created at line 707.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_181_OUT<7:0>> created at line 720.
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 17
    Found 4-bit comparator greater for signal <main_process.input_byte_count[3]_PWR_4_o_LessThan_6_o> created at line 413
    Found 5-bit comparator equal for signal <en_input[52]_bank_id[4]_equal_103_o> created at line 490
    Found 3-bit comparator greater for signal <main_process.led_4to7_blink_counter[2]_GND_4_o_LessThan_212_o> created at line 758
    Found 3-bit comparator greater for signal <main_process.led_4to7_blink_counter[2]_PWR_4_o_LessThan_220_o> created at line 779
    Found 27-bit comparator greater for signal <GND_4_o_main_process.time_counter[26]_LessThan_249_o> created at line 812
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 483 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 714 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/comm_fgpa_fx2.vhd".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/debouncer.vhd".
        wait_cycles = "11110100001000111111"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_22_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/encrypter.vhd".
    Found 32-bit register for signal <sum>.
    Found 64-bit register for signal <ciphertext>.
    Found 6-bit register for signal <round>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit adder for signal <n0098> created at line 47.
    Found 32-bit adder for signal <v1[31]_GND_23_o_add_6_OUT> created at line 48.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_7_OUT> created at line 48.
    Found 32-bit adder for signal <GND_23_o_GND_23_o_add_9_OUT> created at line 48.
    Found 32-bit adder for signal <n0107> created at line 48.
    Found 32-bit adder for signal <v0[31]_GND_23_o_add_12_OUT> created at line 49.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_13_OUT> created at line 49.
    Found 32-bit adder for signal <GND_23_o_PWR_14_o_add_15_OUT> created at line 49.
    Found 32-bit adder for signal <v1[31]_v0[31]_add_17_OUT> created at line 49.
    Found 6-bit adder for signal <round[5]_GND_23_o_add_18_OUT> created at line 50.
    Found 6-bit comparator greater for signal <round[5]_PWR_14_o_LessThan_5_o> created at line 46
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/decrypter.vhd".
    Found 64-bit register for signal <plaintext>.
    Found 6-bit register for signal <round>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit adder for signal <v0[31]_GND_24_o_add_5_OUT> created at line 47.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_6_OUT> created at line 47.
    Found 32-bit adder for signal <GND_24_o_PWR_15_o_add_8_OUT> created at line 47.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_11_OUT> created at line 48.
    Found 32-bit adder for signal <GND_24_o_sum[31]_add_12_OUT> created at line 48.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_14_OUT> created at line 48.
    Found 6-bit adder for signal <round[5]_GND_24_o_add_18_OUT> created at line 50.
    Found 32-bit subtractor for signal <n0108> created at line 0.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_17_OUT<31:0>> created at line 48.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_18_OUT<31:0>> created at line 49.
    Found 6-bit comparator greater for signal <round[5]_PWR_15_o_LessThan_5_o> created at line 46
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <decrypter> synthesized.

Synthesizing Unit <note_allocator>.
    Related source file is "/home/anirudh/Downloads/DLD-LAB/04-connectingatms/frontend/note_allocator.vhd".
    Found 31-bit register for signal <amount_asked_int>.
    Found 3-bit register for signal <system_state>.
    Found 1-bit register for signal <allocation_possible>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <binarysearch_start>.
    Found 8-bit register for signal <left_limit>.
    Found 8-bit register for signal <right_limit>.
    Found 8-bit register for signal <n2000_out>.
    Found 8-bit register for signal <n1000_out>.
    Found 8-bit register for signal <n500_out>.
    Found 8-bit register for signal <n100_out>.
    Found finite state machine <FSM_2> for signal <system_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 30                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <n0425> created at line 93.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_12_OUT<30:0>> created at line 98.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_28_OUT<30:0>> created at line 108.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_44_OUT<30:0>> created at line 134.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_60_OUT<30:0>> created at line 144.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_76_OUT<30:0>> created at line 170.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_92_OUT<30:0>> created at line 180.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_108_OUT<30:0>> created at line 206.
    Found 31-bit subtractor for signal <GND_26_o_GND_26_o_sub_124_OUT<30:0>> created at line 216.
    Found 11x8-bit multiplier for signal <PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT> created at line 85.
    Found 11x8-bit multiplier for signal <PWR_17_o_BUS_0001_MuLt_7_OUT> created at line 94.
    Found 11x8-bit multiplier for signal <PWR_17_o_left_limit[7]_MuLt_10_OUT> created at line 98.
    Found 10x8-bit multiplier for signal <PWR_17_o_limit_1000_notes[7]_MuLt_36_OUT> created at line 121.
    Found 10x8-bit multiplier for signal <PWR_17_o_BUS_0002_MuLt_39_OUT> created at line 130.
    Found 10x8-bit multiplier for signal <PWR_17_o_left_limit[7]_MuLt_42_OUT> created at line 134.
    Found 9x8-bit multiplier for signal <PWR_17_o_limit_500_notes[7]_MuLt_68_OUT> created at line 157.
    Found 9x8-bit multiplier for signal <PWR_17_o_BUS_0003_MuLt_71_OUT> created at line 166.
    Found 9x8-bit multiplier for signal <PWR_17_o_left_limit[7]_MuLt_74_OUT> created at line 170.
    Found 7x8-bit multiplier for signal <PWR_17_o_limit_100_notes[7]_MuLt_100_OUT> created at line 193.
    Found 7x8-bit multiplier for signal <PWR_17_o_BUS_0004_MuLt_103_OUT> created at line 202.
    Found 7x8-bit multiplier for signal <PWR_17_o_left_limit[7]_MuLt_106_OUT> created at line 206.
    Found 8-bit comparator greater for signal <n2000_in[7]_limit_2000_notes[7]_LessThan_3_o> created at line 80
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_6_o> created at line 85
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_9_o> created at line 94
    Found 8-bit comparator equal for signal <BUS_0001_left_limit[7]_equal_10_o> created at line 97
    Found 8-bit comparator greater for signal <n1000_in[7]_limit_1000_notes[7]_LessThan_35_o> created at line 116
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_38_o> created at line 121
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_41_o> created at line 130
    Found 8-bit comparator greater for signal <n500_in[7]_limit_500_notes[7]_LessThan_67_o> created at line 152
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_70_o> created at line 157
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_73_o> created at line 166
    Found 8-bit comparator greater for signal <n100_in[7]_limit_100_notes[7]_LessThan_99_o> created at line 188
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_102_o> created at line 193
    Found 31-bit comparator greater for signal <amount_asked_int[30]_GND_26_o_LessThan_105_o> created at line 202
    Found 32-bit comparator lessequal for signal <n0132> created at line 233
    Summary:
	inferred  12 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <note_allocator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 10x8-bit multiplier                                   : 3
 11x8-bit multiplier                                   : 3
 8x7-bit multiplier                                    : 3
 9x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 41
 17-bit subtractor                                     : 1
 20-bit adder                                          : 5
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 31-bit subtractor                                     : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 8
 9-bit adder                                           : 1
# Registers                                            : 74
 1-bit register                                        : 25
 17-bit register                                       : 1
 20-bit register                                       : 5
 27-bit register                                       : 1
 3-bit register                                        : 1
 31-bit register                                       : 1
 32-bit register                                       : 8
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 2
 64-bit register                                       : 6
 7-bit register                                        : 1
 8-bit register                                        : 20
# Comparators                                          : 21
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 31-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 4
# Multiplexers                                         : 799
 1-bit 2-to-1 multiplexer                              : 654
 17-bit 2-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 11
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 9
 8-bit 2-to-1 multiplexer                              : 100
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 3
# Xors                                                 : 18
 1-bit xor2                                            : 10
 32-bit xor2                                           : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into counter <main_process.time_counter>: 1 register on signal <main_process.time_counter>.
The following registers are absorbed into accumulator <n2000>: 1 register on signal <n2000>.
The following registers are absorbed into accumulator <n1000>: 1 register on signal <n1000>.
The following registers are absorbed into accumulator <n500>: 1 register on signal <n500>.
The following registers are absorbed into accumulator <n100>: 1 register on signal <n100>.
The following registers are absorbed into counter <main_process.led_4to7_blink_counter>: 1 register on signal <main_process.led_4to7_blink_counter>.
The following registers are absorbed into counter <main_process.input_byte_count>: 1 register on signal <main_process.input_byte_count>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 10x8-bit multiplier                                   : 3
 11x8-bit multiplier                                   : 3
 8x7-bit multiplier                                    : 3
 9x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 35
 17-bit subtractor                                     : 1
 20-bit adder                                          : 5
 31-bit subtractor                                     : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 4
 9-bit adder                                           : 1
# Counters                                             : 8
 20-bit up counter                                     : 5
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 4
 8-bit down loadable accumulator                       : 4
# Registers                                            : 869
 Flip-Flops                                            : 869
# Comparators                                          : 21
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 31-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 4
# Multiplexers                                         : 794
 1-bit 2-to-1 multiplexer                              : 654
 17-bit 2-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 11
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 9
 8-bit 2-to-1 multiplexer                              : 96
# FSMs                                                 : 3
# Xors                                                 : 18
 1-bit xor2                                            : 10
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_0> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_3> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_3> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_2> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_2> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_31> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_31> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_23> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_23> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_29> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_29> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_28> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_28> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_27> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_27> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_10> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_10> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_13> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_13> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_12> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_12> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_5> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_24> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_24> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_17> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_17> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_4> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_4> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_16> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_16> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_9> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_9> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_8> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_8> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_30> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_30> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_1> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_1> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_20> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_20> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_15> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_15> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_22> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_22> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_14> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_14> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_21> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_21> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_7> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_7> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_19> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_19> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_26> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_26> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_6> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_6> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_25> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_25> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_18> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_18> 
INFO:Xst:2261 - The FF/Latch <amount_to_be_allocated_11> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <en_input_11> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <system_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 11111 | 11111
 00001 | 00001
 01000 | 01000
 01001 | 01001
 00011 | 00011
 00100 | 00100
 00110 | 00110
 00101 | 00101
 00111 | 00111
 00010 | 00010
 11110 | 11110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_1> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <note_allocate/FSM_2> on signal <system_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------

Optimizing unit <top_level> ...

Optimizing unit <debouncer> ...

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...

Optimizing unit <note_allocator> ...
WARNING:Xst:2677 - Node <note_allocate/done> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1014
 Flip-Flops                                            : 1014

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5202
#      GND                         : 1
#      INV                         : 91
#      LUT1                        : 240
#      LUT2                        : 219
#      LUT3                        : 518
#      LUT4                        : 514
#      LUT5                        : 669
#      LUT6                        : 679
#      MUXCY                       : 1165
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 1093
# FlipFlops/Latches                : 1014
#      FD                          : 9
#      FDC                         : 6
#      FDCE                        : 219
#      FDE                         : 441
#      FDPE                        : 17
#      FDR                         : 210
#      FDRE                        : 112
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 15
#      IOBUF                       : 8
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1014  out of  54576     1%  
 Number of Slice LUTs:                 2930  out of  27288    10%  
    Number used as Logic:              2930  out of  27288    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3119
   Number with an unused Flip Flop:    2105  out of   3119    67%  
   Number with an unused LUT:           189  out of   3119     6%  
   Number of fully used LUT-FF pairs:   825  out of   3119    26%  
   Number of unique control sets:        54

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  38  out of    218    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 1014  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.919ns (Maximum Frequency: 67.030MHz)
   Minimum input arrival time before clock: 12.306ns
   Maximum output required time after clock: 14.868ns
   Maximum combinational path delay: 14.456ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 14.919ns (frequency: 67.030MHz)
  Total number of paths / destination ports: 415527499 / 2349
-------------------------------------------------------------------------
Delay:               14.919ns (Levels of Logic = 19)
  Source:            n100_0 (FF)
  Destination:       note_allocate/amount_asked_int_30 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: n100_0 to note_allocate/amount_asked_int_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.525   1.306  n100_0 (n100_0)
     LUT6:I1->O            2   0.254   1.156  note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o3 (note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o1)
     LUT5:I0->O            8   0.254   0.944  note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21_1 (note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21)
     LUT3:I2->O           11   0.254   1.039  note_allocate/Mmux_limit_100_notes[7]_n100_in[7]_mux_99_OUT61 (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<7>)
     LUT5:I4->O            1   0.254   0.000  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<6>111_G (N544)
     MUXF7:I1->O           2   0.175   0.725  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<6>111 (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<6>11)
     MUXF7:S->O            1   0.185   0.682  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_lut<9> (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_lut<9>)
     LUT1:I0->O            1   0.254   0.000  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<9>_rt (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<9>_rt)
     MUXCY:S->O            1   0.215   0.000  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<9> (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<10> (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<11> (note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<11>)
     XORCY:CI->O           4   0.206   1.080  note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_xor<12> (note_allocate/PWR_17_o_limit_100_notes[7]_MuLt_100_OUT<12>)
     LUT4:I0->O            1   0.254   0.000  note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_lut<5> (note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_lut<5>)
     MUXCY:S->O            1   0.215   0.000  note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<5> (note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<6> (note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7> (note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<8> (note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<8>)
     MUXCY:CI->O          45   0.023   1.737  note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<9> (note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<9>)
     LUT6:I5->O            1   0.254   0.790  note_allocate/_n0520_inv1 (note_allocate/_n0520_inv1)
     LUT6:I4->O           29   0.250   1.469  note_allocate/_n0520_inv4 (note_allocate/_n0520_inv)
     FDCE:CE                   0.302          note_allocate/amount_asked_int_2
    ----------------------------------------
    Total                     14.919ns (3.990ns logic, 10.928ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 2391 / 445
-------------------------------------------------------------------------
Offset:              12.306ns (Levels of Logic = 8)
  Source:            fx2GotData_in (PAD)
  Destination:       de_input_0 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to de_input_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.499  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O           24   0.254   1.380  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT6:I5->O           13   0.254   1.098  PWR_4_o_main_process.checksum_for_backend_response[7]_equal_261_o<7>2211 (Mmux_main_process.checksum_for_backend_response[7]_main_process.checksum_for_backend_response[7]_mux_128_OUT102)
     LUT6:I5->O            1   0.254   0.682  PWR_4_o_main_process.checksum_for_backend_response[7]_equal_261_o<7>3 (PWR_4_o_main_process.checksum_for_backend_response[7]_equal_261_o<7>2)
     LUT6:I5->O            1   0.254   0.682  PWR_4_o_main_process.checksum_for_backend_response[7]_equal_261_o<7>4_SW0 (N519)
     LUT6:I5->O           90   0.254   2.131  PWR_4_o_main_process.checksum_for_backend_response[7]_equal_261_o<7>4 (PWR_4_o_main_process.checksum_for_backend_response[7]_equal_261_o)
     LUT4:I3->O           40   0.254   1.654  Mmux_de_input[63]_de_input[63]_mux_397_OUT1741 (Mmux_de_input[63]_de_input[63]_mux_397_OUT174)
     LUT4:I3->O            1   0.254   0.000  Mmux_de_input[63]_de_input[63]_mux_397_OUT433 (de_input[63]_de_input[63]_mux_397_OUT<48>)
     FDE:D                     0.074          de_input_48
    ----------------------------------------
    Total                     12.306ns (3.180ns logic, 9.126ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 1796 / 22
-------------------------------------------------------------------------
Offset:              14.868ns (Levels of Logic = 8)
  Source:            comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:       fx2Data_io<1> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd1 to fx2Data_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.525   1.681  comm_fpga_fx2/state_FSM_FFd1 (comm_fpga_fx2/state_FSM_FFd1)
     LUT4:I1->O           11   0.235   1.494  comm_fpga_fx2/_n0136<3>1 (comm_fpga_fx2/_n0136)
     LUT6:I0->O           15   0.254   1.155  GND_4_o_GND_4_o_AND_419_o2 (GND_4_o_GND_4_o_AND_419_o2)
     LUT3:I2->O           10   0.254   1.438  GND_4_o_GND_4_o_AND_425_o11 (GND_4_o_GND_4_o_AND_425_o1)
     LUT6:I1->O            8   0.254   1.172  Mmux_f2hData110 (Mmux_f2hData110)
     LUT5:I2->O            1   0.235   1.112  comm_fpga_fx2/Mmux_dataOut25 (comm_fpga_fx2/Mmux_dataOut24)
     LUT6:I1->O            1   0.254   0.958  comm_fpga_fx2/Mmux_dataOut26 (comm_fpga_fx2/Mmux_dataOut25)
     LUT6:I2->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut27 (comm_fpga_fx2/dataOut<1>)
     IOBUF:I->IO               2.912          fx2Data_io_1_IOBUF (fx2Data_io<1>)
    ----------------------------------------
    Total                     14.868ns (5.177ns logic, 9.691ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 11
-------------------------------------------------------------------------
Delay:               14.456ns (Levels of Logic = 9)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<1> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.263  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT2:I0->O            1   0.250   0.682  GND_4_o_GND_4_o_AND_419_o2_SW0 (N93)
     LUT6:I5->O           15   0.254   1.155  GND_4_o_GND_4_o_AND_419_o2 (GND_4_o_GND_4_o_AND_419_o2)
     LUT3:I2->O           10   0.254   1.438  GND_4_o_GND_4_o_AND_425_o11 (GND_4_o_GND_4_o_AND_425_o1)
     LUT6:I1->O            8   0.254   1.172  Mmux_f2hData110 (Mmux_f2hData110)
     LUT5:I2->O            1   0.235   1.112  comm_fpga_fx2/Mmux_dataOut25 (comm_fpga_fx2/Mmux_dataOut24)
     LUT6:I1->O            1   0.254   0.958  comm_fpga_fx2/Mmux_dataOut26 (comm_fpga_fx2/Mmux_dataOut25)
     LUT6:I2->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut27 (comm_fpga_fx2/dataOut<1>)
     IOBUF:I->IO               2.912          fx2Data_io_1_IOBUF (fx2Data_io<1>)
    ----------------------------------------
    Total                     14.456ns (5.995ns logic, 8.461ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   14.919|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.05 secs
 
--> 


Total memory usage is 422136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   34 (   0 filtered)

