
iCAP_testproject_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c780  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800ca18  0800ca18  0000da18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca58  0800ca58  0000e010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca58  0800ca58  0000da58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca60  0800ca60  0000e010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca60  0800ca60  0000da60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca64  0800ca64  0000da64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  0800ca68  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000080d0  24000010  0800ca78  0000e010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240080e0  0800ca78  0000e0e0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001801b  00000000  00000000  0000e03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d3b  00000000  00000000  00026059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  00028d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfa  00000000  00000000  00029e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003be89  00000000  00000000  0002ab5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a24  00000000  00000000  000669e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00190ab0  00000000  00000000  0007e407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020eeb7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004708  00000000  00000000  0020eefc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00213604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ca00 	.word	0x0800ca00

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800ca00 	.word	0x0800ca00

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b090      	sub	sp, #64	@ 0x40
 8000794:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000796:	f000 fad3 	bl	8000d40 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800079a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007a0:	bf00      	nop
 80007a2:	4b36      	ldr	r3, [pc, #216]	@ (800087c <main+0xec>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d004      	beq.n	80007b8 <main+0x28>
 80007ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	dcf4      	bgt.n	80007a2 <main+0x12>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b8:	f001 fd22 	bl	8002200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007bc:	f000 f866 	bl	800088c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007c0:	4b2e      	ldr	r3, [pc, #184]	@ (800087c <main+0xec>)
 80007c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c6:	4a2d      	ldr	r2, [pc, #180]	@ (800087c <main+0xec>)
 80007c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d0:	4b2a      	ldr	r3, [pc, #168]	@ (800087c <main+0xec>)
 80007d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80007dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007de:	2000      	movs	r0, #0
 80007e0:	f006 fb50 	bl	8006e84 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007e4:	2100      	movs	r1, #0
 80007e6:	2000      	movs	r0, #0
 80007e8:	f006 fb66 	bl	8006eb8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007f2:	bf00      	nop
 80007f4:	4b21      	ldr	r3, [pc, #132]	@ (800087c <main+0xec>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d104      	bne.n	800080a <main+0x7a>
 8000800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000802:	1e5a      	subs	r2, r3, #1
 8000804:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000806:	2b00      	cmp	r3, #0
 8000808:	dcf4      	bgt.n	80007f4 <main+0x64>
if ( timeout < 0 )
 800080a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800080c:	2b00      	cmp	r3, #0
 800080e:	da01      	bge.n	8000814 <main+0x84>
{
Error_Handler();
 8000810:	f000 fac2 	bl	8000d98 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000814:	f000 fa0c 	bl	8000c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000818:	f000 f9d2 	bl	8000bc0 <MX_DMA_Init>
  MX_UART4_Init();
 800081c:	f000 f936 	bl	8000a8c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000820:	f000 f982 	bl	8000b28 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000824:	f000 f8a6 	bl	8000974 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  
  /* Set PC0, PC1, PC2, PC3 to High (ON) state */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 8000828:	2201      	movs	r2, #1
 800082a:	210f      	movs	r1, #15
 800082c:	4814      	ldr	r0, [pc, #80]	@ (8000880 <main+0xf0>)
 800082e:	f006 faf5 	bl	8006e1c <HAL_GPIO_WritePin>

  /* Initialize UART1 for test (115200 baud) */
  if (!UART_Init(UART_UMBILICAL, 115200)) {
 8000832:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000836:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800083a:	f001 fa41 	bl	8001cc0 <UART_Init>
    //Error_Handler();
  }
  
  /* Initialize UART4 for Honeywell i400 IMU - Factory default baud rate is 1Mbps (1,000,000) */
  if (!UART_Init(UART_IMU, 1000000)) {
 800083e:	4911      	ldr	r1, [pc, #68]	@ (8000884 <main+0xf4>)
 8000840:	f240 102f 	movw	r0, #303	@ 0x12f
 8000844:	f001 fa3c 	bl	8001cc0 <UART_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	f083 0301 	eor.w	r3, r3, #1
 800084e:	b2db      	uxtb	r3, r3
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <main+0xc8>
    Error_Handler();
 8000854:	f000 faa0 	bl	8000d98 <Error_Handler>
  }

  /* Initialize Pressure Transducer (PT) module */
  PT_Init();
 8000858:	f001 fc4c 	bl	80020f4 <PT_Init>
  while (1)
  {
    /* UART4 IMU Data Decoding - Get decoded IMU data from Honeywell i400 */
    /* CRITICAL: Call UART_GetIMUData as frequently as possible to minimize data_loss_count */
    IMU_Data_t imu_data;
    if (UART_GetIMUData(UART_IMU, &imu_data)) {
 800085c:	463b      	mov	r3, r7
 800085e:	4619      	mov	r1, r3
 8000860:	f240 102f 	movw	r0, #303	@ 0x12f
 8000864:	f001 fae4 	bl	8001e30 <UART_GetIMUData>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d003      	beq.n	8000876 <main+0xe6>
      /* Toggle PA2 to indicate valid IMU data acquisition in main loop */
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 800086e:	2104      	movs	r1, #4
 8000870:	4805      	ldr	r0, [pc, #20]	@ (8000888 <main+0xf8>)
 8000872:	f006 faec 	bl	8006e4e <HAL_GPIO_TogglePin>
      /* Decoded IMU data is available */
      /* TODO: Add your IMU data processing logic here */
    }

    /* Update Pressure Transducer (PT) sensor data */
    PT_Update();
 8000876:	f001 fc79 	bl	800216c <PT_Update>
  {
 800087a:	e7ef      	b.n	800085c <main+0xcc>
 800087c:	58024400 	.word	0x58024400
 8000880:	58020800 	.word	0x58020800
 8000884:	000f4240 	.word	0x000f4240
 8000888:	58020000 	.word	0x58020000

0800088c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b09c      	sub	sp, #112	@ 0x70
 8000890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000896:	224c      	movs	r2, #76	@ 0x4c
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f00c f876 	bl	800c98c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	2220      	movs	r2, #32
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f00c f870 	bl	800c98c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008ac:	2004      	movs	r0, #4
 80008ae:	f006 fb17 	bl	8006ee0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008b2:	2300      	movs	r3, #0
 80008b4:	603b      	str	r3, [r7, #0]
 80008b6:	4b2c      	ldr	r3, [pc, #176]	@ (8000968 <SystemClock_Config+0xdc>)
 80008b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ba:	4a2b      	ldr	r2, [pc, #172]	@ (8000968 <SystemClock_Config+0xdc>)
 80008bc:	f023 0301 	bic.w	r3, r3, #1
 80008c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008c2:	4b29      	ldr	r3, [pc, #164]	@ (8000968 <SystemClock_Config+0xdc>)
 80008c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	4b27      	ldr	r3, [pc, #156]	@ (800096c <SystemClock_Config+0xe0>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008d4:	4a25      	ldr	r2, [pc, #148]	@ (800096c <SystemClock_Config+0xe0>)
 80008d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008da:	6193      	str	r3, [r2, #24]
 80008dc:	4b23      	ldr	r3, [pc, #140]	@ (800096c <SystemClock_Config+0xe0>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008e8:	bf00      	nop
 80008ea:	4b20      	ldr	r3, [pc, #128]	@ (800096c <SystemClock_Config+0xe0>)
 80008ec:	699b      	ldr	r3, [r3, #24]
 80008ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008f6:	d1f8      	bne.n	80008ea <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80008f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <SystemClock_Config+0xe4>)
 80008fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000970 <SystemClock_Config+0xe4>)
 80008fe:	f023 0303 	bic.w	r3, r3, #3
 8000902:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000904:	2302      	movs	r3, #2
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8000908:	2309      	movs	r3, #9
 800090a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800090c:	2340      	movs	r3, #64	@ 0x40
 800090e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000910:	2300      	movs	r3, #0
 8000912:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000914:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000918:	4618      	mov	r0, r3
 800091a:	f006 fb3b 	bl	8006f94 <HAL_RCC_OscConfig>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000924:	f000 fa38 	bl	8000d98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000928:	233f      	movs	r3, #63	@ 0x3f
 800092a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800093c:	2340      	movs	r3, #64	@ 0x40
 800093e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000944:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800094a:	1d3b      	adds	r3, r7, #4
 800094c:	2100      	movs	r1, #0
 800094e:	4618      	mov	r0, r3
 8000950:	f006 ff7a 	bl	8007848 <HAL_RCC_ClockConfig>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800095a:	f000 fa1d 	bl	8000d98 <Error_Handler>
  }
}
 800095e:	bf00      	nop
 8000960:	3770      	adds	r7, #112	@ 0x70
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	58000400 	.word	0x58000400
 800096c:	58024800 	.word	0x58024800
 8000970:	58024400 	.word	0x58024400

08000974 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000986:	463b      	mov	r3, r7
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
 8000994:	615a      	str	r2, [r3, #20]
 8000996:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000998:	4b38      	ldr	r3, [pc, #224]	@ (8000a7c <MX_ADC1_Init+0x108>)
 800099a:	4a39      	ldr	r2, [pc, #228]	@ (8000a80 <MX_ADC1_Init+0x10c>)
 800099c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800099e:	4b37      	ldr	r3, [pc, #220]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009a0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80009a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80009a6:	4b35      	ldr	r3, [pc, #212]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009ac:	4b33      	ldr	r3, [pc, #204]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009b2:	4b32      	ldr	r3, [pc, #200]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009b4:	2204      	movs	r2, #4
 80009b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009b8:	4b30      	ldr	r3, [pc, #192]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009be:	4b2f      	ldr	r3, [pc, #188]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 80009c4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009c6:	2202      	movs	r2, #2
 80009c8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009ca:	4b2c      	ldr	r3, [pc, #176]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009d0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009d6:	4b29      	ldr	r3, [pc, #164]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009d8:	2200      	movs	r2, #0
 80009da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80009dc:	4b27      	ldr	r3, [pc, #156]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009de:	2203      	movs	r2, #3
 80009e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009e2:	4b26      	ldr	r3, [pc, #152]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009e8:	4b24      	ldr	r3, [pc, #144]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80009ee:	4b23      	ldr	r3, [pc, #140]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80009f6:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009fc:	481f      	ldr	r0, [pc, #124]	@ (8000a7c <MX_ADC1_Init+0x108>)
 80009fe:	f001 fef3 	bl	80027e8 <HAL_ADC_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000a08:	f000 f9c6 	bl	8000d98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a10:	f107 031c 	add.w	r3, r7, #28
 8000a14:	4619      	mov	r1, r3
 8000a16:	4819      	ldr	r0, [pc, #100]	@ (8000a7c <MX_ADC1_Init+0x108>)
 8000a18:	f002 ffa2 	bl	8003960 <HAL_ADCEx_MultiModeConfigChannel>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000a22:	f000 f9b9 	bl	8000d98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a26:	4b17      	ldr	r3, [pc, #92]	@ (8000a84 <MX_ADC1_Init+0x110>)
 8000a28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a2a:	2306      	movs	r3, #6
 8000a2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000a2e:	2307      	movs	r3, #7
 8000a30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a32:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a36:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a38:	2304      	movs	r3, #4
 8000a3a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a44:	463b      	mov	r3, r7
 8000a46:	4619      	mov	r1, r3
 8000a48:	480c      	ldr	r0, [pc, #48]	@ (8000a7c <MX_ADC1_Init+0x108>)
 8000a4a:	f002 f951 	bl	8002cf0 <HAL_ADC_ConfigChannel>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000a54:	f000 f9a0 	bl	8000d98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a58:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <MX_ADC1_Init+0x114>)
 8000a5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a5c:	230c      	movs	r3, #12
 8000a5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a60:	463b      	mov	r3, r7
 8000a62:	4619      	mov	r1, r3
 8000a64:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_ADC1_Init+0x108>)
 8000a66:	f002 f943 	bl	8002cf0 <HAL_ADC_ConfigChannel>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000a70:	f000 f992 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	3728      	adds	r7, #40	@ 0x28
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	2400002c 	.word	0x2400002c
 8000a80:	40022000 	.word	0x40022000
 8000a84:	0c900008 	.word	0x0c900008
 8000a88:	1d500080 	.word	0x1d500080

08000a8c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000a90:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000a92:	4a23      	ldr	r2, [pc, #140]	@ (8000b20 <MX_UART4_Init+0x94>)
 8000a94:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 8000a96:	4b21      	ldr	r3, [pc, #132]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000a98:	4a22      	ldr	r2, [pc, #136]	@ (8000b24 <MX_UART4_Init+0x98>)
 8000a9a:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000aae:	4b1b      	ldr	r3, [pc, #108]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ab0:	220c      	movs	r2, #12
 8000ab2:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab4:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aba:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ac0:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000acc:	4b13      	ldr	r3, [pc, #76]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000ad2:	4812      	ldr	r0, [pc, #72]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ad4:	f009 ff42 	bl	800a95c <HAL_UART_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_UART4_Init+0x56>
  {
    Error_Handler();
 8000ade:	f000 f95b 	bl	8000d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000ae6:	f00b fe87 	bl	800c7f8 <HAL_UARTEx_SetTxFifoThreshold>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 8000af0:	f000 f952 	bl	8000d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af4:	2100      	movs	r1, #0
 8000af6:	4809      	ldr	r0, [pc, #36]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000af8:	f00b febc 	bl	800c874 <HAL_UARTEx_SetRxFifoThreshold>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 8000b02:	f000 f949 	bl	8000d98 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_UART4_Init+0x90>)
 8000b08:	f00b fe02 	bl	800c710 <HAL_UARTEx_EnableFifoMode>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 8000b12:	f000 f941 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	24000108 	.word	0x24000108
 8000b20:	40004c00 	.word	0x40004c00
 8000b24:	000f4240 	.word	0x000f4240

08000b28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b2c:	4b22      	ldr	r3, [pc, #136]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b2e:	4a23      	ldr	r2, [pc, #140]	@ (8000bbc <MX_USART1_UART_Init+0x94>)
 8000b30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b32:	4b21      	ldr	r3, [pc, #132]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b40:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b46:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b4e:	220c      	movs	r2, #12
 8000b50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b52:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b58:	4b17      	ldr	r3, [pc, #92]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5e:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b64:	4b14      	ldr	r3, [pc, #80]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b6a:	4b13      	ldr	r3, [pc, #76]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b70:	4811      	ldr	r0, [pc, #68]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b72:	f009 fef3 	bl	800a95c <HAL_UART_Init>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b7c:	f000 f90c 	bl	8000d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b80:	2100      	movs	r1, #0
 8000b82:	480d      	ldr	r0, [pc, #52]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b84:	f00b fe38 	bl	800c7f8 <HAL_UARTEx_SetTxFifoThreshold>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b8e:	f000 f903 	bl	8000d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b92:	2100      	movs	r1, #0
 8000b94:	4808      	ldr	r0, [pc, #32]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000b96:	f00b fe6d 	bl	800c874 <HAL_UARTEx_SetRxFifoThreshold>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ba0:	f000 f8fa 	bl	8000d98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000ba4:	4804      	ldr	r0, [pc, #16]	@ (8000bb8 <MX_USART1_UART_Init+0x90>)
 8000ba6:	f00b fdee 	bl	800c786 <HAL_UARTEx_DisableFifoMode>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bb0:	f000 f8f2 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	2400019c 	.word	0x2400019c
 8000bbc:	40011000 	.word	0x40011000

08000bc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bc6:	4b19      	ldr	r3, [pc, #100]	@ (8000c2c <MX_DMA_Init+0x6c>)
 8000bc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000bcc:	4a17      	ldr	r2, [pc, #92]	@ (8000c2c <MX_DMA_Init+0x6c>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000bd6:	4b15      	ldr	r3, [pc, #84]	@ (8000c2c <MX_DMA_Init+0x6c>)
 8000bd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2100      	movs	r1, #0
 8000be8:	200b      	movs	r0, #11
 8000bea:	f003 f872 	bl	8003cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bee:	200b      	movs	r0, #11
 8000bf0:	f003 f889 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	200c      	movs	r0, #12
 8000bfa:	f003 f86a 	bl	8003cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000bfe:	200c      	movs	r0, #12
 8000c00:	f003 f881 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	200d      	movs	r0, #13
 8000c0a:	f003 f862 	bl	8003cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000c0e:	200d      	movs	r0, #13
 8000c10:	f003 f879 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000c14:	2200      	movs	r2, #0
 8000c16:	2100      	movs	r1, #0
 8000c18:	200e      	movs	r0, #14
 8000c1a:	f003 f85a 	bl	8003cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c1e:	200e      	movs	r0, #14
 8000c20:	f003 f871 	bl	8003d06 <HAL_NVIC_EnableIRQ>

}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	58024400 	.word	0x58024400

08000c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 030c 	add.w	r3, r7, #12
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b3a      	ldr	r3, [pc, #232]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4c:	4a38      	ldr	r2, [pc, #224]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c56:	4b36      	ldr	r3, [pc, #216]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b32      	ldr	r3, [pc, #200]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a31      	ldr	r2, [pc, #196]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b2e      	ldr	r3, [pc, #184]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c82:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c88:	4a29      	ldr	r2, [pc, #164]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c8a:	f043 0308 	orr.w	r3, r3, #8
 8000c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c92:	4b27      	ldr	r3, [pc, #156]	@ (8000d30 <MX_GPIO_Init+0x100>)
 8000c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c98:	f003 0308 	and.w	r3, r3, #8
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	210f      	movs	r1, #15
 8000ca4:	4823      	ldr	r0, [pc, #140]	@ (8000d34 <MX_GPIO_Init+0x104>)
 8000ca6:	f006 f8b9 	bl	8006e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000caa:	2201      	movs	r2, #1
 8000cac:	2104      	movs	r1, #4
 8000cae:	4822      	ldr	r0, [pc, #136]	@ (8000d38 <MX_GPIO_Init+0x108>)
 8000cb0:	f006 f8b4 	bl	8006e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	4820      	ldr	r0, [pc, #128]	@ (8000d3c <MX_GPIO_Init+0x10c>)
 8000cba:	f006 f8af 	bl	8006e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4817      	ldr	r0, [pc, #92]	@ (8000d34 <MX_GPIO_Init+0x104>)
 8000cd6:	f005 fef1 	bl	8006abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000cda:	2304      	movs	r3, #4
 8000cdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cea:	f107 030c 	add.w	r3, r7, #12
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4811      	ldr	r0, [pc, #68]	@ (8000d38 <MX_GPIO_Init+0x108>)
 8000cf2:	f005 fee3 	bl	8006abc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480b      	ldr	r0, [pc, #44]	@ (8000d3c <MX_GPIO_Init+0x10c>)
 8000d0e:	f005 fed5 	bl	8006abc <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000d12:	2100      	movs	r1, #0
 8000d14:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000d18:	f001 fb10 	bl	800233c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000d22:	f001 fb0b 	bl	800233c <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d26:	bf00      	nop
 8000d28:	3720      	adds	r7, #32
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	58024400 	.word	0x58024400
 8000d34:	58020800 	.word	0x58020800
 8000d38:	58020000 	.word	0x58020000
 8000d3c:	58020c00 	.word	0x58020c00

08000d40 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d46:	463b      	mov	r3, r7
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d52:	f002 fff3 	bl	8003d3c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d56:	2301      	movs	r3, #1
 8000d58:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d62:	231f      	movs	r3, #31
 8000d64:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d66:	2387      	movs	r3, #135	@ 0x87
 8000d68:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d72:	2301      	movs	r3, #1
 8000d74:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d76:	2301      	movs	r3, #1
 8000d78:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d82:	463b      	mov	r3, r7
 8000d84:	4618      	mov	r0, r3
 8000d86:	f003 f811 	bl	8003dac <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d8a:	2004      	movs	r0, #4
 8000d8c:	f002 ffee 	bl	8003d6c <HAL_MPU_Enable>

}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d9c:	b672      	cpsid	i
}
 8000d9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <Error_Handler+0x8>

08000da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000daa:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd4 <HAL_MspInit+0x30>)
 8000dac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000db0:	4a08      	ldr	r2, [pc, #32]	@ (8000dd4 <HAL_MspInit+0x30>)
 8000db2:	f043 0302 	orr.w	r3, r3, #2
 8000db6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <HAL_MspInit+0x30>)
 8000dbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dc0:	f003 0302 	and.w	r3, r3, #2
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	58024400 	.word	0x58024400

08000dd8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b0ba      	sub	sp, #232	@ 0xe8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	22c0      	movs	r2, #192	@ 0xc0
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f00b fdc7 	bl	800c98c <memset>
  if(hadc->Instance==ADC1)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a43      	ldr	r2, [pc, #268]	@ (8000f10 <HAL_ADC_MspInit+0x138>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d17f      	bne.n	8000f08 <HAL_ADC_MspInit+0x130>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e08:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000e14:	2320      	movs	r3, #32
 8000e16:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8000e18:	2396      	movs	r3, #150	@ 0x96
 8000e1a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e20:	2302      	movs	r3, #2
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e24:	2302      	movs	r3, #2
 8000e26:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000e2c:	2320      	movs	r3, #32
 8000e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e34:	2300      	movs	r3, #0
 8000e36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f007 f88e 	bl	8007f60 <HAL_RCCEx_PeriphCLKConfig>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000e4a:	f7ff ffa5 	bl	8000d98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e4e:	4b31      	ldr	r3, [pc, #196]	@ (8000f14 <HAL_ADC_MspInit+0x13c>)
 8000e50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e54:	4a2f      	ldr	r2, [pc, #188]	@ (8000f14 <HAL_ADC_MspInit+0x13c>)
 8000e56:	f043 0320 	orr.w	r3, r3, #32
 8000e5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e5e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f14 <HAL_ADC_MspInit+0x13c>)
 8000e60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e64:	f003 0320 	and.w	r3, r3, #32
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6c:	4b29      	ldr	r3, [pc, #164]	@ (8000f14 <HAL_ADC_MspInit+0x13c>)
 8000e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e72:	4a28      	ldr	r2, [pc, #160]	@ (8000f14 <HAL_ADC_MspInit+0x13c>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e7c:	4b25      	ldr	r3, [pc, #148]	@ (8000f14 <HAL_ADC_MspInit+0x13c>)
 8000e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e8a:	23c0      	movs	r3, #192	@ 0xc0
 8000e8c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e90:	2303      	movs	r3, #3
 8000e92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	481d      	ldr	r0, [pc, #116]	@ (8000f18 <HAL_ADC_MspInit+0x140>)
 8000ea4:	f005 fe0a 	bl	8006abc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream3;
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f20 <HAL_ADC_MspInit+0x148>)
 8000eac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000eae:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000eb0:	2209      	movs	r2, #9
 8000eb2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eb4:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eba:	4b18      	ldr	r3, [pc, #96]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ec0:	4b16      	ldr	r3, [pc, #88]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000ec2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ec6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ec8:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000eca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ece:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000ed2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ed6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ed8:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000eda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ede:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eec:	480b      	ldr	r0, [pc, #44]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000eee:	f002 ff9d 	bl	8003e2c <HAL_DMA_Init>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <HAL_ADC_MspInit+0x124>
    {
      Error_Handler();
 8000ef8:	f7ff ff4e 	bl	8000d98 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a07      	ldr	r2, [pc, #28]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000f00:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000f02:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <HAL_ADC_MspInit+0x144>)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f08:	bf00      	nop
 8000f0a:	37e8      	adds	r7, #232	@ 0xe8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40022000 	.word	0x40022000
 8000f14:	58024400 	.word	0x58024400
 8000f18:	58020000 	.word	0x58020000
 8000f1c:	24000090 	.word	0x24000090
 8000f20:	40020058 	.word	0x40020058

08000f24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0bc      	sub	sp, #240	@ 0xf0
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f3c:	f107 0318 	add.w	r3, r7, #24
 8000f40:	22c0      	movs	r2, #192	@ 0xc0
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f00b fd21 	bl	800c98c <memset>
  if(huart->Instance==UART4)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4aa6      	ldr	r2, [pc, #664]	@ (80011e8 <HAL_UART_MspInit+0x2c4>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	f040 8094 	bne.w	800107e <HAL_UART_MspInit+0x15a>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000f56:	f04f 0202 	mov.w	r2, #2
 8000f5a:	f04f 0300 	mov.w	r3, #0
 8000f5e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f62:	2300      	movs	r3, #0
 8000f64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f68:	f107 0318 	add.w	r3, r7, #24
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f006 fff7 	bl	8007f60 <HAL_RCCEx_PeriphCLKConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8000f78:	f7ff ff0e 	bl	8000d98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000f7c:	4b9b      	ldr	r3, [pc, #620]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 8000f7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f82:	4a9a      	ldr	r2, [pc, #616]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 8000f84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f88:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f8c:	4b97      	ldr	r3, [pc, #604]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 8000f8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000f96:	617b      	str	r3, [r7, #20]
 8000f98:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9a:	4b94      	ldr	r3, [pc, #592]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 8000f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa0:	4a92      	ldr	r2, [pc, #584]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000faa:	4b90      	ldr	r3, [pc, #576]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 8000fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4884      	ldr	r0, [pc, #528]	@ (80011f0 <HAL_UART_MspInit+0x2cc>)
 8000fde:	f005 fd6d 	bl	8006abc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000ffa:	2308      	movs	r3, #8
 8000ffc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001004:	4619      	mov	r1, r3
 8001006:	487a      	ldr	r0, [pc, #488]	@ (80011f0 <HAL_UART_MspInit+0x2cc>)
 8001008:	f005 fd58 	bl	8006abc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800100c:	4b79      	ldr	r3, [pc, #484]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 800100e:	4a7a      	ldr	r2, [pc, #488]	@ (80011f8 <HAL_UART_MspInit+0x2d4>)
 8001010:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8001012:	4b78      	ldr	r3, [pc, #480]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001014:	223f      	movs	r2, #63	@ 0x3f
 8001016:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001018:	4b76      	ldr	r3, [pc, #472]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800101e:	4b75      	ldr	r3, [pc, #468]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001020:	2200      	movs	r2, #0
 8001022:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001024:	4b73      	ldr	r3, [pc, #460]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001026:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800102a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800102c:	4b71      	ldr	r3, [pc, #452]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 800102e:	2200      	movs	r2, #0
 8001030:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001032:	4b70      	ldr	r3, [pc, #448]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8001038:	4b6e      	ldr	r3, [pc, #440]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 800103a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800103e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001040:	4b6c      	ldr	r3, [pc, #432]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001042:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001046:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001048:	4b6a      	ldr	r3, [pc, #424]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 800104a:	2200      	movs	r2, #0
 800104c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800104e:	4869      	ldr	r0, [pc, #420]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001050:	f002 feec 	bl	8003e2c <HAL_DMA_Init>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800105a:	f7ff fe9d 	bl	8000d98 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a64      	ldr	r2, [pc, #400]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001062:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001066:	4a63      	ldr	r2, [pc, #396]	@ (80011f4 <HAL_UART_MspInit+0x2d0>)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800106c:	2200      	movs	r2, #0
 800106e:	2100      	movs	r1, #0
 8001070:	2034      	movs	r0, #52	@ 0x34
 8001072:	f002 fe2e 	bl	8003cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001076:	2034      	movs	r0, #52	@ 0x34
 8001078:	f002 fe45 	bl	8003d06 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 800107c:	e0af      	b.n	80011de <HAL_UART_MspInit+0x2ba>
  else if(huart->Instance==USART1)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a5e      	ldr	r2, [pc, #376]	@ (80011fc <HAL_UART_MspInit+0x2d8>)
 8001084:	4293      	cmp	r3, r2
 8001086:	f040 80aa 	bne.w	80011de <HAL_UART_MspInit+0x2ba>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800108a:	f04f 0201 	mov.w	r2, #1
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001096:	2300      	movs	r3, #0
 8001098:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800109c:	f107 0318 	add.w	r3, r7, #24
 80010a0:	4618      	mov	r0, r3
 80010a2:	f006 ff5d 	bl	8007f60 <HAL_RCCEx_PeriphCLKConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80010ac:	f7ff fe74 	bl	8000d98 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80010b0:	4b4e      	ldr	r3, [pc, #312]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 80010b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010b6:	4a4d      	ldr	r2, [pc, #308]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 80010b8:	f043 0310 	orr.w	r3, r3, #16
 80010bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80010c0:	4b4a      	ldr	r3, [pc, #296]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 80010c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010c6:	f003 0310 	and.w	r3, r3, #16
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	4b47      	ldr	r3, [pc, #284]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 80010d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 80010d6:	f043 0301 	orr.w	r3, r3, #1
 80010da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010de:	4b43      	ldr	r3, [pc, #268]	@ (80011ec <HAL_UART_MspInit+0x2c8>)
 80010e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	60bb      	str	r3, [r7, #8]
 80010ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 80010ec:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001106:	2307      	movs	r3, #7
 8001108:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001110:	4619      	mov	r1, r3
 8001112:	4837      	ldr	r0, [pc, #220]	@ (80011f0 <HAL_UART_MspInit+0x2cc>)
 8001114:	f005 fcd2 	bl	8006abc <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8001118:	4b39      	ldr	r3, [pc, #228]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 800111a:	4a3a      	ldr	r2, [pc, #232]	@ (8001204 <HAL_UART_MspInit+0x2e0>)
 800111c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001120:	2229      	movs	r2, #41	@ 0x29
 8001122:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001124:	4b36      	ldr	r3, [pc, #216]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001130:	4b33      	ldr	r3, [pc, #204]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001132:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001136:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001138:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800113e:	4b30      	ldr	r3, [pc, #192]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001144:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800114a:	4b2d      	ldr	r3, [pc, #180]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 800114c:	2200      	movs	r2, #0
 800114e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001150:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001152:	2200      	movs	r2, #0
 8001154:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001156:	482a      	ldr	r0, [pc, #168]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001158:	f002 fe68 	bl	8003e2c <HAL_DMA_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <HAL_UART_MspInit+0x242>
      Error_Handler();
 8001162:	f7ff fe19 	bl	8000d98 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a25      	ldr	r2, [pc, #148]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 800116a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800116e:	4a24      	ldr	r2, [pc, #144]	@ (8001200 <HAL_UART_MspInit+0x2dc>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 8001174:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 8001176:	4a25      	ldr	r2, [pc, #148]	@ (800120c <HAL_UART_MspInit+0x2e8>)
 8001178:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800117a:	4b23      	ldr	r3, [pc, #140]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 800117c:	222a      	movs	r2, #42	@ 0x2a
 800117e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001180:	4b21      	ldr	r3, [pc, #132]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 8001182:	2240      	movs	r2, #64	@ 0x40
 8001184:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001186:	4b20      	ldr	r3, [pc, #128]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800118c:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 800118e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001192:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001194:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 8001196:	2200      	movs	r2, #0
 8001198:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80011a0:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ac:	4b16      	ldr	r3, [pc, #88]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80011b2:	4815      	ldr	r0, [pc, #84]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 80011b4:	f002 fe3a 	bl	8003e2c <HAL_DMA_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_UART_MspInit+0x29e>
      Error_Handler();
 80011be:	f7ff fdeb 	bl	8000d98 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a10      	ldr	r2, [pc, #64]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 80011c6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80011c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001208 <HAL_UART_MspInit+0x2e4>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2100      	movs	r1, #0
 80011d2:	2025      	movs	r0, #37	@ 0x25
 80011d4:	f002 fd7d 	bl	8003cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80011d8:	2025      	movs	r0, #37	@ 0x25
 80011da:	f002 fd94 	bl	8003d06 <HAL_NVIC_EnableIRQ>
}
 80011de:	bf00      	nop
 80011e0:	37f0      	adds	r7, #240	@ 0xf0
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40004c00 	.word	0x40004c00
 80011ec:	58024400 	.word	0x58024400
 80011f0:	58020000 	.word	0x58020000
 80011f4:	24000230 	.word	0x24000230
 80011f8:	40020040 	.word	0x40020040
 80011fc:	40011000 	.word	0x40011000
 8001200:	240002a8 	.word	0x240002a8
 8001204:	40020010 	.word	0x40020010
 8001208:	24000320 	.word	0x24000320
 800120c:	40020028 	.word	0x40020028

08001210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <NMI_Handler+0x4>

08001218 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <HardFault_Handler+0x4>

08001220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <MemManage_Handler+0x4>

08001228 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <BusFault_Handler+0x4>

08001230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <UsageFault_Handler+0x4>

08001238 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001266:	f001 f83d 	bl	80022e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001274:	4802      	ldr	r0, [pc, #8]	@ (8001280 <DMA1_Stream0_IRQHandler+0x10>)
 8001276:	f004 f903 	bl	8005480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	240002a8 	.word	0x240002a8

08001284 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001288:	4802      	ldr	r0, [pc, #8]	@ (8001294 <DMA1_Stream1_IRQHandler+0x10>)
 800128a:	f004 f8f9 	bl	8005480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	24000320 	.word	0x24000320

08001298 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800129c:	4802      	ldr	r0, [pc, #8]	@ (80012a8 <DMA1_Stream2_IRQHandler+0x10>)
 800129e:	f004 f8ef 	bl	8005480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	24000230 	.word	0x24000230

080012ac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <DMA1_Stream3_IRQHandler+0x10>)
 80012b2:	f004 f8e5 	bl	8005480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	24000090 	.word	0x24000090

080012c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <USART1_IRQHandler+0x10>)
 80012c6:	f009 fc7b 	bl	800abc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	2400019c 	.word	0x2400019c

080012d4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
  /* Check for IDLE line interrupt (for DMA + IDLE mode) */
  if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE) != RESET) {
 80012da:	4b4e      	ldr	r3, [pc, #312]	@ (8001414 <UART4_IRQHandler+0x140>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	f003 0310 	and.w	r3, r3, #16
 80012e4:	2b10      	cmp	r3, #16
 80012e6:	f040 808d 	bne.w	8001404 <UART4_IRQHandler+0x130>
    /* Clear IDLE flag - MUST be cleared */
    __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 80012ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001414 <UART4_IRQHandler+0x140>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2210      	movs	r2, #16
 80012f0:	621a      	str	r2, [r3, #32]
    /* HAL_UART_Receive_DMA doesn't automatically trigger RxEventCallback */
    extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size);
    
    /* Calculate received size from DMA counter */
    /* RX_DMA_BUFFER_SIZE is defined in UARTComm.h (4096 bytes) */
    uint16_t received_size = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart4.hdmarx);
 80012f2:	4b48      	ldr	r3, [pc, #288]	@ (8001414 <UART4_IRQHandler+0x140>)
 80012f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a47      	ldr	r2, [pc, #284]	@ (8001418 <UART4_IRQHandler+0x144>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d068      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 8001300:	4b44      	ldr	r3, [pc, #272]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a44      	ldr	r2, [pc, #272]	@ (800141c <UART4_IRQHandler+0x148>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d061      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 800130e:	4b41      	ldr	r3, [pc, #260]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a42      	ldr	r2, [pc, #264]	@ (8001420 <UART4_IRQHandler+0x14c>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d05a      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 800131c:	4b3d      	ldr	r3, [pc, #244]	@ (8001414 <UART4_IRQHandler+0x140>)
 800131e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a3f      	ldr	r2, [pc, #252]	@ (8001424 <UART4_IRQHandler+0x150>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d053      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 800132a:	4b3a      	ldr	r3, [pc, #232]	@ (8001414 <UART4_IRQHandler+0x140>)
 800132c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a3d      	ldr	r2, [pc, #244]	@ (8001428 <UART4_IRQHandler+0x154>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d04c      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 8001338:	4b36      	ldr	r3, [pc, #216]	@ (8001414 <UART4_IRQHandler+0x140>)
 800133a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a3a      	ldr	r2, [pc, #232]	@ (800142c <UART4_IRQHandler+0x158>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d045      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 8001346:	4b33      	ldr	r3, [pc, #204]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001348:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a38      	ldr	r2, [pc, #224]	@ (8001430 <UART4_IRQHandler+0x15c>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d03e      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 8001354:	4b2f      	ldr	r3, [pc, #188]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a35      	ldr	r2, [pc, #212]	@ (8001434 <UART4_IRQHandler+0x160>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d037      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 8001362:	4b2c      	ldr	r3, [pc, #176]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001364:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a33      	ldr	r2, [pc, #204]	@ (8001438 <UART4_IRQHandler+0x164>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d030      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a30      	ldr	r2, [pc, #192]	@ (800143c <UART4_IRQHandler+0x168>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d029      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 800137e:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a2e      	ldr	r2, [pc, #184]	@ (8001440 <UART4_IRQHandler+0x16c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d022      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 800138c:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <UART4_IRQHandler+0x140>)
 800138e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a2b      	ldr	r2, [pc, #172]	@ (8001444 <UART4_IRQHandler+0x170>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d01b      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 800139a:	4b1e      	ldr	r3, [pc, #120]	@ (8001414 <UART4_IRQHandler+0x140>)
 800139c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a29      	ldr	r2, [pc, #164]	@ (8001448 <UART4_IRQHandler+0x174>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d014      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 80013a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001414 <UART4_IRQHandler+0x140>)
 80013aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a26      	ldr	r2, [pc, #152]	@ (800144c <UART4_IRQHandler+0x178>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d00d      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 80013b6:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <UART4_IRQHandler+0x140>)
 80013b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a24      	ldr	r2, [pc, #144]	@ (8001450 <UART4_IRQHandler+0x17c>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d006      	beq.n	80013d2 <UART4_IRQHandler+0xfe>
 80013c4:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <UART4_IRQHandler+0x140>)
 80013c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a21      	ldr	r2, [pc, #132]	@ (8001454 <UART4_IRQHandler+0x180>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d109      	bne.n	80013e6 <UART4_IRQHandler+0x112>
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <UART4_IRQHandler+0x140>)
 80013d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	e008      	b.n	80013f8 <UART4_IRQHandler+0x124>
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <UART4_IRQHandler+0x140>)
 80013e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	80fb      	strh	r3, [r7, #6]
    HAL_UARTEx_RxEventCallback(&huart4, received_size);
 80013fa:	88fb      	ldrh	r3, [r7, #6]
 80013fc:	4619      	mov	r1, r3
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001400:	f000 fd7e 	bl	8001f00 <HAL_UARTEx_RxEventCallback>
  }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001404:	4803      	ldr	r0, [pc, #12]	@ (8001414 <UART4_IRQHandler+0x140>)
 8001406:	f009 fbdb 	bl	800abc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	24000108 	.word	0x24000108
 8001418:	40020010 	.word	0x40020010
 800141c:	40020028 	.word	0x40020028
 8001420:	40020040 	.word	0x40020040
 8001424:	40020058 	.word	0x40020058
 8001428:	40020070 	.word	0x40020070
 800142c:	40020088 	.word	0x40020088
 8001430:	400200a0 	.word	0x400200a0
 8001434:	400200b8 	.word	0x400200b8
 8001438:	40020410 	.word	0x40020410
 800143c:	40020428 	.word	0x40020428
 8001440:	40020440 	.word	0x40020440
 8001444:	40020458 	.word	0x40020458
 8001448:	40020470 	.word	0x40020470
 800144c:	40020488 	.word	0x40020488
 8001450:	400204a0 	.word	0x400204a0
 8001454:	400204b8 	.word	0x400204b8

08001458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001458:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001494 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800145c:	f7ff f980 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001460:	f7ff f8d0 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001466:	490d      	ldr	r1, [pc, #52]	@ (800149c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001468:	4a0d      	ldr	r2, [pc, #52]	@ (80014a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800147c:	4c0a      	ldr	r4, [pc, #40]	@ (80014a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148a:	f00b fa87 	bl	800c99c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800148e:	f7ff f97f 	bl	8000790 <main>
  bx  lr
 8001492:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001494:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001498:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800149c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80014a0:	0800ca68 	.word	0x0800ca68
  ldr r2, =_sbss
 80014a4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80014a8:	240080e0 	.word	0x240080e0

080014ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC3_IRQHandler>
	...

080014b0 <GetChannelIndex>:
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data);
static void ProcessDmaBuffer(uint16_t channel_idx);

/* Helper Functions */
static uint16_t GetChannelIndex(uint16_t Channel)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	80fb      	strh	r3, [r7, #6]
    switch (Channel) {
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014c0:	2b05      	cmp	r3, #5
 80014c2:	d819      	bhi.n	80014f8 <GetChannelIndex+0x48>
 80014c4:	a201      	add	r2, pc, #4	@ (adr r2, 80014cc <GetChannelIndex+0x1c>)
 80014c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ca:	bf00      	nop
 80014cc:	080014e5 	.word	0x080014e5
 80014d0:	080014e9 	.word	0x080014e9
 80014d4:	080014f5 	.word	0x080014f5
 80014d8:	080014ed 	.word	0x080014ed
 80014dc:	080014f9 	.word	0x080014f9
 80014e0:	080014f1 	.word	0x080014f1
        case UART_UMBILICAL: return UART_CH_UMBILICAL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	e008      	b.n	80014fa <GetChannelIndex+0x4a>
        case UART_RPI: return UART_CH_RPI;
 80014e8:	2302      	movs	r3, #2
 80014ea:	e006      	b.n	80014fa <GetChannelIndex+0x4a>
        case UART_IMU: return UART_CH_IMU;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e004      	b.n	80014fa <GetChannelIndex+0x4a>
        case UART_CERTUS: return UART_CH_CERTUS;
 80014f0:	2304      	movs	r3, #4
 80014f2:	e002      	b.n	80014fa <GetChannelIndex+0x4a>
        case UART_GPS: return UART_CH_GPS;
 80014f4:	2305      	movs	r3, #5
 80014f6:	e000      	b.n	80014fa <GetChannelIndex+0x4a>
        default: return UART_CHANNEL_MAX;
 80014f8:	2307      	movs	r3, #7
    }
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop

08001508 <InitChannelMapping>:

static void InitChannelMapping(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
    /* UART1 (UMBILICAL) */
    uart_instances[0].huart = &huart1;
 800150c:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <InitChannelMapping+0x4c>)
 800150e:	4a12      	ldr	r2, [pc, #72]	@ (8001558 <InitChannelMapping+0x50>)
 8001510:	601a      	str	r2, [r3, #0]
    uart_instances[0].hdma_rx = &hdma_usart1_rx;
 8001512:	4b10      	ldr	r3, [pc, #64]	@ (8001554 <InitChannelMapping+0x4c>)
 8001514:	4a11      	ldr	r2, [pc, #68]	@ (800155c <InitChannelMapping+0x54>)
 8001516:	605a      	str	r2, [r3, #4]
    uart_instances[0].hdma_tx = &hdma_usart1_tx;
 8001518:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <InitChannelMapping+0x4c>)
 800151a:	4a11      	ldr	r2, [pc, #68]	@ (8001560 <InitChannelMapping+0x58>)
 800151c:	609a      	str	r2, [r3, #8]
    
    /* UART4 (IMU) */
    uart_instances[3].huart = &huart4;
 800151e:	4b0d      	ldr	r3, [pc, #52]	@ (8001554 <InitChannelMapping+0x4c>)
 8001520:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001524:	461a      	mov	r2, r3
 8001526:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <InitChannelMapping+0x5c>)
 8001528:	f8c2 3558 	str.w	r3, [r2, #1368]	@ 0x558
    uart_instances[3].hdma_rx = &hdma_uart4_rx;
 800152c:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <InitChannelMapping+0x4c>)
 800152e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001532:	461a      	mov	r2, r3
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <InitChannelMapping+0x60>)
 8001536:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    uart_instances[3].hdma_tx = &hdma_uart4_tx;
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <InitChannelMapping+0x4c>)
 800153c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001540:	461a      	mov	r2, r3
 8001542:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <InitChannelMapping+0x64>)
 8001544:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	24000410 	.word	0x24000410
 8001558:	2400019c 	.word	0x2400019c
 800155c:	240002a8 	.word	0x240002a8
 8001560:	24000320 	.word	0x24000320
 8001564:	24000108 	.word	0x24000108
 8001568:	24000230 	.word	0x24000230
 800156c:	24000398 	.word	0x24000398

08001570 <Verify_i400_Checksum>:
 * @param pPacket: Pointer to packet buffer (must be at least 44 bytes)
 * @param length: Packet length (should be IMU_PACKET_SIZE = 44)
 * @return 1 if checksum valid, 0 if invalid
 */
static uint8_t Verify_i400_Checksum(uint8_t *pPacket, uint16_t length)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]
    if (pPacket == NULL || length < IMU_PACKET_SIZE) {
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d002      	beq.n	8001588 <Verify_i400_Checksum+0x18>
 8001582:	887b      	ldrh	r3, [r7, #2]
 8001584:	2b2b      	cmp	r3, #43	@ 0x2b
 8001586:	d801      	bhi.n	800158c <Verify_i400_Checksum+0x1c>
        return 0;  /* Invalid packet */
 8001588:	2300      	movs	r3, #0
 800158a:	e032      	b.n	80015f2 <Verify_i400_Checksum+0x82>
    }
    
    /* Initialize 16-bit sum to 0 */
    uint16_t sum = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	81fb      	strh	r3, [r7, #14]
    
    /* Sum 21 words (42 bytes) using Little Endian word formation */
    for (uint16_t i = 0; i < (IMU_PACKET_SIZE - 2); i += 2) {
 8001590:	2300      	movs	r3, #0
 8001592:	81bb      	strh	r3, [r7, #12]
 8001594:	e016      	b.n	80015c4 <Verify_i400_Checksum+0x54>
        uint16_t word = (uint16_t)pPacket[i] | ((uint16_t)pPacket[i + 1] << 8);
 8001596:	89bb      	ldrh	r3, [r7, #12]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	4413      	add	r3, r2
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	b21a      	sxth	r2, r3
 80015a0:	89bb      	ldrh	r3, [r7, #12]
 80015a2:	3301      	adds	r3, #1
 80015a4:	6879      	ldr	r1, [r7, #4]
 80015a6:	440b      	add	r3, r1
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b21b      	sxth	r3, r3
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b21b      	sxth	r3, r3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	813b      	strh	r3, [r7, #8]
        sum += word;
 80015b6:	89fa      	ldrh	r2, [r7, #14]
 80015b8:	893b      	ldrh	r3, [r7, #8]
 80015ba:	4413      	add	r3, r2
 80015bc:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < (IMU_PACKET_SIZE - 2); i += 2) {
 80015be:	89bb      	ldrh	r3, [r7, #12]
 80015c0:	3302      	adds	r3, #2
 80015c2:	81bb      	strh	r3, [r7, #12]
 80015c4:	89bb      	ldrh	r3, [r7, #12]
 80015c6:	2b29      	cmp	r3, #41	@ 0x29
 80015c8:	d9e5      	bls.n	8001596 <Verify_i400_Checksum+0x26>
    }
    
    /* Read received checksum from bytes 42 (LSB) and 43 (MSB) - Little Endian */
    uint16_t received_checksum = (uint16_t)pPacket[IMU_PACKET_SIZE - 2] | 
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	332a      	adds	r3, #42	@ 0x2a
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b21a      	sxth	r2, r3
                                 ((uint16_t)pPacket[IMU_PACKET_SIZE - 1] << 8);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	332b      	adds	r3, #43	@ 0x2b
 80015d6:	781b      	ldrb	r3, [r3, #0]
    uint16_t received_checksum = (uint16_t)pPacket[IMU_PACKET_SIZE - 2] | 
 80015d8:	b21b      	sxth	r3, r3
 80015da:	021b      	lsls	r3, r3, #8
 80015dc:	b21b      	sxth	r3, r3
 80015de:	4313      	orrs	r3, r2
 80015e0:	b21b      	sxth	r3, r3
 80015e2:	817b      	strh	r3, [r7, #10]
    
    /* Compare calculated sum with received checksum */
    return (sum == received_checksum) ? 1 : 0;
 80015e4:	89fa      	ldrh	r2, [r7, #14]
 80015e6:	897b      	ldrh	r3, [r7, #10]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	bf0c      	ite	eq
 80015ec:	2301      	moveq	r3, #1
 80015ee:	2300      	movne	r3, #0
 80015f0:	b2db      	uxtb	r3, r3
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
	...

08001600 <ParseI400Packet>:

/* Parse i400 Navigation packet (0xA2) - wrapper for IMU_ParsePacket */
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	@ 0x28
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	6039      	str	r1, [r7, #0]
 800160a:	80fb      	strh	r3, [r7, #6]
    if (channel_idx != 3) return false;  /* Only process for UART_IMU (UART4) */
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	2b03      	cmp	r3, #3
 8001610:	d001      	beq.n	8001616 <ParseI400Packet+0x16>
 8001612:	2300      	movs	r3, #0
 8001614:	e14a      	b.n	80018ac <ParseI400Packet+0x2ac>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 800161c:	fb02 f303 	mul.w	r3, r2, r3
 8001620:	4aa4      	ldr	r2, [pc, #656]	@ (80018b4 <ParseI400Packet+0x2b4>)
 8001622:	4413      	add	r3, r2
 8001624:	623b      	str	r3, [r7, #32]
    
    /* Verify sync byte and message ID first */
    if (packet_data[0] != IMU_SYNC_BYTE || packet_data[1] != IMU_MSG_ID_NAV) {
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b0e      	cmp	r3, #14
 800162c:	d104      	bne.n	8001638 <ParseI400Packet+0x38>
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2ba2      	cmp	r3, #162	@ 0xa2
 8001636:	d001      	beq.n	800163c <ParseI400Packet+0x3c>
        return false;
 8001638:	2300      	movs	r3, #0
 800163a:	e137      	b.n	80018ac <ParseI400Packet+0x2ac>
    }
    
    /* Store packet for debugging before verification */
    memcpy((void*)inst->last_packet_bytes, packet_data, IMU_PACKET_SIZE);
 800163c:	6a3a      	ldr	r2, [r7, #32]
 800163e:	f241 1330 	movw	r3, #4400	@ 0x1130
 8001642:	4413      	add	r3, r2
 8001644:	222c      	movs	r2, #44	@ 0x2c
 8001646:	6839      	ldr	r1, [r7, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f00b f9cb 	bl	800c9e4 <memcpy>
    
    /* Calculate checksum for debugging (16-bit Unsigned Summation) */
    uint16_t calculated_sum = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (uint16_t i = 0; i < IMU_PACKET_SIZE - 2; i++) {
 8001652:	2300      	movs	r3, #0
 8001654:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001656:	e00a      	b.n	800166e <ParseI400Packet+0x6e>
        calculated_sum += (uint16_t)packet_data[i];
 8001658:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	4413      	add	r3, r2
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	461a      	mov	r2, r3
 8001662:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001664:	4413      	add	r3, r2
 8001666:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (uint16_t i = 0; i < IMU_PACKET_SIZE - 2; i++) {
 8001668:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800166a:	3301      	adds	r3, #1
 800166c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800166e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001670:	2b29      	cmp	r3, #41	@ 0x29
 8001672:	d9f1      	bls.n	8001658 <ParseI400Packet+0x58>
    }
    /* Read received checksum (Little Endian: LSB at index 42, MSB at index 43) */
    uint16_t received_checksum = (uint16_t)packet_data[IMU_PACKET_SIZE - 2] | 
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	332a      	adds	r3, #42	@ 0x2a
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b21a      	sxth	r2, r3
                                  ((uint16_t)packet_data[IMU_PACKET_SIZE - 1] << 8);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	332b      	adds	r3, #43	@ 0x2b
 8001680:	781b      	ldrb	r3, [r3, #0]
    uint16_t received_checksum = (uint16_t)packet_data[IMU_PACKET_SIZE - 2] | 
 8001682:	b21b      	sxth	r3, r3
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b21b      	sxth	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b21b      	sxth	r3, r3
 800168c:	83fb      	strh	r3, [r7, #30]
    inst->last_calculated_checksum = calculated_sum;
 800168e:	6a3b      	ldr	r3, [r7, #32]
 8001690:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001694:	461a      	mov	r2, r3
 8001696:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001698:	f8a2 312c 	strh.w	r3, [r2, #300]	@ 0x12c
    inst->last_received_checksum = received_checksum;
 800169c:	6a3b      	ldr	r3, [r7, #32]
 800169e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016a2:	461a      	mov	r2, r3
 80016a4:	8bfb      	ldrh	r3, [r7, #30]
 80016a6:	f8a2 312e 	strh.w	r3, [r2, #302]	@ 0x12e
    
    /* Verify checksum using i400 IMU protocol (16-bit Unsigned Summation) */
    if (Verify_i400_Checksum(packet_data, IMU_PACKET_SIZE) == 0) {
 80016aa:	212c      	movs	r1, #44	@ 0x2c
 80016ac:	6838      	ldr	r0, [r7, #0]
 80016ae:	f7ff ff5f 	bl	8001570 <Verify_i400_Checksum>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d10c      	bne.n	80016d2 <ParseI400Packet+0xd2>
        inst->checksum_error_count++;
 80016b8:	6a3b      	ldr	r3, [r7, #32]
 80016ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016be:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80016c2:	3301      	adds	r3, #1
 80016c4:	6a3a      	ldr	r2, [r7, #32]
 80016c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80016ca:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
        return false;  /* Checksum mismatch */
 80016ce:	2300      	movs	r3, #0
 80016d0:	e0ec      	b.n	80018ac <ParseI400Packet+0x2ac>
    }
    
    /* Parse packet using IMU module */
    imu_raw_packet_t *packet = (imu_raw_packet_t *)packet_data;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	61bb      	str	r3, [r7, #24]
    
    /* Decode Angular Rate (rad/s) - LSB: 2^-11 rad/s */
    const float ANGULAR_RATE_LSB = 1.0f / (1 << 11);  /* 2^-11 */
 80016d6:	f04f 5368 	mov.w	r3, #973078528	@ 0x3a000000
 80016da:	617b      	str	r3, [r7, #20]
    inst->decoded_imu_data.angular_rate_x = (float)packet->angular_rate_x * ANGULAR_RATE_LSB;
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016e2:	b21b      	sxth	r3, r3
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80016f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f4:	6a3b      	ldr	r3, [r7, #32]
 80016f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016fa:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    inst->decoded_imu_data.angular_rate_y = (float)packet->angular_rate_y * ANGULAR_RATE_LSB;
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001704:	b21b      	sxth	r3, r3
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001716:	6a3b      	ldr	r3, [r7, #32]
 8001718:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800171c:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
    inst->decoded_imu_data.angular_rate_z = (float)packet->angular_rate_z * ANGULAR_RATE_LSB;
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001726:	b21b      	sxth	r3, r3
 8001728:	ee07 3a90 	vmov	s15, r3
 800172c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001730:	edd7 7a05 	vldr	s15, [r7, #20]
 8001734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800173e:	edc3 7a65 	vstr	s15, [r3, #404]	@ 0x194
    
    /* Decode Linear Acceleration (m/s) - LSB: (2^-5) * 0.3048 m/s */
    const float LINEAR_ACCEL_LSB = (1.0f / (1 << 5)) * 0.3048f;  /* (2^-5) * 0.3048 */
 8001742:	4b5d      	ldr	r3, [pc, #372]	@ (80018b8 <ParseI400Packet+0x2b8>)
 8001744:	613b      	str	r3, [r7, #16]
    inst->decoded_imu_data.linear_accel_x = (float)packet->linear_accel_x * LINEAR_ACCEL_LSB;
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800174c:	b21b      	sxth	r3, r3
 800174e:	ee07 3a90 	vmov	s15, r3
 8001752:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001756:	edd7 7a04 	vldr	s15, [r7, #16]
 800175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800175e:	6a3b      	ldr	r3, [r7, #32]
 8001760:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001764:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
    inst->decoded_imu_data.linear_accel_y = (float)packet->linear_accel_y * LINEAR_ACCEL_LSB;
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800176e:	b21b      	sxth	r3, r3
 8001770:	ee07 3a90 	vmov	s15, r3
 8001774:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001778:	edd7 7a04 	vldr	s15, [r7, #16]
 800177c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001786:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
    inst->decoded_imu_data.linear_accel_z = (float)packet->linear_accel_z * LINEAR_ACCEL_LSB;
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001790:	b21b      	sxth	r3, r3
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800179a:	edd7 7a04 	vldr	s15, [r7, #16]
 800179e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017a2:	6a3b      	ldr	r3, [r7, #32]
 80017a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017a8:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    
    /* Status Word */
    inst->decoded_imu_data.status_word = packet->status_word;
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	89db      	ldrh	r3, [r3, #14]
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017b8:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
    
    /* Decode Delta Angle (rad) - LSB: 2^-33 rad */
    const float DELTA_ANGLE_LSB = 1.0f / (1ULL << 33);  /* 2^-33 */
 80017bc:	f04f 533c 	mov.w	r3, #788529152	@ 0x2f000000
 80017c0:	60fb      	str	r3, [r7, #12]
    inst->decoded_imu_data.delta_angle_x = (float)packet->delta_angle_x * DELTA_ANGLE_LSB;
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80017d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017dc:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    inst->decoded_imu_data.delta_angle_y = (float)packet->delta_angle_y * DELTA_ANGLE_LSB;
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80017f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f4:	6a3b      	ldr	r3, [r7, #32]
 80017f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017fa:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac
    inst->decoded_imu_data.delta_angle_z = (float)packet->delta_angle_z * DELTA_ANGLE_LSB;
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800180a:	edd7 7a03 	vldr	s15, [r7, #12]
 800180e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001812:	6a3b      	ldr	r3, [r7, #32]
 8001814:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001818:	edc3 7a6c 	vstr	s15, [r3, #432]	@ 0x1b0
    
    /* Decode Delta Velocity (m/s) - LSB: (2^-27) * 0.3048 m/s */
    const float DELTA_VELOCITY_LSB = (1.0f / (1ULL << 27)) * 0.3048f;  /* (2^-27) * 0.3048 */
 800181c:	4b27      	ldr	r3, [pc, #156]	@ (80018bc <ParseI400Packet+0x2bc>)
 800181e:	60bb      	str	r3, [r7, #8]
    inst->decoded_imu_data.delta_velocity_x = (float)packet->delta_velocity_x * DELTA_VELOCITY_LSB;
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	ee07 3a90 	vmov	s15, r3
 8001828:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800182c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001834:	6a3b      	ldr	r3, [r7, #32]
 8001836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800183a:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    inst->decoded_imu_data.delta_velocity_y = (float)packet->delta_velocity_y * DELTA_VELOCITY_LSB;
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	6a1b      	ldr	r3, [r3, #32]
 8001842:	ee07 3a90 	vmov	s15, r3
 8001846:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800184a:	edd7 7a02 	vldr	s15, [r7, #8]
 800184e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001852:	6a3b      	ldr	r3, [r7, #32]
 8001854:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001858:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8
    inst->decoded_imu_data.delta_velocity_z = (float)packet->delta_velocity_z * DELTA_VELOCITY_LSB;
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001868:	edd7 7a02 	vldr	s15, [r7, #8]
 800186c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001870:	6a3b      	ldr	r3, [r7, #32]
 8001872:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001876:	edc3 7a6f 	vstr	s15, [r3, #444]	@ 0x1bc
    
    /* Timestamp is not provided by packet, leave it to caller to fill if needed */
    inst->decoded_imu_data.timestamp = 0;
 800187a:	6a3b      	ldr	r3, [r7, #32]
 800187c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001880:	461a      	mov	r2, r3
 8001882:	2300      	movs	r3, #0
 8001884:	f8c2 31c0 	str.w	r3, [r2, #448]	@ 0x1c0
    
    /* Mark data as ready */
    inst->imu_data_ready = true;
 8001888:	6a3b      	ldr	r3, [r7, #32]
 800188a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800188e:	2201      	movs	r2, #1
 8001890:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_count++;
 8001894:	6a3b      	ldr	r3, [r7, #32]
 8001896:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800189a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800189e:	3301      	adds	r3, #1
 80018a0:	6a3a      	ldr	r2, [r7, #32]
 80018a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018a6:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    
    return true;
 80018aa:	2301      	movs	r3, #1
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3728      	adds	r7, #40	@ 0x28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	24000410 	.word	0x24000410
 80018b8:	3c1c0ebf 	.word	0x3c1c0ebf
 80018bc:	311c0ebf 	.word	0x311c0ebf

080018c0 <ProcessDmaBuffer>:
 * This function processes new data in DMA circular buffer
 * 
 * @param channel_idx: UART channel index
 */
static void ProcessDmaBuffer(uint16_t channel_idx)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b095      	sub	sp, #84	@ 0x54
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	80fb      	strh	r3, [r7, #6]
    UART_Instance_t *inst = &uart_instances[channel_idx];
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	4a9c      	ldr	r2, [pc, #624]	@ (8001b48 <ProcessDmaBuffer+0x288>)
 80018d6:	4413      	add	r3, r2
 80018d8:	643b      	str	r3, [r7, #64]	@ 0x40
    
    if (channel_idx != UART_CH_IMU) return;
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	2b03      	cmp	r3, #3
 80018de:	f040 81e9 	bne.w	8001cb4 <ProcessDmaBuffer+0x3f4>

    /* Get current DMA position */
    uint16_t current_pos = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(inst->huart->hdmarx);
 80018e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a97      	ldr	r2, [pc, #604]	@ (8001b4c <ProcessDmaBuffer+0x28c>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d077      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 80018f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a94      	ldr	r2, [pc, #592]	@ (8001b50 <ProcessDmaBuffer+0x290>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d06f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a91      	ldr	r2, [pc, #580]	@ (8001b54 <ProcessDmaBuffer+0x294>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d067      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a8e      	ldr	r2, [pc, #568]	@ (8001b58 <ProcessDmaBuffer+0x298>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d05f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a8b      	ldr	r2, [pc, #556]	@ (8001b5c <ProcessDmaBuffer+0x29c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d057      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001932:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a88      	ldr	r2, [pc, #544]	@ (8001b60 <ProcessDmaBuffer+0x2a0>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d04f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001942:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a85      	ldr	r2, [pc, #532]	@ (8001b64 <ProcessDmaBuffer+0x2a4>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d047      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a82      	ldr	r2, [pc, #520]	@ (8001b68 <ProcessDmaBuffer+0x2a8>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d03f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a7f      	ldr	r2, [pc, #508]	@ (8001b6c <ProcessDmaBuffer+0x2ac>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d037      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a7c      	ldr	r2, [pc, #496]	@ (8001b70 <ProcessDmaBuffer+0x2b0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d02f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a79      	ldr	r2, [pc, #484]	@ (8001b74 <ProcessDmaBuffer+0x2b4>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d027      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 8001992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a76      	ldr	r2, [pc, #472]	@ (8001b78 <ProcessDmaBuffer+0x2b8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d01f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 80019a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a73      	ldr	r2, [pc, #460]	@ (8001b7c <ProcessDmaBuffer+0x2bc>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d017      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 80019b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a70      	ldr	r2, [pc, #448]	@ (8001b80 <ProcessDmaBuffer+0x2c0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d00f      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 80019c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a6d      	ldr	r2, [pc, #436]	@ (8001b84 <ProcessDmaBuffer+0x2c4>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d007      	beq.n	80019e2 <ProcessDmaBuffer+0x122>
 80019d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a6a      	ldr	r2, [pc, #424]	@ (8001b88 <ProcessDmaBuffer+0x2c8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d10a      	bne.n	80019f8 <ProcessDmaBuffer+0x138>
 80019e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	e009      	b.n	8001a0c <ProcessDmaBuffer+0x14c>
 80019f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    inst->rx_dma_current_pos = current_pos;
 8001a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a14:	461a      	mov	r2, r3
 8001a16:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a18:	81d3      	strh	r3, [r2, #14]

    /* Calculate available bytes to process */
    uint16_t available;
    if (current_pos >= inst->rx_dma_last_pos) {
 8001a1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a20:	899b      	ldrh	r3, [r3, #12]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d309      	bcc.n	8001a3e <ProcessDmaBuffer+0x17e>
        available = current_pos - inst->rx_dma_last_pos;
 8001a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a30:	899b      	ldrh	r3, [r3, #12]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8001a3c:	e134      	b.n	8001ca8 <ProcessDmaBuffer+0x3e8>
    } else {
        available = (RX_DMA_BUFFER_SIZE - inst->rx_dma_last_pos) + current_pos;
 8001a3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a44:	899b      	ldrh	r3, [r3, #12]
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a52:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    }

    /* Process buffer while we have enough data for a packet header at least */
    while (available >= IMU_PACKET_SIZE) {
 8001a56:	e127      	b.n	8001ca8 <ProcessDmaBuffer+0x3e8>
        uint16_t pos = inst->rx_dma_last_pos;
 8001a58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a5e:	899b      	ldrh	r3, [r3, #12]
 8001a60:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for Sync Byte (0x0E) */
        if (inst->rx_dma_buffer[pos] == IMU_SYNC_BYTE) {
 8001a62:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a66:	4413      	add	r3, r2
 8001a68:	7b1b      	ldrb	r3, [r3, #12]
 8001a6a:	2b0e      	cmp	r3, #14
 8001a6c:	f040 8109 	bne.w	8001c82 <ProcessDmaBuffer+0x3c2>
            /* Found 0x0E, now check for 0xA2 Message ID at next position */
            uint16_t next_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8001a70:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a72:	3301      	adds	r3, #1
 8001a74:	425a      	negs	r2, r3
 8001a76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a7a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001a7e:	bf58      	it	pl
 8001a80:	4253      	negpl	r3, r2
 8001a82:	877b      	strh	r3, [r7, #58]	@ 0x3a
            
            if (inst->rx_dma_buffer[next_pos] == IMU_MSG_ID_NAV) {
 8001a84:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001a86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a88:	4413      	add	r3, r2
 8001a8a:	7b1b      	ldrb	r3, [r3, #12]
 8001a8c:	2ba2      	cmp	r3, #162	@ 0xa2
 8001a8e:	f040 80d9 	bne.w	8001c44 <ProcessDmaBuffer+0x384>
                /* We have 0x0E and 0xA2. Extract full 44 bytes (handle wrap-around) */
                uint8_t packet[IMU_PACKET_SIZE];
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8001a98:	e014      	b.n	8001ac4 <ProcessDmaBuffer+0x204>
                    packet[i] = inst->rx_dma_buffer[(pos + i) % RX_DMA_BUFFER_SIZE];
 8001a9a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001a9c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001aa0:	4413      	add	r3, r2
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8001aa8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001aac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001aae:	440a      	add	r2, r1
 8001ab0:	7b12      	ldrb	r2, [r2, #12]
 8001ab2:	3350      	adds	r3, #80	@ 0x50
 8001ab4:	443b      	add	r3, r7
 8001ab6:	f803 2c48 	strb.w	r2, [r3, #-72]
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 8001aba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001abe:	3301      	adds	r3, #1
 8001ac0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8001ac4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001ac8:	2b2b      	cmp	r3, #43	@ 0x2b
 8001aca:	d9e6      	bls.n	8001a9a <ProcessDmaBuffer+0x1da>
                }

                /* Verify checksum FIRST using 16-bit Word Sum (Method 3) */
                uint16_t sum = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001ad8:	e01e      	b.n	8001b18 <ProcessDmaBuffer+0x258>
                    /* Create 16-bit word using Little Endian (pPacket[i+1] << 8 | pPacket[i]) */
                    uint16_t word = (uint16_t)packet[j] | ((uint16_t)packet[j + 1] << 8);
 8001ada:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001ade:	3350      	adds	r3, #80	@ 0x50
 8001ae0:	443b      	add	r3, r7
 8001ae2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ae6:	b21a      	sxth	r2, r3
 8001ae8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001aec:	3301      	adds	r3, #1
 8001aee:	3350      	adds	r3, #80	@ 0x50
 8001af0:	443b      	add	r3, r7
 8001af2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001af6:	b21b      	sxth	r3, r3
 8001af8:	021b      	lsls	r3, r3, #8
 8001afa:	b21b      	sxth	r3, r3
 8001afc:	4313      	orrs	r3, r2
 8001afe:	b21b      	sxth	r3, r3
 8001b00:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    sum += word;
 8001b02:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001b06:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b08:	4413      	add	r3, r2
 8001b0a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 8001b0e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001b12:	3302      	adds	r3, #2
 8001b14:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001b18:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001b1c:	2b29      	cmp	r3, #41	@ 0x29
 8001b1e:	d9dc      	bls.n	8001ada <ProcessDmaBuffer+0x21a>
                }
                uint16_t received_checksum = (uint16_t)packet[42] | ((uint16_t)packet[43] << 8);
 8001b20:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001b24:	b21a      	sxth	r2, r3
 8001b26:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b2a:	b21b      	sxth	r3, r3
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	b21b      	sxth	r3, r3
 8001b30:	4313      	orrs	r3, r2
 8001b32:	b21b      	sxth	r3, r3
 8001b34:	873b      	strh	r3, [r7, #56]	@ 0x38

                if (sum == received_checksum) {
 8001b36:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001b3a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d162      	bne.n	8001c06 <ProcessDmaBuffer+0x346>
                    /* Valid packet! Update storage and pointers */
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001b46:	e035      	b.n	8001bb4 <ProcessDmaBuffer+0x2f4>
 8001b48:	24000410 	.word	0x24000410
 8001b4c:	40020010 	.word	0x40020010
 8001b50:	40020028 	.word	0x40020028
 8001b54:	40020040 	.word	0x40020040
 8001b58:	40020058 	.word	0x40020058
 8001b5c:	40020070 	.word	0x40020070
 8001b60:	40020088 	.word	0x40020088
 8001b64:	400200a0 	.word	0x400200a0
 8001b68:	400200b8 	.word	0x400200b8
 8001b6c:	40020410 	.word	0x40020410
 8001b70:	40020428 	.word	0x40020428
 8001b74:	40020440 	.word	0x40020440
 8001b78:	40020458 	.word	0x40020458
 8001b7c:	40020470 	.word	0x40020470
 8001b80:	40020488 	.word	0x40020488
 8001b84:	400204a0 	.word	0x400204a0
 8001b88:	400204b8 	.word	0x400204b8
                        inst->completed_packet[j] = packet[j];
 8001b8c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001b90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b94:	3250      	adds	r2, #80	@ 0x50
 8001b96:	443a      	add	r2, r7
 8001b98:	f812 1c48 	ldrb.w	r1, [r2, #-72]
 8001b9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b9e:	441a      	add	r2, r3
 8001ba0:	f241 135c 	movw	r3, #4444	@ 0x115c
 8001ba4:	4413      	add	r3, r2
 8001ba6:	460a      	mov	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 8001baa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001bae:	3301      	adds	r3, #1
 8001bb0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bb4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001bb8:	2b2b      	cmp	r3, #43	@ 0x2b
 8001bba:	d9e7      	bls.n	8001b8c <ProcessDmaBuffer+0x2cc>
                    }
                    inst->packet_ready = true;
 8001bbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                    inst->packet_count++;
 8001bc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bce:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001bd6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001bda:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c

                    /* Advance last_pos by full packet size */
                    inst->rx_dma_last_pos = (pos + IMU_PACKET_SIZE) % RX_DMA_BUFFER_SIZE;
 8001bde:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001be0:	332c      	adds	r3, #44	@ 0x2c
 8001be2:	425a      	negs	r2, r3
 8001be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001bec:	bf58      	it	pl
 8001bee:	4253      	negpl	r3, r2
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bf8:	819a      	strh	r2, [r3, #12]
                    available -= IMU_PACKET_SIZE;
 8001bfa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001bfe:	3b2c      	subs	r3, #44	@ 0x2c
 8001c00:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue; /* Search for next packet */
 8001c04:	e050      	b.n	8001ca8 <ProcessDmaBuffer+0x3e8>
                } else {
                    /* Checksum failed - False Sync (0x0E was in data) */
                    inst->checksum_error_count++;
 8001c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c0c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001c10:	3301      	adds	r3, #1
 8001c12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c14:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c18:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
                    /* Advance by only 1 byte to search from next position */
                    inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8001c1c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001c1e:	3301      	adds	r3, #1
 8001c20:	425a      	negs	r2, r3
 8001c22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c26:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001c2a:	bf58      	it	pl
 8001c2c:	4253      	negpl	r3, r2
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c36:	819a      	strh	r2, [r3, #12]
                    available--;
 8001c38:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue;
 8001c42:	e031      	b.n	8001ca8 <ProcessDmaBuffer+0x3e8>
                }
            } else {
                /* Not 0xA2 after 0x0E - Skip this 0x0E */
                inst->sync_error_count++;
 8001c44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c4a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c4e:	3301      	adds	r3, #1
 8001c50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c56:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
                inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8001c5a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	425a      	negs	r2, r3
 8001c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c64:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001c68:	bf58      	it	pl
 8001c6a:	4253      	negpl	r3, r2
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c74:	819a      	strh	r2, [r3, #12]
                available--;
 8001c76:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                continue;
 8001c80:	e012      	b.n	8001ca8 <ProcessDmaBuffer+0x3e8>
            }
        }
        
        /* Not 0x0E - Skip to next byte */
        inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8001c82:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001c84:	3301      	adds	r3, #1
 8001c86:	425a      	negs	r2, r3
 8001c88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c8c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001c90:	bf58      	it	pl
 8001c92:	4253      	negpl	r3, r2
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c9c:	819a      	strh	r2, [r3, #12]
        available--;
 8001c9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while (available >= IMU_PACKET_SIZE) {
 8001ca8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001cac:	2b2b      	cmp	r3, #43	@ 0x2b
 8001cae:	f63f aed3 	bhi.w	8001a58 <ProcessDmaBuffer+0x198>
 8001cb2:	e000      	b.n	8001cb6 <ProcessDmaBuffer+0x3f6>
    if (channel_idx != UART_CH_IMU) return;
 8001cb4:	bf00      	nop
    }
}
 8001cb6:	3754      	adds	r7, #84	@ 0x54
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <UART_Init>:

/* Public Functions */

bool UART_Init(uint16_t Channel, uint32_t baudrate)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	6039      	str	r1, [r7, #0]
 8001cca:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 8001ccc:	88fb      	ldrh	r3, [r7, #6]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff fbee 	bl	80014b0 <GetChannelIndex>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	81fb      	strh	r3, [r7, #14]
    if (channel_idx >= UART_CHANNEL_MAX) {
 8001cd8:	89fb      	ldrh	r3, [r7, #14]
 8001cda:	2b06      	cmp	r3, #6
 8001cdc:	d901      	bls.n	8001ce2 <UART_Init+0x22>
        return false;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	e09f      	b.n	8001e22 <UART_Init+0x162>
    }
    
    InitChannelMapping();
 8001ce2:	f7ff fc11 	bl	8001508 <InitChannelMapping>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001ce6:	89fb      	ldrh	r3, [r7, #14]
 8001ce8:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001cec:	fb02 f303 	mul.w	r3, r2, r3
 8001cf0:	4a4e      	ldr	r2, [pc, #312]	@ (8001e2c <UART_Init+0x16c>)
 8001cf2:	4413      	add	r3, r2
 8001cf4:	60bb      	str	r3, [r7, #8]
    
    /* Configure UART baudrate */
    inst->huart->Init.BaudRate = baudrate;
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
    if (HAL_UART_Init(inst->huart) != HAL_OK) {
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f008 fe2a 	bl	800a95c <HAL_UART_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <UART_Init+0x52>
        return false;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e087      	b.n	8001e22 <UART_Init+0x162>
    }
    
    /* Initialize instance */
    inst->tx_busy = false;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d18:	2200      	movs	r2, #0
 8001d1a:	741a      	strb	r2, [r3, #16]
    inst->tx_index = 0;
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d22:	2200      	movs	r2, #0
 8001d24:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
    inst->tx_length = 0;
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
    inst->initialized = false;
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    inst->error_count = 0;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d46:	461a      	mov	r2, r3
 8001d48:	2300      	movs	r3, #0
 8001d4a:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    inst->packet_count = 0;
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d54:	461a      	mov	r2, r3
 8001d56:	2300      	movs	r3, #0
 8001d58:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    inst->sync_error_count = 0;
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d62:	461a      	mov	r2, r3
 8001d64:	2300      	movs	r3, #0
 8001d66:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
    inst->checksum_error_count = 0;
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d70:	461a      	mov	r2, r3
 8001d72:	2300      	movs	r3, #0
 8001d74:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
    inst->data_loss_count = 0;
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d7e:	461a      	mov	r2, r3
 8001d80:	2300      	movs	r3, #0
 8001d82:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
    inst->imu_data_ready = false;
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_ready = false;
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    
    /* Initialize DMA buffer pointers */
    inst->rx_dma_last_pos = 0;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001da4:	2200      	movs	r2, #0
 8001da6:	819a      	strh	r2, [r3, #12]
    inst->rx_dma_current_pos = 0;
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dae:	2200      	movs	r2, #0
 8001db0:	81da      	strh	r2, [r3, #14]
    memset(inst->rx_dma_buffer, 0, RX_DMA_BUFFER_SIZE);
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	330c      	adds	r3, #12
 8001db6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f00a fde5 	bl	800c98c <memset>
    memset(inst->completed_packet, 0, IMU_PACKET_SIZE);
 8001dc2:	68ba      	ldr	r2, [r7, #8]
 8001dc4:	f241 135c 	movw	r3, #4444	@ 0x115c
 8001dc8:	4413      	add	r3, r2
 8001dca:	222c      	movs	r2, #44	@ 0x2c
 8001dcc:	2100      	movs	r1, #0
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f00a fddc 	bl	800c98c <memset>
    
    /* For UART4 (IMU), start DMA reception in Circular mode */
    if (channel_idx == UART_CH_IMU) {
 8001dd4:	89fb      	ldrh	r3, [r7, #14]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d11c      	bne.n	8001e14 <UART_Init+0x154>
        /* Clear any pending IDLE flag */
        __HAL_UART_CLEAR_IDLEFLAG(inst->huart);
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2210      	movs	r2, #16
 8001de2:	621a      	str	r2, [r3, #32]
        
        /* Enable IDLE line interrupt for packet detection */
        __HAL_UART_ENABLE_IT(inst->huart, UART_IT_IDLE);
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0210 	orr.w	r2, r2, #16
 8001df6:	601a      	str	r2, [r3, #0]
        
        /* Start DMA reception in Circular mode */
        if (HAL_UART_Receive_DMA(inst->huart, inst->rx_dma_buffer, RX_DMA_BUFFER_SIZE) != HAL_OK) {
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	6818      	ldr	r0, [r3, #0]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	330c      	adds	r3, #12
 8001e00:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e04:	4619      	mov	r1, r3
 8001e06:	f008 fdf9 	bl	800a9fc <HAL_UART_Receive_DMA>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <UART_Init+0x154>
            return false;
 8001e10:	2300      	movs	r3, #0
 8001e12:	e006      	b.n	8001e22 <UART_Init+0x162>
        }
    }
    
    inst->initialized = true;
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    return true;
 8001e20:	2301      	movs	r3, #1
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	24000410 	.word	0x24000410

08001e30 <UART_GetIMUData>:
    UART_Instance_t *inst = &uart_instances[channel_idx];
    return !inst->tx_busy;
}

bool UART_GetIMUData(uint16_t Channel, IMU_Data_t *imu_data)
{
 8001e30:	b5b0      	push	{r4, r5, r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	6039      	str	r1, [r7, #0]
 8001e3a:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fb36 	bl	80014b0 <GetChannelIndex>
 8001e44:	4603      	mov	r3, r0
 8001e46:	81fb      	strh	r3, [r7, #14]
    
    /* Only available for UART_IMU (UART4) */
    if (channel_idx != UART_CH_IMU || imu_data == NULL) {
 8001e48:	89fb      	ldrh	r3, [r7, #14]
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d102      	bne.n	8001e54 <UART_GetIMUData+0x24>
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <UART_GetIMUData+0x28>
        return false;
 8001e54:	2300      	movs	r3, #0
 8001e56:	e04d      	b.n	8001ef4 <UART_GetIMUData+0xc4>
    }
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001e58:	89fb      	ldrh	r3, [r7, #14]
 8001e5a:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001e5e:	fb02 f303 	mul.w	r3, r2, r3
 8001e62:	4a26      	ldr	r2, [pc, #152]	@ (8001efc <UART_GetIMUData+0xcc>)
 8001e64:	4413      	add	r3, r2
 8001e66:	60bb      	str	r3, [r7, #8]
    
    if (!inst->initialized) {
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e6e:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f083 0301 	eor.w	r3, r3, #1
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <UART_GetIMUData+0x52>
        return false;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e038      	b.n	8001ef4 <UART_GetIMUData+0xc4>
    }
    
    /* Data is processed in HAL_UARTEx_RxEventCallback (IDLE interrupt)
     * Check if new complete packet was prepared by ISR */
    if (!inst->packet_ready) {
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e88:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	f083 0301 	eor.w	r3, r3, #1
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <UART_GetIMUData+0x6c>
        return false;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e02b      	b.n	8001ef4 <UART_GetIMUData+0xc4>
    }
    
    /* Parse completed packet into physical values */
    if (ParseI400Packet(channel_idx, inst->completed_packet)) {
 8001e9c:	68ba      	ldr	r2, [r7, #8]
 8001e9e:	f241 135c 	movw	r3, #4444	@ 0x115c
 8001ea2:	4413      	add	r3, r2
 8001ea4:	89fa      	ldrh	r2, [r7, #14]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	f7ff fba9 	bl	8001600 <ParseI400Packet>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d018      	beq.n	8001ee6 <UART_GetIMUData+0xb6>
        /* Copy decoded data */
        *imu_data = inst->decoded_imu_data;
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ebc:	4615      	mov	r5, r2
 8001ebe:	f503 74c6 	add.w	r4, r3, #396	@ 0x18c
 8001ec2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ec4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ec6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ec8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ecc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ece:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ed2:	e885 0003 	stmia.w	r5, {r0, r1}
        
        /* Clear packet ready flag after consuming */
        inst->packet_ready = false;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
        return true;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e006      	b.n	8001ef4 <UART_GetIMUData+0xc4>
    }
    
    /* Parsing failed - clear flag anyway */
    inst->packet_ready = false;
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    return false;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bdb0      	pop	{r4, r5, r7, pc}
 8001efc:	24000410 	.word	0x24000410

08001f00 <HAL_UARTEx_RxEventCallback>:

/* HAL UART Callbacks */

/* IDLE Line Callback - Called when IDLE line detected (DMA mode) */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	807b      	strh	r3, [r7, #2]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	81fb      	strh	r3, [r7, #14]
 8001f10:	e023      	b.n	8001f5a <HAL_UARTEx_RxEventCallback+0x5a>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 8001f12:	89fb      	ldrh	r3, [r7, #14]
 8001f14:	4a15      	ldr	r2, [pc, #84]	@ (8001f6c <HAL_UARTEx_RxEventCallback+0x6c>)
 8001f16:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001f1a:	fb01 f303 	mul.w	r3, r1, r3
 8001f1e:	4413      	add	r3, r2
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d115      	bne.n	8001f54 <HAL_UARTEx_RxEventCallback+0x54>
 8001f28:	89fb      	ldrh	r3, [r7, #14]
 8001f2a:	4a10      	ldr	r2, [pc, #64]	@ (8001f6c <HAL_UARTEx_RxEventCallback+0x6c>)
 8001f2c:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001f30:	fb01 f303 	mul.w	r3, r1, r3
 8001f34:	441a      	add	r2, r3
 8001f36:	f241 1316 	movw	r3, #4374	@ 0x1116
 8001f3a:	4413      	add	r3, r2
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d007      	beq.n	8001f54 <HAL_UARTEx_RxEventCallback+0x54>
            /* For UART4 (IMU), process DMA buffer when IDLE detected */
            if (i == UART_CH_IMU) {
 8001f44:	89fb      	ldrh	r3, [r7, #14]
 8001f46:	2b03      	cmp	r3, #3
 8001f48:	d10b      	bne.n	8001f62 <HAL_UARTEx_RxEventCallback+0x62>
                /* Process new data in DMA buffer */
                ProcessDmaBuffer(i);
 8001f4a:	89fb      	ldrh	r3, [r7, #14]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fcb7 	bl	80018c0 <ProcessDmaBuffer>
            }
            break;
 8001f52:	e006      	b.n	8001f62 <HAL_UARTEx_RxEventCallback+0x62>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001f54:	89fb      	ldrh	r3, [r7, #14]
 8001f56:	3301      	adds	r3, #1
 8001f58:	81fb      	strh	r3, [r7, #14]
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	2b06      	cmp	r3, #6
 8001f5e:	d9d8      	bls.n	8001f12 <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 8001f60:	e000      	b.n	8001f64 <HAL_UARTEx_RxEventCallback+0x64>
            break;
 8001f62:	bf00      	nop
}
 8001f64:	bf00      	nop
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	24000410 	.word	0x24000410

08001f70 <HAL_UART_TxCpltCallback>:

/* Transmit Complete Callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001f78:	2300      	movs	r3, #0
 8001f7a:	81fb      	strh	r3, [r7, #14]
 8001f7c:	e032      	b.n	8001fe4 <HAL_UART_TxCpltCallback+0x74>
        if (uart_instances[i].huart == huart) {
 8001f7e:	89fb      	ldrh	r3, [r7, #14]
 8001f80:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff8 <HAL_UART_TxCpltCallback+0x88>)
 8001f82:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001f86:	fb01 f303 	mul.w	r3, r1, r3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d124      	bne.n	8001fde <HAL_UART_TxCpltCallback+0x6e>
            uart_instances[i].tx_busy = false;
 8001f94:	89fb      	ldrh	r3, [r7, #14]
 8001f96:	4a18      	ldr	r2, [pc, #96]	@ (8001ff8 <HAL_UART_TxCpltCallback+0x88>)
 8001f98:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001f9c:	fb01 f303 	mul.w	r3, r1, r3
 8001fa0:	441a      	add	r2, r3
 8001fa2:	f241 0310 	movw	r3, #4112	@ 0x1010
 8001fa6:	4413      	add	r3, r2
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
            uart_instances[i].tx_index = 0;
 8001fac:	89fb      	ldrh	r3, [r7, #14]
 8001fae:	4a12      	ldr	r2, [pc, #72]	@ (8001ff8 <HAL_UART_TxCpltCallback+0x88>)
 8001fb0:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001fb4:	fb01 f303 	mul.w	r3, r1, r3
 8001fb8:	441a      	add	r2, r3
 8001fba:	f241 1312 	movw	r3, #4370	@ 0x1112
 8001fbe:	4413      	add	r3, r2
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	801a      	strh	r2, [r3, #0]
            uart_instances[i].tx_length = 0;
 8001fc4:	89fb      	ldrh	r3, [r7, #14]
 8001fc6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff8 <HAL_UART_TxCpltCallback+0x88>)
 8001fc8:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001fcc:	fb01 f303 	mul.w	r3, r1, r3
 8001fd0:	441a      	add	r2, r3
 8001fd2:	f241 1314 	movw	r3, #4372	@ 0x1114
 8001fd6:	4413      	add	r3, r2
 8001fd8:	2200      	movs	r2, #0
 8001fda:	801a      	strh	r2, [r3, #0]
            break;
 8001fdc:	e006      	b.n	8001fec <HAL_UART_TxCpltCallback+0x7c>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001fde:	89fb      	ldrh	r3, [r7, #14]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	81fb      	strh	r3, [r7, #14]
 8001fe4:	89fb      	ldrh	r3, [r7, #14]
 8001fe6:	2b06      	cmp	r3, #6
 8001fe8:	d9c9      	bls.n	8001f7e <HAL_UART_TxCpltCallback+0xe>
        }
    }
}
 8001fea:	bf00      	nop
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	24000410 	.word	0x24000410

08001ffc <HAL_UART_ErrorCallback>:

/* Error Callback */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8002004:	2300      	movs	r3, #0
 8002006:	81fb      	strh	r3, [r7, #14]
 8002008:	e06a      	b.n	80020e0 <HAL_UART_ErrorCallback+0xe4>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 800200a:	89fb      	ldrh	r3, [r7, #14]
 800200c:	4a38      	ldr	r2, [pc, #224]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 800200e:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002012:	fb01 f303 	mul.w	r3, r1, r3
 8002016:	4413      	add	r3, r2
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	429a      	cmp	r2, r3
 800201e:	d15c      	bne.n	80020da <HAL_UART_ErrorCallback+0xde>
 8002020:	89fb      	ldrh	r3, [r7, #14]
 8002022:	4a33      	ldr	r2, [pc, #204]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 8002024:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002028:	fb01 f303 	mul.w	r3, r1, r3
 800202c:	441a      	add	r2, r3
 800202e:	f241 1316 	movw	r3, #4374	@ 0x1116
 8002032:	4413      	add	r3, r2
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	d04e      	beq.n	80020da <HAL_UART_ErrorCallback+0xde>
            /* Check for overrun error */
            if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d030      	beq.n	80020ac <HAL_UART_ErrorCallback+0xb0>
                /* Clear overrun flag immediately using direct register access for reliability */
                __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2208      	movs	r2, #8
 8002050:	621a      	str	r2, [r3, #32]
                
                /* For UART_IMU (UART4), restart DMA and reset processing pointers */
                if (i == UART_CH_IMU) {
 8002052:	89fb      	ldrh	r3, [r7, #14]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d129      	bne.n	80020ac <HAL_UART_ErrorCallback+0xb0>
                    HAL_UART_DMAStop(huart);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f008 fd1b 	bl	800aa94 <HAL_UART_DMAStop>
                    
                    /* Reset pointers to avoid processing corrupted or legacy data */
                    uart_instances[i].rx_dma_last_pos = 0;
 800205e:	89fb      	ldrh	r3, [r7, #14]
 8002060:	4a23      	ldr	r2, [pc, #140]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 8002062:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002066:	fb01 f303 	mul.w	r3, r1, r3
 800206a:	441a      	add	r2, r3
 800206c:	f241 030c 	movw	r3, #4108	@ 0x100c
 8002070:	4413      	add	r3, r2
 8002072:	2200      	movs	r2, #0
 8002074:	801a      	strh	r2, [r3, #0]
                    uart_instances[i].rx_dma_current_pos = 0;
 8002076:	89fb      	ldrh	r3, [r7, #14]
 8002078:	4a1d      	ldr	r2, [pc, #116]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 800207a:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 800207e:	fb01 f303 	mul.w	r3, r1, r3
 8002082:	441a      	add	r2, r3
 8002084:	f241 030e 	movw	r3, #4110	@ 0x100e
 8002088:	4413      	add	r3, r2
 800208a:	2200      	movs	r2, #0
 800208c:	801a      	strh	r2, [r3, #0]
                    
                    HAL_UART_Receive_DMA(huart, uart_instances[i].rx_dma_buffer, RX_DMA_BUFFER_SIZE);
 800208e:	89fb      	ldrh	r3, [r7, #14]
 8002090:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8002094:	fb02 f303 	mul.w	r3, r2, r3
 8002098:	3308      	adds	r3, #8
 800209a:	4a15      	ldr	r2, [pc, #84]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 800209c:	4413      	add	r3, r2
 800209e:	3304      	adds	r3, #4
 80020a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80020a4:	4619      	mov	r1, r3
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f008 fca8 	bl	800a9fc <HAL_UART_Receive_DMA>
                }
            }
            
            uart_instances[i].error_count++;
 80020ac:	89fa      	ldrh	r2, [r7, #14]
 80020ae:	4910      	ldr	r1, [pc, #64]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 80020b0:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 80020b4:	fb02 f303 	mul.w	r3, r2, r3
 80020b8:	4419      	add	r1, r3
 80020ba:	f241 1318 	movw	r3, #4376	@ 0x1118
 80020be:	440b      	add	r3, r1
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	1c59      	adds	r1, r3, #1
 80020c4:	480a      	ldr	r0, [pc, #40]	@ (80020f0 <HAL_UART_ErrorCallback+0xf4>)
 80020c6:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 80020ca:	fb02 f303 	mul.w	r3, r2, r3
 80020ce:	18c2      	adds	r2, r0, r3
 80020d0:	f241 1318 	movw	r3, #4376	@ 0x1118
 80020d4:	4413      	add	r3, r2
 80020d6:	6019      	str	r1, [r3, #0]
            break;
 80020d8:	e006      	b.n	80020e8 <HAL_UART_ErrorCallback+0xec>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 80020da:	89fb      	ldrh	r3, [r7, #14]
 80020dc:	3301      	adds	r3, #1
 80020de:	81fb      	strh	r3, [r7, #14]
 80020e0:	89fb      	ldrh	r3, [r7, #14]
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d991      	bls.n	800200a <HAL_UART_ErrorCallback+0xe>
        }
    }
}
 80020e6:	bf00      	nop
 80020e8:	bf00      	nop
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	24000410 	.word	0x24000410

080020f4 <PT_Init>:

/**
 * @brief Initialize Pressure Transducer module
 */
void PT_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
    /* ADC   */
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 80020fa:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80020fe:	2100      	movs	r1, #0
 8002100:	4817      	ldr	r0, [pc, #92]	@ (8002160 <PT_Init+0x6c>)
 8002102:	f001 fbc9 	bl	8003898 <HAL_ADCEx_Calibration_Start>
    
    /* DMA  : 2 (PA6, PA7)  adc_raw_values   */
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_raw_values, 2);
 8002106:	2202      	movs	r2, #2
 8002108:	4916      	ldr	r1, [pc, #88]	@ (8002164 <PT_Init+0x70>)
 800210a:	4815      	ldr	r0, [pc, #84]	@ (8002160 <PT_Init+0x6c>)
 800210c:	f000 fd0e 	bl	8002b2c <HAL_ADC_Start_DMA>

    for (int i = 0; i < 4; i++) {
 8002110:	2300      	movs	r3, #0
 8002112:	607b      	str	r3, [r7, #4]
 8002114:	e01c      	b.n	8002150 <PT_Init+0x5c>
        pt_sensors[i].pressure_bar = 0.0f;
 8002116:	4914      	ldr	r1, [pc, #80]	@ (8002168 <PT_Init+0x74>)
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	f04f 0200 	mov.w	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
        pt_sensors[i].is_valid = (i < 2) ? true : false; /* PA6, PA7     */
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b01      	cmp	r3, #1
 800212e:	bfd4      	ite	le
 8002130:	2301      	movle	r3, #1
 8002132:	2300      	movgt	r3, #0
 8002134:	b2d8      	uxtb	r0, r3
 8002136:	490c      	ldr	r1, [pc, #48]	@ (8002168 <PT_Init+0x74>)
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	3310      	adds	r3, #16
 8002146:	4602      	mov	r2, r0
 8002148:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3301      	adds	r3, #1
 800214e:	607b      	str	r3, [r7, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b03      	cmp	r3, #3
 8002154:	dddf      	ble.n	8002116 <PT_Init+0x22>
    }
}
 8002156:	bf00      	nop
 8002158:	bf00      	nop
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	2400002c 	.word	0x2400002c
 8002164:	24008088 	.word	0x24008088
 8002168:	2400808c 	.word	0x2400808c

0800216c <PT_Update>:

/**
 * @brief Update PT sensor data ( )
 */
void PT_Update(void)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
    /* 16-bit ADC (0-65535) ->  (0-3.3V) ->   */
    /* : 0.5V~4.5V         */
    for (int i = 0; i < 2; i++) {
 8002172:	2300      	movs	r3, #0
 8002174:	607b      	str	r3, [r7, #4]
 8002176:	e031      	b.n	80021dc <PT_Update+0x70>
        pt_sensors[i].raw_adc_value = adc_raw_values[i];
 8002178:	4a1d      	ldr	r2, [pc, #116]	@ (80021f0 <PT_Update+0x84>)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002180:	4618      	mov	r0, r3
 8002182:	491c      	ldr	r1, [pc, #112]	@ (80021f4 <PT_Update+0x88>)
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	440b      	add	r3, r1
 8002190:	3308      	adds	r3, #8
 8002192:	6018      	str	r0, [r3, #0]
        
        //    
        float voltage = (adc_raw_values[i] / 65535.0f) * 3.3f;
 8002194:	4a16      	ldr	r2, [pc, #88]	@ (80021f0 <PT_Update+0x84>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800219c:	ee07 3a90 	vmov	s15, r3
 80021a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021a4:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80021f8 <PT_Update+0x8c>
 80021a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021ac:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80021fc <PT_Update+0x90>
 80021b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b4:	edc7 7a00 	vstr	s15, [r7]
        pt_sensors[i].pressure_bar = voltage * 10.0f; // TODO:   
 80021b8:	edd7 7a00 	vldr	s15, [r7]
 80021bc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80021c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021c4:	490b      	ldr	r1, [pc, #44]	@ (80021f4 <PT_Update+0x88>)
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 2; i++) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3301      	adds	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	ddca      	ble.n	8002178 <PT_Update+0xc>
    }
}
 80021e2:	bf00      	nop
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	24008088 	.word	0x24008088
 80021f4:	2400808c 	.word	0x2400808c
 80021f8:	477fff00 	.word	0x477fff00
 80021fc:	40533333 	.word	0x40533333

08002200 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002206:	2003      	movs	r0, #3
 8002208:	f001 fd58 	bl	8003cbc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800220c:	f005 fcd2 	bl	8007bb4 <HAL_RCC_GetSysClockFreq>
 8002210:	4602      	mov	r2, r0
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <HAL_Init+0x68>)
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	f003 030f 	and.w	r3, r3, #15
 800221c:	4913      	ldr	r1, [pc, #76]	@ (800226c <HAL_Init+0x6c>)
 800221e:	5ccb      	ldrb	r3, [r1, r3]
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	fa22 f303 	lsr.w	r3, r2, r3
 8002228:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800222a:	4b0f      	ldr	r3, [pc, #60]	@ (8002268 <HAL_Init+0x68>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	4a0e      	ldr	r2, [pc, #56]	@ (800226c <HAL_Init+0x6c>)
 8002234:	5cd3      	ldrb	r3, [r2, r3]
 8002236:	f003 031f 	and.w	r3, r3, #31
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	fa22 f303 	lsr.w	r3, r2, r3
 8002240:	4a0b      	ldr	r2, [pc, #44]	@ (8002270 <HAL_Init+0x70>)
 8002242:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002244:	4a0b      	ldr	r2, [pc, #44]	@ (8002274 <HAL_Init+0x74>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800224a:	200f      	movs	r0, #15
 800224c:	f000 f814 	bl	8002278 <HAL_InitTick>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e002      	b.n	8002260 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800225a:	f7fe fda3 	bl	8000da4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	58024400 	.word	0x58024400
 800226c:	0800ca18 	.word	0x0800ca18
 8002270:	24000004 	.word	0x24000004
 8002274:	24000000 	.word	0x24000000

08002278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002280:	4b15      	ldr	r3, [pc, #84]	@ (80022d8 <HAL_InitTick+0x60>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e021      	b.n	80022d0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800228c:	4b13      	ldr	r3, [pc, #76]	@ (80022dc <HAL_InitTick+0x64>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <HAL_InitTick+0x60>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	4619      	mov	r1, r3
 8002296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800229a:	fbb3 f3f1 	udiv	r3, r3, r1
 800229e:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a2:	4618      	mov	r0, r3
 80022a4:	f001 fd3d 	bl	8003d22 <HAL_SYSTICK_Config>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e00e      	b.n	80022d0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b0f      	cmp	r3, #15
 80022b6:	d80a      	bhi.n	80022ce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022b8:	2200      	movs	r2, #0
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	f04f 30ff 	mov.w	r0, #4294967295
 80022c0:	f001 fd07 	bl	8003cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022c4:	4a06      	ldr	r2, [pc, #24]	@ (80022e0 <HAL_InitTick+0x68>)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	e000      	b.n	80022d0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2400000c 	.word	0x2400000c
 80022dc:	24000000 	.word	0x24000000
 80022e0:	24000008 	.word	0x24000008

080022e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022e8:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <HAL_IncTick+0x20>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_IncTick+0x24>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4413      	add	r3, r2
 80022f4:	4a04      	ldr	r2, [pc, #16]	@ (8002308 <HAL_IncTick+0x24>)
 80022f6:	6013      	str	r3, [r2, #0]
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	2400000c 	.word	0x2400000c
 8002308:	240080dc 	.word	0x240080dc

0800230c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  return uwTick;
 8002310:	4b03      	ldr	r3, [pc, #12]	@ (8002320 <HAL_GetTick+0x14>)
 8002312:	681b      	ldr	r3, [r3, #0]
}
 8002314:	4618      	mov	r0, r3
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	240080dc 	.word	0x240080dc

08002324 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002328:	4b03      	ldr	r3, [pc, #12]	@ (8002338 <HAL_GetREVID+0x14>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	0c1b      	lsrs	r3, r3, #16
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	5c001000 	.word	0x5c001000

0800233c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	43db      	mvns	r3, r3
 800234e:	401a      	ands	r2, r3
 8002350:	4904      	ldr	r1, [pc, #16]	@ (8002364 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	4313      	orrs	r3, r2
 8002356:	604b      	str	r3, [r1, #4]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	58000400 	.word	0x58000400

08002368 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	609a      	str	r2, [r3, #8]
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	609a      	str	r2, [r3, #8]
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d107      	bne.n	80023f4 <LL_ADC_SetChannelPreselection+0x24>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	0e9b      	lsrs	r3, r3, #26
 80023e8:	f003 031f 	and.w	r3, r3, #31
 80023ec:	2201      	movs	r2, #1
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	e015      	b.n	8002420 <LL_ADC_SetChannelPreselection+0x50>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	fa93 f3a3 	rbit	r3, r3
 80023fe:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800240a:	2320      	movs	r3, #32
 800240c:	e003      	b.n	8002416 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	fab3 f383 	clz	r3, r3
 8002414:	b2db      	uxtb	r3, r3
 8002416:	f003 031f 	and.w	r3, r3, #31
 800241a:	2201      	movs	r2, #1
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	69d2      	ldr	r2, [r2, #28]
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800242a:	bf00      	nop
 800242c:	371c      	adds	r7, #28
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr

08002436 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002436:	b480      	push	{r7}
 8002438:	b087      	sub	sp, #28
 800243a:	af00      	add	r7, sp, #0
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	3360      	adds	r3, #96	@ 0x60
 8002448:	461a      	mov	r2, r3
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	430b      	orrs	r3, r1
 8002464:	431a      	orrs	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800246a:	bf00      	nop
 800246c:	371c      	adds	r7, #28
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002476:	b480      	push	{r7}
 8002478:	b085      	sub	sp, #20
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	f003 031f 	and.w	r3, r3, #31
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	fa01 f303 	lsl.w	r3, r1, r3
 8002496:	431a      	orrs	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	611a      	str	r2, [r3, #16]
}
 800249c:	bf00      	nop
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	3360      	adds	r3, #96	@ 0x60
 80024b8:	461a      	mov	r2, r3
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	601a      	str	r2, [r3, #0]
  }
}
 80024d2:	bf00      	nop
 80024d4:	371c      	adds	r7, #28
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	3330      	adds	r3, #48	@ 0x30
 8002514:	461a      	mov	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f003 030c 	and.w	r3, r3, #12
 8002520:	4413      	add	r3, r2
 8002522:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f003 031f 	and.w	r3, r3, #31
 800252e:	211f      	movs	r1, #31
 8002530:	fa01 f303 	lsl.w	r3, r1, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	401a      	ands	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	0e9b      	lsrs	r3, r3, #26
 800253c:	f003 011f 	and.w	r1, r3, #31
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f003 031f 	and.w	r3, r3, #31
 8002546:	fa01 f303 	lsl.w	r3, r1, r3
 800254a:	431a      	orrs	r2, r3
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002550:	bf00      	nop
 8002552:	371c      	adds	r7, #28
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f023 0203 	bic.w	r2, r3, #3
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	431a      	orrs	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	60da      	str	r2, [r3, #12]
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002582:	b480      	push	{r7}
 8002584:	b087      	sub	sp, #28
 8002586:	af00      	add	r7, sp, #0
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3314      	adds	r3, #20
 8002592:	461a      	mov	r2, r3
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	0e5b      	lsrs	r3, r3, #25
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	4413      	add	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	0d1b      	lsrs	r3, r3, #20
 80025aa:	f003 031f 	and.w	r3, r3, #31
 80025ae:	2107      	movs	r1, #7
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	43db      	mvns	r3, r3
 80025b6:	401a      	ands	r2, r3
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	0d1b      	lsrs	r3, r3, #20
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	fa01 f303 	lsl.w	r3, r1, r3
 80025c6:	431a      	orrs	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80025cc:	bf00      	nop
 80025ce:	371c      	adds	r7, #28
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025f0:	43db      	mvns	r3, r3
 80025f2:	401a      	ands	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0318 	and.w	r3, r3, #24
 80025fa:	4908      	ldr	r1, [pc, #32]	@ (800261c <LL_ADC_SetChannelSingleDiff+0x44>)
 80025fc:	40d9      	lsrs	r1, r3
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	400b      	ands	r3, r1
 8002602:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002606:	431a      	orrs	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800260e:	bf00      	nop
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	000fffff 	.word	0x000fffff

08002620 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f003 031f 	and.w	r3, r3, #31
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	4b04      	ldr	r3, [pc, #16]	@ (800265c <LL_ADC_DisableDeepPowerDown+0x20>)
 800264a:	4013      	ands	r3, r2
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6093      	str	r3, [r2, #8]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	5fffffc0 	.word	0x5fffffc0

08002660 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002670:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002674:	d101      	bne.n	800267a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <LL_ADC_EnableInternalRegulator+0x24>)
 8002696:	4013      	ands	r3, r2
 8002698:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	6fffffc0 	.word	0x6fffffc0

080026b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026c4:	d101      	bne.n	80026ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <LL_ADC_Enable+0x24>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	f043 0201 	orr.w	r2, r3, #1
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	7fffffc0 	.word	0x7fffffc0

08002700 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <LL_ADC_Disable+0x24>)
 800270e:	4013      	ands	r3, r2
 8002710:	f043 0202 	orr.w	r2, r3, #2
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	7fffffc0 	.word	0x7fffffc0

08002728 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <LL_ADC_IsEnabled+0x18>
 800273c:	2301      	movs	r3, #1
 800273e:	e000      	b.n	8002742 <LL_ADC_IsEnabled+0x1a>
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b02      	cmp	r3, #2
 8002760:	d101      	bne.n	8002766 <LL_ADC_IsDisableOngoing+0x18>
 8002762:	2301      	movs	r3, #1
 8002764:	e000      	b.n	8002768 <LL_ADC_IsDisableOngoing+0x1a>
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	4b05      	ldr	r3, [pc, #20]	@ (8002798 <LL_ADC_REG_StartConversion+0x24>)
 8002782:	4013      	ands	r3, r2
 8002784:	f043 0204 	orr.w	r2, r3, #4
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	7fffffc0 	.word	0x7fffffc0

0800279c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d101      	bne.n	80027b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 0308 	and.w	r3, r3, #8
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d101      	bne.n	80027da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b089      	sub	sp, #36	@ 0x24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f0:	2300      	movs	r3, #0
 80027f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e18f      	b.n	8002b22 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280c:	2b00      	cmp	r3, #0
 800280e:	d109      	bne.n	8002824 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7fe fae1 	bl	8000dd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff19 	bl	8002660 <LL_ADC_IsDeepPowerDownEnabled>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d004      	beq.n	800283e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff feff 	bl	800263c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff ff34 	bl	80026b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d114      	bne.n	8002878 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff ff18 	bl	8002688 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002858:	4b87      	ldr	r3, [pc, #540]	@ (8002a78 <HAL_ADC_Init+0x290>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	099b      	lsrs	r3, r3, #6
 800285e:	4a87      	ldr	r2, [pc, #540]	@ (8002a7c <HAL_ADC_Init+0x294>)
 8002860:	fba2 2303 	umull	r2, r3, r2, r3
 8002864:	099b      	lsrs	r3, r3, #6
 8002866:	3301      	adds	r3, #1
 8002868:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800286a:	e002      	b.n	8002872 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	3b01      	subs	r3, #1
 8002870:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f9      	bne.n	800286c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff17 	bl	80026b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10d      	bne.n	80028a4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800288c:	f043 0210 	orr.w	r2, r3, #16
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002898:	f043 0201 	orr.w	r2, r3, #1
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff ff77 	bl	800279c <LL_ADC_REG_IsConversionOngoing>
 80028ae:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f040 8129 	bne.w	8002b10 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f040 8125 	bne.w	8002b10 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ca:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80028ce:	f043 0202 	orr.w	r2, r3, #2
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff ff24 	bl	8002728 <LL_ADC_IsEnabled>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d136      	bne.n	8002954 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a65      	ldr	r2, [pc, #404]	@ (8002a80 <HAL_ADC_Init+0x298>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d004      	beq.n	80028fa <HAL_ADC_Init+0x112>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a63      	ldr	r2, [pc, #396]	@ (8002a84 <HAL_ADC_Init+0x29c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d10e      	bne.n	8002918 <HAL_ADC_Init+0x130>
 80028fa:	4861      	ldr	r0, [pc, #388]	@ (8002a80 <HAL_ADC_Init+0x298>)
 80028fc:	f7ff ff14 	bl	8002728 <LL_ADC_IsEnabled>
 8002900:	4604      	mov	r4, r0
 8002902:	4860      	ldr	r0, [pc, #384]	@ (8002a84 <HAL_ADC_Init+0x29c>)
 8002904:	f7ff ff10 	bl	8002728 <LL_ADC_IsEnabled>
 8002908:	4603      	mov	r3, r0
 800290a:	4323      	orrs	r3, r4
 800290c:	2b00      	cmp	r3, #0
 800290e:	bf0c      	ite	eq
 8002910:	2301      	moveq	r3, #1
 8002912:	2300      	movne	r3, #0
 8002914:	b2db      	uxtb	r3, r3
 8002916:	e008      	b.n	800292a <HAL_ADC_Init+0x142>
 8002918:	485b      	ldr	r0, [pc, #364]	@ (8002a88 <HAL_ADC_Init+0x2a0>)
 800291a:	f7ff ff05 	bl	8002728 <LL_ADC_IsEnabled>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	bf0c      	ite	eq
 8002924:	2301      	moveq	r3, #1
 8002926:	2300      	movne	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d012      	beq.n	8002954 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a53      	ldr	r2, [pc, #332]	@ (8002a80 <HAL_ADC_Init+0x298>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d004      	beq.n	8002942 <HAL_ADC_Init+0x15a>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a51      	ldr	r2, [pc, #324]	@ (8002a84 <HAL_ADC_Init+0x29c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d101      	bne.n	8002946 <HAL_ADC_Init+0x15e>
 8002942:	4a52      	ldr	r2, [pc, #328]	@ (8002a8c <HAL_ADC_Init+0x2a4>)
 8002944:	e000      	b.n	8002948 <HAL_ADC_Init+0x160>
 8002946:	4a52      	ldr	r2, [pc, #328]	@ (8002a90 <HAL_ADC_Init+0x2a8>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4619      	mov	r1, r3
 800294e:	4610      	mov	r0, r2
 8002950:	f7ff fd0a 	bl	8002368 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002954:	f7ff fce6 	bl	8002324 <HAL_GetREVID>
 8002958:	4603      	mov	r3, r0
 800295a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800295e:	4293      	cmp	r3, r2
 8002960:	d914      	bls.n	800298c <HAL_ADC_Init+0x1a4>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2b10      	cmp	r3, #16
 8002968:	d110      	bne.n	800298c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	7d5b      	ldrb	r3, [r3, #21]
 800296e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002974:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800297a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	7f1b      	ldrb	r3, [r3, #28]
 8002980:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002982:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002984:	f043 030c 	orr.w	r3, r3, #12
 8002988:	61bb      	str	r3, [r7, #24]
 800298a:	e00d      	b.n	80029a8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	7d5b      	ldrb	r3, [r3, #21]
 8002990:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002996:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800299c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	7f1b      	ldrb	r3, [r3, #28]
 80029a2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	7f1b      	ldrb	r3, [r3, #28]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d106      	bne.n	80029be <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	045b      	lsls	r3, r3, #17
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d009      	beq.n	80029da <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ca:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002a94 <HAL_ADC_Init+0x2ac>)
 80029e2:	4013      	ands	r3, r2
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	69b9      	ldr	r1, [r7, #24]
 80029ea:	430b      	orrs	r3, r1
 80029ec:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff fed2 	bl	800279c <LL_ADC_REG_IsConversionOngoing>
 80029f8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fedf 	bl	80027c2 <LL_ADC_INJ_IsConversionOngoing>
 8002a04:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d15f      	bne.n	8002acc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d15c      	bne.n	8002acc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	7d1b      	ldrb	r3, [r3, #20]
 8002a16:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	4b1c      	ldr	r3, [pc, #112]	@ (8002a98 <HAL_ADC_Init+0x2b0>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	69b9      	ldr	r1, [r7, #24]
 8002a30:	430b      	orrs	r3, r1
 8002a32:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d130      	bne.n	8002aa0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a42:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	691a      	ldr	r2, [r3, #16]
 8002a4a:	4b14      	ldr	r3, [pc, #80]	@ (8002a9c <HAL_ADC_Init+0x2b4>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a52:	3a01      	subs	r2, #1
 8002a54:	0411      	lsls	r1, r2, #16
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a5a:	4311      	orrs	r1, r2
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a60:	4311      	orrs	r1, r2
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a66:	430a      	orrs	r2, r1
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	611a      	str	r2, [r3, #16]
 8002a74:	e01c      	b.n	8002ab0 <HAL_ADC_Init+0x2c8>
 8002a76:	bf00      	nop
 8002a78:	24000000 	.word	0x24000000
 8002a7c:	053e2d63 	.word	0x053e2d63
 8002a80:	40022000 	.word	0x40022000
 8002a84:	40022100 	.word	0x40022100
 8002a88:	58026000 	.word	0x58026000
 8002a8c:	40022300 	.word	0x40022300
 8002a90:	58026300 	.word	0x58026300
 8002a94:	fff0c003 	.word	0xfff0c003
 8002a98:	ffffbffc 	.word	0xffffbffc
 8002a9c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 fd80 	bl	80035cc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d10c      	bne.n	8002aee <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ada:	f023 010f 	bic.w	r1, r3, #15
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	1e5a      	subs	r2, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	631a      	str	r2, [r3, #48]	@ 0x30
 8002aec:	e007      	b.n	8002afe <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 020f 	bic.w	r2, r2, #15
 8002afc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b02:	f023 0303 	bic.w	r3, r3, #3
 8002b06:	f043 0201 	orr.w	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b0e:	e007      	b.n	8002b20 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b14:	f043 0210 	orr.w	r2, r3, #16
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b20:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3724      	adds	r7, #36	@ 0x24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd90      	pop	{r4, r7, pc}
 8002b2a:	bf00      	nop

08002b2c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a55      	ldr	r2, [pc, #340]	@ (8002c94 <HAL_ADC_Start_DMA+0x168>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_ADC_Start_DMA+0x20>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a54      	ldr	r2, [pc, #336]	@ (8002c98 <HAL_ADC_Start_DMA+0x16c>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d101      	bne.n	8002b50 <HAL_ADC_Start_DMA+0x24>
 8002b4c:	4b53      	ldr	r3, [pc, #332]	@ (8002c9c <HAL_ADC_Start_DMA+0x170>)
 8002b4e:	e000      	b.n	8002b52 <HAL_ADC_Start_DMA+0x26>
 8002b50:	4b53      	ldr	r3, [pc, #332]	@ (8002ca0 <HAL_ADC_Start_DMA+0x174>)
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff fd64 	bl	8002620 <LL_ADC_GetMultimode>
 8002b58:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fe1c 	bl	800279c <LL_ADC_REG_IsConversionOngoing>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f040 808c 	bne.w	8002c84 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d101      	bne.n	8002b7a <HAL_ADC_Start_DMA+0x4e>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e087      	b.n	8002c8a <HAL_ADC_Start_DMA+0x15e>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d005      	beq.n	8002b94 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d002      	beq.n	8002b94 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	2b09      	cmp	r3, #9
 8002b92:	d170      	bne.n	8002c76 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fb9b 	bl	80032d0 <ADC_Enable>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002b9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d163      	bne.n	8002c6c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ca4 <HAL_ADC_Start_DMA+0x178>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a37      	ldr	r2, [pc, #220]	@ (8002c98 <HAL_ADC_Start_DMA+0x16c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d002      	beq.n	8002bc4 <HAL_ADC_Start_DMA+0x98>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	e000      	b.n	8002bc6 <HAL_ADC_Start_DMA+0x9a>
 8002bc4:	4b33      	ldr	r3, [pc, #204]	@ (8002c94 <HAL_ADC_Start_DMA+0x168>)
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	6812      	ldr	r2, [r2, #0]
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d002      	beq.n	8002bd4 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d105      	bne.n	8002be0 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d006      	beq.n	8002bfa <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf0:	f023 0206 	bic.w	r2, r3, #6
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bf8:	e002      	b.n	8002c00 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c04:	4a28      	ldr	r2, [pc, #160]	@ (8002ca8 <HAL_ADC_Start_DMA+0x17c>)
 8002c06:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0c:	4a27      	ldr	r2, [pc, #156]	@ (8002cac <HAL_ADC_Start_DMA+0x180>)
 8002c0e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c14:	4a26      	ldr	r2, [pc, #152]	@ (8002cb0 <HAL_ADC_Start_DMA+0x184>)
 8002c16:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	221c      	movs	r2, #28
 8002c1e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0210 	orr.w	r2, r2, #16
 8002c36:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	4619      	mov	r1, r3
 8002c42:	4610      	mov	r0, r2
 8002c44:	f7ff fc8a 	bl	800255c <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3340      	adds	r3, #64	@ 0x40
 8002c52:	4619      	mov	r1, r3
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f001 fc44 	bl	80044e4 <HAL_DMA_Start_IT>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fd85 	bl	8002774 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002c6a:	e00d      	b.n	8002c88 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8002c74:	e008      	b.n	8002c88 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002c82:	e001      	b.n	8002c88 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c84:	2302      	movs	r3, #2
 8002c86:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40022000 	.word	0x40022000
 8002c98:	40022100 	.word	0x40022100
 8002c9c:	40022300 	.word	0x40022300
 8002ca0:	58026300 	.word	0x58026300
 8002ca4:	fffff0fe 	.word	0xfffff0fe
 8002ca8:	080034a3 	.word	0x080034a3
 8002cac:	0800357b 	.word	0x0800357b
 8002cb0:	08003597 	.word	0x08003597

08002cb4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b08d      	sub	sp, #52	@ 0x34
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002d00:	2300      	movs	r3, #0
 8002d02:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	4a65      	ldr	r2, [pc, #404]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x1b0>)
 8002d0a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d101      	bne.n	8002d1a <HAL_ADC_ConfigChannel+0x2a>
 8002d16:	2302      	movs	r3, #2
 8002d18:	e2c7      	b.n	80032aa <HAL_ADC_ConfigChannel+0x5ba>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fd38 	bl	800279c <LL_ADC_REG_IsConversionOngoing>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f040 82ac 	bne.w	800328c <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	db2c      	blt.n	8002d96 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d108      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x6a>
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0e9b      	lsrs	r3, r3, #26
 8002d4e:	f003 031f 	and.w	r3, r3, #31
 8002d52:	2201      	movs	r2, #1
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	e016      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x98>
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	fa93 f3a3 	rbit	r3, r3
 8002d66:	613b      	str	r3, [r7, #16]
  return result;
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002d72:	2320      	movs	r3, #32
 8002d74:	e003      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	fab3 f383 	clz	r3, r3
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	f003 031f 	and.w	r3, r3, #31
 8002d82:	2201      	movs	r2, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	69d1      	ldr	r1, [r2, #28]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	6812      	ldr	r2, [r2, #0]
 8002d92:	430b      	orrs	r3, r1
 8002d94:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6859      	ldr	r1, [r3, #4]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	f7ff fbae 	bl	8002504 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff fcf5 	bl	800279c <LL_ADC_REG_IsConversionOngoing>
 8002db2:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fd02 	bl	80027c2 <LL_ADC_INJ_IsConversionOngoing>
 8002dbe:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f040 80b8 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f040 80b4 	bne.w	8002f38 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6818      	ldr	r0, [r3, #0]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	6819      	ldr	r1, [r3, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	f7ff fbd0 	bl	8002582 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002de2:	4b30      	ldr	r3, [pc, #192]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x1b4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002dea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002dee:	d10b      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x118>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	695a      	ldr	r2, [r3, #20]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	089b      	lsrs	r3, r3, #2
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	e01d      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x154>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10b      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x13e>
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	e00a      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x154>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	695a      	ldr	r2, [r3, #20]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	089b      	lsrs	r3, r3, #2
 8002e3a:	f003 0304 	and.w	r3, r3, #4
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d02c      	beq.n	8002ea8 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6818      	ldr	r0, [r3, #0]
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	6919      	ldr	r1, [r3, #16]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	f7ff faeb 	bl	8002436 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6818      	ldr	r0, [r3, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	6919      	ldr	r1, [r3, #16]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	7e5b      	ldrb	r3, [r3, #25]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d102      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x186>
 8002e70:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002e74:	e000      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x188>
 8002e76:	2300      	movs	r3, #0
 8002e78:	461a      	mov	r2, r3
 8002e7a:	f7ff fb15 	bl	80024a8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6818      	ldr	r0, [r3, #0]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	6919      	ldr	r1, [r3, #16]
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	7e1b      	ldrb	r3, [r3, #24]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d102      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x1a4>
 8002e8e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e92:	e000      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x1a6>
 8002e94:	2300      	movs	r3, #0
 8002e96:	461a      	mov	r2, r3
 8002e98:	f7ff faed 	bl	8002476 <LL_ADC_SetDataRightShift>
 8002e9c:	e04c      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x248>
 8002e9e:	bf00      	nop
 8002ea0:	47ff0000 	.word	0x47ff0000
 8002ea4:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	069b      	lsls	r3, r3, #26
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d107      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002eca:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ed2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	069b      	lsls	r3, r3, #26
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d107      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002eee:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ef6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	069b      	lsls	r3, r3, #26
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d107      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f12:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	069b      	lsls	r3, r3, #26
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d107      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f36:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fbf3 	bl	8002728 <LL_ADC_IsEnabled>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f040 81aa 	bne.w	800329e <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	6819      	ldr	r1, [r3, #0]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	461a      	mov	r2, r3
 8002f58:	f7ff fb3e 	bl	80025d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4a87      	ldr	r2, [pc, #540]	@ (8003180 <HAL_ADC_ConfigChannel+0x490>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	f040 809a 	bne.w	800309c <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4984      	ldr	r1, [pc, #528]	@ (8003184 <HAL_ADC_ConfigChannel+0x494>)
 8002f72:	428b      	cmp	r3, r1
 8002f74:	d147      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x316>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4983      	ldr	r1, [pc, #524]	@ (8003188 <HAL_ADC_ConfigChannel+0x498>)
 8002f7c:	428b      	cmp	r3, r1
 8002f7e:	d040      	beq.n	8003002 <HAL_ADC_ConfigChannel+0x312>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4981      	ldr	r1, [pc, #516]	@ (800318c <HAL_ADC_ConfigChannel+0x49c>)
 8002f86:	428b      	cmp	r3, r1
 8002f88:	d039      	beq.n	8002ffe <HAL_ADC_ConfigChannel+0x30e>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4980      	ldr	r1, [pc, #512]	@ (8003190 <HAL_ADC_ConfigChannel+0x4a0>)
 8002f90:	428b      	cmp	r3, r1
 8002f92:	d032      	beq.n	8002ffa <HAL_ADC_ConfigChannel+0x30a>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	497e      	ldr	r1, [pc, #504]	@ (8003194 <HAL_ADC_ConfigChannel+0x4a4>)
 8002f9a:	428b      	cmp	r3, r1
 8002f9c:	d02b      	beq.n	8002ff6 <HAL_ADC_ConfigChannel+0x306>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	497d      	ldr	r1, [pc, #500]	@ (8003198 <HAL_ADC_ConfigChannel+0x4a8>)
 8002fa4:	428b      	cmp	r3, r1
 8002fa6:	d024      	beq.n	8002ff2 <HAL_ADC_ConfigChannel+0x302>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	497b      	ldr	r1, [pc, #492]	@ (800319c <HAL_ADC_ConfigChannel+0x4ac>)
 8002fae:	428b      	cmp	r3, r1
 8002fb0:	d01d      	beq.n	8002fee <HAL_ADC_ConfigChannel+0x2fe>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	497a      	ldr	r1, [pc, #488]	@ (80031a0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002fb8:	428b      	cmp	r3, r1
 8002fba:	d016      	beq.n	8002fea <HAL_ADC_ConfigChannel+0x2fa>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4978      	ldr	r1, [pc, #480]	@ (80031a4 <HAL_ADC_ConfigChannel+0x4b4>)
 8002fc2:	428b      	cmp	r3, r1
 8002fc4:	d00f      	beq.n	8002fe6 <HAL_ADC_ConfigChannel+0x2f6>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4977      	ldr	r1, [pc, #476]	@ (80031a8 <HAL_ADC_ConfigChannel+0x4b8>)
 8002fcc:	428b      	cmp	r3, r1
 8002fce:	d008      	beq.n	8002fe2 <HAL_ADC_ConfigChannel+0x2f2>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4975      	ldr	r1, [pc, #468]	@ (80031ac <HAL_ADC_ConfigChannel+0x4bc>)
 8002fd6:	428b      	cmp	r3, r1
 8002fd8:	d101      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x2ee>
 8002fda:	4b75      	ldr	r3, [pc, #468]	@ (80031b0 <HAL_ADC_ConfigChannel+0x4c0>)
 8002fdc:	e05a      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002fde:	2300      	movs	r3, #0
 8002fe0:	e058      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002fe2:	4b74      	ldr	r3, [pc, #464]	@ (80031b4 <HAL_ADC_ConfigChannel+0x4c4>)
 8002fe4:	e056      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002fe6:	4b74      	ldr	r3, [pc, #464]	@ (80031b8 <HAL_ADC_ConfigChannel+0x4c8>)
 8002fe8:	e054      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002fea:	4b6e      	ldr	r3, [pc, #440]	@ (80031a4 <HAL_ADC_ConfigChannel+0x4b4>)
 8002fec:	e052      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002fee:	4b6c      	ldr	r3, [pc, #432]	@ (80031a0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002ff0:	e050      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002ff2:	4b72      	ldr	r3, [pc, #456]	@ (80031bc <HAL_ADC_ConfigChannel+0x4cc>)
 8002ff4:	e04e      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002ff6:	4b72      	ldr	r3, [pc, #456]	@ (80031c0 <HAL_ADC_ConfigChannel+0x4d0>)
 8002ff8:	e04c      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002ffa:	4b72      	ldr	r3, [pc, #456]	@ (80031c4 <HAL_ADC_ConfigChannel+0x4d4>)
 8002ffc:	e04a      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8002ffe:	4b72      	ldr	r3, [pc, #456]	@ (80031c8 <HAL_ADC_ConfigChannel+0x4d8>)
 8003000:	e048      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003002:	2301      	movs	r3, #1
 8003004:	e046      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4970      	ldr	r1, [pc, #448]	@ (80031cc <HAL_ADC_ConfigChannel+0x4dc>)
 800300c:	428b      	cmp	r3, r1
 800300e:	d140      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x3a2>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	495c      	ldr	r1, [pc, #368]	@ (8003188 <HAL_ADC_ConfigChannel+0x498>)
 8003016:	428b      	cmp	r3, r1
 8003018:	d039      	beq.n	800308e <HAL_ADC_ConfigChannel+0x39e>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	495b      	ldr	r1, [pc, #364]	@ (800318c <HAL_ADC_ConfigChannel+0x49c>)
 8003020:	428b      	cmp	r3, r1
 8003022:	d032      	beq.n	800308a <HAL_ADC_ConfigChannel+0x39a>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4959      	ldr	r1, [pc, #356]	@ (8003190 <HAL_ADC_ConfigChannel+0x4a0>)
 800302a:	428b      	cmp	r3, r1
 800302c:	d02b      	beq.n	8003086 <HAL_ADC_ConfigChannel+0x396>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4958      	ldr	r1, [pc, #352]	@ (8003194 <HAL_ADC_ConfigChannel+0x4a4>)
 8003034:	428b      	cmp	r3, r1
 8003036:	d024      	beq.n	8003082 <HAL_ADC_ConfigChannel+0x392>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4956      	ldr	r1, [pc, #344]	@ (8003198 <HAL_ADC_ConfigChannel+0x4a8>)
 800303e:	428b      	cmp	r3, r1
 8003040:	d01d      	beq.n	800307e <HAL_ADC_ConfigChannel+0x38e>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4955      	ldr	r1, [pc, #340]	@ (800319c <HAL_ADC_ConfigChannel+0x4ac>)
 8003048:	428b      	cmp	r3, r1
 800304a:	d016      	beq.n	800307a <HAL_ADC_ConfigChannel+0x38a>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4953      	ldr	r1, [pc, #332]	@ (80031a0 <HAL_ADC_ConfigChannel+0x4b0>)
 8003052:	428b      	cmp	r3, r1
 8003054:	d00f      	beq.n	8003076 <HAL_ADC_ConfigChannel+0x386>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4952      	ldr	r1, [pc, #328]	@ (80031a4 <HAL_ADC_ConfigChannel+0x4b4>)
 800305c:	428b      	cmp	r3, r1
 800305e:	d008      	beq.n	8003072 <HAL_ADC_ConfigChannel+0x382>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4951      	ldr	r1, [pc, #324]	@ (80031ac <HAL_ADC_ConfigChannel+0x4bc>)
 8003066:	428b      	cmp	r3, r1
 8003068:	d101      	bne.n	800306e <HAL_ADC_ConfigChannel+0x37e>
 800306a:	4b51      	ldr	r3, [pc, #324]	@ (80031b0 <HAL_ADC_ConfigChannel+0x4c0>)
 800306c:	e012      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 800306e:	2300      	movs	r3, #0
 8003070:	e010      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003072:	4b51      	ldr	r3, [pc, #324]	@ (80031b8 <HAL_ADC_ConfigChannel+0x4c8>)
 8003074:	e00e      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003076:	4b4b      	ldr	r3, [pc, #300]	@ (80031a4 <HAL_ADC_ConfigChannel+0x4b4>)
 8003078:	e00c      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 800307a:	4b49      	ldr	r3, [pc, #292]	@ (80031a0 <HAL_ADC_ConfigChannel+0x4b0>)
 800307c:	e00a      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 800307e:	4b4f      	ldr	r3, [pc, #316]	@ (80031bc <HAL_ADC_ConfigChannel+0x4cc>)
 8003080:	e008      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003082:	4b4f      	ldr	r3, [pc, #316]	@ (80031c0 <HAL_ADC_ConfigChannel+0x4d0>)
 8003084:	e006      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003086:	4b4f      	ldr	r3, [pc, #316]	@ (80031c4 <HAL_ADC_ConfigChannel+0x4d4>)
 8003088:	e004      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 800308a:	4b4f      	ldr	r3, [pc, #316]	@ (80031c8 <HAL_ADC_ConfigChannel+0x4d8>)
 800308c:	e002      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 800308e:	2301      	movs	r3, #1
 8003090:	e000      	b.n	8003094 <HAL_ADC_ConfigChannel+0x3a4>
 8003092:	2300      	movs	r3, #0
 8003094:	4619      	mov	r1, r3
 8003096:	4610      	mov	r0, r2
 8003098:	f7ff f99a 	bl	80023d0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f280 80fc 	bge.w	800329e <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a36      	ldr	r2, [pc, #216]	@ (8003184 <HAL_ADC_ConfigChannel+0x494>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d004      	beq.n	80030ba <HAL_ADC_ConfigChannel+0x3ca>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a45      	ldr	r2, [pc, #276]	@ (80031cc <HAL_ADC_ConfigChannel+0x4dc>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_ADC_ConfigChannel+0x3ce>
 80030ba:	4b45      	ldr	r3, [pc, #276]	@ (80031d0 <HAL_ADC_ConfigChannel+0x4e0>)
 80030bc:	e000      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x3d0>
 80030be:	4b45      	ldr	r3, [pc, #276]	@ (80031d4 <HAL_ADC_ConfigChannel+0x4e4>)
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff f977 	bl	80023b4 <LL_ADC_GetCommonPathInternalCh>
 80030c6:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a2d      	ldr	r2, [pc, #180]	@ (8003184 <HAL_ADC_ConfigChannel+0x494>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d004      	beq.n	80030dc <HAL_ADC_ConfigChannel+0x3ec>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a3d      	ldr	r2, [pc, #244]	@ (80031cc <HAL_ADC_ConfigChannel+0x4dc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d10e      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x40a>
 80030dc:	4829      	ldr	r0, [pc, #164]	@ (8003184 <HAL_ADC_ConfigChannel+0x494>)
 80030de:	f7ff fb23 	bl	8002728 <LL_ADC_IsEnabled>
 80030e2:	4604      	mov	r4, r0
 80030e4:	4839      	ldr	r0, [pc, #228]	@ (80031cc <HAL_ADC_ConfigChannel+0x4dc>)
 80030e6:	f7ff fb1f 	bl	8002728 <LL_ADC_IsEnabled>
 80030ea:	4603      	mov	r3, r0
 80030ec:	4323      	orrs	r3, r4
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	bf0c      	ite	eq
 80030f2:	2301      	moveq	r3, #1
 80030f4:	2300      	movne	r3, #0
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	e008      	b.n	800310c <HAL_ADC_ConfigChannel+0x41c>
 80030fa:	4837      	ldr	r0, [pc, #220]	@ (80031d8 <HAL_ADC_ConfigChannel+0x4e8>)
 80030fc:	f7ff fb14 	bl	8002728 <LL_ADC_IsEnabled>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	bf0c      	ite	eq
 8003106:	2301      	moveq	r3, #1
 8003108:	2300      	movne	r3, #0
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80b3 	beq.w	8003278 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a31      	ldr	r2, [pc, #196]	@ (80031dc <HAL_ADC_ConfigChannel+0x4ec>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d165      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x4f8>
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d160      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a2b      	ldr	r2, [pc, #172]	@ (80031d8 <HAL_ADC_ConfigChannel+0x4e8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	f040 80b6 	bne.w	800329e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a13      	ldr	r2, [pc, #76]	@ (8003184 <HAL_ADC_ConfigChannel+0x494>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d004      	beq.n	8003146 <HAL_ADC_ConfigChannel+0x456>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a22      	ldr	r2, [pc, #136]	@ (80031cc <HAL_ADC_ConfigChannel+0x4dc>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d101      	bne.n	800314a <HAL_ADC_ConfigChannel+0x45a>
 8003146:	4a22      	ldr	r2, [pc, #136]	@ (80031d0 <HAL_ADC_ConfigChannel+0x4e0>)
 8003148:	e000      	b.n	800314c <HAL_ADC_ConfigChannel+0x45c>
 800314a:	4a22      	ldr	r2, [pc, #136]	@ (80031d4 <HAL_ADC_ConfigChannel+0x4e4>)
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003152:	4619      	mov	r1, r3
 8003154:	4610      	mov	r0, r2
 8003156:	f7ff f91a 	bl	800238e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800315a:	4b21      	ldr	r3, [pc, #132]	@ (80031e0 <HAL_ADC_ConfigChannel+0x4f0>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	099b      	lsrs	r3, r3, #6
 8003160:	4a20      	ldr	r2, [pc, #128]	@ (80031e4 <HAL_ADC_ConfigChannel+0x4f4>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	099b      	lsrs	r3, r3, #6
 8003168:	3301      	adds	r3, #1
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800316e:	e002      	b.n	8003176 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	3b01      	subs	r3, #1
 8003174:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f9      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800317c:	e08f      	b.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
 800317e:	bf00      	nop
 8003180:	47ff0000 	.word	0x47ff0000
 8003184:	40022000 	.word	0x40022000
 8003188:	04300002 	.word	0x04300002
 800318c:	08600004 	.word	0x08600004
 8003190:	0c900008 	.word	0x0c900008
 8003194:	10c00010 	.word	0x10c00010
 8003198:	14f00020 	.word	0x14f00020
 800319c:	2a000400 	.word	0x2a000400
 80031a0:	2e300800 	.word	0x2e300800
 80031a4:	32601000 	.word	0x32601000
 80031a8:	43210000 	.word	0x43210000
 80031ac:	4b840000 	.word	0x4b840000
 80031b0:	4fb80000 	.word	0x4fb80000
 80031b4:	47520000 	.word	0x47520000
 80031b8:	36902000 	.word	0x36902000
 80031bc:	25b00200 	.word	0x25b00200
 80031c0:	21800100 	.word	0x21800100
 80031c4:	1d500080 	.word	0x1d500080
 80031c8:	19200040 	.word	0x19200040
 80031cc:	40022100 	.word	0x40022100
 80031d0:	40022300 	.word	0x40022300
 80031d4:	58026300 	.word	0x58026300
 80031d8:	58026000 	.word	0x58026000
 80031dc:	cb840000 	.word	0xcb840000
 80031e0:	24000000 	.word	0x24000000
 80031e4:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a31      	ldr	r2, [pc, #196]	@ (80032b4 <HAL_ADC_ConfigChannel+0x5c4>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d11e      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x540>
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d119      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a2d      	ldr	r2, [pc, #180]	@ (80032b8 <HAL_ADC_ConfigChannel+0x5c8>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d14b      	bne.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a2c      	ldr	r2, [pc, #176]	@ (80032bc <HAL_ADC_ConfigChannel+0x5cc>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d004      	beq.n	800321a <HAL_ADC_ConfigChannel+0x52a>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a2a      	ldr	r2, [pc, #168]	@ (80032c0 <HAL_ADC_ConfigChannel+0x5d0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d101      	bne.n	800321e <HAL_ADC_ConfigChannel+0x52e>
 800321a:	4a2a      	ldr	r2, [pc, #168]	@ (80032c4 <HAL_ADC_ConfigChannel+0x5d4>)
 800321c:	e000      	b.n	8003220 <HAL_ADC_ConfigChannel+0x530>
 800321e:	4a2a      	ldr	r2, [pc, #168]	@ (80032c8 <HAL_ADC_ConfigChannel+0x5d8>)
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003226:	4619      	mov	r1, r3
 8003228:	4610      	mov	r0, r2
 800322a:	f7ff f8b0 	bl	800238e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800322e:	e036      	b.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a25      	ldr	r2, [pc, #148]	@ (80032cc <HAL_ADC_ConfigChannel+0x5dc>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d131      	bne.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d12c      	bne.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a1b      	ldr	r2, [pc, #108]	@ (80032b8 <HAL_ADC_ConfigChannel+0x5c8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d127      	bne.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a1a      	ldr	r2, [pc, #104]	@ (80032bc <HAL_ADC_ConfigChannel+0x5cc>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d004      	beq.n	8003262 <HAL_ADC_ConfigChannel+0x572>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a18      	ldr	r2, [pc, #96]	@ (80032c0 <HAL_ADC_ConfigChannel+0x5d0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d101      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x576>
 8003262:	4a18      	ldr	r2, [pc, #96]	@ (80032c4 <HAL_ADC_ConfigChannel+0x5d4>)
 8003264:	e000      	b.n	8003268 <HAL_ADC_ConfigChannel+0x578>
 8003266:	4a18      	ldr	r2, [pc, #96]	@ (80032c8 <HAL_ADC_ConfigChannel+0x5d8>)
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800326e:	4619      	mov	r1, r3
 8003270:	4610      	mov	r0, r2
 8003272:	f7ff f88c 	bl	800238e <LL_ADC_SetCommonPathInternalCh>
 8003276:	e012      	b.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327c:	f043 0220 	orr.w	r2, r3, #32
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800328a:	e008      	b.n	800329e <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003290:	f043 0220 	orr.w	r2, r3, #32
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80032a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3734      	adds	r7, #52	@ 0x34
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd90      	pop	{r4, r7, pc}
 80032b2:	bf00      	nop
 80032b4:	c7520000 	.word	0xc7520000
 80032b8:	58026000 	.word	0x58026000
 80032bc:	40022000 	.word	0x40022000
 80032c0:	40022100 	.word	0x40022100
 80032c4:	40022300 	.word	0x40022300
 80032c8:	58026300 	.word	0x58026300
 80032cc:	cfb80000 	.word	0xcfb80000

080032d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff fa23 	bl	8002728 <LL_ADC_IsEnabled>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d16e      	bne.n	80033c6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689a      	ldr	r2, [r3, #8]
 80032ee:	4b38      	ldr	r3, [pc, #224]	@ (80033d0 <ADC_Enable+0x100>)
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00d      	beq.n	8003312 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fa:	f043 0210 	orr.w	r2, r3, #16
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003306:	f043 0201 	orr.w	r2, r3, #1
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e05a      	b.n	80033c8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff f9de 	bl	80026d8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800331c:	f7fe fff6 	bl	800230c <HAL_GetTick>
 8003320:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a2b      	ldr	r2, [pc, #172]	@ (80033d4 <ADC_Enable+0x104>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d004      	beq.n	8003336 <ADC_Enable+0x66>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a29      	ldr	r2, [pc, #164]	@ (80033d8 <ADC_Enable+0x108>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d101      	bne.n	800333a <ADC_Enable+0x6a>
 8003336:	4b29      	ldr	r3, [pc, #164]	@ (80033dc <ADC_Enable+0x10c>)
 8003338:	e000      	b.n	800333c <ADC_Enable+0x6c>
 800333a:	4b29      	ldr	r3, [pc, #164]	@ (80033e0 <ADC_Enable+0x110>)
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff f96f 	bl	8002620 <LL_ADC_GetMultimode>
 8003342:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a23      	ldr	r2, [pc, #140]	@ (80033d8 <ADC_Enable+0x108>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d002      	beq.n	8003354 <ADC_Enable+0x84>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	e000      	b.n	8003356 <ADC_Enable+0x86>
 8003354:	4b1f      	ldr	r3, [pc, #124]	@ (80033d4 <ADC_Enable+0x104>)
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	4293      	cmp	r3, r2
 800335c:	d02c      	beq.n	80033b8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d130      	bne.n	80033c6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003364:	e028      	b.n	80033b8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff f9dc 	bl	8002728 <LL_ADC_IsEnabled>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d104      	bne.n	8003380 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff f9ac 	bl	80026d8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003380:	f7fe ffc4 	bl	800230c <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d914      	bls.n	80033b8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b01      	cmp	r3, #1
 800339a:	d00d      	beq.n	80033b8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a0:	f043 0210 	orr.w	r2, r3, #16
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ac:	f043 0201 	orr.w	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e007      	b.n	80033c8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d1cf      	bne.n	8003366 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	8000003f 	.word	0x8000003f
 80033d4:	40022000 	.word	0x40022000
 80033d8:	40022100 	.word	0x40022100
 80033dc:	40022300 	.word	0x40022300
 80033e0:	58026300 	.word	0x58026300

080033e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff f9ac 	bl	800274e <LL_ADC_IsDisableOngoing>
 80033f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7ff f993 	bl	8002728 <LL_ADC_IsEnabled>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d047      	beq.n	8003498 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d144      	bne.n	8003498 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 030d 	and.w	r3, r3, #13
 8003418:	2b01      	cmp	r3, #1
 800341a:	d10c      	bne.n	8003436 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff f96d 	bl	8002700 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2203      	movs	r2, #3
 800342c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800342e:	f7fe ff6d 	bl	800230c <HAL_GetTick>
 8003432:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003434:	e029      	b.n	800348a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800343a:	f043 0210 	orr.w	r2, r3, #16
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003446:	f043 0201 	orr.w	r2, r3, #1
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e023      	b.n	800349a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003452:	f7fe ff5b 	bl	800230c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d914      	bls.n	800348a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003472:	f043 0210 	orr.w	r2, r3, #16
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347e:	f043 0201 	orr.w	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e007      	b.n	800349a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1dc      	bne.n	8003452 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b084      	sub	sp, #16
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d14b      	bne.n	8003554 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0308 	and.w	r3, r3, #8
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d021      	beq.n	800351a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe ffff 	bl	80024de <LL_ADC_REG_IsTriggerSourceSWStart>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d032      	beq.n	800354c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d12b      	bne.n	800354c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003504:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d11f      	bne.n	800354c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003510:	f043 0201 	orr.w	r2, r3, #1
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54
 8003518:	e018      	b.n	800354c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d111      	bne.n	800354c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003544:	f043 0201 	orr.w	r2, r3, #1
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f7ff fbb1 	bl	8002cb4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003552:	e00e      	b.n	8003572 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003558:	f003 0310 	and.w	r3, r3, #16
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f7ff fbbb 	bl	8002cdc <HAL_ADC_ErrorCallback>
}
 8003566:	e004      	b.n	8003572 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	4798      	blx	r3
}
 8003572:	bf00      	nop
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003586:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f7ff fb9d 	bl	8002cc8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800358e:	bf00      	nop
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b084      	sub	sp, #16
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	f043 0204 	orr.w	r2, r3, #4
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f7ff fb8d 	bl	8002cdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a7a      	ldr	r2, [pc, #488]	@ (80037c4 <ADC_ConfigureBoostMode+0x1f8>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d004      	beq.n	80035e8 <ADC_ConfigureBoostMode+0x1c>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a79      	ldr	r2, [pc, #484]	@ (80037c8 <ADC_ConfigureBoostMode+0x1fc>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d109      	bne.n	80035fc <ADC_ConfigureBoostMode+0x30>
 80035e8:	4b78      	ldr	r3, [pc, #480]	@ (80037cc <ADC_ConfigureBoostMode+0x200>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	bf14      	ite	ne
 80035f4:	2301      	movne	r3, #1
 80035f6:	2300      	moveq	r3, #0
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	e008      	b.n	800360e <ADC_ConfigureBoostMode+0x42>
 80035fc:	4b74      	ldr	r3, [pc, #464]	@ (80037d0 <ADC_ConfigureBoostMode+0x204>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003604:	2b00      	cmp	r3, #0
 8003606:	bf14      	ite	ne
 8003608:	2301      	movne	r3, #1
 800360a:	2300      	moveq	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d01c      	beq.n	800364c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003612:	f004 fc49 	bl	8007ea8 <HAL_RCC_GetHCLKFreq>
 8003616:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003620:	d010      	beq.n	8003644 <ADC_ConfigureBoostMode+0x78>
 8003622:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003626:	d873      	bhi.n	8003710 <ADC_ConfigureBoostMode+0x144>
 8003628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800362c:	d002      	beq.n	8003634 <ADC_ConfigureBoostMode+0x68>
 800362e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003632:	d16d      	bne.n	8003710 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003640:	60fb      	str	r3, [r7, #12]
        break;
 8003642:	e068      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	089b      	lsrs	r3, r3, #2
 8003648:	60fb      	str	r3, [r7, #12]
        break;
 800364a:	e064      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800364c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003650:	f04f 0100 	mov.w	r1, #0
 8003654:	f005 fe8e 	bl	8009374 <HAL_RCCEx_GetPeriphCLKFreq>
 8003658:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003662:	d051      	beq.n	8003708 <ADC_ConfigureBoostMode+0x13c>
 8003664:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003668:	d854      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 800366a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800366e:	d047      	beq.n	8003700 <ADC_ConfigureBoostMode+0x134>
 8003670:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003674:	d84e      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 8003676:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800367a:	d03d      	beq.n	80036f8 <ADC_ConfigureBoostMode+0x12c>
 800367c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003680:	d848      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 8003682:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003686:	d033      	beq.n	80036f0 <ADC_ConfigureBoostMode+0x124>
 8003688:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800368c:	d842      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 800368e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003692:	d029      	beq.n	80036e8 <ADC_ConfigureBoostMode+0x11c>
 8003694:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003698:	d83c      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 800369a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800369e:	d01a      	beq.n	80036d6 <ADC_ConfigureBoostMode+0x10a>
 80036a0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80036a4:	d836      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 80036a6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80036aa:	d014      	beq.n	80036d6 <ADC_ConfigureBoostMode+0x10a>
 80036ac:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80036b0:	d830      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 80036b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036b6:	d00e      	beq.n	80036d6 <ADC_ConfigureBoostMode+0x10a>
 80036b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036bc:	d82a      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 80036be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80036c2:	d008      	beq.n	80036d6 <ADC_ConfigureBoostMode+0x10a>
 80036c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80036c8:	d824      	bhi.n	8003714 <ADC_ConfigureBoostMode+0x148>
 80036ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036ce:	d002      	beq.n	80036d6 <ADC_ConfigureBoostMode+0x10a>
 80036d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80036d4:	d11e      	bne.n	8003714 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	0c9b      	lsrs	r3, r3, #18
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e4:	60fb      	str	r3, [r7, #12]
        break;
 80036e6:	e016      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	60fb      	str	r3, [r7, #12]
        break;
 80036ee:	e012      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	095b      	lsrs	r3, r3, #5
 80036f4:	60fb      	str	r3, [r7, #12]
        break;
 80036f6:	e00e      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	099b      	lsrs	r3, r3, #6
 80036fc:	60fb      	str	r3, [r7, #12]
        break;
 80036fe:	e00a      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	09db      	lsrs	r3, r3, #7
 8003704:	60fb      	str	r3, [r7, #12]
        break;
 8003706:	e006      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	0a1b      	lsrs	r3, r3, #8
 800370c:	60fb      	str	r3, [r7, #12]
        break;
 800370e:	e002      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003710:	bf00      	nop
 8003712:	e000      	b.n	8003716 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003714:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003716:	f7fe fe05 	bl	8002324 <HAL_GetREVID>
 800371a:	4603      	mov	r3, r0
 800371c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003720:	4293      	cmp	r3, r2
 8003722:	d815      	bhi.n	8003750 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4a2b      	ldr	r2, [pc, #172]	@ (80037d4 <ADC_ConfigureBoostMode+0x208>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d908      	bls.n	800373e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800373a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800373c:	e03e      	b.n	80037bc <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800374c:	609a      	str	r2, [r3, #8]
}
 800374e:	e035      	b.n	80037bc <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	085b      	lsrs	r3, r3, #1
 8003754:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	4a1f      	ldr	r2, [pc, #124]	@ (80037d8 <ADC_ConfigureBoostMode+0x20c>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d808      	bhi.n	8003770 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800376c:	609a      	str	r2, [r3, #8]
}
 800376e:	e025      	b.n	80037bc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4a1a      	ldr	r2, [pc, #104]	@ (80037dc <ADC_ConfigureBoostMode+0x210>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d80a      	bhi.n	800378e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800378a:	609a      	str	r2, [r3, #8]
}
 800378c:	e016      	b.n	80037bc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4a13      	ldr	r2, [pc, #76]	@ (80037e0 <ADC_ConfigureBoostMode+0x214>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d80a      	bhi.n	80037ac <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037a8:	609a      	str	r2, [r3, #8]
}
 80037aa:	e007      	b.n	80037bc <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80037ba:	609a      	str	r2, [r3, #8]
}
 80037bc:	bf00      	nop
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40022000 	.word	0x40022000
 80037c8:	40022100 	.word	0x40022100
 80037cc:	40022300 	.word	0x40022300
 80037d0:	58026300 	.word	0x58026300
 80037d4:	01312d00 	.word	0x01312d00
 80037d8:	005f5e10 	.word	0x005f5e10
 80037dc:	00bebc20 	.word	0x00bebc20
 80037e0:	017d7840 	.word	0x017d7840

080037e4 <LL_ADC_IsEnabled>:
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <LL_ADC_IsEnabled+0x18>
 80037f8:	2301      	movs	r3, #1
 80037fa:	e000      	b.n	80037fe <LL_ADC_IsEnabled+0x1a>
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <LL_ADC_StartCalibration>:
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	4b09      	ldr	r3, [pc, #36]	@ (8003844 <LL_ADC_StartCalibration+0x38>)
 800381e:	4013      	ands	r3, r2
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800382c:	430a      	orrs	r2, r1
 800382e:	4313      	orrs	r3, r2
 8003830:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	609a      	str	r2, [r3, #8]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	3ffeffc0 	.word	0x3ffeffc0

08003848 <LL_ADC_IsCalibrationOnGoing>:
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003858:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800385c:	d101      	bne.n	8003862 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800385e:	2301      	movs	r3, #1
 8003860:	e000      	b.n	8003864 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <LL_ADC_REG_IsConversionOngoing>:
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b04      	cmp	r3, #4
 8003882:	d101      	bne.n	8003888 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003884:	2301      	movs	r3, #1
 8003886:	e000      	b.n	800388a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
	...

08003898 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80038a4:	2300      	movs	r3, #0
 80038a6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e04c      	b.n	8003950 <HAL_ADCEx_Calibration_Start+0xb8>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f7ff fd90 	bl	80033e4 <ADC_Disable>
 80038c4:	4603      	mov	r3, r0
 80038c6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80038c8:	7dfb      	ldrb	r3, [r7, #23]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d135      	bne.n	800393a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80038d2:	4b21      	ldr	r3, [pc, #132]	@ (8003958 <HAL_ADCEx_Calibration_Start+0xc0>)
 80038d4:	4013      	ands	r3, r2
 80038d6:	f043 0202 	orr.w	r2, r3, #2
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	68b9      	ldr	r1, [r7, #8]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff ff90 	bl	800380c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038ec:	e014      	b.n	8003918 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	3301      	adds	r3, #1
 80038f2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	4a19      	ldr	r2, [pc, #100]	@ (800395c <HAL_ADCEx_Calibration_Start+0xc4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d30d      	bcc.n	8003918 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003900:	f023 0312 	bic.w	r3, r3, #18
 8003904:	f043 0210 	orr.w	r2, r3, #16
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e01b      	b.n	8003950 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff ff93 	bl	8003848 <LL_ADC_IsCalibrationOnGoing>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1e2      	bne.n	80038ee <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392c:	f023 0303 	bic.w	r3, r3, #3
 8003930:	f043 0201 	orr.w	r2, r3, #1
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	655a      	str	r2, [r3, #84]	@ 0x54
 8003938:	e005      	b.n	8003946 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393e:	f043 0210 	orr.w	r2, r3, #16
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800394e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	ffffeefd 	.word	0xffffeefd
 800395c:	25c3f800 	.word	0x25c3f800

08003960 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003960:	b590      	push	{r4, r7, lr}
 8003962:	b09f      	sub	sp, #124	@ 0x7c
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800397a:	2302      	movs	r3, #2
 800397c:	e0be      	b.n	8003afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003986:	2300      	movs	r3, #0
 8003988:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800398a:	2300      	movs	r3, #0
 800398c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a5c      	ldr	r2, [pc, #368]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d102      	bne.n	800399e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003998:	4b5b      	ldr	r3, [pc, #364]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800399a:	60bb      	str	r3, [r7, #8]
 800399c:	e001      	b.n	80039a2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800399e:	2300      	movs	r3, #0
 80039a0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10b      	bne.n	80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ac:	f043 0220 	orr.w	r2, r3, #32
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e09d      	b.n	8003afc <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff ff54 	bl	8003870 <LL_ADC_REG_IsConversionOngoing>
 80039c8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff ff4e 	bl	8003870 <LL_ADC_REG_IsConversionOngoing>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d17f      	bne.n	8003ada <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80039da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d17c      	bne.n	8003ada <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a47      	ldr	r2, [pc, #284]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d004      	beq.n	80039f4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a46      	ldr	r2, [pc, #280]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d101      	bne.n	80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80039f4:	4b45      	ldr	r3, [pc, #276]	@ (8003b0c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80039f6:	e000      	b.n	80039fa <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80039f8:	4b45      	ldr	r3, [pc, #276]	@ (8003b10 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80039fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d039      	beq.n	8003a78 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003a04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	431a      	orrs	r2, r3
 8003a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a14:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a3a      	ldr	r2, [pc, #232]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d004      	beq.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a38      	ldr	r2, [pc, #224]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d10e      	bne.n	8003a48 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003a2a:	4836      	ldr	r0, [pc, #216]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003a2c:	f7ff feda 	bl	80037e4 <LL_ADC_IsEnabled>
 8003a30:	4604      	mov	r4, r0
 8003a32:	4835      	ldr	r0, [pc, #212]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003a34:	f7ff fed6 	bl	80037e4 <LL_ADC_IsEnabled>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	4323      	orrs	r3, r4
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	bf0c      	ite	eq
 8003a40:	2301      	moveq	r3, #1
 8003a42:	2300      	movne	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	e008      	b.n	8003a5a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003a48:	4832      	ldr	r0, [pc, #200]	@ (8003b14 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003a4a:	f7ff fecb 	bl	80037e4 <LL_ADC_IsEnabled>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bf0c      	ite	eq
 8003a54:	2301      	moveq	r3, #1
 8003a56:	2300      	movne	r3, #0
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d047      	beq.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a60:	689a      	ldr	r2, [r3, #8]
 8003a62:	4b2d      	ldr	r3, [pc, #180]	@ (8003b18 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	6811      	ldr	r1, [r2, #0]
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	6892      	ldr	r2, [r2, #8]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	431a      	orrs	r2, r3
 8003a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a74:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a76:	e03a      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a82:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a1e      	ldr	r2, [pc, #120]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d004      	beq.n	8003a98 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a1d      	ldr	r2, [pc, #116]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d10e      	bne.n	8003ab6 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003a98:	481a      	ldr	r0, [pc, #104]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003a9a:	f7ff fea3 	bl	80037e4 <LL_ADC_IsEnabled>
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	4819      	ldr	r0, [pc, #100]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003aa2:	f7ff fe9f 	bl	80037e4 <LL_ADC_IsEnabled>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	4323      	orrs	r3, r4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf0c      	ite	eq
 8003aae:	2301      	moveq	r3, #1
 8003ab0:	2300      	movne	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	e008      	b.n	8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003ab6:	4817      	ldr	r0, [pc, #92]	@ (8003b14 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003ab8:	f7ff fe94 	bl	80037e4 <LL_ADC_IsEnabled>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	bf0c      	ite	eq
 8003ac2:	2301      	moveq	r3, #1
 8003ac4:	2300      	movne	r3, #0
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d010      	beq.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003acc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	4b11      	ldr	r3, [pc, #68]	@ (8003b18 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ad6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ad8:	e009      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ade:	f043 0220 	orr.w	r2, r3, #32
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003aec:	e000      	b.n	8003af0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003aee:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003af8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	377c      	adds	r7, #124	@ 0x7c
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd90      	pop	{r4, r7, pc}
 8003b04:	40022000 	.word	0x40022000
 8003b08:	40022100 	.word	0x40022100
 8003b0c:	40022300 	.word	0x40022300
 8003b10:	58026300 	.word	0x58026300
 8003b14:	58026000 	.word	0x58026000
 8003b18:	fffff0e0 	.word	0xfffff0e0

08003b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b5c <__NVIC_SetPriorityGrouping+0x40>)
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b38:	4013      	ands	r3, r2
 8003b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003b44:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <__NVIC_SetPriorityGrouping+0x44>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b4a:	4a04      	ldr	r2, [pc, #16]	@ (8003b5c <__NVIC_SetPriorityGrouping+0x40>)
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	60d3      	str	r3, [r2, #12]
}
 8003b50:	bf00      	nop
 8003b52:	3714      	adds	r7, #20
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	e000ed00 	.word	0xe000ed00
 8003b60:	05fa0000 	.word	0x05fa0000

08003b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b68:	4b04      	ldr	r3, [pc, #16]	@ (8003b7c <__NVIC_GetPriorityGrouping+0x18>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	0a1b      	lsrs	r3, r3, #8
 8003b6e:	f003 0307 	and.w	r3, r3, #7
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	e000ed00 	.word	0xe000ed00

08003b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003b8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	db0b      	blt.n	8003baa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	f003 021f 	and.w	r2, r3, #31
 8003b98:	4907      	ldr	r1, [pc, #28]	@ (8003bb8 <__NVIC_EnableIRQ+0x38>)
 8003b9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	2001      	movs	r0, #1
 8003ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	e000e100 	.word	0xe000e100

08003bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	6039      	str	r1, [r7, #0]
 8003bc6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003bc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	db0a      	blt.n	8003be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	490c      	ldr	r1, [pc, #48]	@ (8003c08 <__NVIC_SetPriority+0x4c>)
 8003bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bda:	0112      	lsls	r2, r2, #4
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	440b      	add	r3, r1
 8003be0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003be4:	e00a      	b.n	8003bfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	4908      	ldr	r1, [pc, #32]	@ (8003c0c <__NVIC_SetPriority+0x50>)
 8003bec:	88fb      	ldrh	r3, [r7, #6]
 8003bee:	f003 030f 	and.w	r3, r3, #15
 8003bf2:	3b04      	subs	r3, #4
 8003bf4:	0112      	lsls	r2, r2, #4
 8003bf6:	b2d2      	uxtb	r2, r2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	761a      	strb	r2, [r3, #24]
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	e000e100 	.word	0xe000e100
 8003c0c:	e000ed00 	.word	0xe000ed00

08003c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b089      	sub	sp, #36	@ 0x24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	f1c3 0307 	rsb	r3, r3, #7
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	bf28      	it	cs
 8003c2e:	2304      	movcs	r3, #4
 8003c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	3304      	adds	r3, #4
 8003c36:	2b06      	cmp	r3, #6
 8003c38:	d902      	bls.n	8003c40 <NVIC_EncodePriority+0x30>
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	3b03      	subs	r3, #3
 8003c3e:	e000      	b.n	8003c42 <NVIC_EncodePriority+0x32>
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c44:	f04f 32ff 	mov.w	r2, #4294967295
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43da      	mvns	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	401a      	ands	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c58:	f04f 31ff 	mov.w	r1, #4294967295
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c62:	43d9      	mvns	r1, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c68:	4313      	orrs	r3, r2
         );
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3724      	adds	r7, #36	@ 0x24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c88:	d301      	bcc.n	8003c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e00f      	b.n	8003cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003cb8 <SysTick_Config+0x40>)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	3b01      	subs	r3, #1
 8003c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c96:	210f      	movs	r1, #15
 8003c98:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9c:	f7ff ff8e 	bl	8003bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ca0:	4b05      	ldr	r3, [pc, #20]	@ (8003cb8 <SysTick_Config+0x40>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ca6:	4b04      	ldr	r3, [pc, #16]	@ (8003cb8 <SysTick_Config+0x40>)
 8003ca8:	2207      	movs	r2, #7
 8003caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	e000e010 	.word	0xe000e010

08003cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f7ff ff29 	bl	8003b1c <__NVIC_SetPriorityGrouping>
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b086      	sub	sp, #24
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	4603      	mov	r3, r0
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ce0:	f7ff ff40 	bl	8003b64 <__NVIC_GetPriorityGrouping>
 8003ce4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	68b9      	ldr	r1, [r7, #8]
 8003cea:	6978      	ldr	r0, [r7, #20]
 8003cec:	f7ff ff90 	bl	8003c10 <NVIC_EncodePriority>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff ff5f 	bl	8003bbc <__NVIC_SetPriority>
}
 8003cfe:	bf00      	nop
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff ff33 	bl	8003b80 <__NVIC_EnableIRQ>
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b082      	sub	sp, #8
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff ffa4 	bl	8003c78 <SysTick_Config>
 8003d30:	4603      	mov	r3, r0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003d40:	f3bf 8f5f 	dmb	sy
}
 8003d44:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003d46:	4b07      	ldr	r3, [pc, #28]	@ (8003d64 <HAL_MPU_Disable+0x28>)
 8003d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4a:	4a06      	ldr	r2, [pc, #24]	@ (8003d64 <HAL_MPU_Disable+0x28>)
 8003d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d50:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003d52:	4b05      	ldr	r3, [pc, #20]	@ (8003d68 <HAL_MPU_Disable+0x2c>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	605a      	str	r2, [r3, #4]
}
 8003d58:	bf00      	nop
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	e000ed00 	.word	0xe000ed00
 8003d68:	e000ed90 	.word	0xe000ed90

08003d6c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003d74:	4a0b      	ldr	r2, [pc, #44]	@ (8003da4 <HAL_MPU_Enable+0x38>)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <HAL_MPU_Enable+0x3c>)
 8003d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d82:	4a09      	ldr	r2, [pc, #36]	@ (8003da8 <HAL_MPU_Enable+0x3c>)
 8003d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d88:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003d8a:	f3bf 8f4f 	dsb	sy
}
 8003d8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003d90:	f3bf 8f6f 	isb	sy
}
 8003d94:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	e000ed90 	.word	0xe000ed90
 8003da8:	e000ed00 	.word	0xe000ed00

08003dac <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	785a      	ldrb	r2, [r3, #1]
 8003db8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_MPU_ConfigRegion+0x7c>)
 8003dba:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8003e28 <HAL_MPU_ConfigRegion+0x7c>)
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	4a19      	ldr	r2, [pc, #100]	@ (8003e28 <HAL_MPU_ConfigRegion+0x7c>)
 8003dc2:	f023 0301 	bic.w	r3, r3, #1
 8003dc6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003dc8:	4a17      	ldr	r2, [pc, #92]	@ (8003e28 <HAL_MPU_ConfigRegion+0x7c>)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	7b1b      	ldrb	r3, [r3, #12]
 8003dd4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	7adb      	ldrb	r3, [r3, #11]
 8003dda:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003ddc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	7a9b      	ldrb	r3, [r3, #10]
 8003de2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003de4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	7b5b      	ldrb	r3, [r3, #13]
 8003dea:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003dec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	7b9b      	ldrb	r3, [r3, #14]
 8003df2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003df4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	7bdb      	ldrb	r3, [r3, #15]
 8003dfa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003dfc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	7a5b      	ldrb	r3, [r3, #9]
 8003e02:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003e04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	7a1b      	ldrb	r3, [r3, #8]
 8003e0a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003e0c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	7812      	ldrb	r2, [r2, #0]
 8003e12:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003e14:	4a04      	ldr	r2, [pc, #16]	@ (8003e28 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003e16:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003e18:	6113      	str	r3, [r2, #16]
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	e000ed90 	.word	0xe000ed90

08003e2c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003e34:	f7fe fa6a 	bl	800230c <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e316      	b.n	8004472 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a66      	ldr	r2, [pc, #408]	@ (8003fe4 <HAL_DMA_Init+0x1b8>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d04a      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a65      	ldr	r2, [pc, #404]	@ (8003fe8 <HAL_DMA_Init+0x1bc>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d045      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a63      	ldr	r2, [pc, #396]	@ (8003fec <HAL_DMA_Init+0x1c0>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d040      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a62      	ldr	r2, [pc, #392]	@ (8003ff0 <HAL_DMA_Init+0x1c4>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d03b      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a60      	ldr	r2, [pc, #384]	@ (8003ff4 <HAL_DMA_Init+0x1c8>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d036      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a5f      	ldr	r2, [pc, #380]	@ (8003ff8 <HAL_DMA_Init+0x1cc>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d031      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a5d      	ldr	r2, [pc, #372]	@ (8003ffc <HAL_DMA_Init+0x1d0>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d02c      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004000 <HAL_DMA_Init+0x1d4>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d027      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a5a      	ldr	r2, [pc, #360]	@ (8004004 <HAL_DMA_Init+0x1d8>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d022      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a59      	ldr	r2, [pc, #356]	@ (8004008 <HAL_DMA_Init+0x1dc>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d01d      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a57      	ldr	r2, [pc, #348]	@ (800400c <HAL_DMA_Init+0x1e0>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d018      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a56      	ldr	r2, [pc, #344]	@ (8004010 <HAL_DMA_Init+0x1e4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d013      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a54      	ldr	r2, [pc, #336]	@ (8004014 <HAL_DMA_Init+0x1e8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d00e      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a53      	ldr	r2, [pc, #332]	@ (8004018 <HAL_DMA_Init+0x1ec>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d009      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a51      	ldr	r2, [pc, #324]	@ (800401c <HAL_DMA_Init+0x1f0>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d004      	beq.n	8003ee4 <HAL_DMA_Init+0xb8>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a50      	ldr	r2, [pc, #320]	@ (8004020 <HAL_DMA_Init+0x1f4>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d101      	bne.n	8003ee8 <HAL_DMA_Init+0xbc>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <HAL_DMA_Init+0xbe>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 813b 	beq.w	8004166 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a37      	ldr	r2, [pc, #220]	@ (8003fe4 <HAL_DMA_Init+0x1b8>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d04a      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a36      	ldr	r2, [pc, #216]	@ (8003fe8 <HAL_DMA_Init+0x1bc>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d045      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a34      	ldr	r2, [pc, #208]	@ (8003fec <HAL_DMA_Init+0x1c0>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d040      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a33      	ldr	r2, [pc, #204]	@ (8003ff0 <HAL_DMA_Init+0x1c4>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d03b      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a31      	ldr	r2, [pc, #196]	@ (8003ff4 <HAL_DMA_Init+0x1c8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d036      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a30      	ldr	r2, [pc, #192]	@ (8003ff8 <HAL_DMA_Init+0x1cc>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d031      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a2e      	ldr	r2, [pc, #184]	@ (8003ffc <HAL_DMA_Init+0x1d0>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d02c      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a2d      	ldr	r2, [pc, #180]	@ (8004000 <HAL_DMA_Init+0x1d4>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d027      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a2b      	ldr	r2, [pc, #172]	@ (8004004 <HAL_DMA_Init+0x1d8>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d022      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a2a      	ldr	r2, [pc, #168]	@ (8004008 <HAL_DMA_Init+0x1dc>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d01d      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a28      	ldr	r2, [pc, #160]	@ (800400c <HAL_DMA_Init+0x1e0>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d018      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a27      	ldr	r2, [pc, #156]	@ (8004010 <HAL_DMA_Init+0x1e4>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d013      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a25      	ldr	r2, [pc, #148]	@ (8004014 <HAL_DMA_Init+0x1e8>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00e      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a24      	ldr	r2, [pc, #144]	@ (8004018 <HAL_DMA_Init+0x1ec>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d009      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a22      	ldr	r2, [pc, #136]	@ (800401c <HAL_DMA_Init+0x1f0>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d004      	beq.n	8003fa0 <HAL_DMA_Init+0x174>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a21      	ldr	r2, [pc, #132]	@ (8004020 <HAL_DMA_Init+0x1f4>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d108      	bne.n	8003fb2 <HAL_DMA_Init+0x186>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0201 	bic.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	e007      	b.n	8003fc2 <HAL_DMA_Init+0x196>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0201 	bic.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003fc2:	e02f      	b.n	8004024 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fc4:	f7fe f9a2 	bl	800230c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b05      	cmp	r3, #5
 8003fd0:	d928      	bls.n	8004024 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2203      	movs	r2, #3
 8003fdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e246      	b.n	8004472 <HAL_DMA_Init+0x646>
 8003fe4:	40020010 	.word	0x40020010
 8003fe8:	40020028 	.word	0x40020028
 8003fec:	40020040 	.word	0x40020040
 8003ff0:	40020058 	.word	0x40020058
 8003ff4:	40020070 	.word	0x40020070
 8003ff8:	40020088 	.word	0x40020088
 8003ffc:	400200a0 	.word	0x400200a0
 8004000:	400200b8 	.word	0x400200b8
 8004004:	40020410 	.word	0x40020410
 8004008:	40020428 	.word	0x40020428
 800400c:	40020440 	.word	0x40020440
 8004010:	40020458 	.word	0x40020458
 8004014:	40020470 	.word	0x40020470
 8004018:	40020488 	.word	0x40020488
 800401c:	400204a0 	.word	0x400204a0
 8004020:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1c8      	bne.n	8003fc4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	4b83      	ldr	r3, [pc, #524]	@ (800424c <HAL_DMA_Init+0x420>)
 800403e:	4013      	ands	r3, r2
 8004040:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800404a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004056:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004062:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	2b04      	cmp	r3, #4
 8004076:	d107      	bne.n	8004088 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004080:	4313      	orrs	r3, r2
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004088:	4b71      	ldr	r3, [pc, #452]	@ (8004250 <HAL_DMA_Init+0x424>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	4b71      	ldr	r3, [pc, #452]	@ (8004254 <HAL_DMA_Init+0x428>)
 800408e:	4013      	ands	r3, r2
 8004090:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004094:	d328      	bcc.n	80040e8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2b28      	cmp	r3, #40	@ 0x28
 800409c:	d903      	bls.n	80040a6 <HAL_DMA_Init+0x27a>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80040a4:	d917      	bls.n	80040d6 <HAL_DMA_Init+0x2aa>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80040ac:	d903      	bls.n	80040b6 <HAL_DMA_Init+0x28a>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2b42      	cmp	r3, #66	@ 0x42
 80040b4:	d90f      	bls.n	80040d6 <HAL_DMA_Init+0x2aa>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b46      	cmp	r3, #70	@ 0x46
 80040bc:	d903      	bls.n	80040c6 <HAL_DMA_Init+0x29a>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2b48      	cmp	r3, #72	@ 0x48
 80040c4:	d907      	bls.n	80040d6 <HAL_DMA_Init+0x2aa>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b4e      	cmp	r3, #78	@ 0x4e
 80040cc:	d905      	bls.n	80040da <HAL_DMA_Init+0x2ae>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b52      	cmp	r3, #82	@ 0x52
 80040d4:	d801      	bhi.n	80040da <HAL_DMA_Init+0x2ae>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <HAL_DMA_Init+0x2b0>
 80040da:	2300      	movs	r3, #0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040e6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f023 0307 	bic.w	r3, r3, #7
 80040fe:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	4313      	orrs	r3, r2
 8004108:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410e:	2b04      	cmp	r3, #4
 8004110:	d117      	bne.n	8004142 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00e      	beq.n	8004142 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f002 fb3f 	bl	80067a8 <DMA_CheckFifoParam>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2240      	movs	r2, #64	@ 0x40
 8004134:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e197      	b.n	8004472 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f002 fa7a 	bl	8006644 <DMA_CalcBaseAndBitshift>
 8004150:	4603      	mov	r3, r0
 8004152:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	f003 031f 	and.w	r3, r3, #31
 800415c:	223f      	movs	r2, #63	@ 0x3f
 800415e:	409a      	lsls	r2, r3
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	609a      	str	r2, [r3, #8]
 8004164:	e0cd      	b.n	8004302 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a3b      	ldr	r2, [pc, #236]	@ (8004258 <HAL_DMA_Init+0x42c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d022      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a39      	ldr	r2, [pc, #228]	@ (800425c <HAL_DMA_Init+0x430>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d01d      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a38      	ldr	r2, [pc, #224]	@ (8004260 <HAL_DMA_Init+0x434>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d018      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a36      	ldr	r2, [pc, #216]	@ (8004264 <HAL_DMA_Init+0x438>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d013      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a35      	ldr	r2, [pc, #212]	@ (8004268 <HAL_DMA_Init+0x43c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00e      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a33      	ldr	r2, [pc, #204]	@ (800426c <HAL_DMA_Init+0x440>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d009      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a32      	ldr	r2, [pc, #200]	@ (8004270 <HAL_DMA_Init+0x444>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d004      	beq.n	80041b6 <HAL_DMA_Init+0x38a>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a30      	ldr	r2, [pc, #192]	@ (8004274 <HAL_DMA_Init+0x448>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d101      	bne.n	80041ba <HAL_DMA_Init+0x38e>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <HAL_DMA_Init+0x390>
 80041ba:	2300      	movs	r3, #0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 8097 	beq.w	80042f0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a24      	ldr	r2, [pc, #144]	@ (8004258 <HAL_DMA_Init+0x42c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d021      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a22      	ldr	r2, [pc, #136]	@ (800425c <HAL_DMA_Init+0x430>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d01c      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a21      	ldr	r2, [pc, #132]	@ (8004260 <HAL_DMA_Init+0x434>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d017      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004264 <HAL_DMA_Init+0x438>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d012      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004268 <HAL_DMA_Init+0x43c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d00d      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a1c      	ldr	r2, [pc, #112]	@ (800426c <HAL_DMA_Init+0x440>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d008      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a1b      	ldr	r2, [pc, #108]	@ (8004270 <HAL_DMA_Init+0x444>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d003      	beq.n	8004210 <HAL_DMA_Init+0x3e4>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a19      	ldr	r2, [pc, #100]	@ (8004274 <HAL_DMA_Init+0x448>)
 800420e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	4b13      	ldr	r3, [pc, #76]	@ (8004278 <HAL_DMA_Init+0x44c>)
 800422c:	4013      	ands	r3, r2
 800422e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2b40      	cmp	r3, #64	@ 0x40
 8004236:	d021      	beq.n	800427c <HAL_DMA_Init+0x450>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	2b80      	cmp	r3, #128	@ 0x80
 800423e:	d102      	bne.n	8004246 <HAL_DMA_Init+0x41a>
 8004240:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004244:	e01b      	b.n	800427e <HAL_DMA_Init+0x452>
 8004246:	2300      	movs	r3, #0
 8004248:	e019      	b.n	800427e <HAL_DMA_Init+0x452>
 800424a:	bf00      	nop
 800424c:	fe10803f 	.word	0xfe10803f
 8004250:	5c001000 	.word	0x5c001000
 8004254:	ffff0000 	.word	0xffff0000
 8004258:	58025408 	.word	0x58025408
 800425c:	5802541c 	.word	0x5802541c
 8004260:	58025430 	.word	0x58025430
 8004264:	58025444 	.word	0x58025444
 8004268:	58025458 	.word	0x58025458
 800426c:	5802546c 	.word	0x5802546c
 8004270:	58025480 	.word	0x58025480
 8004274:	58025494 	.word	0x58025494
 8004278:	fffe000f 	.word	0xfffe000f
 800427c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	68d2      	ldr	r2, [r2, #12]
 8004282:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004284:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800428c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004294:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800429c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80042a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80042ac:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	461a      	mov	r2, r3
 80042c2:	4b6e      	ldr	r3, [pc, #440]	@ (800447c <HAL_DMA_Init+0x650>)
 80042c4:	4413      	add	r3, r2
 80042c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004480 <HAL_DMA_Init+0x654>)
 80042c8:	fba2 2303 	umull	r2, r3, r2, r3
 80042cc:	091b      	lsrs	r3, r3, #4
 80042ce:	009a      	lsls	r2, r3, #2
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f002 f9b5 	bl	8006644 <DMA_CalcBaseAndBitshift>
 80042da:	4603      	mov	r3, r0
 80042dc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e2:	f003 031f 	and.w	r3, r3, #31
 80042e6:	2201      	movs	r2, #1
 80042e8:	409a      	lsls	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	605a      	str	r2, [r3, #4]
 80042ee:	e008      	b.n	8004302 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2240      	movs	r2, #64	@ 0x40
 80042f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2203      	movs	r2, #3
 80042fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e0b7      	b.n	8004472 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a5f      	ldr	r2, [pc, #380]	@ (8004484 <HAL_DMA_Init+0x658>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d072      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a5d      	ldr	r2, [pc, #372]	@ (8004488 <HAL_DMA_Init+0x65c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d06d      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a5c      	ldr	r2, [pc, #368]	@ (800448c <HAL_DMA_Init+0x660>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d068      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a5a      	ldr	r2, [pc, #360]	@ (8004490 <HAL_DMA_Init+0x664>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d063      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a59      	ldr	r2, [pc, #356]	@ (8004494 <HAL_DMA_Init+0x668>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d05e      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a57      	ldr	r2, [pc, #348]	@ (8004498 <HAL_DMA_Init+0x66c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d059      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a56      	ldr	r2, [pc, #344]	@ (800449c <HAL_DMA_Init+0x670>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d054      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a54      	ldr	r2, [pc, #336]	@ (80044a0 <HAL_DMA_Init+0x674>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d04f      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a53      	ldr	r2, [pc, #332]	@ (80044a4 <HAL_DMA_Init+0x678>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d04a      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a51      	ldr	r2, [pc, #324]	@ (80044a8 <HAL_DMA_Init+0x67c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d045      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a50      	ldr	r2, [pc, #320]	@ (80044ac <HAL_DMA_Init+0x680>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d040      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a4e      	ldr	r2, [pc, #312]	@ (80044b0 <HAL_DMA_Init+0x684>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d03b      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a4d      	ldr	r2, [pc, #308]	@ (80044b4 <HAL_DMA_Init+0x688>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d036      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a4b      	ldr	r2, [pc, #300]	@ (80044b8 <HAL_DMA_Init+0x68c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d031      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a4a      	ldr	r2, [pc, #296]	@ (80044bc <HAL_DMA_Init+0x690>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d02c      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a48      	ldr	r2, [pc, #288]	@ (80044c0 <HAL_DMA_Init+0x694>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d027      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a47      	ldr	r2, [pc, #284]	@ (80044c4 <HAL_DMA_Init+0x698>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d022      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a45      	ldr	r2, [pc, #276]	@ (80044c8 <HAL_DMA_Init+0x69c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d01d      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a44      	ldr	r2, [pc, #272]	@ (80044cc <HAL_DMA_Init+0x6a0>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d018      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a42      	ldr	r2, [pc, #264]	@ (80044d0 <HAL_DMA_Init+0x6a4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d013      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a41      	ldr	r2, [pc, #260]	@ (80044d4 <HAL_DMA_Init+0x6a8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d00e      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a3f      	ldr	r2, [pc, #252]	@ (80044d8 <HAL_DMA_Init+0x6ac>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d009      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a3e      	ldr	r2, [pc, #248]	@ (80044dc <HAL_DMA_Init+0x6b0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d004      	beq.n	80043f2 <HAL_DMA_Init+0x5c6>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a3c      	ldr	r2, [pc, #240]	@ (80044e0 <HAL_DMA_Init+0x6b4>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d101      	bne.n	80043f6 <HAL_DMA_Init+0x5ca>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e000      	b.n	80043f8 <HAL_DMA_Init+0x5cc>
 80043f6:	2300      	movs	r3, #0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d032      	beq.n	8004462 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f002 fa4f 	bl	80068a0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	2b80      	cmp	r3, #128	@ 0x80
 8004408:	d102      	bne.n	8004410 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004418:	b2d2      	uxtb	r2, r2
 800441a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004424:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d010      	beq.n	8004450 <HAL_DMA_Init+0x624>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	2b08      	cmp	r3, #8
 8004434:	d80c      	bhi.n	8004450 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f002 facc 	bl	80069d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800444c:	605a      	str	r2, [r3, #4]
 800444e:	e008      	b.n	8004462 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3718      	adds	r7, #24
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	a7fdabf8 	.word	0xa7fdabf8
 8004480:	cccccccd 	.word	0xcccccccd
 8004484:	40020010 	.word	0x40020010
 8004488:	40020028 	.word	0x40020028
 800448c:	40020040 	.word	0x40020040
 8004490:	40020058 	.word	0x40020058
 8004494:	40020070 	.word	0x40020070
 8004498:	40020088 	.word	0x40020088
 800449c:	400200a0 	.word	0x400200a0
 80044a0:	400200b8 	.word	0x400200b8
 80044a4:	40020410 	.word	0x40020410
 80044a8:	40020428 	.word	0x40020428
 80044ac:	40020440 	.word	0x40020440
 80044b0:	40020458 	.word	0x40020458
 80044b4:	40020470 	.word	0x40020470
 80044b8:	40020488 	.word	0x40020488
 80044bc:	400204a0 	.word	0x400204a0
 80044c0:	400204b8 	.word	0x400204b8
 80044c4:	58025408 	.word	0x58025408
 80044c8:	5802541c 	.word	0x5802541c
 80044cc:	58025430 	.word	0x58025430
 80044d0:	58025444 	.word	0x58025444
 80044d4:	58025458 	.word	0x58025458
 80044d8:	5802546c 	.word	0x5802546c
 80044dc:	58025480 	.word	0x58025480
 80044e0:	58025494 	.word	0x58025494

080044e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d101      	bne.n	8004500 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e226      	b.n	800494e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_DMA_Start_IT+0x2a>
 800450a:	2302      	movs	r3, #2
 800450c:	e21f      	b.n	800494e <HAL_DMA_Start_IT+0x46a>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b01      	cmp	r3, #1
 8004520:	f040 820a 	bne.w	8004938 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a68      	ldr	r2, [pc, #416]	@ (80046d8 <HAL_DMA_Start_IT+0x1f4>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d04a      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a66      	ldr	r2, [pc, #408]	@ (80046dc <HAL_DMA_Start_IT+0x1f8>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d045      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a65      	ldr	r2, [pc, #404]	@ (80046e0 <HAL_DMA_Start_IT+0x1fc>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d040      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a63      	ldr	r2, [pc, #396]	@ (80046e4 <HAL_DMA_Start_IT+0x200>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d03b      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a62      	ldr	r2, [pc, #392]	@ (80046e8 <HAL_DMA_Start_IT+0x204>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d036      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a60      	ldr	r2, [pc, #384]	@ (80046ec <HAL_DMA_Start_IT+0x208>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d031      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a5f      	ldr	r2, [pc, #380]	@ (80046f0 <HAL_DMA_Start_IT+0x20c>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d02c      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a5d      	ldr	r2, [pc, #372]	@ (80046f4 <HAL_DMA_Start_IT+0x210>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d027      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a5c      	ldr	r2, [pc, #368]	@ (80046f8 <HAL_DMA_Start_IT+0x214>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d022      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a5a      	ldr	r2, [pc, #360]	@ (80046fc <HAL_DMA_Start_IT+0x218>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d01d      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a59      	ldr	r2, [pc, #356]	@ (8004700 <HAL_DMA_Start_IT+0x21c>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d018      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a57      	ldr	r2, [pc, #348]	@ (8004704 <HAL_DMA_Start_IT+0x220>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d013      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a56      	ldr	r2, [pc, #344]	@ (8004708 <HAL_DMA_Start_IT+0x224>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d00e      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a54      	ldr	r2, [pc, #336]	@ (800470c <HAL_DMA_Start_IT+0x228>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d009      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a53      	ldr	r2, [pc, #332]	@ (8004710 <HAL_DMA_Start_IT+0x22c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d004      	beq.n	80045d2 <HAL_DMA_Start_IT+0xee>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a51      	ldr	r2, [pc, #324]	@ (8004714 <HAL_DMA_Start_IT+0x230>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d108      	bne.n	80045e4 <HAL_DMA_Start_IT+0x100>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0201 	bic.w	r2, r2, #1
 80045e0:	601a      	str	r2, [r3, #0]
 80045e2:	e007      	b.n	80045f4 <HAL_DMA_Start_IT+0x110>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0201 	bic.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	68b9      	ldr	r1, [r7, #8]
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f001 fe76 	bl	80062ec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a34      	ldr	r2, [pc, #208]	@ (80046d8 <HAL_DMA_Start_IT+0x1f4>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d04a      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a33      	ldr	r2, [pc, #204]	@ (80046dc <HAL_DMA_Start_IT+0x1f8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d045      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a31      	ldr	r2, [pc, #196]	@ (80046e0 <HAL_DMA_Start_IT+0x1fc>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d040      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a30      	ldr	r2, [pc, #192]	@ (80046e4 <HAL_DMA_Start_IT+0x200>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d03b      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a2e      	ldr	r2, [pc, #184]	@ (80046e8 <HAL_DMA_Start_IT+0x204>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d036      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2d      	ldr	r2, [pc, #180]	@ (80046ec <HAL_DMA_Start_IT+0x208>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d031      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a2b      	ldr	r2, [pc, #172]	@ (80046f0 <HAL_DMA_Start_IT+0x20c>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d02c      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a2a      	ldr	r2, [pc, #168]	@ (80046f4 <HAL_DMA_Start_IT+0x210>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d027      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a28      	ldr	r2, [pc, #160]	@ (80046f8 <HAL_DMA_Start_IT+0x214>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d022      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a27      	ldr	r2, [pc, #156]	@ (80046fc <HAL_DMA_Start_IT+0x218>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d01d      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a25      	ldr	r2, [pc, #148]	@ (8004700 <HAL_DMA_Start_IT+0x21c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d018      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a24      	ldr	r2, [pc, #144]	@ (8004704 <HAL_DMA_Start_IT+0x220>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d013      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a22      	ldr	r2, [pc, #136]	@ (8004708 <HAL_DMA_Start_IT+0x224>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d00e      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a21      	ldr	r2, [pc, #132]	@ (800470c <HAL_DMA_Start_IT+0x228>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d009      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a1f      	ldr	r2, [pc, #124]	@ (8004710 <HAL_DMA_Start_IT+0x22c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d004      	beq.n	80046a0 <HAL_DMA_Start_IT+0x1bc>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1e      	ldr	r2, [pc, #120]	@ (8004714 <HAL_DMA_Start_IT+0x230>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d101      	bne.n	80046a4 <HAL_DMA_Start_IT+0x1c0>
 80046a0:	2301      	movs	r3, #1
 80046a2:	e000      	b.n	80046a6 <HAL_DMA_Start_IT+0x1c2>
 80046a4:	2300      	movs	r3, #0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d036      	beq.n	8004718 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f023 021e 	bic.w	r2, r3, #30
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f042 0216 	orr.w	r2, r2, #22
 80046bc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d03e      	beq.n	8004744 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 0208 	orr.w	r2, r2, #8
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	e035      	b.n	8004744 <HAL_DMA_Start_IT+0x260>
 80046d8:	40020010 	.word	0x40020010
 80046dc:	40020028 	.word	0x40020028
 80046e0:	40020040 	.word	0x40020040
 80046e4:	40020058 	.word	0x40020058
 80046e8:	40020070 	.word	0x40020070
 80046ec:	40020088 	.word	0x40020088
 80046f0:	400200a0 	.word	0x400200a0
 80046f4:	400200b8 	.word	0x400200b8
 80046f8:	40020410 	.word	0x40020410
 80046fc:	40020428 	.word	0x40020428
 8004700:	40020440 	.word	0x40020440
 8004704:	40020458 	.word	0x40020458
 8004708:	40020470 	.word	0x40020470
 800470c:	40020488 	.word	0x40020488
 8004710:	400204a0 	.word	0x400204a0
 8004714:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f023 020e 	bic.w	r2, r3, #14
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 020a 	orr.w	r2, r2, #10
 800472a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0204 	orr.w	r2, r2, #4
 8004742:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a83      	ldr	r2, [pc, #524]	@ (8004958 <HAL_DMA_Start_IT+0x474>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d072      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a82      	ldr	r2, [pc, #520]	@ (800495c <HAL_DMA_Start_IT+0x478>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d06d      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a80      	ldr	r2, [pc, #512]	@ (8004960 <HAL_DMA_Start_IT+0x47c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d068      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a7f      	ldr	r2, [pc, #508]	@ (8004964 <HAL_DMA_Start_IT+0x480>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d063      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a7d      	ldr	r2, [pc, #500]	@ (8004968 <HAL_DMA_Start_IT+0x484>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d05e      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a7c      	ldr	r2, [pc, #496]	@ (800496c <HAL_DMA_Start_IT+0x488>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d059      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a7a      	ldr	r2, [pc, #488]	@ (8004970 <HAL_DMA_Start_IT+0x48c>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d054      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a79      	ldr	r2, [pc, #484]	@ (8004974 <HAL_DMA_Start_IT+0x490>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d04f      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a77      	ldr	r2, [pc, #476]	@ (8004978 <HAL_DMA_Start_IT+0x494>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d04a      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a76      	ldr	r2, [pc, #472]	@ (800497c <HAL_DMA_Start_IT+0x498>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d045      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a74      	ldr	r2, [pc, #464]	@ (8004980 <HAL_DMA_Start_IT+0x49c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d040      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a73      	ldr	r2, [pc, #460]	@ (8004984 <HAL_DMA_Start_IT+0x4a0>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d03b      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a71      	ldr	r2, [pc, #452]	@ (8004988 <HAL_DMA_Start_IT+0x4a4>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d036      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a70      	ldr	r2, [pc, #448]	@ (800498c <HAL_DMA_Start_IT+0x4a8>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d031      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004990 <HAL_DMA_Start_IT+0x4ac>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d02c      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a6d      	ldr	r2, [pc, #436]	@ (8004994 <HAL_DMA_Start_IT+0x4b0>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d027      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a6b      	ldr	r2, [pc, #428]	@ (8004998 <HAL_DMA_Start_IT+0x4b4>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d022      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a6a      	ldr	r2, [pc, #424]	@ (800499c <HAL_DMA_Start_IT+0x4b8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d01d      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a68      	ldr	r2, [pc, #416]	@ (80049a0 <HAL_DMA_Start_IT+0x4bc>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d018      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a67      	ldr	r2, [pc, #412]	@ (80049a4 <HAL_DMA_Start_IT+0x4c0>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d013      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a65      	ldr	r2, [pc, #404]	@ (80049a8 <HAL_DMA_Start_IT+0x4c4>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d00e      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a64      	ldr	r2, [pc, #400]	@ (80049ac <HAL_DMA_Start_IT+0x4c8>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d009      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a62      	ldr	r2, [pc, #392]	@ (80049b0 <HAL_DMA_Start_IT+0x4cc>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d004      	beq.n	8004834 <HAL_DMA_Start_IT+0x350>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a61      	ldr	r2, [pc, #388]	@ (80049b4 <HAL_DMA_Start_IT+0x4d0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d101      	bne.n	8004838 <HAL_DMA_Start_IT+0x354>
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <HAL_DMA_Start_IT+0x356>
 8004838:	2300      	movs	r3, #0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d01a      	beq.n	8004874 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d007      	beq.n	800485c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004856:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800485a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d007      	beq.n	8004874 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800486e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004872:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a37      	ldr	r2, [pc, #220]	@ (8004958 <HAL_DMA_Start_IT+0x474>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d04a      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a36      	ldr	r2, [pc, #216]	@ (800495c <HAL_DMA_Start_IT+0x478>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d045      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a34      	ldr	r2, [pc, #208]	@ (8004960 <HAL_DMA_Start_IT+0x47c>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d040      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a33      	ldr	r2, [pc, #204]	@ (8004964 <HAL_DMA_Start_IT+0x480>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d03b      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a31      	ldr	r2, [pc, #196]	@ (8004968 <HAL_DMA_Start_IT+0x484>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d036      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a30      	ldr	r2, [pc, #192]	@ (800496c <HAL_DMA_Start_IT+0x488>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d031      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a2e      	ldr	r2, [pc, #184]	@ (8004970 <HAL_DMA_Start_IT+0x48c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d02c      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a2d      	ldr	r2, [pc, #180]	@ (8004974 <HAL_DMA_Start_IT+0x490>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d027      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004978 <HAL_DMA_Start_IT+0x494>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d022      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a2a      	ldr	r2, [pc, #168]	@ (800497c <HAL_DMA_Start_IT+0x498>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d01d      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a28      	ldr	r2, [pc, #160]	@ (8004980 <HAL_DMA_Start_IT+0x49c>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d018      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a27      	ldr	r2, [pc, #156]	@ (8004984 <HAL_DMA_Start_IT+0x4a0>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d013      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a25      	ldr	r2, [pc, #148]	@ (8004988 <HAL_DMA_Start_IT+0x4a4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d00e      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a24      	ldr	r2, [pc, #144]	@ (800498c <HAL_DMA_Start_IT+0x4a8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d009      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a22      	ldr	r2, [pc, #136]	@ (8004990 <HAL_DMA_Start_IT+0x4ac>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d004      	beq.n	8004914 <HAL_DMA_Start_IT+0x430>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a21      	ldr	r2, [pc, #132]	@ (8004994 <HAL_DMA_Start_IT+0x4b0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d108      	bne.n	8004926 <HAL_DMA_Start_IT+0x442>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0201 	orr.w	r2, r2, #1
 8004922:	601a      	str	r2, [r3, #0]
 8004924:	e012      	b.n	800494c <HAL_DMA_Start_IT+0x468>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0201 	orr.w	r2, r2, #1
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	e009      	b.n	800494c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800493e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800494c:	7dfb      	ldrb	r3, [r7, #23]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3718      	adds	r7, #24
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	40020010 	.word	0x40020010
 800495c:	40020028 	.word	0x40020028
 8004960:	40020040 	.word	0x40020040
 8004964:	40020058 	.word	0x40020058
 8004968:	40020070 	.word	0x40020070
 800496c:	40020088 	.word	0x40020088
 8004970:	400200a0 	.word	0x400200a0
 8004974:	400200b8 	.word	0x400200b8
 8004978:	40020410 	.word	0x40020410
 800497c:	40020428 	.word	0x40020428
 8004980:	40020440 	.word	0x40020440
 8004984:	40020458 	.word	0x40020458
 8004988:	40020470 	.word	0x40020470
 800498c:	40020488 	.word	0x40020488
 8004990:	400204a0 	.word	0x400204a0
 8004994:	400204b8 	.word	0x400204b8
 8004998:	58025408 	.word	0x58025408
 800499c:	5802541c 	.word	0x5802541c
 80049a0:	58025430 	.word	0x58025430
 80049a4:	58025444 	.word	0x58025444
 80049a8:	58025458 	.word	0x58025458
 80049ac:	5802546c 	.word	0x5802546c
 80049b0:	58025480 	.word	0x58025480
 80049b4:	58025494 	.word	0x58025494

080049b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80049c0:	f7fd fca4 	bl	800230c <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e2dc      	b.n	8004f8a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d008      	beq.n	80049ee <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2280      	movs	r2, #128	@ 0x80
 80049e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e2cd      	b.n	8004f8a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a76      	ldr	r2, [pc, #472]	@ (8004bcc <HAL_DMA_Abort+0x214>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d04a      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a74      	ldr	r2, [pc, #464]	@ (8004bd0 <HAL_DMA_Abort+0x218>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d045      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a73      	ldr	r2, [pc, #460]	@ (8004bd4 <HAL_DMA_Abort+0x21c>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d040      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a71      	ldr	r2, [pc, #452]	@ (8004bd8 <HAL_DMA_Abort+0x220>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d03b      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a70      	ldr	r2, [pc, #448]	@ (8004bdc <HAL_DMA_Abort+0x224>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d036      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a6e      	ldr	r2, [pc, #440]	@ (8004be0 <HAL_DMA_Abort+0x228>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d031      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a6d      	ldr	r2, [pc, #436]	@ (8004be4 <HAL_DMA_Abort+0x22c>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d02c      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a6b      	ldr	r2, [pc, #428]	@ (8004be8 <HAL_DMA_Abort+0x230>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d027      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a6a      	ldr	r2, [pc, #424]	@ (8004bec <HAL_DMA_Abort+0x234>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d022      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a68      	ldr	r2, [pc, #416]	@ (8004bf0 <HAL_DMA_Abort+0x238>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d01d      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a67      	ldr	r2, [pc, #412]	@ (8004bf4 <HAL_DMA_Abort+0x23c>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d018      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a65      	ldr	r2, [pc, #404]	@ (8004bf8 <HAL_DMA_Abort+0x240>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d013      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a64      	ldr	r2, [pc, #400]	@ (8004bfc <HAL_DMA_Abort+0x244>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d00e      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a62      	ldr	r2, [pc, #392]	@ (8004c00 <HAL_DMA_Abort+0x248>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d009      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a61      	ldr	r2, [pc, #388]	@ (8004c04 <HAL_DMA_Abort+0x24c>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d004      	beq.n	8004a8e <HAL_DMA_Abort+0xd6>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a5f      	ldr	r2, [pc, #380]	@ (8004c08 <HAL_DMA_Abort+0x250>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d101      	bne.n	8004a92 <HAL_DMA_Abort+0xda>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e000      	b.n	8004a94 <HAL_DMA_Abort+0xdc>
 8004a92:	2300      	movs	r3, #0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d013      	beq.n	8004ac0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 021e 	bic.w	r2, r2, #30
 8004aa6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695a      	ldr	r2, [r3, #20]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ab6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	617b      	str	r3, [r7, #20]
 8004abe:	e00a      	b.n	8004ad6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 020e 	bic.w	r2, r2, #14
 8004ace:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a3c      	ldr	r2, [pc, #240]	@ (8004bcc <HAL_DMA_Abort+0x214>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d072      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a3a      	ldr	r2, [pc, #232]	@ (8004bd0 <HAL_DMA_Abort+0x218>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d06d      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a39      	ldr	r2, [pc, #228]	@ (8004bd4 <HAL_DMA_Abort+0x21c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d068      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a37      	ldr	r2, [pc, #220]	@ (8004bd8 <HAL_DMA_Abort+0x220>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d063      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a36      	ldr	r2, [pc, #216]	@ (8004bdc <HAL_DMA_Abort+0x224>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d05e      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a34      	ldr	r2, [pc, #208]	@ (8004be0 <HAL_DMA_Abort+0x228>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d059      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a33      	ldr	r2, [pc, #204]	@ (8004be4 <HAL_DMA_Abort+0x22c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d054      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a31      	ldr	r2, [pc, #196]	@ (8004be8 <HAL_DMA_Abort+0x230>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d04f      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a30      	ldr	r2, [pc, #192]	@ (8004bec <HAL_DMA_Abort+0x234>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d04a      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a2e      	ldr	r2, [pc, #184]	@ (8004bf0 <HAL_DMA_Abort+0x238>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d045      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a2d      	ldr	r2, [pc, #180]	@ (8004bf4 <HAL_DMA_Abort+0x23c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d040      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a2b      	ldr	r2, [pc, #172]	@ (8004bf8 <HAL_DMA_Abort+0x240>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d03b      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a2a      	ldr	r2, [pc, #168]	@ (8004bfc <HAL_DMA_Abort+0x244>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d036      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a28      	ldr	r2, [pc, #160]	@ (8004c00 <HAL_DMA_Abort+0x248>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d031      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a27      	ldr	r2, [pc, #156]	@ (8004c04 <HAL_DMA_Abort+0x24c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d02c      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a25      	ldr	r2, [pc, #148]	@ (8004c08 <HAL_DMA_Abort+0x250>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d027      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a24      	ldr	r2, [pc, #144]	@ (8004c0c <HAL_DMA_Abort+0x254>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d022      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a22      	ldr	r2, [pc, #136]	@ (8004c10 <HAL_DMA_Abort+0x258>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d01d      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a21      	ldr	r2, [pc, #132]	@ (8004c14 <HAL_DMA_Abort+0x25c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d018      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a1f      	ldr	r2, [pc, #124]	@ (8004c18 <HAL_DMA_Abort+0x260>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d013      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c1c <HAL_DMA_Abort+0x264>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d00e      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a1c      	ldr	r2, [pc, #112]	@ (8004c20 <HAL_DMA_Abort+0x268>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d009      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a1b      	ldr	r2, [pc, #108]	@ (8004c24 <HAL_DMA_Abort+0x26c>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d004      	beq.n	8004bc6 <HAL_DMA_Abort+0x20e>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a19      	ldr	r2, [pc, #100]	@ (8004c28 <HAL_DMA_Abort+0x270>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d132      	bne.n	8004c2c <HAL_DMA_Abort+0x274>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e031      	b.n	8004c2e <HAL_DMA_Abort+0x276>
 8004bca:	bf00      	nop
 8004bcc:	40020010 	.word	0x40020010
 8004bd0:	40020028 	.word	0x40020028
 8004bd4:	40020040 	.word	0x40020040
 8004bd8:	40020058 	.word	0x40020058
 8004bdc:	40020070 	.word	0x40020070
 8004be0:	40020088 	.word	0x40020088
 8004be4:	400200a0 	.word	0x400200a0
 8004be8:	400200b8 	.word	0x400200b8
 8004bec:	40020410 	.word	0x40020410
 8004bf0:	40020428 	.word	0x40020428
 8004bf4:	40020440 	.word	0x40020440
 8004bf8:	40020458 	.word	0x40020458
 8004bfc:	40020470 	.word	0x40020470
 8004c00:	40020488 	.word	0x40020488
 8004c04:	400204a0 	.word	0x400204a0
 8004c08:	400204b8 	.word	0x400204b8
 8004c0c:	58025408 	.word	0x58025408
 8004c10:	5802541c 	.word	0x5802541c
 8004c14:	58025430 	.word	0x58025430
 8004c18:	58025444 	.word	0x58025444
 8004c1c:	58025458 	.word	0x58025458
 8004c20:	5802546c 	.word	0x5802546c
 8004c24:	58025480 	.word	0x58025480
 8004c28:	58025494 	.word	0x58025494
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d007      	beq.n	8004c42 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c40:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a6d      	ldr	r2, [pc, #436]	@ (8004dfc <HAL_DMA_Abort+0x444>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d04a      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a6b      	ldr	r2, [pc, #428]	@ (8004e00 <HAL_DMA_Abort+0x448>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d045      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a6a      	ldr	r2, [pc, #424]	@ (8004e04 <HAL_DMA_Abort+0x44c>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d040      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a68      	ldr	r2, [pc, #416]	@ (8004e08 <HAL_DMA_Abort+0x450>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d03b      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a67      	ldr	r2, [pc, #412]	@ (8004e0c <HAL_DMA_Abort+0x454>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d036      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a65      	ldr	r2, [pc, #404]	@ (8004e10 <HAL_DMA_Abort+0x458>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d031      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a64      	ldr	r2, [pc, #400]	@ (8004e14 <HAL_DMA_Abort+0x45c>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d02c      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a62      	ldr	r2, [pc, #392]	@ (8004e18 <HAL_DMA_Abort+0x460>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d027      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a61      	ldr	r2, [pc, #388]	@ (8004e1c <HAL_DMA_Abort+0x464>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d022      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a5f      	ldr	r2, [pc, #380]	@ (8004e20 <HAL_DMA_Abort+0x468>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d01d      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a5e      	ldr	r2, [pc, #376]	@ (8004e24 <HAL_DMA_Abort+0x46c>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d018      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a5c      	ldr	r2, [pc, #368]	@ (8004e28 <HAL_DMA_Abort+0x470>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d013      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a5b      	ldr	r2, [pc, #364]	@ (8004e2c <HAL_DMA_Abort+0x474>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a59      	ldr	r2, [pc, #356]	@ (8004e30 <HAL_DMA_Abort+0x478>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d009      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a58      	ldr	r2, [pc, #352]	@ (8004e34 <HAL_DMA_Abort+0x47c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d004      	beq.n	8004ce2 <HAL_DMA_Abort+0x32a>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a56      	ldr	r2, [pc, #344]	@ (8004e38 <HAL_DMA_Abort+0x480>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d108      	bne.n	8004cf4 <HAL_DMA_Abort+0x33c>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0201 	bic.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	e007      	b.n	8004d04 <HAL_DMA_Abort+0x34c>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 0201 	bic.w	r2, r2, #1
 8004d02:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004d04:	e013      	b.n	8004d2e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d06:	f7fd fb01 	bl	800230c <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b05      	cmp	r3, #5
 8004d12:	d90c      	bls.n	8004d2e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2220      	movs	r2, #32
 8004d18:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2203      	movs	r2, #3
 8004d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e12d      	b.n	8004f8a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1e5      	bne.n	8004d06 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004dfc <HAL_DMA_Abort+0x444>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d04a      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a2d      	ldr	r2, [pc, #180]	@ (8004e00 <HAL_DMA_Abort+0x448>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d045      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a2c      	ldr	r2, [pc, #176]	@ (8004e04 <HAL_DMA_Abort+0x44c>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d040      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a2a      	ldr	r2, [pc, #168]	@ (8004e08 <HAL_DMA_Abort+0x450>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d03b      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a29      	ldr	r2, [pc, #164]	@ (8004e0c <HAL_DMA_Abort+0x454>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d036      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a27      	ldr	r2, [pc, #156]	@ (8004e10 <HAL_DMA_Abort+0x458>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d031      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a26      	ldr	r2, [pc, #152]	@ (8004e14 <HAL_DMA_Abort+0x45c>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d02c      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a24      	ldr	r2, [pc, #144]	@ (8004e18 <HAL_DMA_Abort+0x460>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d027      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a23      	ldr	r2, [pc, #140]	@ (8004e1c <HAL_DMA_Abort+0x464>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d022      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a21      	ldr	r2, [pc, #132]	@ (8004e20 <HAL_DMA_Abort+0x468>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d01d      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a20      	ldr	r2, [pc, #128]	@ (8004e24 <HAL_DMA_Abort+0x46c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d018      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a1e      	ldr	r2, [pc, #120]	@ (8004e28 <HAL_DMA_Abort+0x470>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d013      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a1d      	ldr	r2, [pc, #116]	@ (8004e2c <HAL_DMA_Abort+0x474>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00e      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8004e30 <HAL_DMA_Abort+0x478>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d009      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a1a      	ldr	r2, [pc, #104]	@ (8004e34 <HAL_DMA_Abort+0x47c>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d004      	beq.n	8004dda <HAL_DMA_Abort+0x422>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a18      	ldr	r2, [pc, #96]	@ (8004e38 <HAL_DMA_Abort+0x480>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d101      	bne.n	8004dde <HAL_DMA_Abort+0x426>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e000      	b.n	8004de0 <HAL_DMA_Abort+0x428>
 8004dde:	2300      	movs	r3, #0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d02b      	beq.n	8004e3c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dee:	f003 031f 	and.w	r3, r3, #31
 8004df2:	223f      	movs	r2, #63	@ 0x3f
 8004df4:	409a      	lsls	r2, r3
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	609a      	str	r2, [r3, #8]
 8004dfa:	e02a      	b.n	8004e52 <HAL_DMA_Abort+0x49a>
 8004dfc:	40020010 	.word	0x40020010
 8004e00:	40020028 	.word	0x40020028
 8004e04:	40020040 	.word	0x40020040
 8004e08:	40020058 	.word	0x40020058
 8004e0c:	40020070 	.word	0x40020070
 8004e10:	40020088 	.word	0x40020088
 8004e14:	400200a0 	.word	0x400200a0
 8004e18:	400200b8 	.word	0x400200b8
 8004e1c:	40020410 	.word	0x40020410
 8004e20:	40020428 	.word	0x40020428
 8004e24:	40020440 	.word	0x40020440
 8004e28:	40020458 	.word	0x40020458
 8004e2c:	40020470 	.word	0x40020470
 8004e30:	40020488 	.word	0x40020488
 8004e34:	400204a0 	.word	0x400204a0
 8004e38:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e40:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e46:	f003 031f 	and.w	r3, r3, #31
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	409a      	lsls	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a4f      	ldr	r2, [pc, #316]	@ (8004f94 <HAL_DMA_Abort+0x5dc>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d072      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a4d      	ldr	r2, [pc, #308]	@ (8004f98 <HAL_DMA_Abort+0x5e0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d06d      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a4c      	ldr	r2, [pc, #304]	@ (8004f9c <HAL_DMA_Abort+0x5e4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d068      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a4a      	ldr	r2, [pc, #296]	@ (8004fa0 <HAL_DMA_Abort+0x5e8>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d063      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a49      	ldr	r2, [pc, #292]	@ (8004fa4 <HAL_DMA_Abort+0x5ec>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d05e      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a47      	ldr	r2, [pc, #284]	@ (8004fa8 <HAL_DMA_Abort+0x5f0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d059      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a46      	ldr	r2, [pc, #280]	@ (8004fac <HAL_DMA_Abort+0x5f4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d054      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a44      	ldr	r2, [pc, #272]	@ (8004fb0 <HAL_DMA_Abort+0x5f8>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d04f      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a43      	ldr	r2, [pc, #268]	@ (8004fb4 <HAL_DMA_Abort+0x5fc>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d04a      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a41      	ldr	r2, [pc, #260]	@ (8004fb8 <HAL_DMA_Abort+0x600>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d045      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a40      	ldr	r2, [pc, #256]	@ (8004fbc <HAL_DMA_Abort+0x604>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d040      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a3e      	ldr	r2, [pc, #248]	@ (8004fc0 <HAL_DMA_Abort+0x608>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d03b      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a3d      	ldr	r2, [pc, #244]	@ (8004fc4 <HAL_DMA_Abort+0x60c>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d036      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a3b      	ldr	r2, [pc, #236]	@ (8004fc8 <HAL_DMA_Abort+0x610>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d031      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a3a      	ldr	r2, [pc, #232]	@ (8004fcc <HAL_DMA_Abort+0x614>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d02c      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a38      	ldr	r2, [pc, #224]	@ (8004fd0 <HAL_DMA_Abort+0x618>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d027      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a37      	ldr	r2, [pc, #220]	@ (8004fd4 <HAL_DMA_Abort+0x61c>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d022      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a35      	ldr	r2, [pc, #212]	@ (8004fd8 <HAL_DMA_Abort+0x620>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d01d      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a34      	ldr	r2, [pc, #208]	@ (8004fdc <HAL_DMA_Abort+0x624>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d018      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a32      	ldr	r2, [pc, #200]	@ (8004fe0 <HAL_DMA_Abort+0x628>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d013      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a31      	ldr	r2, [pc, #196]	@ (8004fe4 <HAL_DMA_Abort+0x62c>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d00e      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a2f      	ldr	r2, [pc, #188]	@ (8004fe8 <HAL_DMA_Abort+0x630>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d009      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a2e      	ldr	r2, [pc, #184]	@ (8004fec <HAL_DMA_Abort+0x634>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d004      	beq.n	8004f42 <HAL_DMA_Abort+0x58a>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ff0 <HAL_DMA_Abort+0x638>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d101      	bne.n	8004f46 <HAL_DMA_Abort+0x58e>
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <HAL_DMA_Abort+0x590>
 8004f46:	2300      	movs	r3, #0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d015      	beq.n	8004f78 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004f54:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f6c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004f76:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3718      	adds	r7, #24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40020010 	.word	0x40020010
 8004f98:	40020028 	.word	0x40020028
 8004f9c:	40020040 	.word	0x40020040
 8004fa0:	40020058 	.word	0x40020058
 8004fa4:	40020070 	.word	0x40020070
 8004fa8:	40020088 	.word	0x40020088
 8004fac:	400200a0 	.word	0x400200a0
 8004fb0:	400200b8 	.word	0x400200b8
 8004fb4:	40020410 	.word	0x40020410
 8004fb8:	40020428 	.word	0x40020428
 8004fbc:	40020440 	.word	0x40020440
 8004fc0:	40020458 	.word	0x40020458
 8004fc4:	40020470 	.word	0x40020470
 8004fc8:	40020488 	.word	0x40020488
 8004fcc:	400204a0 	.word	0x400204a0
 8004fd0:	400204b8 	.word	0x400204b8
 8004fd4:	58025408 	.word	0x58025408
 8004fd8:	5802541c 	.word	0x5802541c
 8004fdc:	58025430 	.word	0x58025430
 8004fe0:	58025444 	.word	0x58025444
 8004fe4:	58025458 	.word	0x58025458
 8004fe8:	5802546c 	.word	0x5802546c
 8004fec:	58025480 	.word	0x58025480
 8004ff0:	58025494 	.word	0x58025494

08004ff4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e237      	b.n	8005476 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d004      	beq.n	800501c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2280      	movs	r2, #128	@ 0x80
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e22c      	b.n	8005476 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a5c      	ldr	r2, [pc, #368]	@ (8005194 <HAL_DMA_Abort_IT+0x1a0>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d04a      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a5b      	ldr	r2, [pc, #364]	@ (8005198 <HAL_DMA_Abort_IT+0x1a4>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d045      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a59      	ldr	r2, [pc, #356]	@ (800519c <HAL_DMA_Abort_IT+0x1a8>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d040      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a58      	ldr	r2, [pc, #352]	@ (80051a0 <HAL_DMA_Abort_IT+0x1ac>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d03b      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a56      	ldr	r2, [pc, #344]	@ (80051a4 <HAL_DMA_Abort_IT+0x1b0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d036      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a55      	ldr	r2, [pc, #340]	@ (80051a8 <HAL_DMA_Abort_IT+0x1b4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d031      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a53      	ldr	r2, [pc, #332]	@ (80051ac <HAL_DMA_Abort_IT+0x1b8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d02c      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a52      	ldr	r2, [pc, #328]	@ (80051b0 <HAL_DMA_Abort_IT+0x1bc>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d027      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a50      	ldr	r2, [pc, #320]	@ (80051b4 <HAL_DMA_Abort_IT+0x1c0>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d022      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a4f      	ldr	r2, [pc, #316]	@ (80051b8 <HAL_DMA_Abort_IT+0x1c4>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d01d      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a4d      	ldr	r2, [pc, #308]	@ (80051bc <HAL_DMA_Abort_IT+0x1c8>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d018      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a4c      	ldr	r2, [pc, #304]	@ (80051c0 <HAL_DMA_Abort_IT+0x1cc>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d013      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a4a      	ldr	r2, [pc, #296]	@ (80051c4 <HAL_DMA_Abort_IT+0x1d0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d00e      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a49      	ldr	r2, [pc, #292]	@ (80051c8 <HAL_DMA_Abort_IT+0x1d4>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d009      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a47      	ldr	r2, [pc, #284]	@ (80051cc <HAL_DMA_Abort_IT+0x1d8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d004      	beq.n	80050bc <HAL_DMA_Abort_IT+0xc8>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a46      	ldr	r2, [pc, #280]	@ (80051d0 <HAL_DMA_Abort_IT+0x1dc>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d101      	bne.n	80050c0 <HAL_DMA_Abort_IT+0xcc>
 80050bc:	2301      	movs	r3, #1
 80050be:	e000      	b.n	80050c2 <HAL_DMA_Abort_IT+0xce>
 80050c0:	2300      	movs	r3, #0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 8086 	beq.w	80051d4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2204      	movs	r2, #4
 80050cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a2f      	ldr	r2, [pc, #188]	@ (8005194 <HAL_DMA_Abort_IT+0x1a0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d04a      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a2e      	ldr	r2, [pc, #184]	@ (8005198 <HAL_DMA_Abort_IT+0x1a4>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d045      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a2c      	ldr	r2, [pc, #176]	@ (800519c <HAL_DMA_Abort_IT+0x1a8>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d040      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a2b      	ldr	r2, [pc, #172]	@ (80051a0 <HAL_DMA_Abort_IT+0x1ac>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d03b      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a29      	ldr	r2, [pc, #164]	@ (80051a4 <HAL_DMA_Abort_IT+0x1b0>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d036      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a28      	ldr	r2, [pc, #160]	@ (80051a8 <HAL_DMA_Abort_IT+0x1b4>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d031      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a26      	ldr	r2, [pc, #152]	@ (80051ac <HAL_DMA_Abort_IT+0x1b8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d02c      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a25      	ldr	r2, [pc, #148]	@ (80051b0 <HAL_DMA_Abort_IT+0x1bc>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d027      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a23      	ldr	r2, [pc, #140]	@ (80051b4 <HAL_DMA_Abort_IT+0x1c0>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d022      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a22      	ldr	r2, [pc, #136]	@ (80051b8 <HAL_DMA_Abort_IT+0x1c4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d01d      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a20      	ldr	r2, [pc, #128]	@ (80051bc <HAL_DMA_Abort_IT+0x1c8>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d018      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a1f      	ldr	r2, [pc, #124]	@ (80051c0 <HAL_DMA_Abort_IT+0x1cc>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d013      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a1d      	ldr	r2, [pc, #116]	@ (80051c4 <HAL_DMA_Abort_IT+0x1d0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00e      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a1c      	ldr	r2, [pc, #112]	@ (80051c8 <HAL_DMA_Abort_IT+0x1d4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d009      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a1a      	ldr	r2, [pc, #104]	@ (80051cc <HAL_DMA_Abort_IT+0x1d8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d004      	beq.n	8005170 <HAL_DMA_Abort_IT+0x17c>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a19      	ldr	r2, [pc, #100]	@ (80051d0 <HAL_DMA_Abort_IT+0x1dc>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d108      	bne.n	8005182 <HAL_DMA_Abort_IT+0x18e>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0201 	bic.w	r2, r2, #1
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	e178      	b.n	8005474 <HAL_DMA_Abort_IT+0x480>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0201 	bic.w	r2, r2, #1
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	e16f      	b.n	8005474 <HAL_DMA_Abort_IT+0x480>
 8005194:	40020010 	.word	0x40020010
 8005198:	40020028 	.word	0x40020028
 800519c:	40020040 	.word	0x40020040
 80051a0:	40020058 	.word	0x40020058
 80051a4:	40020070 	.word	0x40020070
 80051a8:	40020088 	.word	0x40020088
 80051ac:	400200a0 	.word	0x400200a0
 80051b0:	400200b8 	.word	0x400200b8
 80051b4:	40020410 	.word	0x40020410
 80051b8:	40020428 	.word	0x40020428
 80051bc:	40020440 	.word	0x40020440
 80051c0:	40020458 	.word	0x40020458
 80051c4:	40020470 	.word	0x40020470
 80051c8:	40020488 	.word	0x40020488
 80051cc:	400204a0 	.word	0x400204a0
 80051d0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 020e 	bic.w	r2, r2, #14
 80051e2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a6c      	ldr	r2, [pc, #432]	@ (800539c <HAL_DMA_Abort_IT+0x3a8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d04a      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a6b      	ldr	r2, [pc, #428]	@ (80053a0 <HAL_DMA_Abort_IT+0x3ac>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d045      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a69      	ldr	r2, [pc, #420]	@ (80053a4 <HAL_DMA_Abort_IT+0x3b0>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d040      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a68      	ldr	r2, [pc, #416]	@ (80053a8 <HAL_DMA_Abort_IT+0x3b4>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d03b      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a66      	ldr	r2, [pc, #408]	@ (80053ac <HAL_DMA_Abort_IT+0x3b8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d036      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a65      	ldr	r2, [pc, #404]	@ (80053b0 <HAL_DMA_Abort_IT+0x3bc>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d031      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a63      	ldr	r2, [pc, #396]	@ (80053b4 <HAL_DMA_Abort_IT+0x3c0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d02c      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a62      	ldr	r2, [pc, #392]	@ (80053b8 <HAL_DMA_Abort_IT+0x3c4>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d027      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a60      	ldr	r2, [pc, #384]	@ (80053bc <HAL_DMA_Abort_IT+0x3c8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d022      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a5f      	ldr	r2, [pc, #380]	@ (80053c0 <HAL_DMA_Abort_IT+0x3cc>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d01d      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a5d      	ldr	r2, [pc, #372]	@ (80053c4 <HAL_DMA_Abort_IT+0x3d0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d018      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a5c      	ldr	r2, [pc, #368]	@ (80053c8 <HAL_DMA_Abort_IT+0x3d4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d013      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a5a      	ldr	r2, [pc, #360]	@ (80053cc <HAL_DMA_Abort_IT+0x3d8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d00e      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a59      	ldr	r2, [pc, #356]	@ (80053d0 <HAL_DMA_Abort_IT+0x3dc>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d009      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a57      	ldr	r2, [pc, #348]	@ (80053d4 <HAL_DMA_Abort_IT+0x3e0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d004      	beq.n	8005284 <HAL_DMA_Abort_IT+0x290>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a56      	ldr	r2, [pc, #344]	@ (80053d8 <HAL_DMA_Abort_IT+0x3e4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d108      	bne.n	8005296 <HAL_DMA_Abort_IT+0x2a2>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0201 	bic.w	r2, r2, #1
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	e007      	b.n	80052a6 <HAL_DMA_Abort_IT+0x2b2>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 0201 	bic.w	r2, r2, #1
 80052a4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a3c      	ldr	r2, [pc, #240]	@ (800539c <HAL_DMA_Abort_IT+0x3a8>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d072      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a3a      	ldr	r2, [pc, #232]	@ (80053a0 <HAL_DMA_Abort_IT+0x3ac>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d06d      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a39      	ldr	r2, [pc, #228]	@ (80053a4 <HAL_DMA_Abort_IT+0x3b0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d068      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a37      	ldr	r2, [pc, #220]	@ (80053a8 <HAL_DMA_Abort_IT+0x3b4>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d063      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a36      	ldr	r2, [pc, #216]	@ (80053ac <HAL_DMA_Abort_IT+0x3b8>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d05e      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a34      	ldr	r2, [pc, #208]	@ (80053b0 <HAL_DMA_Abort_IT+0x3bc>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d059      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a33      	ldr	r2, [pc, #204]	@ (80053b4 <HAL_DMA_Abort_IT+0x3c0>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d054      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a31      	ldr	r2, [pc, #196]	@ (80053b8 <HAL_DMA_Abort_IT+0x3c4>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d04f      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a30      	ldr	r2, [pc, #192]	@ (80053bc <HAL_DMA_Abort_IT+0x3c8>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d04a      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a2e      	ldr	r2, [pc, #184]	@ (80053c0 <HAL_DMA_Abort_IT+0x3cc>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d045      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a2d      	ldr	r2, [pc, #180]	@ (80053c4 <HAL_DMA_Abort_IT+0x3d0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d040      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a2b      	ldr	r2, [pc, #172]	@ (80053c8 <HAL_DMA_Abort_IT+0x3d4>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d03b      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a2a      	ldr	r2, [pc, #168]	@ (80053cc <HAL_DMA_Abort_IT+0x3d8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d036      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a28      	ldr	r2, [pc, #160]	@ (80053d0 <HAL_DMA_Abort_IT+0x3dc>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d031      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a27      	ldr	r2, [pc, #156]	@ (80053d4 <HAL_DMA_Abort_IT+0x3e0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d02c      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a25      	ldr	r2, [pc, #148]	@ (80053d8 <HAL_DMA_Abort_IT+0x3e4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d027      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a24      	ldr	r2, [pc, #144]	@ (80053dc <HAL_DMA_Abort_IT+0x3e8>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d022      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a22      	ldr	r2, [pc, #136]	@ (80053e0 <HAL_DMA_Abort_IT+0x3ec>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d01d      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a21      	ldr	r2, [pc, #132]	@ (80053e4 <HAL_DMA_Abort_IT+0x3f0>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d018      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a1f      	ldr	r2, [pc, #124]	@ (80053e8 <HAL_DMA_Abort_IT+0x3f4>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d013      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a1e      	ldr	r2, [pc, #120]	@ (80053ec <HAL_DMA_Abort_IT+0x3f8>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00e      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1c      	ldr	r2, [pc, #112]	@ (80053f0 <HAL_DMA_Abort_IT+0x3fc>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d009      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1b      	ldr	r2, [pc, #108]	@ (80053f4 <HAL_DMA_Abort_IT+0x400>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d004      	beq.n	8005396 <HAL_DMA_Abort_IT+0x3a2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a19      	ldr	r2, [pc, #100]	@ (80053f8 <HAL_DMA_Abort_IT+0x404>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d132      	bne.n	80053fc <HAL_DMA_Abort_IT+0x408>
 8005396:	2301      	movs	r3, #1
 8005398:	e031      	b.n	80053fe <HAL_DMA_Abort_IT+0x40a>
 800539a:	bf00      	nop
 800539c:	40020010 	.word	0x40020010
 80053a0:	40020028 	.word	0x40020028
 80053a4:	40020040 	.word	0x40020040
 80053a8:	40020058 	.word	0x40020058
 80053ac:	40020070 	.word	0x40020070
 80053b0:	40020088 	.word	0x40020088
 80053b4:	400200a0 	.word	0x400200a0
 80053b8:	400200b8 	.word	0x400200b8
 80053bc:	40020410 	.word	0x40020410
 80053c0:	40020428 	.word	0x40020428
 80053c4:	40020440 	.word	0x40020440
 80053c8:	40020458 	.word	0x40020458
 80053cc:	40020470 	.word	0x40020470
 80053d0:	40020488 	.word	0x40020488
 80053d4:	400204a0 	.word	0x400204a0
 80053d8:	400204b8 	.word	0x400204b8
 80053dc:	58025408 	.word	0x58025408
 80053e0:	5802541c 	.word	0x5802541c
 80053e4:	58025430 	.word	0x58025430
 80053e8:	58025444 	.word	0x58025444
 80053ec:	58025458 	.word	0x58025458
 80053f0:	5802546c 	.word	0x5802546c
 80053f4:	58025480 	.word	0x58025480
 80053f8:	58025494 	.word	0x58025494
 80053fc:	2300      	movs	r3, #0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d028      	beq.n	8005454 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800540c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005410:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005416:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800541c:	f003 031f 	and.w	r3, r3, #31
 8005420:	2201      	movs	r2, #1
 8005422:	409a      	lsls	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005430:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00c      	beq.n	8005454 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005444:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005448:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005452:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005468:	2b00      	cmp	r3, #0
 800546a:	d003      	beq.n	8005474 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop

08005480 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08a      	sub	sp, #40	@ 0x28
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005488:	2300      	movs	r3, #0
 800548a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800548c:	4b67      	ldr	r3, [pc, #412]	@ (800562c <HAL_DMA_IRQHandler+0x1ac>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a67      	ldr	r2, [pc, #412]	@ (8005630 <HAL_DMA_IRQHandler+0x1b0>)
 8005492:	fba2 2303 	umull	r2, r3, r2, r3
 8005496:	0a9b      	lsrs	r3, r3, #10
 8005498:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800549e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80054a6:	6a3b      	ldr	r3, [r7, #32]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a5f      	ldr	r2, [pc, #380]	@ (8005634 <HAL_DMA_IRQHandler+0x1b4>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d04a      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a5d      	ldr	r2, [pc, #372]	@ (8005638 <HAL_DMA_IRQHandler+0x1b8>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d045      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a5c      	ldr	r2, [pc, #368]	@ (800563c <HAL_DMA_IRQHandler+0x1bc>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d040      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a5a      	ldr	r2, [pc, #360]	@ (8005640 <HAL_DMA_IRQHandler+0x1c0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d03b      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a59      	ldr	r2, [pc, #356]	@ (8005644 <HAL_DMA_IRQHandler+0x1c4>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d036      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a57      	ldr	r2, [pc, #348]	@ (8005648 <HAL_DMA_IRQHandler+0x1c8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d031      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a56      	ldr	r2, [pc, #344]	@ (800564c <HAL_DMA_IRQHandler+0x1cc>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d02c      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a54      	ldr	r2, [pc, #336]	@ (8005650 <HAL_DMA_IRQHandler+0x1d0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d027      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a53      	ldr	r2, [pc, #332]	@ (8005654 <HAL_DMA_IRQHandler+0x1d4>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d022      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a51      	ldr	r2, [pc, #324]	@ (8005658 <HAL_DMA_IRQHandler+0x1d8>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d01d      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a50      	ldr	r2, [pc, #320]	@ (800565c <HAL_DMA_IRQHandler+0x1dc>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d018      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a4e      	ldr	r2, [pc, #312]	@ (8005660 <HAL_DMA_IRQHandler+0x1e0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d013      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a4d      	ldr	r2, [pc, #308]	@ (8005664 <HAL_DMA_IRQHandler+0x1e4>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d00e      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a4b      	ldr	r2, [pc, #300]	@ (8005668 <HAL_DMA_IRQHandler+0x1e8>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d009      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a4a      	ldr	r2, [pc, #296]	@ (800566c <HAL_DMA_IRQHandler+0x1ec>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d004      	beq.n	8005552 <HAL_DMA_IRQHandler+0xd2>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a48      	ldr	r2, [pc, #288]	@ (8005670 <HAL_DMA_IRQHandler+0x1f0>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d101      	bne.n	8005556 <HAL_DMA_IRQHandler+0xd6>
 8005552:	2301      	movs	r3, #1
 8005554:	e000      	b.n	8005558 <HAL_DMA_IRQHandler+0xd8>
 8005556:	2300      	movs	r3, #0
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 842b 	beq.w	8005db4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005562:	f003 031f 	and.w	r3, r3, #31
 8005566:	2208      	movs	r2, #8
 8005568:	409a      	lsls	r2, r3
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	4013      	ands	r3, r2
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 80a2 	beq.w	80056b8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a2e      	ldr	r2, [pc, #184]	@ (8005634 <HAL_DMA_IRQHandler+0x1b4>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d04a      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a2d      	ldr	r2, [pc, #180]	@ (8005638 <HAL_DMA_IRQHandler+0x1b8>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d045      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a2b      	ldr	r2, [pc, #172]	@ (800563c <HAL_DMA_IRQHandler+0x1bc>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d040      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a2a      	ldr	r2, [pc, #168]	@ (8005640 <HAL_DMA_IRQHandler+0x1c0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d03b      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a28      	ldr	r2, [pc, #160]	@ (8005644 <HAL_DMA_IRQHandler+0x1c4>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d036      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a27      	ldr	r2, [pc, #156]	@ (8005648 <HAL_DMA_IRQHandler+0x1c8>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d031      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a25      	ldr	r2, [pc, #148]	@ (800564c <HAL_DMA_IRQHandler+0x1cc>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d02c      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a24      	ldr	r2, [pc, #144]	@ (8005650 <HAL_DMA_IRQHandler+0x1d0>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d027      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a22      	ldr	r2, [pc, #136]	@ (8005654 <HAL_DMA_IRQHandler+0x1d4>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d022      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a21      	ldr	r2, [pc, #132]	@ (8005658 <HAL_DMA_IRQHandler+0x1d8>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d01d      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a1f      	ldr	r2, [pc, #124]	@ (800565c <HAL_DMA_IRQHandler+0x1dc>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d018      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005660 <HAL_DMA_IRQHandler+0x1e0>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d013      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005664 <HAL_DMA_IRQHandler+0x1e4>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00e      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a1b      	ldr	r2, [pc, #108]	@ (8005668 <HAL_DMA_IRQHandler+0x1e8>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d009      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a19      	ldr	r2, [pc, #100]	@ (800566c <HAL_DMA_IRQHandler+0x1ec>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d004      	beq.n	8005614 <HAL_DMA_IRQHandler+0x194>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a18      	ldr	r2, [pc, #96]	@ (8005670 <HAL_DMA_IRQHandler+0x1f0>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d12f      	bne.n	8005674 <HAL_DMA_IRQHandler+0x1f4>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0304 	and.w	r3, r3, #4
 800561e:	2b00      	cmp	r3, #0
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	e02e      	b.n	8005688 <HAL_DMA_IRQHandler+0x208>
 800562a:	bf00      	nop
 800562c:	24000000 	.word	0x24000000
 8005630:	1b4e81b5 	.word	0x1b4e81b5
 8005634:	40020010 	.word	0x40020010
 8005638:	40020028 	.word	0x40020028
 800563c:	40020040 	.word	0x40020040
 8005640:	40020058 	.word	0x40020058
 8005644:	40020070 	.word	0x40020070
 8005648:	40020088 	.word	0x40020088
 800564c:	400200a0 	.word	0x400200a0
 8005650:	400200b8 	.word	0x400200b8
 8005654:	40020410 	.word	0x40020410
 8005658:	40020428 	.word	0x40020428
 800565c:	40020440 	.word	0x40020440
 8005660:	40020458 	.word	0x40020458
 8005664:	40020470 	.word	0x40020470
 8005668:	40020488 	.word	0x40020488
 800566c:	400204a0 	.word	0x400204a0
 8005670:	400204b8 	.word	0x400204b8
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0308 	and.w	r3, r3, #8
 800567e:	2b00      	cmp	r3, #0
 8005680:	bf14      	ite	ne
 8005682:	2301      	movne	r3, #1
 8005684:	2300      	moveq	r3, #0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	d015      	beq.n	80056b8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 0204 	bic.w	r2, r2, #4
 800569a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a0:	f003 031f 	and.w	r3, r3, #31
 80056a4:	2208      	movs	r2, #8
 80056a6:	409a      	lsls	r2, r3
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b0:	f043 0201 	orr.w	r2, r3, #1
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056bc:	f003 031f 	and.w	r3, r3, #31
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	fa22 f303 	lsr.w	r3, r2, r3
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d06e      	beq.n	80057ac <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a69      	ldr	r2, [pc, #420]	@ (8005878 <HAL_DMA_IRQHandler+0x3f8>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d04a      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a67      	ldr	r2, [pc, #412]	@ (800587c <HAL_DMA_IRQHandler+0x3fc>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d045      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a66      	ldr	r2, [pc, #408]	@ (8005880 <HAL_DMA_IRQHandler+0x400>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d040      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a64      	ldr	r2, [pc, #400]	@ (8005884 <HAL_DMA_IRQHandler+0x404>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d03b      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a63      	ldr	r2, [pc, #396]	@ (8005888 <HAL_DMA_IRQHandler+0x408>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d036      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a61      	ldr	r2, [pc, #388]	@ (800588c <HAL_DMA_IRQHandler+0x40c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d031      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a60      	ldr	r2, [pc, #384]	@ (8005890 <HAL_DMA_IRQHandler+0x410>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d02c      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a5e      	ldr	r2, [pc, #376]	@ (8005894 <HAL_DMA_IRQHandler+0x414>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d027      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a5d      	ldr	r2, [pc, #372]	@ (8005898 <HAL_DMA_IRQHandler+0x418>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d022      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a5b      	ldr	r2, [pc, #364]	@ (800589c <HAL_DMA_IRQHandler+0x41c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d01d      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a5a      	ldr	r2, [pc, #360]	@ (80058a0 <HAL_DMA_IRQHandler+0x420>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d018      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a58      	ldr	r2, [pc, #352]	@ (80058a4 <HAL_DMA_IRQHandler+0x424>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d013      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a57      	ldr	r2, [pc, #348]	@ (80058a8 <HAL_DMA_IRQHandler+0x428>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d00e      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a55      	ldr	r2, [pc, #340]	@ (80058ac <HAL_DMA_IRQHandler+0x42c>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d009      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a54      	ldr	r2, [pc, #336]	@ (80058b0 <HAL_DMA_IRQHandler+0x430>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d004      	beq.n	800576e <HAL_DMA_IRQHandler+0x2ee>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a52      	ldr	r2, [pc, #328]	@ (80058b4 <HAL_DMA_IRQHandler+0x434>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d10a      	bne.n	8005784 <HAL_DMA_IRQHandler+0x304>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005778:	2b00      	cmp	r3, #0
 800577a:	bf14      	ite	ne
 800577c:	2301      	movne	r3, #1
 800577e:	2300      	moveq	r3, #0
 8005780:	b2db      	uxtb	r3, r3
 8005782:	e003      	b.n	800578c <HAL_DMA_IRQHandler+0x30c>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2300      	movs	r3, #0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00d      	beq.n	80057ac <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005794:	f003 031f 	and.w	r3, r3, #31
 8005798:	2201      	movs	r2, #1
 800579a:	409a      	lsls	r2, r3
 800579c:	6a3b      	ldr	r3, [r7, #32]
 800579e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a4:	f043 0202 	orr.w	r2, r3, #2
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057b0:	f003 031f 	and.w	r3, r3, #31
 80057b4:	2204      	movs	r2, #4
 80057b6:	409a      	lsls	r2, r3
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 808f 	beq.w	80058e0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005878 <HAL_DMA_IRQHandler+0x3f8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d04a      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a2a      	ldr	r2, [pc, #168]	@ (800587c <HAL_DMA_IRQHandler+0x3fc>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d045      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a29      	ldr	r2, [pc, #164]	@ (8005880 <HAL_DMA_IRQHandler+0x400>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d040      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a27      	ldr	r2, [pc, #156]	@ (8005884 <HAL_DMA_IRQHandler+0x404>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d03b      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a26      	ldr	r2, [pc, #152]	@ (8005888 <HAL_DMA_IRQHandler+0x408>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d036      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a24      	ldr	r2, [pc, #144]	@ (800588c <HAL_DMA_IRQHandler+0x40c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d031      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a23      	ldr	r2, [pc, #140]	@ (8005890 <HAL_DMA_IRQHandler+0x410>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d02c      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a21      	ldr	r2, [pc, #132]	@ (8005894 <HAL_DMA_IRQHandler+0x414>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d027      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a20      	ldr	r2, [pc, #128]	@ (8005898 <HAL_DMA_IRQHandler+0x418>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d022      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1e      	ldr	r2, [pc, #120]	@ (800589c <HAL_DMA_IRQHandler+0x41c>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d01d      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a1d      	ldr	r2, [pc, #116]	@ (80058a0 <HAL_DMA_IRQHandler+0x420>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d018      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a1b      	ldr	r2, [pc, #108]	@ (80058a4 <HAL_DMA_IRQHandler+0x424>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d013      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a1a      	ldr	r2, [pc, #104]	@ (80058a8 <HAL_DMA_IRQHandler+0x428>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00e      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a18      	ldr	r2, [pc, #96]	@ (80058ac <HAL_DMA_IRQHandler+0x42c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d009      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a17      	ldr	r2, [pc, #92]	@ (80058b0 <HAL_DMA_IRQHandler+0x430>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d004      	beq.n	8005862 <HAL_DMA_IRQHandler+0x3e2>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a15      	ldr	r2, [pc, #84]	@ (80058b4 <HAL_DMA_IRQHandler+0x434>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d12a      	bne.n	80058b8 <HAL_DMA_IRQHandler+0x438>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b00      	cmp	r3, #0
 800586e:	bf14      	ite	ne
 8005870:	2301      	movne	r3, #1
 8005872:	2300      	moveq	r3, #0
 8005874:	b2db      	uxtb	r3, r3
 8005876:	e023      	b.n	80058c0 <HAL_DMA_IRQHandler+0x440>
 8005878:	40020010 	.word	0x40020010
 800587c:	40020028 	.word	0x40020028
 8005880:	40020040 	.word	0x40020040
 8005884:	40020058 	.word	0x40020058
 8005888:	40020070 	.word	0x40020070
 800588c:	40020088 	.word	0x40020088
 8005890:	400200a0 	.word	0x400200a0
 8005894:	400200b8 	.word	0x400200b8
 8005898:	40020410 	.word	0x40020410
 800589c:	40020428 	.word	0x40020428
 80058a0:	40020440 	.word	0x40020440
 80058a4:	40020458 	.word	0x40020458
 80058a8:	40020470 	.word	0x40020470
 80058ac:	40020488 	.word	0x40020488
 80058b0:	400204a0 	.word	0x400204a0
 80058b4:	400204b8 	.word	0x400204b8
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2300      	movs	r3, #0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00d      	beq.n	80058e0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c8:	f003 031f 	and.w	r3, r3, #31
 80058cc:	2204      	movs	r2, #4
 80058ce:	409a      	lsls	r2, r3
 80058d0:	6a3b      	ldr	r3, [r7, #32]
 80058d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058d8:	f043 0204 	orr.w	r2, r3, #4
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058e4:	f003 031f 	and.w	r3, r3, #31
 80058e8:	2210      	movs	r2, #16
 80058ea:	409a      	lsls	r2, r3
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 80a6 	beq.w	8005a42 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a85      	ldr	r2, [pc, #532]	@ (8005b10 <HAL_DMA_IRQHandler+0x690>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d04a      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a83      	ldr	r2, [pc, #524]	@ (8005b14 <HAL_DMA_IRQHandler+0x694>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d045      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a82      	ldr	r2, [pc, #520]	@ (8005b18 <HAL_DMA_IRQHandler+0x698>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d040      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a80      	ldr	r2, [pc, #512]	@ (8005b1c <HAL_DMA_IRQHandler+0x69c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d03b      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a7f      	ldr	r2, [pc, #508]	@ (8005b20 <HAL_DMA_IRQHandler+0x6a0>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d036      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a7d      	ldr	r2, [pc, #500]	@ (8005b24 <HAL_DMA_IRQHandler+0x6a4>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d031      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a7c      	ldr	r2, [pc, #496]	@ (8005b28 <HAL_DMA_IRQHandler+0x6a8>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d02c      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a7a      	ldr	r2, [pc, #488]	@ (8005b2c <HAL_DMA_IRQHandler+0x6ac>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d027      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a79      	ldr	r2, [pc, #484]	@ (8005b30 <HAL_DMA_IRQHandler+0x6b0>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d022      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a77      	ldr	r2, [pc, #476]	@ (8005b34 <HAL_DMA_IRQHandler+0x6b4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d01d      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a76      	ldr	r2, [pc, #472]	@ (8005b38 <HAL_DMA_IRQHandler+0x6b8>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d018      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a74      	ldr	r2, [pc, #464]	@ (8005b3c <HAL_DMA_IRQHandler+0x6bc>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d013      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a73      	ldr	r2, [pc, #460]	@ (8005b40 <HAL_DMA_IRQHandler+0x6c0>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00e      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a71      	ldr	r2, [pc, #452]	@ (8005b44 <HAL_DMA_IRQHandler+0x6c4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d009      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a70      	ldr	r2, [pc, #448]	@ (8005b48 <HAL_DMA_IRQHandler+0x6c8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d004      	beq.n	8005996 <HAL_DMA_IRQHandler+0x516>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a6e      	ldr	r2, [pc, #440]	@ (8005b4c <HAL_DMA_IRQHandler+0x6cc>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d10a      	bne.n	80059ac <HAL_DMA_IRQHandler+0x52c>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0308 	and.w	r3, r3, #8
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bf14      	ite	ne
 80059a4:	2301      	movne	r3, #1
 80059a6:	2300      	moveq	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	e009      	b.n	80059c0 <HAL_DMA_IRQHandler+0x540>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	bf14      	ite	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	2300      	moveq	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d03e      	beq.n	8005a42 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c8:	f003 031f 	and.w	r3, r3, #31
 80059cc:	2210      	movs	r2, #16
 80059ce:	409a      	lsls	r2, r3
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d018      	beq.n	8005a14 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d108      	bne.n	8005a02 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d024      	beq.n	8005a42 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	4798      	blx	r3
 8005a00:	e01f      	b.n	8005a42 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d01b      	beq.n	8005a42 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	4798      	blx	r3
 8005a12:	e016      	b.n	8005a42 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d107      	bne.n	8005a32 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0208 	bic.w	r2, r2, #8
 8005a30:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a46:	f003 031f 	and.w	r3, r3, #31
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	409a      	lsls	r2, r3
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	4013      	ands	r3, r2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 8110 	beq.w	8005c78 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b10 <HAL_DMA_IRQHandler+0x690>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d04a      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a2b      	ldr	r2, [pc, #172]	@ (8005b14 <HAL_DMA_IRQHandler+0x694>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d045      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a29      	ldr	r2, [pc, #164]	@ (8005b18 <HAL_DMA_IRQHandler+0x698>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d040      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a28      	ldr	r2, [pc, #160]	@ (8005b1c <HAL_DMA_IRQHandler+0x69c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d03b      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a26      	ldr	r2, [pc, #152]	@ (8005b20 <HAL_DMA_IRQHandler+0x6a0>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d036      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a25      	ldr	r2, [pc, #148]	@ (8005b24 <HAL_DMA_IRQHandler+0x6a4>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d031      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a23      	ldr	r2, [pc, #140]	@ (8005b28 <HAL_DMA_IRQHandler+0x6a8>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d02c      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a22      	ldr	r2, [pc, #136]	@ (8005b2c <HAL_DMA_IRQHandler+0x6ac>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d027      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a20      	ldr	r2, [pc, #128]	@ (8005b30 <HAL_DMA_IRQHandler+0x6b0>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d022      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a1f      	ldr	r2, [pc, #124]	@ (8005b34 <HAL_DMA_IRQHandler+0x6b4>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d01d      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8005b38 <HAL_DMA_IRQHandler+0x6b8>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d018      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a1c      	ldr	r2, [pc, #112]	@ (8005b3c <HAL_DMA_IRQHandler+0x6bc>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d013      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8005b40 <HAL_DMA_IRQHandler+0x6c0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00e      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a19      	ldr	r2, [pc, #100]	@ (8005b44 <HAL_DMA_IRQHandler+0x6c4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d009      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a17      	ldr	r2, [pc, #92]	@ (8005b48 <HAL_DMA_IRQHandler+0x6c8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d004      	beq.n	8005af8 <HAL_DMA_IRQHandler+0x678>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a16      	ldr	r2, [pc, #88]	@ (8005b4c <HAL_DMA_IRQHandler+0x6cc>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d12b      	bne.n	8005b50 <HAL_DMA_IRQHandler+0x6d0>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0310 	and.w	r3, r3, #16
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	bf14      	ite	ne
 8005b06:	2301      	movne	r3, #1
 8005b08:	2300      	moveq	r3, #0
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	e02a      	b.n	8005b64 <HAL_DMA_IRQHandler+0x6e4>
 8005b0e:	bf00      	nop
 8005b10:	40020010 	.word	0x40020010
 8005b14:	40020028 	.word	0x40020028
 8005b18:	40020040 	.word	0x40020040
 8005b1c:	40020058 	.word	0x40020058
 8005b20:	40020070 	.word	0x40020070
 8005b24:	40020088 	.word	0x40020088
 8005b28:	400200a0 	.word	0x400200a0
 8005b2c:	400200b8 	.word	0x400200b8
 8005b30:	40020410 	.word	0x40020410
 8005b34:	40020428 	.word	0x40020428
 8005b38:	40020440 	.word	0x40020440
 8005b3c:	40020458 	.word	0x40020458
 8005b40:	40020470 	.word	0x40020470
 8005b44:	40020488 	.word	0x40020488
 8005b48:	400204a0 	.word	0x400204a0
 8005b4c:	400204b8 	.word	0x400204b8
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	bf14      	ite	ne
 8005b5e:	2301      	movne	r3, #1
 8005b60:	2300      	moveq	r3, #0
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8087 	beq.w	8005c78 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b6e:	f003 031f 	and.w	r3, r3, #31
 8005b72:	2220      	movs	r2, #32
 8005b74:	409a      	lsls	r2, r3
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d139      	bne.n	8005bfa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0216 	bic.w	r2, r2, #22
 8005b94:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695a      	ldr	r2, [r3, #20]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ba4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d103      	bne.n	8005bb6 <HAL_DMA_IRQHandler+0x736>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d007      	beq.n	8005bc6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0208 	bic.w	r2, r2, #8
 8005bc4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bca:	f003 031f 	and.w	r3, r3, #31
 8005bce:	223f      	movs	r2, #63	@ 0x3f
 8005bd0:	409a      	lsls	r2, r3
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 834a 	beq.w	8006284 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	4798      	blx	r3
          }
          return;
 8005bf8:	e344      	b.n	8006284 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d018      	beq.n	8005c3a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d108      	bne.n	8005c28 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d02c      	beq.n	8005c78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	4798      	blx	r3
 8005c26:	e027      	b.n	8005c78 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d023      	beq.n	8005c78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	4798      	blx	r3
 8005c38:	e01e      	b.n	8005c78 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10f      	bne.n	8005c68 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0210 	bic.w	r2, r2, #16
 8005c56:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d003      	beq.n	8005c78 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f000 8306 	beq.w	800628e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 8088 	beq.w	8005da0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2204      	movs	r2, #4
 8005c94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a7a      	ldr	r2, [pc, #488]	@ (8005e88 <HAL_DMA_IRQHandler+0xa08>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d04a      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a79      	ldr	r2, [pc, #484]	@ (8005e8c <HAL_DMA_IRQHandler+0xa0c>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d045      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a77      	ldr	r2, [pc, #476]	@ (8005e90 <HAL_DMA_IRQHandler+0xa10>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d040      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a76      	ldr	r2, [pc, #472]	@ (8005e94 <HAL_DMA_IRQHandler+0xa14>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d03b      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a74      	ldr	r2, [pc, #464]	@ (8005e98 <HAL_DMA_IRQHandler+0xa18>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d036      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a73      	ldr	r2, [pc, #460]	@ (8005e9c <HAL_DMA_IRQHandler+0xa1c>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d031      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a71      	ldr	r2, [pc, #452]	@ (8005ea0 <HAL_DMA_IRQHandler+0xa20>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d02c      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a70      	ldr	r2, [pc, #448]	@ (8005ea4 <HAL_DMA_IRQHandler+0xa24>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d027      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a6e      	ldr	r2, [pc, #440]	@ (8005ea8 <HAL_DMA_IRQHandler+0xa28>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d022      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a6d      	ldr	r2, [pc, #436]	@ (8005eac <HAL_DMA_IRQHandler+0xa2c>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d01d      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a6b      	ldr	r2, [pc, #428]	@ (8005eb0 <HAL_DMA_IRQHandler+0xa30>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d018      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a6a      	ldr	r2, [pc, #424]	@ (8005eb4 <HAL_DMA_IRQHandler+0xa34>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d013      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a68      	ldr	r2, [pc, #416]	@ (8005eb8 <HAL_DMA_IRQHandler+0xa38>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d00e      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a67      	ldr	r2, [pc, #412]	@ (8005ebc <HAL_DMA_IRQHandler+0xa3c>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d009      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a65      	ldr	r2, [pc, #404]	@ (8005ec0 <HAL_DMA_IRQHandler+0xa40>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d004      	beq.n	8005d38 <HAL_DMA_IRQHandler+0x8b8>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a64      	ldr	r2, [pc, #400]	@ (8005ec4 <HAL_DMA_IRQHandler+0xa44>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d108      	bne.n	8005d4a <HAL_DMA_IRQHandler+0x8ca>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0201 	bic.w	r2, r2, #1
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	e007      	b.n	8005d5a <HAL_DMA_IRQHandler+0x8da>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 0201 	bic.w	r2, r2, #1
 8005d58:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d307      	bcc.n	8005d76 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0301 	and.w	r3, r3, #1
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1f2      	bne.n	8005d5a <HAL_DMA_IRQHandler+0x8da>
 8005d74:	e000      	b.n	8005d78 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005d76:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d004      	beq.n	8005d90 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2203      	movs	r2, #3
 8005d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005d8e:	e003      	b.n	8005d98 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f000 8272 	beq.w	800628e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	4798      	blx	r3
 8005db2:	e26c      	b.n	800628e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a43      	ldr	r2, [pc, #268]	@ (8005ec8 <HAL_DMA_IRQHandler+0xa48>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d022      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a42      	ldr	r2, [pc, #264]	@ (8005ecc <HAL_DMA_IRQHandler+0xa4c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d01d      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a40      	ldr	r2, [pc, #256]	@ (8005ed0 <HAL_DMA_IRQHandler+0xa50>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d018      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a3f      	ldr	r2, [pc, #252]	@ (8005ed4 <HAL_DMA_IRQHandler+0xa54>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d013      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a3d      	ldr	r2, [pc, #244]	@ (8005ed8 <HAL_DMA_IRQHandler+0xa58>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d00e      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a3c      	ldr	r2, [pc, #240]	@ (8005edc <HAL_DMA_IRQHandler+0xa5c>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d009      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a3a      	ldr	r2, [pc, #232]	@ (8005ee0 <HAL_DMA_IRQHandler+0xa60>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d004      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x984>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a39      	ldr	r2, [pc, #228]	@ (8005ee4 <HAL_DMA_IRQHandler+0xa64>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d101      	bne.n	8005e08 <HAL_DMA_IRQHandler+0x988>
 8005e04:	2301      	movs	r3, #1
 8005e06:	e000      	b.n	8005e0a <HAL_DMA_IRQHandler+0x98a>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f000 823f 	beq.w	800628e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	f003 031f 	and.w	r3, r3, #31
 8005e20:	2204      	movs	r2, #4
 8005e22:	409a      	lsls	r2, r3
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	4013      	ands	r3, r2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 80cd 	beq.w	8005fc8 <HAL_DMA_IRQHandler+0xb48>
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 80c7 	beq.w	8005fc8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3e:	f003 031f 	and.w	r3, r3, #31
 8005e42:	2204      	movs	r2, #4
 8005e44:	409a      	lsls	r2, r3
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d049      	beq.n	8005ee8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d109      	bne.n	8005e72 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	f000 8210 	beq.w	8006288 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e70:	e20a      	b.n	8006288 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 8206 	beq.w	8006288 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e84:	e200      	b.n	8006288 <HAL_DMA_IRQHandler+0xe08>
 8005e86:	bf00      	nop
 8005e88:	40020010 	.word	0x40020010
 8005e8c:	40020028 	.word	0x40020028
 8005e90:	40020040 	.word	0x40020040
 8005e94:	40020058 	.word	0x40020058
 8005e98:	40020070 	.word	0x40020070
 8005e9c:	40020088 	.word	0x40020088
 8005ea0:	400200a0 	.word	0x400200a0
 8005ea4:	400200b8 	.word	0x400200b8
 8005ea8:	40020410 	.word	0x40020410
 8005eac:	40020428 	.word	0x40020428
 8005eb0:	40020440 	.word	0x40020440
 8005eb4:	40020458 	.word	0x40020458
 8005eb8:	40020470 	.word	0x40020470
 8005ebc:	40020488 	.word	0x40020488
 8005ec0:	400204a0 	.word	0x400204a0
 8005ec4:	400204b8 	.word	0x400204b8
 8005ec8:	58025408 	.word	0x58025408
 8005ecc:	5802541c 	.word	0x5802541c
 8005ed0:	58025430 	.word	0x58025430
 8005ed4:	58025444 	.word	0x58025444
 8005ed8:	58025458 	.word	0x58025458
 8005edc:	5802546c 	.word	0x5802546c
 8005ee0:	58025480 	.word	0x58025480
 8005ee4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	f003 0320 	and.w	r3, r3, #32
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d160      	bne.n	8005fb4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a7f      	ldr	r2, [pc, #508]	@ (80060f4 <HAL_DMA_IRQHandler+0xc74>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d04a      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a7d      	ldr	r2, [pc, #500]	@ (80060f8 <HAL_DMA_IRQHandler+0xc78>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d045      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a7c      	ldr	r2, [pc, #496]	@ (80060fc <HAL_DMA_IRQHandler+0xc7c>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d040      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a7a      	ldr	r2, [pc, #488]	@ (8006100 <HAL_DMA_IRQHandler+0xc80>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d03b      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a79      	ldr	r2, [pc, #484]	@ (8006104 <HAL_DMA_IRQHandler+0xc84>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d036      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a77      	ldr	r2, [pc, #476]	@ (8006108 <HAL_DMA_IRQHandler+0xc88>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d031      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a76      	ldr	r2, [pc, #472]	@ (800610c <HAL_DMA_IRQHandler+0xc8c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d02c      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a74      	ldr	r2, [pc, #464]	@ (8006110 <HAL_DMA_IRQHandler+0xc90>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d027      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a73      	ldr	r2, [pc, #460]	@ (8006114 <HAL_DMA_IRQHandler+0xc94>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d022      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a71      	ldr	r2, [pc, #452]	@ (8006118 <HAL_DMA_IRQHandler+0xc98>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d01d      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a70      	ldr	r2, [pc, #448]	@ (800611c <HAL_DMA_IRQHandler+0xc9c>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d018      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a6e      	ldr	r2, [pc, #440]	@ (8006120 <HAL_DMA_IRQHandler+0xca0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d013      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a6d      	ldr	r2, [pc, #436]	@ (8006124 <HAL_DMA_IRQHandler+0xca4>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00e      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a6b      	ldr	r2, [pc, #428]	@ (8006128 <HAL_DMA_IRQHandler+0xca8>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d009      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a6a      	ldr	r2, [pc, #424]	@ (800612c <HAL_DMA_IRQHandler+0xcac>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d004      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xb12>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a68      	ldr	r2, [pc, #416]	@ (8006130 <HAL_DMA_IRQHandler+0xcb0>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d108      	bne.n	8005fa4 <HAL_DMA_IRQHandler+0xb24>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0208 	bic.w	r2, r2, #8
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	e007      	b.n	8005fb4 <HAL_DMA_IRQHandler+0xb34>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0204 	bic.w	r2, r2, #4
 8005fb2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f000 8165 	beq.w	8006288 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005fc6:	e15f      	b.n	8006288 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fcc:	f003 031f 	and.w	r3, r3, #31
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	409a      	lsls	r2, r3
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f000 80c5 	beq.w	8006168 <HAL_DMA_IRQHandler+0xce8>
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f003 0302 	and.w	r3, r3, #2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80bf 	beq.w	8006168 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fee:	f003 031f 	and.w	r3, r3, #31
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	409a      	lsls	r2, r3
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006000:	2b00      	cmp	r3, #0
 8006002:	d018      	beq.n	8006036 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d109      	bne.n	8006022 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 813a 	beq.w	800628c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006020:	e134      	b.n	800628c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 8130 	beq.w	800628c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006034:	e12a      	b.n	800628c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f003 0320 	and.w	r3, r3, #32
 800603c:	2b00      	cmp	r3, #0
 800603e:	f040 8089 	bne.w	8006154 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a2b      	ldr	r2, [pc, #172]	@ (80060f4 <HAL_DMA_IRQHandler+0xc74>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d04a      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a29      	ldr	r2, [pc, #164]	@ (80060f8 <HAL_DMA_IRQHandler+0xc78>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d045      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a28      	ldr	r2, [pc, #160]	@ (80060fc <HAL_DMA_IRQHandler+0xc7c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d040      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a26      	ldr	r2, [pc, #152]	@ (8006100 <HAL_DMA_IRQHandler+0xc80>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d03b      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a25      	ldr	r2, [pc, #148]	@ (8006104 <HAL_DMA_IRQHandler+0xc84>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d036      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a23      	ldr	r2, [pc, #140]	@ (8006108 <HAL_DMA_IRQHandler+0xc88>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d031      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a22      	ldr	r2, [pc, #136]	@ (800610c <HAL_DMA_IRQHandler+0xc8c>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d02c      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a20      	ldr	r2, [pc, #128]	@ (8006110 <HAL_DMA_IRQHandler+0xc90>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d027      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1f      	ldr	r2, [pc, #124]	@ (8006114 <HAL_DMA_IRQHandler+0xc94>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d022      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006118 <HAL_DMA_IRQHandler+0xc98>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d01d      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1c      	ldr	r2, [pc, #112]	@ (800611c <HAL_DMA_IRQHandler+0xc9c>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d018      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1a      	ldr	r2, [pc, #104]	@ (8006120 <HAL_DMA_IRQHandler+0xca0>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d013      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a19      	ldr	r2, [pc, #100]	@ (8006124 <HAL_DMA_IRQHandler+0xca4>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d00e      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a17      	ldr	r2, [pc, #92]	@ (8006128 <HAL_DMA_IRQHandler+0xca8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d009      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a16      	ldr	r2, [pc, #88]	@ (800612c <HAL_DMA_IRQHandler+0xcac>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d004      	beq.n	80060e2 <HAL_DMA_IRQHandler+0xc62>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a14      	ldr	r2, [pc, #80]	@ (8006130 <HAL_DMA_IRQHandler+0xcb0>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d128      	bne.n	8006134 <HAL_DMA_IRQHandler+0xcb4>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0214 	bic.w	r2, r2, #20
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e027      	b.n	8006144 <HAL_DMA_IRQHandler+0xcc4>
 80060f4:	40020010 	.word	0x40020010
 80060f8:	40020028 	.word	0x40020028
 80060fc:	40020040 	.word	0x40020040
 8006100:	40020058 	.word	0x40020058
 8006104:	40020070 	.word	0x40020070
 8006108:	40020088 	.word	0x40020088
 800610c:	400200a0 	.word	0x400200a0
 8006110:	400200b8 	.word	0x400200b8
 8006114:	40020410 	.word	0x40020410
 8006118:	40020428 	.word	0x40020428
 800611c:	40020440 	.word	0x40020440
 8006120:	40020458 	.word	0x40020458
 8006124:	40020470 	.word	0x40020470
 8006128:	40020488 	.word	0x40020488
 800612c:	400204a0 	.word	0x400204a0
 8006130:	400204b8 	.word	0x400204b8
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 020a 	bic.w	r2, r2, #10
 8006142:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 8097 	beq.w	800628c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006166:	e091      	b.n	800628c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800616c:	f003 031f 	and.w	r3, r3, #31
 8006170:	2208      	movs	r2, #8
 8006172:	409a      	lsls	r2, r3
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	4013      	ands	r3, r2
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 8088 	beq.w	800628e <HAL_DMA_IRQHandler+0xe0e>
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	f003 0308 	and.w	r3, r3, #8
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 8082 	beq.w	800628e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a41      	ldr	r2, [pc, #260]	@ (8006294 <HAL_DMA_IRQHandler+0xe14>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d04a      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a3f      	ldr	r2, [pc, #252]	@ (8006298 <HAL_DMA_IRQHandler+0xe18>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d045      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a3e      	ldr	r2, [pc, #248]	@ (800629c <HAL_DMA_IRQHandler+0xe1c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d040      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a3c      	ldr	r2, [pc, #240]	@ (80062a0 <HAL_DMA_IRQHandler+0xe20>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d03b      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a3b      	ldr	r2, [pc, #236]	@ (80062a4 <HAL_DMA_IRQHandler+0xe24>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d036      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a39      	ldr	r2, [pc, #228]	@ (80062a8 <HAL_DMA_IRQHandler+0xe28>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d031      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a38      	ldr	r2, [pc, #224]	@ (80062ac <HAL_DMA_IRQHandler+0xe2c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d02c      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a36      	ldr	r2, [pc, #216]	@ (80062b0 <HAL_DMA_IRQHandler+0xe30>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d027      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a35      	ldr	r2, [pc, #212]	@ (80062b4 <HAL_DMA_IRQHandler+0xe34>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d022      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a33      	ldr	r2, [pc, #204]	@ (80062b8 <HAL_DMA_IRQHandler+0xe38>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d01d      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a32      	ldr	r2, [pc, #200]	@ (80062bc <HAL_DMA_IRQHandler+0xe3c>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d018      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a30      	ldr	r2, [pc, #192]	@ (80062c0 <HAL_DMA_IRQHandler+0xe40>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d013      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a2f      	ldr	r2, [pc, #188]	@ (80062c4 <HAL_DMA_IRQHandler+0xe44>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d00e      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a2d      	ldr	r2, [pc, #180]	@ (80062c8 <HAL_DMA_IRQHandler+0xe48>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d009      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a2c      	ldr	r2, [pc, #176]	@ (80062cc <HAL_DMA_IRQHandler+0xe4c>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d004      	beq.n	800622a <HAL_DMA_IRQHandler+0xdaa>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a2a      	ldr	r2, [pc, #168]	@ (80062d0 <HAL_DMA_IRQHandler+0xe50>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d108      	bne.n	800623c <HAL_DMA_IRQHandler+0xdbc>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 021c 	bic.w	r2, r2, #28
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	e007      	b.n	800624c <HAL_DMA_IRQHandler+0xdcc>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 020e 	bic.w	r2, r2, #14
 800624a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006250:	f003 031f 	and.w	r3, r3, #31
 8006254:	2201      	movs	r2, #1
 8006256:	409a      	lsls	r2, r3
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006276:	2b00      	cmp	r3, #0
 8006278:	d009      	beq.n	800628e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	4798      	blx	r3
 8006282:	e004      	b.n	800628e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006284:	bf00      	nop
 8006286:	e002      	b.n	800628e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006288:	bf00      	nop
 800628a:	e000      	b.n	800628e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800628c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800628e:	3728      	adds	r7, #40	@ 0x28
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	40020010 	.word	0x40020010
 8006298:	40020028 	.word	0x40020028
 800629c:	40020040 	.word	0x40020040
 80062a0:	40020058 	.word	0x40020058
 80062a4:	40020070 	.word	0x40020070
 80062a8:	40020088 	.word	0x40020088
 80062ac:	400200a0 	.word	0x400200a0
 80062b0:	400200b8 	.word	0x400200b8
 80062b4:	40020410 	.word	0x40020410
 80062b8:	40020428 	.word	0x40020428
 80062bc:	40020440 	.word	0x40020440
 80062c0:	40020458 	.word	0x40020458
 80062c4:	40020470 	.word	0x40020470
 80062c8:	40020488 	.word	0x40020488
 80062cc:	400204a0 	.word	0x400204a0
 80062d0:	400204b8 	.word	0x400204b8

080062d4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b087      	sub	sp, #28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
 80062f8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006304:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a7f      	ldr	r2, [pc, #508]	@ (8006508 <DMA_SetConfig+0x21c>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d072      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a7d      	ldr	r2, [pc, #500]	@ (800650c <DMA_SetConfig+0x220>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d06d      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a7c      	ldr	r2, [pc, #496]	@ (8006510 <DMA_SetConfig+0x224>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d068      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a7a      	ldr	r2, [pc, #488]	@ (8006514 <DMA_SetConfig+0x228>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d063      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a79      	ldr	r2, [pc, #484]	@ (8006518 <DMA_SetConfig+0x22c>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d05e      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a77      	ldr	r2, [pc, #476]	@ (800651c <DMA_SetConfig+0x230>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d059      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a76      	ldr	r2, [pc, #472]	@ (8006520 <DMA_SetConfig+0x234>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d054      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a74      	ldr	r2, [pc, #464]	@ (8006524 <DMA_SetConfig+0x238>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d04f      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a73      	ldr	r2, [pc, #460]	@ (8006528 <DMA_SetConfig+0x23c>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d04a      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a71      	ldr	r2, [pc, #452]	@ (800652c <DMA_SetConfig+0x240>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d045      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a70      	ldr	r2, [pc, #448]	@ (8006530 <DMA_SetConfig+0x244>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d040      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a6e      	ldr	r2, [pc, #440]	@ (8006534 <DMA_SetConfig+0x248>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d03b      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a6d      	ldr	r2, [pc, #436]	@ (8006538 <DMA_SetConfig+0x24c>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d036      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a6b      	ldr	r2, [pc, #428]	@ (800653c <DMA_SetConfig+0x250>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d031      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a6a      	ldr	r2, [pc, #424]	@ (8006540 <DMA_SetConfig+0x254>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d02c      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a68      	ldr	r2, [pc, #416]	@ (8006544 <DMA_SetConfig+0x258>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d027      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a67      	ldr	r2, [pc, #412]	@ (8006548 <DMA_SetConfig+0x25c>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d022      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a65      	ldr	r2, [pc, #404]	@ (800654c <DMA_SetConfig+0x260>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d01d      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a64      	ldr	r2, [pc, #400]	@ (8006550 <DMA_SetConfig+0x264>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d018      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a62      	ldr	r2, [pc, #392]	@ (8006554 <DMA_SetConfig+0x268>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d013      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a61      	ldr	r2, [pc, #388]	@ (8006558 <DMA_SetConfig+0x26c>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d00e      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a5f      	ldr	r2, [pc, #380]	@ (800655c <DMA_SetConfig+0x270>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d009      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a5e      	ldr	r2, [pc, #376]	@ (8006560 <DMA_SetConfig+0x274>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d004      	beq.n	80063f6 <DMA_SetConfig+0x10a>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a5c      	ldr	r2, [pc, #368]	@ (8006564 <DMA_SetConfig+0x278>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d101      	bne.n	80063fa <DMA_SetConfig+0x10e>
 80063f6:	2301      	movs	r3, #1
 80063f8:	e000      	b.n	80063fc <DMA_SetConfig+0x110>
 80063fa:	2300      	movs	r3, #0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00d      	beq.n	800641c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006408:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800640e:	2b00      	cmp	r3, #0
 8006410:	d004      	beq.n	800641c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800641a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a39      	ldr	r2, [pc, #228]	@ (8006508 <DMA_SetConfig+0x21c>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d04a      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a38      	ldr	r2, [pc, #224]	@ (800650c <DMA_SetConfig+0x220>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d045      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a36      	ldr	r2, [pc, #216]	@ (8006510 <DMA_SetConfig+0x224>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d040      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a35      	ldr	r2, [pc, #212]	@ (8006514 <DMA_SetConfig+0x228>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d03b      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a33      	ldr	r2, [pc, #204]	@ (8006518 <DMA_SetConfig+0x22c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d036      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a32      	ldr	r2, [pc, #200]	@ (800651c <DMA_SetConfig+0x230>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d031      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a30      	ldr	r2, [pc, #192]	@ (8006520 <DMA_SetConfig+0x234>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d02c      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a2f      	ldr	r2, [pc, #188]	@ (8006524 <DMA_SetConfig+0x238>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d027      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a2d      	ldr	r2, [pc, #180]	@ (8006528 <DMA_SetConfig+0x23c>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d022      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a2c      	ldr	r2, [pc, #176]	@ (800652c <DMA_SetConfig+0x240>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d01d      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a2a      	ldr	r2, [pc, #168]	@ (8006530 <DMA_SetConfig+0x244>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d018      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a29      	ldr	r2, [pc, #164]	@ (8006534 <DMA_SetConfig+0x248>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d013      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a27      	ldr	r2, [pc, #156]	@ (8006538 <DMA_SetConfig+0x24c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d00e      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a26      	ldr	r2, [pc, #152]	@ (800653c <DMA_SetConfig+0x250>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d009      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a24      	ldr	r2, [pc, #144]	@ (8006540 <DMA_SetConfig+0x254>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d004      	beq.n	80064bc <DMA_SetConfig+0x1d0>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a23      	ldr	r2, [pc, #140]	@ (8006544 <DMA_SetConfig+0x258>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d101      	bne.n	80064c0 <DMA_SetConfig+0x1d4>
 80064bc:	2301      	movs	r3, #1
 80064be:	e000      	b.n	80064c2 <DMA_SetConfig+0x1d6>
 80064c0:	2300      	movs	r3, #0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d059      	beq.n	800657a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ca:	f003 031f 	and.w	r3, r3, #31
 80064ce:	223f      	movs	r2, #63	@ 0x3f
 80064d0:	409a      	lsls	r2, r3
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80064e4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	2b40      	cmp	r3, #64	@ 0x40
 80064f4:	d138      	bne.n	8006568 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006506:	e086      	b.n	8006616 <DMA_SetConfig+0x32a>
 8006508:	40020010 	.word	0x40020010
 800650c:	40020028 	.word	0x40020028
 8006510:	40020040 	.word	0x40020040
 8006514:	40020058 	.word	0x40020058
 8006518:	40020070 	.word	0x40020070
 800651c:	40020088 	.word	0x40020088
 8006520:	400200a0 	.word	0x400200a0
 8006524:	400200b8 	.word	0x400200b8
 8006528:	40020410 	.word	0x40020410
 800652c:	40020428 	.word	0x40020428
 8006530:	40020440 	.word	0x40020440
 8006534:	40020458 	.word	0x40020458
 8006538:	40020470 	.word	0x40020470
 800653c:	40020488 	.word	0x40020488
 8006540:	400204a0 	.word	0x400204a0
 8006544:	400204b8 	.word	0x400204b8
 8006548:	58025408 	.word	0x58025408
 800654c:	5802541c 	.word	0x5802541c
 8006550:	58025430 	.word	0x58025430
 8006554:	58025444 	.word	0x58025444
 8006558:	58025458 	.word	0x58025458
 800655c:	5802546c 	.word	0x5802546c
 8006560:	58025480 	.word	0x58025480
 8006564:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	60da      	str	r2, [r3, #12]
}
 8006578:	e04d      	b.n	8006616 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a29      	ldr	r2, [pc, #164]	@ (8006624 <DMA_SetConfig+0x338>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d022      	beq.n	80065ca <DMA_SetConfig+0x2de>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a27      	ldr	r2, [pc, #156]	@ (8006628 <DMA_SetConfig+0x33c>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d01d      	beq.n	80065ca <DMA_SetConfig+0x2de>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a26      	ldr	r2, [pc, #152]	@ (800662c <DMA_SetConfig+0x340>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d018      	beq.n	80065ca <DMA_SetConfig+0x2de>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a24      	ldr	r2, [pc, #144]	@ (8006630 <DMA_SetConfig+0x344>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d013      	beq.n	80065ca <DMA_SetConfig+0x2de>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a23      	ldr	r2, [pc, #140]	@ (8006634 <DMA_SetConfig+0x348>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d00e      	beq.n	80065ca <DMA_SetConfig+0x2de>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a21      	ldr	r2, [pc, #132]	@ (8006638 <DMA_SetConfig+0x34c>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d009      	beq.n	80065ca <DMA_SetConfig+0x2de>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a20      	ldr	r2, [pc, #128]	@ (800663c <DMA_SetConfig+0x350>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d004      	beq.n	80065ca <DMA_SetConfig+0x2de>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a1e      	ldr	r2, [pc, #120]	@ (8006640 <DMA_SetConfig+0x354>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d101      	bne.n	80065ce <DMA_SetConfig+0x2e2>
 80065ca:	2301      	movs	r3, #1
 80065cc:	e000      	b.n	80065d0 <DMA_SetConfig+0x2e4>
 80065ce:	2300      	movs	r3, #0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d020      	beq.n	8006616 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d8:	f003 031f 	and.w	r3, r3, #31
 80065dc:	2201      	movs	r2, #1
 80065de:	409a      	lsls	r2, r3
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	683a      	ldr	r2, [r7, #0]
 80065ea:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	2b40      	cmp	r3, #64	@ 0x40
 80065f2:	d108      	bne.n	8006606 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	60da      	str	r2, [r3, #12]
}
 8006604:	e007      	b.n	8006616 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	60da      	str	r2, [r3, #12]
}
 8006616:	bf00      	nop
 8006618:	371c      	adds	r7, #28
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	58025408 	.word	0x58025408
 8006628:	5802541c 	.word	0x5802541c
 800662c:	58025430 	.word	0x58025430
 8006630:	58025444 	.word	0x58025444
 8006634:	58025458 	.word	0x58025458
 8006638:	5802546c 	.word	0x5802546c
 800663c:	58025480 	.word	0x58025480
 8006640:	58025494 	.word	0x58025494

08006644 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a42      	ldr	r2, [pc, #264]	@ (800675c <DMA_CalcBaseAndBitshift+0x118>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d04a      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a41      	ldr	r2, [pc, #260]	@ (8006760 <DMA_CalcBaseAndBitshift+0x11c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d045      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a3f      	ldr	r2, [pc, #252]	@ (8006764 <DMA_CalcBaseAndBitshift+0x120>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d040      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a3e      	ldr	r2, [pc, #248]	@ (8006768 <DMA_CalcBaseAndBitshift+0x124>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d03b      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a3c      	ldr	r2, [pc, #240]	@ (800676c <DMA_CalcBaseAndBitshift+0x128>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d036      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a3b      	ldr	r2, [pc, #236]	@ (8006770 <DMA_CalcBaseAndBitshift+0x12c>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d031      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a39      	ldr	r2, [pc, #228]	@ (8006774 <DMA_CalcBaseAndBitshift+0x130>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d02c      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a38      	ldr	r2, [pc, #224]	@ (8006778 <DMA_CalcBaseAndBitshift+0x134>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d027      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a36      	ldr	r2, [pc, #216]	@ (800677c <DMA_CalcBaseAndBitshift+0x138>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d022      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a35      	ldr	r2, [pc, #212]	@ (8006780 <DMA_CalcBaseAndBitshift+0x13c>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d01d      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a33      	ldr	r2, [pc, #204]	@ (8006784 <DMA_CalcBaseAndBitshift+0x140>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d018      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a32      	ldr	r2, [pc, #200]	@ (8006788 <DMA_CalcBaseAndBitshift+0x144>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d013      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a30      	ldr	r2, [pc, #192]	@ (800678c <DMA_CalcBaseAndBitshift+0x148>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d00e      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a2f      	ldr	r2, [pc, #188]	@ (8006790 <DMA_CalcBaseAndBitshift+0x14c>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d009      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a2d      	ldr	r2, [pc, #180]	@ (8006794 <DMA_CalcBaseAndBitshift+0x150>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d004      	beq.n	80066ec <DMA_CalcBaseAndBitshift+0xa8>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a2c      	ldr	r2, [pc, #176]	@ (8006798 <DMA_CalcBaseAndBitshift+0x154>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d101      	bne.n	80066f0 <DMA_CalcBaseAndBitshift+0xac>
 80066ec:	2301      	movs	r3, #1
 80066ee:	e000      	b.n	80066f2 <DMA_CalcBaseAndBitshift+0xae>
 80066f0:	2300      	movs	r3, #0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d024      	beq.n	8006740 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	3b10      	subs	r3, #16
 80066fe:	4a27      	ldr	r2, [pc, #156]	@ (800679c <DMA_CalcBaseAndBitshift+0x158>)
 8006700:	fba2 2303 	umull	r2, r3, r2, r3
 8006704:	091b      	lsrs	r3, r3, #4
 8006706:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f003 0307 	and.w	r3, r3, #7
 800670e:	4a24      	ldr	r2, [pc, #144]	@ (80067a0 <DMA_CalcBaseAndBitshift+0x15c>)
 8006710:	5cd3      	ldrb	r3, [r2, r3]
 8006712:	461a      	mov	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2b03      	cmp	r3, #3
 800671c:	d908      	bls.n	8006730 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	4b1f      	ldr	r3, [pc, #124]	@ (80067a4 <DMA_CalcBaseAndBitshift+0x160>)
 8006726:	4013      	ands	r3, r2
 8006728:	1d1a      	adds	r2, r3, #4
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	659a      	str	r2, [r3, #88]	@ 0x58
 800672e:	e00d      	b.n	800674c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	461a      	mov	r2, r3
 8006736:	4b1b      	ldr	r3, [pc, #108]	@ (80067a4 <DMA_CalcBaseAndBitshift+0x160>)
 8006738:	4013      	ands	r3, r2
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	6593      	str	r3, [r2, #88]	@ 0x58
 800673e:	e005      	b.n	800674c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006750:	4618      	mov	r0, r3
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	40020010 	.word	0x40020010
 8006760:	40020028 	.word	0x40020028
 8006764:	40020040 	.word	0x40020040
 8006768:	40020058 	.word	0x40020058
 800676c:	40020070 	.word	0x40020070
 8006770:	40020088 	.word	0x40020088
 8006774:	400200a0 	.word	0x400200a0
 8006778:	400200b8 	.word	0x400200b8
 800677c:	40020410 	.word	0x40020410
 8006780:	40020428 	.word	0x40020428
 8006784:	40020440 	.word	0x40020440
 8006788:	40020458 	.word	0x40020458
 800678c:	40020470 	.word	0x40020470
 8006790:	40020488 	.word	0x40020488
 8006794:	400204a0 	.word	0x400204a0
 8006798:	400204b8 	.word	0x400204b8
 800679c:	aaaaaaab 	.word	0xaaaaaaab
 80067a0:	0800ca28 	.word	0x0800ca28
 80067a4:	fffffc00 	.word	0xfffffc00

080067a8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b085      	sub	sp, #20
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067b0:	2300      	movs	r3, #0
 80067b2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d120      	bne.n	80067fe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c0:	2b03      	cmp	r3, #3
 80067c2:	d858      	bhi.n	8006876 <DMA_CheckFifoParam+0xce>
 80067c4:	a201      	add	r2, pc, #4	@ (adr r2, 80067cc <DMA_CheckFifoParam+0x24>)
 80067c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ca:	bf00      	nop
 80067cc:	080067dd 	.word	0x080067dd
 80067d0:	080067ef 	.word	0x080067ef
 80067d4:	080067dd 	.word	0x080067dd
 80067d8:	08006877 	.word	0x08006877
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d048      	beq.n	800687a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80067ec:	e045      	b.n	800687a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80067f6:	d142      	bne.n	800687e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80067fc:	e03f      	b.n	800687e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006806:	d123      	bne.n	8006850 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680c:	2b03      	cmp	r3, #3
 800680e:	d838      	bhi.n	8006882 <DMA_CheckFifoParam+0xda>
 8006810:	a201      	add	r2, pc, #4	@ (adr r2, 8006818 <DMA_CheckFifoParam+0x70>)
 8006812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006816:	bf00      	nop
 8006818:	08006829 	.word	0x08006829
 800681c:	0800682f 	.word	0x0800682f
 8006820:	08006829 	.word	0x08006829
 8006824:	08006841 	.word	0x08006841
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	73fb      	strb	r3, [r7, #15]
        break;
 800682c:	e030      	b.n	8006890 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006832:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d025      	beq.n	8006886 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800683e:	e022      	b.n	8006886 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006848:	d11f      	bne.n	800688a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800684e:	e01c      	b.n	800688a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006854:	2b02      	cmp	r3, #2
 8006856:	d902      	bls.n	800685e <DMA_CheckFifoParam+0xb6>
 8006858:	2b03      	cmp	r3, #3
 800685a:	d003      	beq.n	8006864 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800685c:	e018      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	73fb      	strb	r3, [r7, #15]
        break;
 8006862:	e015      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006868:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00e      	beq.n	800688e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	73fb      	strb	r3, [r7, #15]
    break;
 8006874:	e00b      	b.n	800688e <DMA_CheckFifoParam+0xe6>
        break;
 8006876:	bf00      	nop
 8006878:	e00a      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        break;
 800687a:	bf00      	nop
 800687c:	e008      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        break;
 800687e:	bf00      	nop
 8006880:	e006      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        break;
 8006882:	bf00      	nop
 8006884:	e004      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        break;
 8006886:	bf00      	nop
 8006888:	e002      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
        break;
 800688a:	bf00      	nop
 800688c:	e000      	b.n	8006890 <DMA_CheckFifoParam+0xe8>
    break;
 800688e:	bf00      	nop
    }
  }

  return status;
 8006890:	7bfb      	ldrb	r3, [r7, #15]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3714      	adds	r7, #20
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop

080068a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a38      	ldr	r2, [pc, #224]	@ (8006994 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d022      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a36      	ldr	r2, [pc, #216]	@ (8006998 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d01d      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a35      	ldr	r2, [pc, #212]	@ (800699c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d018      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a33      	ldr	r2, [pc, #204]	@ (80069a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d013      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a32      	ldr	r2, [pc, #200]	@ (80069a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d00e      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a30      	ldr	r2, [pc, #192]	@ (80069a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d009      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a2f      	ldr	r2, [pc, #188]	@ (80069ac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d004      	beq.n	80068fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a2d      	ldr	r2, [pc, #180]	@ (80069b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d101      	bne.n	8006902 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80068fe:	2301      	movs	r3, #1
 8006900:	e000      	b.n	8006904 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006902:	2300      	movs	r3, #0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01a      	beq.n	800693e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	b2db      	uxtb	r3, r3
 800690e:	3b08      	subs	r3, #8
 8006910:	4a28      	ldr	r2, [pc, #160]	@ (80069b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006912:	fba2 2303 	umull	r2, r3, r2, r3
 8006916:	091b      	lsrs	r3, r3, #4
 8006918:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	4b26      	ldr	r3, [pc, #152]	@ (80069b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800691e:	4413      	add	r3, r2
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	461a      	mov	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a24      	ldr	r2, [pc, #144]	@ (80069bc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800692c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f003 031f 	and.w	r3, r3, #31
 8006934:	2201      	movs	r2, #1
 8006936:	409a      	lsls	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800693c:	e024      	b.n	8006988 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	b2db      	uxtb	r3, r3
 8006944:	3b10      	subs	r3, #16
 8006946:	4a1e      	ldr	r2, [pc, #120]	@ (80069c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006948:	fba2 2303 	umull	r2, r3, r2, r3
 800694c:	091b      	lsrs	r3, r3, #4
 800694e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	4a1c      	ldr	r2, [pc, #112]	@ (80069c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d806      	bhi.n	8006966 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	4a1b      	ldr	r2, [pc, #108]	@ (80069c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d902      	bls.n	8006966 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	3308      	adds	r3, #8
 8006964:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4b18      	ldr	r3, [pc, #96]	@ (80069cc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800696a:	4413      	add	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	461a      	mov	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a16      	ldr	r2, [pc, #88]	@ (80069d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006978:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f003 031f 	and.w	r3, r3, #31
 8006980:	2201      	movs	r2, #1
 8006982:	409a      	lsls	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006988:	bf00      	nop
 800698a:	3714      	adds	r7, #20
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr
 8006994:	58025408 	.word	0x58025408
 8006998:	5802541c 	.word	0x5802541c
 800699c:	58025430 	.word	0x58025430
 80069a0:	58025444 	.word	0x58025444
 80069a4:	58025458 	.word	0x58025458
 80069a8:	5802546c 	.word	0x5802546c
 80069ac:	58025480 	.word	0x58025480
 80069b0:	58025494 	.word	0x58025494
 80069b4:	cccccccd 	.word	0xcccccccd
 80069b8:	16009600 	.word	0x16009600
 80069bc:	58025880 	.word	0x58025880
 80069c0:	aaaaaaab 	.word	0xaaaaaaab
 80069c4:	400204b8 	.word	0x400204b8
 80069c8:	4002040f 	.word	0x4002040f
 80069cc:	10008200 	.word	0x10008200
 80069d0:	40020880 	.word	0x40020880

080069d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d04a      	beq.n	8006a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d847      	bhi.n	8006a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a25      	ldr	r2, [pc, #148]	@ (8006a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d022      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a24      	ldr	r2, [pc, #144]	@ (8006a90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d01d      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a22      	ldr	r2, [pc, #136]	@ (8006a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d018      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a21      	ldr	r2, [pc, #132]	@ (8006a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d013      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006a9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d00e      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d009      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1c      	ldr	r2, [pc, #112]	@ (8006aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d004      	beq.n	8006a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006aa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d101      	bne.n	8006a44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006a40:	2301      	movs	r3, #1
 8006a42:	e000      	b.n	8006a46 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006a44:	2300      	movs	r3, #0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00a      	beq.n	8006a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	4b17      	ldr	r3, [pc, #92]	@ (8006aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006a4e:	4413      	add	r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	461a      	mov	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a15      	ldr	r2, [pc, #84]	@ (8006ab0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006a5c:	671a      	str	r2, [r3, #112]	@ 0x70
 8006a5e:	e009      	b.n	8006a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	4b14      	ldr	r3, [pc, #80]	@ (8006ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006a64:	4413      	add	r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	461a      	mov	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a11      	ldr	r2, [pc, #68]	@ (8006ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006a72:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	3b01      	subs	r3, #1
 8006a78:	2201      	movs	r2, #1
 8006a7a:	409a      	lsls	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006a80:	bf00      	nop
 8006a82:	3714      	adds	r7, #20
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	58025408 	.word	0x58025408
 8006a90:	5802541c 	.word	0x5802541c
 8006a94:	58025430 	.word	0x58025430
 8006a98:	58025444 	.word	0x58025444
 8006a9c:	58025458 	.word	0x58025458
 8006aa0:	5802546c 	.word	0x5802546c
 8006aa4:	58025480 	.word	0x58025480
 8006aa8:	58025494 	.word	0x58025494
 8006aac:	1600963f 	.word	0x1600963f
 8006ab0:	58025940 	.word	0x58025940
 8006ab4:	1000823f 	.word	0x1000823f
 8006ab8:	40020940 	.word	0x40020940

08006abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b089      	sub	sp, #36	@ 0x24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006aca:	4b89      	ldr	r3, [pc, #548]	@ (8006cf0 <HAL_GPIO_Init+0x234>)
 8006acc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006ace:	e194      	b.n	8006dfa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	2101      	movs	r1, #1
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8006adc:	4013      	ands	r3, r2
 8006ade:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f000 8186 	beq.w	8006df4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f003 0303 	and.w	r3, r3, #3
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d005      	beq.n	8006b00 <HAL_GPIO_Init+0x44>
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f003 0303 	and.w	r3, r3, #3
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d130      	bne.n	8006b62 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	2203      	movs	r2, #3
 8006b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b10:	43db      	mvns	r3, r3
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	4013      	ands	r3, r2
 8006b16:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	68da      	ldr	r2, [r3, #12]
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	005b      	lsls	r3, r3, #1
 8006b20:	fa02 f303 	lsl.w	r3, r2, r3
 8006b24:	69ba      	ldr	r2, [r7, #24]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69ba      	ldr	r2, [r7, #24]
 8006b2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006b36:	2201      	movs	r2, #1
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b3e:	43db      	mvns	r3, r3
 8006b40:	69ba      	ldr	r2, [r7, #24]
 8006b42:	4013      	ands	r3, r2
 8006b44:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	091b      	lsrs	r3, r3, #4
 8006b4c:	f003 0201 	and.w	r2, r3, #1
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	fa02 f303 	lsl.w	r3, r2, r3
 8006b56:	69ba      	ldr	r2, [r7, #24]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f003 0303 	and.w	r3, r3, #3
 8006b6a:	2b03      	cmp	r3, #3
 8006b6c:	d017      	beq.n	8006b9e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	2203      	movs	r2, #3
 8006b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7e:	43db      	mvns	r3, r3
 8006b80:	69ba      	ldr	r2, [r7, #24]
 8006b82:	4013      	ands	r3, r2
 8006b84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	689a      	ldr	r2, [r3, #8]
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	005b      	lsls	r3, r3, #1
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	f003 0303 	and.w	r3, r3, #3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d123      	bne.n	8006bf2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	08da      	lsrs	r2, r3, #3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	3208      	adds	r2, #8
 8006bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	f003 0307 	and.w	r3, r3, #7
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	220f      	movs	r2, #15
 8006bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc6:	43db      	mvns	r3, r3
 8006bc8:	69ba      	ldr	r2, [r7, #24]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	691a      	ldr	r2, [r3, #16]
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	f003 0307 	and.w	r3, r3, #7
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	fa02 f303 	lsl.w	r3, r2, r3
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	08da      	lsrs	r2, r3, #3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	3208      	adds	r2, #8
 8006bec:	69b9      	ldr	r1, [r7, #24]
 8006bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	2203      	movs	r2, #3
 8006bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006c02:	43db      	mvns	r3, r3
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	4013      	ands	r3, r2
 8006c08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f003 0203 	and.w	r2, r3, #3
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1a:	69ba      	ldr	r2, [r7, #24]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f000 80e0 	beq.w	8006df4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c34:	4b2f      	ldr	r3, [pc, #188]	@ (8006cf4 <HAL_GPIO_Init+0x238>)
 8006c36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c3a:	4a2e      	ldr	r2, [pc, #184]	@ (8006cf4 <HAL_GPIO_Init+0x238>)
 8006c3c:	f043 0302 	orr.w	r3, r3, #2
 8006c40:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006c44:	4b2b      	ldr	r3, [pc, #172]	@ (8006cf4 <HAL_GPIO_Init+0x238>)
 8006c46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c4a:	f003 0302 	and.w	r3, r3, #2
 8006c4e:	60fb      	str	r3, [r7, #12]
 8006c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006c52:	4a29      	ldr	r2, [pc, #164]	@ (8006cf8 <HAL_GPIO_Init+0x23c>)
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	089b      	lsrs	r3, r3, #2
 8006c58:	3302      	adds	r3, #2
 8006c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	f003 0303 	and.w	r3, r3, #3
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	220f      	movs	r2, #15
 8006c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c6e:	43db      	mvns	r3, r3
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	4013      	ands	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a20      	ldr	r2, [pc, #128]	@ (8006cfc <HAL_GPIO_Init+0x240>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d052      	beq.n	8006d24 <HAL_GPIO_Init+0x268>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a1f      	ldr	r2, [pc, #124]	@ (8006d00 <HAL_GPIO_Init+0x244>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d031      	beq.n	8006cea <HAL_GPIO_Init+0x22e>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a1e      	ldr	r2, [pc, #120]	@ (8006d04 <HAL_GPIO_Init+0x248>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d02b      	beq.n	8006ce6 <HAL_GPIO_Init+0x22a>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a1d      	ldr	r2, [pc, #116]	@ (8006d08 <HAL_GPIO_Init+0x24c>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d025      	beq.n	8006ce2 <HAL_GPIO_Init+0x226>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a1c      	ldr	r2, [pc, #112]	@ (8006d0c <HAL_GPIO_Init+0x250>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d01f      	beq.n	8006cde <HAL_GPIO_Init+0x222>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d10 <HAL_GPIO_Init+0x254>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d019      	beq.n	8006cda <HAL_GPIO_Init+0x21e>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a1a      	ldr	r2, [pc, #104]	@ (8006d14 <HAL_GPIO_Init+0x258>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d013      	beq.n	8006cd6 <HAL_GPIO_Init+0x21a>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a19      	ldr	r2, [pc, #100]	@ (8006d18 <HAL_GPIO_Init+0x25c>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d00d      	beq.n	8006cd2 <HAL_GPIO_Init+0x216>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a18      	ldr	r2, [pc, #96]	@ (8006d1c <HAL_GPIO_Init+0x260>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d007      	beq.n	8006cce <HAL_GPIO_Init+0x212>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a17      	ldr	r2, [pc, #92]	@ (8006d20 <HAL_GPIO_Init+0x264>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d101      	bne.n	8006cca <HAL_GPIO_Init+0x20e>
 8006cc6:	2309      	movs	r3, #9
 8006cc8:	e02d      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cca:	230a      	movs	r3, #10
 8006ccc:	e02b      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cce:	2308      	movs	r3, #8
 8006cd0:	e029      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cd2:	2307      	movs	r3, #7
 8006cd4:	e027      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cd6:	2306      	movs	r3, #6
 8006cd8:	e025      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cda:	2305      	movs	r3, #5
 8006cdc:	e023      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cde:	2304      	movs	r3, #4
 8006ce0:	e021      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e01f      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	e01d      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cea:	2301      	movs	r3, #1
 8006cec:	e01b      	b.n	8006d26 <HAL_GPIO_Init+0x26a>
 8006cee:	bf00      	nop
 8006cf0:	58000080 	.word	0x58000080
 8006cf4:	58024400 	.word	0x58024400
 8006cf8:	58000400 	.word	0x58000400
 8006cfc:	58020000 	.word	0x58020000
 8006d00:	58020400 	.word	0x58020400
 8006d04:	58020800 	.word	0x58020800
 8006d08:	58020c00 	.word	0x58020c00
 8006d0c:	58021000 	.word	0x58021000
 8006d10:	58021400 	.word	0x58021400
 8006d14:	58021800 	.word	0x58021800
 8006d18:	58021c00 	.word	0x58021c00
 8006d1c:	58022000 	.word	0x58022000
 8006d20:	58022400 	.word	0x58022400
 8006d24:	2300      	movs	r3, #0
 8006d26:	69fa      	ldr	r2, [r7, #28]
 8006d28:	f002 0203 	and.w	r2, r2, #3
 8006d2c:	0092      	lsls	r2, r2, #2
 8006d2e:	4093      	lsls	r3, r2
 8006d30:	69ba      	ldr	r2, [r7, #24]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d36:	4938      	ldr	r1, [pc, #224]	@ (8006e18 <HAL_GPIO_Init+0x35c>)
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	089b      	lsrs	r3, r3, #2
 8006d3c:	3302      	adds	r3, #2
 8006d3e:	69ba      	ldr	r2, [r7, #24]
 8006d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	43db      	mvns	r3, r3
 8006d50:	69ba      	ldr	r2, [r7, #24]
 8006d52:	4013      	ands	r3, r2
 8006d54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d003      	beq.n	8006d6a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006d62:	69ba      	ldr	r2, [r7, #24]
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006d6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	69ba      	ldr	r2, [r7, #24]
 8006d80:	4013      	ands	r3, r2
 8006d82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d003      	beq.n	8006d98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006d90:	69ba      	ldr	r2, [r7, #24]
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006d98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	43db      	mvns	r3, r3
 8006daa:	69ba      	ldr	r2, [r7, #24]
 8006dac:	4013      	ands	r3, r2
 8006dae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d003      	beq.n	8006dc4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006dbc:	69ba      	ldr	r2, [r7, #24]
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	69ba      	ldr	r2, [r7, #24]
 8006dc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	43db      	mvns	r3, r3
 8006dd4:	69ba      	ldr	r2, [r7, #24]
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	69ba      	ldr	r2, [r7, #24]
 8006df2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	3301      	adds	r3, #1
 8006df8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	fa22 f303 	lsr.w	r3, r2, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f47f ae63 	bne.w	8006ad0 <HAL_GPIO_Init+0x14>
  }
}
 8006e0a:	bf00      	nop
 8006e0c:	bf00      	nop
 8006e0e:	3724      	adds	r7, #36	@ 0x24
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr
 8006e18:	58000400 	.word	0x58000400

08006e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	460b      	mov	r3, r1
 8006e26:	807b      	strh	r3, [r7, #2]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e2c:	787b      	ldrb	r3, [r7, #1]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d003      	beq.n	8006e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e32:	887a      	ldrh	r2, [r7, #2]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006e38:	e003      	b.n	8006e42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006e3a:	887b      	ldrh	r3, [r7, #2]
 8006e3c:	041a      	lsls	r2, r3, #16
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	619a      	str	r2, [r3, #24]
}
 8006e42:	bf00      	nop
 8006e44:	370c      	adds	r7, #12
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr

08006e4e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e4e:	b480      	push	{r7}
 8006e50:	b085      	sub	sp, #20
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
 8006e56:	460b      	mov	r3, r1
 8006e58:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006e60:	887a      	ldrh	r2, [r7, #2]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4013      	ands	r3, r2
 8006e66:	041a      	lsls	r2, r3, #16
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	43d9      	mvns	r1, r3
 8006e6c:	887b      	ldrh	r3, [r7, #2]
 8006e6e:	400b      	ands	r3, r1
 8006e70:	431a      	orrs	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	619a      	str	r2, [r3, #24]
}
 8006e76:	bf00      	nop
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
	...

08006e84 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8006e8c:	4a08      	ldr	r2, [pc, #32]	@ (8006eb0 <HAL_HSEM_FastTake+0x2c>)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	3320      	adds	r3, #32
 8006e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e96:	4a07      	ldr	r2, [pc, #28]	@ (8006eb4 <HAL_HSEM_FastTake+0x30>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d101      	bne.n	8006ea0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e000      	b.n	8006ea2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	58026400 	.word	0x58026400
 8006eb4:	80000300 	.word	0x80000300

08006eb8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8006ec2:	4906      	ldr	r1, [pc, #24]	@ (8006edc <HAL_HSEM_Release+0x24>)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr
 8006edc:	58026400 	.word	0x58026400

08006ee0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006ee8:	4b29      	ldr	r3, [pc, #164]	@ (8006f90 <HAL_PWREx_ConfigSupply+0xb0>)
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f003 0307 	and.w	r3, r3, #7
 8006ef0:	2b06      	cmp	r3, #6
 8006ef2:	d00a      	beq.n	8006f0a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006ef4:	4b26      	ldr	r3, [pc, #152]	@ (8006f90 <HAL_PWREx_ConfigSupply+0xb0>)
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d001      	beq.n	8006f06 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e040      	b.n	8006f88 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006f06:	2300      	movs	r3, #0
 8006f08:	e03e      	b.n	8006f88 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006f0a:	4b21      	ldr	r3, [pc, #132]	@ (8006f90 <HAL_PWREx_ConfigSupply+0xb0>)
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8006f12:	491f      	ldr	r1, [pc, #124]	@ (8006f90 <HAL_PWREx_ConfigSupply+0xb0>)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006f1a:	f7fb f9f7 	bl	800230c <HAL_GetTick>
 8006f1e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f20:	e009      	b.n	8006f36 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006f22:	f7fb f9f3 	bl	800230c <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f30:	d901      	bls.n	8006f36 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e028      	b.n	8006f88 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f36:	4b16      	ldr	r3, [pc, #88]	@ (8006f90 <HAL_PWREx_ConfigSupply+0xb0>)
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f42:	d1ee      	bne.n	8006f22 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b1e      	cmp	r3, #30
 8006f48:	d008      	beq.n	8006f5c <HAL_PWREx_ConfigSupply+0x7c>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f4e:	d005      	beq.n	8006f5c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b1d      	cmp	r3, #29
 8006f54:	d002      	beq.n	8006f5c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2b2d      	cmp	r3, #45	@ 0x2d
 8006f5a:	d114      	bne.n	8006f86 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8006f5c:	f7fb f9d6 	bl	800230c <HAL_GetTick>
 8006f60:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006f62:	e009      	b.n	8006f78 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006f64:	f7fb f9d2 	bl	800230c <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f72:	d901      	bls.n	8006f78 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e007      	b.n	8006f88 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006f78:	4b05      	ldr	r3, [pc, #20]	@ (8006f90 <HAL_PWREx_ConfigSupply+0xb0>)
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f84:	d1ee      	bne.n	8006f64 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	58024800 	.word	0x58024800

08006f94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b08c      	sub	sp, #48	@ 0x30
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d102      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	f000 bc48 	b.w	8007838 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f000 8088 	beq.w	80070c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fb6:	4b99      	ldr	r3, [pc, #612]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006fc0:	4b96      	ldr	r3, [pc, #600]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc8:	2b10      	cmp	r3, #16
 8006fca:	d007      	beq.n	8006fdc <HAL_RCC_OscConfig+0x48>
 8006fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fce:	2b18      	cmp	r3, #24
 8006fd0:	d111      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x62>
 8006fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd4:	f003 0303 	and.w	r3, r3, #3
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d10c      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fdc:	4b8f      	ldr	r3, [pc, #572]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d06d      	beq.n	80070c4 <HAL_RCC_OscConfig+0x130>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d169      	bne.n	80070c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	f000 bc21 	b.w	8007838 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ffe:	d106      	bne.n	800700e <HAL_RCC_OscConfig+0x7a>
 8007000:	4b86      	ldr	r3, [pc, #536]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a85      	ldr	r2, [pc, #532]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007006:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800700a:	6013      	str	r3, [r2, #0]
 800700c:	e02e      	b.n	800706c <HAL_RCC_OscConfig+0xd8>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10c      	bne.n	8007030 <HAL_RCC_OscConfig+0x9c>
 8007016:	4b81      	ldr	r3, [pc, #516]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a80      	ldr	r2, [pc, #512]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 800701c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007020:	6013      	str	r3, [r2, #0]
 8007022:	4b7e      	ldr	r3, [pc, #504]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a7d      	ldr	r2, [pc, #500]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007028:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800702c:	6013      	str	r3, [r2, #0]
 800702e:	e01d      	b.n	800706c <HAL_RCC_OscConfig+0xd8>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007038:	d10c      	bne.n	8007054 <HAL_RCC_OscConfig+0xc0>
 800703a:	4b78      	ldr	r3, [pc, #480]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a77      	ldr	r2, [pc, #476]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007040:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007044:	6013      	str	r3, [r2, #0]
 8007046:	4b75      	ldr	r3, [pc, #468]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a74      	ldr	r2, [pc, #464]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 800704c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007050:	6013      	str	r3, [r2, #0]
 8007052:	e00b      	b.n	800706c <HAL_RCC_OscConfig+0xd8>
 8007054:	4b71      	ldr	r3, [pc, #452]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a70      	ldr	r2, [pc, #448]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 800705a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	4b6e      	ldr	r3, [pc, #440]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a6d      	ldr	r2, [pc, #436]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007066:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800706a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d013      	beq.n	800709c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007074:	f7fb f94a 	bl	800230c <HAL_GetTick>
 8007078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800707a:	e008      	b.n	800708e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800707c:	f7fb f946 	bl	800230c <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	2b64      	cmp	r3, #100	@ 0x64
 8007088:	d901      	bls.n	800708e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e3d4      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800708e:	4b63      	ldr	r3, [pc, #396]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d0f0      	beq.n	800707c <HAL_RCC_OscConfig+0xe8>
 800709a:	e014      	b.n	80070c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800709c:	f7fb f936 	bl	800230c <HAL_GetTick>
 80070a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80070a2:	e008      	b.n	80070b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070a4:	f7fb f932 	bl	800230c <HAL_GetTick>
 80070a8:	4602      	mov	r2, r0
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	2b64      	cmp	r3, #100	@ 0x64
 80070b0:	d901      	bls.n	80070b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	e3c0      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80070b6:	4b59      	ldr	r3, [pc, #356]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d1f0      	bne.n	80070a4 <HAL_RCC_OscConfig+0x110>
 80070c2:	e000      	b.n	80070c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	f000 80ca 	beq.w	8007268 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070d4:	4b51      	ldr	r3, [pc, #324]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070dc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80070de:	4b4f      	ldr	r3, [pc, #316]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80070e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d007      	beq.n	80070fa <HAL_RCC_OscConfig+0x166>
 80070ea:	6a3b      	ldr	r3, [r7, #32]
 80070ec:	2b18      	cmp	r3, #24
 80070ee:	d156      	bne.n	800719e <HAL_RCC_OscConfig+0x20a>
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	f003 0303 	and.w	r3, r3, #3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d151      	bne.n	800719e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070fa:	4b48      	ldr	r3, [pc, #288]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	d005      	beq.n	8007112 <HAL_RCC_OscConfig+0x17e>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e392      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007112:	4b42      	ldr	r3, [pc, #264]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f023 0219 	bic.w	r2, r3, #25
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	493f      	ldr	r1, [pc, #252]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007120:	4313      	orrs	r3, r2
 8007122:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007124:	f7fb f8f2 	bl	800230c <HAL_GetTick>
 8007128:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800712a:	e008      	b.n	800713e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800712c:	f7fb f8ee 	bl	800230c <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	2b02      	cmp	r3, #2
 8007138:	d901      	bls.n	800713e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e37c      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800713e:	4b37      	ldr	r3, [pc, #220]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 0304 	and.w	r3, r3, #4
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0f0      	beq.n	800712c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800714a:	f7fb f8eb 	bl	8002324 <HAL_GetREVID>
 800714e:	4603      	mov	r3, r0
 8007150:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007154:	4293      	cmp	r3, r2
 8007156:	d817      	bhi.n	8007188 <HAL_RCC_OscConfig+0x1f4>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	691b      	ldr	r3, [r3, #16]
 800715c:	2b40      	cmp	r3, #64	@ 0x40
 800715e:	d108      	bne.n	8007172 <HAL_RCC_OscConfig+0x1de>
 8007160:	4b2e      	ldr	r3, [pc, #184]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007168:	4a2c      	ldr	r2, [pc, #176]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 800716a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800716e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007170:	e07a      	b.n	8007268 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007172:	4b2a      	ldr	r3, [pc, #168]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	031b      	lsls	r3, r3, #12
 8007180:	4926      	ldr	r1, [pc, #152]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007182:	4313      	orrs	r3, r2
 8007184:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007186:	e06f      	b.n	8007268 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007188:	4b24      	ldr	r3, [pc, #144]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	061b      	lsls	r3, r3, #24
 8007196:	4921      	ldr	r1, [pc, #132]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007198:	4313      	orrs	r3, r2
 800719a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800719c:	e064      	b.n	8007268 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d047      	beq.n	8007236 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80071a6:	4b1d      	ldr	r3, [pc, #116]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f023 0219 	bic.w	r2, r3, #25
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	491a      	ldr	r1, [pc, #104]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80071b4:	4313      	orrs	r3, r2
 80071b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071b8:	f7fb f8a8 	bl	800230c <HAL_GetTick>
 80071bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071be:	e008      	b.n	80071d2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071c0:	f7fb f8a4 	bl	800230c <HAL_GetTick>
 80071c4:	4602      	mov	r2, r0
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d901      	bls.n	80071d2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e332      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071d2:	4b12      	ldr	r3, [pc, #72]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0304 	and.w	r3, r3, #4
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d0f0      	beq.n	80071c0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071de:	f7fb f8a1 	bl	8002324 <HAL_GetREVID>
 80071e2:	4603      	mov	r3, r0
 80071e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d819      	bhi.n	8007220 <HAL_RCC_OscConfig+0x28c>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	691b      	ldr	r3, [r3, #16]
 80071f0:	2b40      	cmp	r3, #64	@ 0x40
 80071f2:	d108      	bne.n	8007206 <HAL_RCC_OscConfig+0x272>
 80071f4:	4b09      	ldr	r3, [pc, #36]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80071fc:	4a07      	ldr	r2, [pc, #28]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 80071fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007202:	6053      	str	r3, [r2, #4]
 8007204:	e030      	b.n	8007268 <HAL_RCC_OscConfig+0x2d4>
 8007206:	4b05      	ldr	r3, [pc, #20]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	031b      	lsls	r3, r3, #12
 8007214:	4901      	ldr	r1, [pc, #4]	@ (800721c <HAL_RCC_OscConfig+0x288>)
 8007216:	4313      	orrs	r3, r2
 8007218:	604b      	str	r3, [r1, #4]
 800721a:	e025      	b.n	8007268 <HAL_RCC_OscConfig+0x2d4>
 800721c:	58024400 	.word	0x58024400
 8007220:	4b9a      	ldr	r3, [pc, #616]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	061b      	lsls	r3, r3, #24
 800722e:	4997      	ldr	r1, [pc, #604]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007230:	4313      	orrs	r3, r2
 8007232:	604b      	str	r3, [r1, #4]
 8007234:	e018      	b.n	8007268 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007236:	4b95      	ldr	r3, [pc, #596]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a94      	ldr	r2, [pc, #592]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800723c:	f023 0301 	bic.w	r3, r3, #1
 8007240:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007242:	f7fb f863 	bl	800230c <HAL_GetTick>
 8007246:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007248:	e008      	b.n	800725c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800724a:	f7fb f85f 	bl	800230c <HAL_GetTick>
 800724e:	4602      	mov	r2, r0
 8007250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	2b02      	cmp	r3, #2
 8007256:	d901      	bls.n	800725c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e2ed      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800725c:	4b8b      	ldr	r3, [pc, #556]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0304 	and.w	r3, r3, #4
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1f0      	bne.n	800724a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0310 	and.w	r3, r3, #16
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 80a9 	beq.w	80073c8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007276:	4b85      	ldr	r3, [pc, #532]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800727e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007280:	4b82      	ldr	r3, [pc, #520]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007284:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	2b08      	cmp	r3, #8
 800728a:	d007      	beq.n	800729c <HAL_RCC_OscConfig+0x308>
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	2b18      	cmp	r3, #24
 8007290:	d13a      	bne.n	8007308 <HAL_RCC_OscConfig+0x374>
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f003 0303 	and.w	r3, r3, #3
 8007298:	2b01      	cmp	r3, #1
 800729a:	d135      	bne.n	8007308 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800729c:	4b7b      	ldr	r3, [pc, #492]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <HAL_RCC_OscConfig+0x320>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	2b80      	cmp	r3, #128	@ 0x80
 80072ae:	d001      	beq.n	80072b4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e2c1      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072b4:	f7fb f836 	bl	8002324 <HAL_GetREVID>
 80072b8:	4603      	mov	r3, r0
 80072ba:	f241 0203 	movw	r2, #4099	@ 0x1003
 80072be:	4293      	cmp	r3, r2
 80072c0:	d817      	bhi.n	80072f2 <HAL_RCC_OscConfig+0x35e>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a1b      	ldr	r3, [r3, #32]
 80072c6:	2b20      	cmp	r3, #32
 80072c8:	d108      	bne.n	80072dc <HAL_RCC_OscConfig+0x348>
 80072ca:	4b70      	ldr	r3, [pc, #448]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80072d2:	4a6e      	ldr	r2, [pc, #440]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80072d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072d8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80072da:	e075      	b.n	80073c8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072dc:	4b6b      	ldr	r3, [pc, #428]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	069b      	lsls	r3, r3, #26
 80072ea:	4968      	ldr	r1, [pc, #416]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80072ec:	4313      	orrs	r3, r2
 80072ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80072f0:	e06a      	b.n	80073c8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072f2:	4b66      	ldr	r3, [pc, #408]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	061b      	lsls	r3, r3, #24
 8007300:	4962      	ldr	r1, [pc, #392]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007302:	4313      	orrs	r3, r2
 8007304:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007306:	e05f      	b.n	80073c8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	69db      	ldr	r3, [r3, #28]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d042      	beq.n	8007396 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007310:	4b5e      	ldr	r3, [pc, #376]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a5d      	ldr	r2, [pc, #372]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800731a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800731c:	f7fa fff6 	bl	800230c <HAL_GetTick>
 8007320:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007322:	e008      	b.n	8007336 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007324:	f7fa fff2 	bl	800230c <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b02      	cmp	r3, #2
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e280      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007336:	4b55      	ldr	r3, [pc, #340]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0f0      	beq.n	8007324 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007342:	f7fa ffef 	bl	8002324 <HAL_GetREVID>
 8007346:	4603      	mov	r3, r0
 8007348:	f241 0203 	movw	r2, #4099	@ 0x1003
 800734c:	4293      	cmp	r3, r2
 800734e:	d817      	bhi.n	8007380 <HAL_RCC_OscConfig+0x3ec>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	2b20      	cmp	r3, #32
 8007356:	d108      	bne.n	800736a <HAL_RCC_OscConfig+0x3d6>
 8007358:	4b4c      	ldr	r3, [pc, #304]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007360:	4a4a      	ldr	r2, [pc, #296]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007362:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007366:	6053      	str	r3, [r2, #4]
 8007368:	e02e      	b.n	80073c8 <HAL_RCC_OscConfig+0x434>
 800736a:	4b48      	ldr	r3, [pc, #288]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	069b      	lsls	r3, r3, #26
 8007378:	4944      	ldr	r1, [pc, #272]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800737a:	4313      	orrs	r3, r2
 800737c:	604b      	str	r3, [r1, #4]
 800737e:	e023      	b.n	80073c8 <HAL_RCC_OscConfig+0x434>
 8007380:	4b42      	ldr	r3, [pc, #264]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	061b      	lsls	r3, r3, #24
 800738e:	493f      	ldr	r1, [pc, #252]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007390:	4313      	orrs	r3, r2
 8007392:	60cb      	str	r3, [r1, #12]
 8007394:	e018      	b.n	80073c8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007396:	4b3d      	ldr	r3, [pc, #244]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a3c      	ldr	r2, [pc, #240]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800739c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073a2:	f7fa ffb3 	bl	800230c <HAL_GetTick>
 80073a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80073a8:	e008      	b.n	80073bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80073aa:	f7fa ffaf 	bl	800230c <HAL_GetTick>
 80073ae:	4602      	mov	r2, r0
 80073b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d901      	bls.n	80073bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e23d      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80073bc:	4b33      	ldr	r3, [pc, #204]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1f0      	bne.n	80073aa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0308 	and.w	r3, r3, #8
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d036      	beq.n	8007442 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d019      	beq.n	8007410 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073dc:	4b2b      	ldr	r3, [pc, #172]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80073de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073e0:	4a2a      	ldr	r2, [pc, #168]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 80073e2:	f043 0301 	orr.w	r3, r3, #1
 80073e6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073e8:	f7fa ff90 	bl	800230c <HAL_GetTick>
 80073ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80073ee:	e008      	b.n	8007402 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073f0:	f7fa ff8c 	bl	800230c <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d901      	bls.n	8007402 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e21a      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007402:	4b22      	ldr	r3, [pc, #136]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	2b00      	cmp	r3, #0
 800740c:	d0f0      	beq.n	80073f0 <HAL_RCC_OscConfig+0x45c>
 800740e:	e018      	b.n	8007442 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007410:	4b1e      	ldr	r3, [pc, #120]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007412:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007414:	4a1d      	ldr	r2, [pc, #116]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007416:	f023 0301 	bic.w	r3, r3, #1
 800741a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800741c:	f7fa ff76 	bl	800230c <HAL_GetTick>
 8007420:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007422:	e008      	b.n	8007436 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007424:	f7fa ff72 	bl	800230c <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e200      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007436:	4b15      	ldr	r3, [pc, #84]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1f0      	bne.n	8007424 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0320 	and.w	r3, r3, #32
 800744a:	2b00      	cmp	r3, #0
 800744c:	d039      	beq.n	80074c2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d01c      	beq.n	8007490 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007456:	4b0d      	ldr	r3, [pc, #52]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a0c      	ldr	r2, [pc, #48]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800745c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007460:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007462:	f7fa ff53 	bl	800230c <HAL_GetTick>
 8007466:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007468:	e008      	b.n	800747c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800746a:	f7fa ff4f 	bl	800230c <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d901      	bls.n	800747c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e1dd      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800747c:	4b03      	ldr	r3, [pc, #12]	@ (800748c <HAL_RCC_OscConfig+0x4f8>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0f0      	beq.n	800746a <HAL_RCC_OscConfig+0x4d6>
 8007488:	e01b      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
 800748a:	bf00      	nop
 800748c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007490:	4b9b      	ldr	r3, [pc, #620]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a9a      	ldr	r2, [pc, #616]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007496:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800749a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800749c:	f7fa ff36 	bl	800230c <HAL_GetTick>
 80074a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80074a4:	f7fa ff32 	bl	800230c <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e1c0      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80074b6:	4b92      	ldr	r3, [pc, #584]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1f0      	bne.n	80074a4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0304 	and.w	r3, r3, #4
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f000 8081 	beq.w	80075d2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80074d0:	4b8c      	ldr	r3, [pc, #560]	@ (8007704 <HAL_RCC_OscConfig+0x770>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a8b      	ldr	r2, [pc, #556]	@ (8007704 <HAL_RCC_OscConfig+0x770>)
 80074d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80074dc:	f7fa ff16 	bl	800230c <HAL_GetTick>
 80074e0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074e4:	f7fa ff12 	bl	800230c <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b64      	cmp	r3, #100	@ 0x64
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e1a0      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074f6:	4b83      	ldr	r3, [pc, #524]	@ (8007704 <HAL_RCC_OscConfig+0x770>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d0f0      	beq.n	80074e4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	2b01      	cmp	r3, #1
 8007508:	d106      	bne.n	8007518 <HAL_RCC_OscConfig+0x584>
 800750a:	4b7d      	ldr	r3, [pc, #500]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800750c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800750e:	4a7c      	ldr	r2, [pc, #496]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007510:	f043 0301 	orr.w	r3, r3, #1
 8007514:	6713      	str	r3, [r2, #112]	@ 0x70
 8007516:	e02d      	b.n	8007574 <HAL_RCC_OscConfig+0x5e0>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10c      	bne.n	800753a <HAL_RCC_OscConfig+0x5a6>
 8007520:	4b77      	ldr	r3, [pc, #476]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007522:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007524:	4a76      	ldr	r2, [pc, #472]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007526:	f023 0301 	bic.w	r3, r3, #1
 800752a:	6713      	str	r3, [r2, #112]	@ 0x70
 800752c:	4b74      	ldr	r3, [pc, #464]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800752e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007530:	4a73      	ldr	r2, [pc, #460]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007532:	f023 0304 	bic.w	r3, r3, #4
 8007536:	6713      	str	r3, [r2, #112]	@ 0x70
 8007538:	e01c      	b.n	8007574 <HAL_RCC_OscConfig+0x5e0>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	2b05      	cmp	r3, #5
 8007540:	d10c      	bne.n	800755c <HAL_RCC_OscConfig+0x5c8>
 8007542:	4b6f      	ldr	r3, [pc, #444]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007546:	4a6e      	ldr	r2, [pc, #440]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007548:	f043 0304 	orr.w	r3, r3, #4
 800754c:	6713      	str	r3, [r2, #112]	@ 0x70
 800754e:	4b6c      	ldr	r3, [pc, #432]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007552:	4a6b      	ldr	r2, [pc, #428]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007554:	f043 0301 	orr.w	r3, r3, #1
 8007558:	6713      	str	r3, [r2, #112]	@ 0x70
 800755a:	e00b      	b.n	8007574 <HAL_RCC_OscConfig+0x5e0>
 800755c:	4b68      	ldr	r3, [pc, #416]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800755e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007560:	4a67      	ldr	r2, [pc, #412]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007562:	f023 0301 	bic.w	r3, r3, #1
 8007566:	6713      	str	r3, [r2, #112]	@ 0x70
 8007568:	4b65      	ldr	r3, [pc, #404]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800756a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800756c:	4a64      	ldr	r2, [pc, #400]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800756e:	f023 0304 	bic.w	r3, r3, #4
 8007572:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d015      	beq.n	80075a8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800757c:	f7fa fec6 	bl	800230c <HAL_GetTick>
 8007580:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007582:	e00a      	b.n	800759a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007584:	f7fa fec2 	bl	800230c <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007592:	4293      	cmp	r3, r2
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e14e      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800759a:	4b59      	ldr	r3, [pc, #356]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800759c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0ee      	beq.n	8007584 <HAL_RCC_OscConfig+0x5f0>
 80075a6:	e014      	b.n	80075d2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a8:	f7fa feb0 	bl	800230c <HAL_GetTick>
 80075ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80075ae:	e00a      	b.n	80075c6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075b0:	f7fa feac 	bl	800230c <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075be:	4293      	cmp	r3, r2
 80075c0:	d901      	bls.n	80075c6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e138      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80075c6:	4b4e      	ldr	r3, [pc, #312]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80075c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1ee      	bne.n	80075b0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f000 812d 	beq.w	8007836 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80075dc:	4b48      	ldr	r3, [pc, #288]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075e4:	2b18      	cmp	r3, #24
 80075e6:	f000 80bd 	beq.w	8007764 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	f040 809e 	bne.w	8007730 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075f4:	4b42      	ldr	r3, [pc, #264]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a41      	ldr	r2, [pc, #260]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80075fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007600:	f7fa fe84 	bl	800230c <HAL_GetTick>
 8007604:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007606:	e008      	b.n	800761a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007608:	f7fa fe80 	bl	800230c <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	2b02      	cmp	r3, #2
 8007614:	d901      	bls.n	800761a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8007616:	2303      	movs	r3, #3
 8007618:	e10e      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800761a:	4b39      	ldr	r3, [pc, #228]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1f0      	bne.n	8007608 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007626:	4b36      	ldr	r3, [pc, #216]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007628:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800762a:	4b37      	ldr	r3, [pc, #220]	@ (8007708 <HAL_RCC_OscConfig+0x774>)
 800762c:	4013      	ands	r3, r2
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007636:	0112      	lsls	r2, r2, #4
 8007638:	430a      	orrs	r2, r1
 800763a:	4931      	ldr	r1, [pc, #196]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800763c:	4313      	orrs	r3, r2
 800763e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007644:	3b01      	subs	r3, #1
 8007646:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800764e:	3b01      	subs	r3, #1
 8007650:	025b      	lsls	r3, r3, #9
 8007652:	b29b      	uxth	r3, r3
 8007654:	431a      	orrs	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800765a:	3b01      	subs	r3, #1
 800765c:	041b      	lsls	r3, r3, #16
 800765e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007662:	431a      	orrs	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007668:	3b01      	subs	r3, #1
 800766a:	061b      	lsls	r3, r3, #24
 800766c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007670:	4923      	ldr	r1, [pc, #140]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007672:	4313      	orrs	r3, r2
 8007674:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007676:	4b22      	ldr	r3, [pc, #136]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800767a:	4a21      	ldr	r2, [pc, #132]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 800767c:	f023 0301 	bic.w	r3, r3, #1
 8007680:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007682:	4b1f      	ldr	r3, [pc, #124]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007684:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007686:	4b21      	ldr	r3, [pc, #132]	@ (800770c <HAL_RCC_OscConfig+0x778>)
 8007688:	4013      	ands	r3, r2
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800768e:	00d2      	lsls	r2, r2, #3
 8007690:	491b      	ldr	r1, [pc, #108]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007692:	4313      	orrs	r3, r2
 8007694:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007696:	4b1a      	ldr	r3, [pc, #104]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 8007698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769a:	f023 020c 	bic.w	r2, r3, #12
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a2:	4917      	ldr	r1, [pc, #92]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076a4:	4313      	orrs	r3, r2
 80076a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80076a8:	4b15      	ldr	r3, [pc, #84]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ac:	f023 0202 	bic.w	r2, r3, #2
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076b4:	4912      	ldr	r1, [pc, #72]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80076ba:	4b11      	ldr	r3, [pc, #68]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076be:	4a10      	ldr	r2, [pc, #64]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076c6:	4b0e      	ldr	r3, [pc, #56]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ca:	4a0d      	ldr	r2, [pc, #52]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80076d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d6:	4a0a      	ldr	r2, [pc, #40]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80076de:	4b08      	ldr	r3, [pc, #32]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e2:	4a07      	ldr	r2, [pc, #28]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076e4:	f043 0301 	orr.w	r3, r3, #1
 80076e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076ea:	4b05      	ldr	r3, [pc, #20]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a04      	ldr	r2, [pc, #16]	@ (8007700 <HAL_RCC_OscConfig+0x76c>)
 80076f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076f6:	f7fa fe09 	bl	800230c <HAL_GetTick>
 80076fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80076fc:	e011      	b.n	8007722 <HAL_RCC_OscConfig+0x78e>
 80076fe:	bf00      	nop
 8007700:	58024400 	.word	0x58024400
 8007704:	58024800 	.word	0x58024800
 8007708:	fffffc0c 	.word	0xfffffc0c
 800770c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007710:	f7fa fdfc 	bl	800230c <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b02      	cmp	r3, #2
 800771c:	d901      	bls.n	8007722 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e08a      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007722:	4b47      	ldr	r3, [pc, #284]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0f0      	beq.n	8007710 <HAL_RCC_OscConfig+0x77c>
 800772e:	e082      	b.n	8007836 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007730:	4b43      	ldr	r3, [pc, #268]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a42      	ldr	r2, [pc, #264]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007736:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800773a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800773c:	f7fa fde6 	bl	800230c <HAL_GetTick>
 8007740:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007742:	e008      	b.n	8007756 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007744:	f7fa fde2 	bl	800230c <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	2b02      	cmp	r3, #2
 8007750:	d901      	bls.n	8007756 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8007752:	2303      	movs	r3, #3
 8007754:	e070      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007756:	4b3a      	ldr	r3, [pc, #232]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1f0      	bne.n	8007744 <HAL_RCC_OscConfig+0x7b0>
 8007762:	e068      	b.n	8007836 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007764:	4b36      	ldr	r3, [pc, #216]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007768:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800776a:	4b35      	ldr	r3, [pc, #212]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 800776c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800776e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007774:	2b01      	cmp	r3, #1
 8007776:	d031      	beq.n	80077dc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f003 0203 	and.w	r2, r3, #3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007782:	429a      	cmp	r2, r3
 8007784:	d12a      	bne.n	80077dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	091b      	lsrs	r3, r3, #4
 800778a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007792:	429a      	cmp	r2, r3
 8007794:	d122      	bne.n	80077dc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d11a      	bne.n	80077dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	0a5b      	lsrs	r3, r3, #9
 80077aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077b2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d111      	bne.n	80077dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	0c1b      	lsrs	r3, r3, #16
 80077bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d108      	bne.n	80077dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	0e1b      	lsrs	r3, r3, #24
 80077ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80077d8:	429a      	cmp	r2, r3
 80077da:	d001      	beq.n	80077e0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e02b      	b.n	8007838 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80077e0:	4b17      	ldr	r3, [pc, #92]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 80077e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077e4:	08db      	lsrs	r3, r3, #3
 80077e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077ea:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077f0:	693a      	ldr	r2, [r7, #16]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d01f      	beq.n	8007836 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80077f6:	4b12      	ldr	r3, [pc, #72]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 80077f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fa:	4a11      	ldr	r2, [pc, #68]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 80077fc:	f023 0301 	bic.w	r3, r3, #1
 8007800:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007802:	f7fa fd83 	bl	800230c <HAL_GetTick>
 8007806:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007808:	bf00      	nop
 800780a:	f7fa fd7f 	bl	800230c <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007812:	4293      	cmp	r3, r2
 8007814:	d0f9      	beq.n	800780a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007816:	4b0a      	ldr	r3, [pc, #40]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800781a:	4b0a      	ldr	r3, [pc, #40]	@ (8007844 <HAL_RCC_OscConfig+0x8b0>)
 800781c:	4013      	ands	r3, r2
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007822:	00d2      	lsls	r2, r2, #3
 8007824:	4906      	ldr	r1, [pc, #24]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007826:	4313      	orrs	r3, r2
 8007828:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800782a:	4b05      	ldr	r3, [pc, #20]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 800782c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782e:	4a04      	ldr	r2, [pc, #16]	@ (8007840 <HAL_RCC_OscConfig+0x8ac>)
 8007830:	f043 0301 	orr.w	r3, r3, #1
 8007834:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3730      	adds	r7, #48	@ 0x30
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	58024400 	.word	0x58024400
 8007844:	ffff0007 	.word	0xffff0007

08007848 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b086      	sub	sp, #24
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d101      	bne.n	800785c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	e19c      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800785c:	4b8a      	ldr	r3, [pc, #552]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 030f 	and.w	r3, r3, #15
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	429a      	cmp	r2, r3
 8007868:	d910      	bls.n	800788c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800786a:	4b87      	ldr	r3, [pc, #540]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f023 020f 	bic.w	r2, r3, #15
 8007872:	4985      	ldr	r1, [pc, #532]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	4313      	orrs	r3, r2
 8007878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800787a:	4b83      	ldr	r3, [pc, #524]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 030f 	and.w	r3, r3, #15
 8007882:	683a      	ldr	r2, [r7, #0]
 8007884:	429a      	cmp	r2, r3
 8007886:	d001      	beq.n	800788c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e184      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f003 0304 	and.w	r3, r3, #4
 8007894:	2b00      	cmp	r3, #0
 8007896:	d010      	beq.n	80078ba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	691a      	ldr	r2, [r3, #16]
 800789c:	4b7b      	ldr	r3, [pc, #492]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d908      	bls.n	80078ba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80078a8:	4b78      	ldr	r3, [pc, #480]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	4975      	ldr	r1, [pc, #468]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f003 0308 	and.w	r3, r3, #8
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d010      	beq.n	80078e8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	695a      	ldr	r2, [r3, #20]
 80078ca:	4b70      	ldr	r3, [pc, #448]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d908      	bls.n	80078e8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80078d6:	4b6d      	ldr	r3, [pc, #436]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80078d8:	69db      	ldr	r3, [r3, #28]
 80078da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	695b      	ldr	r3, [r3, #20]
 80078e2:	496a      	ldr	r1, [pc, #424]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80078e4:	4313      	orrs	r3, r2
 80078e6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0310 	and.w	r3, r3, #16
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d010      	beq.n	8007916 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	699a      	ldr	r2, [r3, #24]
 80078f8:	4b64      	ldr	r3, [pc, #400]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80078fa:	69db      	ldr	r3, [r3, #28]
 80078fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007900:	429a      	cmp	r2, r3
 8007902:	d908      	bls.n	8007916 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007904:	4b61      	ldr	r3, [pc, #388]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007906:	69db      	ldr	r3, [r3, #28]
 8007908:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	495e      	ldr	r1, [pc, #376]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007912:	4313      	orrs	r3, r2
 8007914:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f003 0320 	and.w	r3, r3, #32
 800791e:	2b00      	cmp	r3, #0
 8007920:	d010      	beq.n	8007944 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	69da      	ldr	r2, [r3, #28]
 8007926:	4b59      	ldr	r3, [pc, #356]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800792e:	429a      	cmp	r2, r3
 8007930:	d908      	bls.n	8007944 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007932:	4b56      	ldr	r3, [pc, #344]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	4953      	ldr	r1, [pc, #332]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007940:	4313      	orrs	r3, r2
 8007942:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0302 	and.w	r3, r3, #2
 800794c:	2b00      	cmp	r3, #0
 800794e:	d010      	beq.n	8007972 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68da      	ldr	r2, [r3, #12]
 8007954:	4b4d      	ldr	r3, [pc, #308]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	f003 030f 	and.w	r3, r3, #15
 800795c:	429a      	cmp	r2, r3
 800795e:	d908      	bls.n	8007972 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007960:	4b4a      	ldr	r3, [pc, #296]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	f023 020f 	bic.w	r2, r3, #15
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	4947      	ldr	r1, [pc, #284]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 800796e:	4313      	orrs	r3, r2
 8007970:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d055      	beq.n	8007a2a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800797e:	4b43      	ldr	r3, [pc, #268]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	4940      	ldr	r1, [pc, #256]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 800798c:	4313      	orrs	r3, r2
 800798e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	2b02      	cmp	r3, #2
 8007996:	d107      	bne.n	80079a8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007998:	4b3c      	ldr	r3, [pc, #240]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d121      	bne.n	80079e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e0f6      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	2b03      	cmp	r3, #3
 80079ae:	d107      	bne.n	80079c0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80079b0:	4b36      	ldr	r3, [pc, #216]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d115      	bne.n	80079e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	e0ea      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d107      	bne.n	80079d8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079c8:	4b30      	ldr	r3, [pc, #192]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d109      	bne.n	80079e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e0de      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80079d8:	4b2c      	ldr	r3, [pc, #176]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0304 	and.w	r3, r3, #4
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e0d6      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80079e8:	4b28      	ldr	r3, [pc, #160]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	f023 0207 	bic.w	r2, r3, #7
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	4925      	ldr	r1, [pc, #148]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079fa:	f7fa fc87 	bl	800230c <HAL_GetTick>
 80079fe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a00:	e00a      	b.n	8007a18 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a02:	f7fa fc83 	bl	800230c <HAL_GetTick>
 8007a06:	4602      	mov	r2, r0
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	1ad3      	subs	r3, r2, r3
 8007a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d901      	bls.n	8007a18 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007a14:	2303      	movs	r3, #3
 8007a16:	e0be      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a18:	4b1c      	ldr	r3, [pc, #112]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	00db      	lsls	r3, r3, #3
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d1eb      	bne.n	8007a02 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 0302 	and.w	r3, r3, #2
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d010      	beq.n	8007a58 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	68da      	ldr	r2, [r3, #12]
 8007a3a:	4b14      	ldr	r3, [pc, #80]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	f003 030f 	and.w	r3, r3, #15
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d208      	bcs.n	8007a58 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a46:	4b11      	ldr	r3, [pc, #68]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	f023 020f 	bic.w	r2, r3, #15
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	490e      	ldr	r1, [pc, #56]	@ (8007a8c <HAL_RCC_ClockConfig+0x244>)
 8007a54:	4313      	orrs	r3, r2
 8007a56:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a58:	4b0b      	ldr	r3, [pc, #44]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 030f 	and.w	r3, r3, #15
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d214      	bcs.n	8007a90 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a66:	4b08      	ldr	r3, [pc, #32]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f023 020f 	bic.w	r2, r3, #15
 8007a6e:	4906      	ldr	r1, [pc, #24]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a76:	4b04      	ldr	r3, [pc, #16]	@ (8007a88 <HAL_RCC_ClockConfig+0x240>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 030f 	and.w	r3, r3, #15
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d005      	beq.n	8007a90 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e086      	b.n	8007b96 <HAL_RCC_ClockConfig+0x34e>
 8007a88:	52002000 	.word	0x52002000
 8007a8c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0304 	and.w	r3, r3, #4
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d010      	beq.n	8007abe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	691a      	ldr	r2, [r3, #16]
 8007aa0:	4b3f      	ldr	r3, [pc, #252]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d208      	bcs.n	8007abe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007aac:	4b3c      	ldr	r3, [pc, #240]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007aae:	699b      	ldr	r3, [r3, #24]
 8007ab0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	4939      	ldr	r1, [pc, #228]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007aba:	4313      	orrs	r3, r2
 8007abc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0308 	and.w	r3, r3, #8
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d010      	beq.n	8007aec <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	695a      	ldr	r2, [r3, #20]
 8007ace:	4b34      	ldr	r3, [pc, #208]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007ad0:	69db      	ldr	r3, [r3, #28]
 8007ad2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d208      	bcs.n	8007aec <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007ada:	4b31      	ldr	r3, [pc, #196]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	695b      	ldr	r3, [r3, #20]
 8007ae6:	492e      	ldr	r1, [pc, #184]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0310 	and.w	r3, r3, #16
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d010      	beq.n	8007b1a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	699a      	ldr	r2, [r3, #24]
 8007afc:	4b28      	ldr	r3, [pc, #160]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007afe:	69db      	ldr	r3, [r3, #28]
 8007b00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d208      	bcs.n	8007b1a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007b08:	4b25      	ldr	r3, [pc, #148]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b0a:	69db      	ldr	r3, [r3, #28]
 8007b0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	4922      	ldr	r1, [pc, #136]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0320 	and.w	r3, r3, #32
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d010      	beq.n	8007b48 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	69da      	ldr	r2, [r3, #28]
 8007b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d208      	bcs.n	8007b48 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007b36:	4b1a      	ldr	r3, [pc, #104]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	69db      	ldr	r3, [r3, #28]
 8007b42:	4917      	ldr	r1, [pc, #92]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b44:	4313      	orrs	r3, r2
 8007b46:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007b48:	f000 f834 	bl	8007bb4 <HAL_RCC_GetSysClockFreq>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	4b14      	ldr	r3, [pc, #80]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	0a1b      	lsrs	r3, r3, #8
 8007b54:	f003 030f 	and.w	r3, r3, #15
 8007b58:	4912      	ldr	r1, [pc, #72]	@ (8007ba4 <HAL_RCC_ClockConfig+0x35c>)
 8007b5a:	5ccb      	ldrb	r3, [r1, r3]
 8007b5c:	f003 031f 	and.w	r3, r3, #31
 8007b60:	fa22 f303 	lsr.w	r3, r2, r3
 8007b64:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007b66:	4b0e      	ldr	r3, [pc, #56]	@ (8007ba0 <HAL_RCC_ClockConfig+0x358>)
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	f003 030f 	and.w	r3, r3, #15
 8007b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8007ba4 <HAL_RCC_ClockConfig+0x35c>)
 8007b70:	5cd3      	ldrb	r3, [r2, r3]
 8007b72:	f003 031f 	and.w	r3, r3, #31
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	fa22 f303 	lsr.w	r3, r2, r3
 8007b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba8 <HAL_RCC_ClockConfig+0x360>)
 8007b7e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007b80:	4a0a      	ldr	r2, [pc, #40]	@ (8007bac <HAL_RCC_ClockConfig+0x364>)
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007b86:	4b0a      	ldr	r3, [pc, #40]	@ (8007bb0 <HAL_RCC_ClockConfig+0x368>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fa fb74 	bl	8002278 <HAL_InitTick>
 8007b90:	4603      	mov	r3, r0
 8007b92:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3718      	adds	r7, #24
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	58024400 	.word	0x58024400
 8007ba4:	0800ca18 	.word	0x0800ca18
 8007ba8:	24000004 	.word	0x24000004
 8007bac:	24000000 	.word	0x24000000
 8007bb0:	24000008 	.word	0x24000008

08007bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b089      	sub	sp, #36	@ 0x24
 8007bb8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bba:	4bb3      	ldr	r3, [pc, #716]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bbc:	691b      	ldr	r3, [r3, #16]
 8007bbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bc2:	2b18      	cmp	r3, #24
 8007bc4:	f200 8155 	bhi.w	8007e72 <HAL_RCC_GetSysClockFreq+0x2be>
 8007bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8007bd0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bce:	bf00      	nop
 8007bd0:	08007c35 	.word	0x08007c35
 8007bd4:	08007e73 	.word	0x08007e73
 8007bd8:	08007e73 	.word	0x08007e73
 8007bdc:	08007e73 	.word	0x08007e73
 8007be0:	08007e73 	.word	0x08007e73
 8007be4:	08007e73 	.word	0x08007e73
 8007be8:	08007e73 	.word	0x08007e73
 8007bec:	08007e73 	.word	0x08007e73
 8007bf0:	08007c5b 	.word	0x08007c5b
 8007bf4:	08007e73 	.word	0x08007e73
 8007bf8:	08007e73 	.word	0x08007e73
 8007bfc:	08007e73 	.word	0x08007e73
 8007c00:	08007e73 	.word	0x08007e73
 8007c04:	08007e73 	.word	0x08007e73
 8007c08:	08007e73 	.word	0x08007e73
 8007c0c:	08007e73 	.word	0x08007e73
 8007c10:	08007c61 	.word	0x08007c61
 8007c14:	08007e73 	.word	0x08007e73
 8007c18:	08007e73 	.word	0x08007e73
 8007c1c:	08007e73 	.word	0x08007e73
 8007c20:	08007e73 	.word	0x08007e73
 8007c24:	08007e73 	.word	0x08007e73
 8007c28:	08007e73 	.word	0x08007e73
 8007c2c:	08007e73 	.word	0x08007e73
 8007c30:	08007c67 	.word	0x08007c67
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c34:	4b94      	ldr	r3, [pc, #592]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0320 	and.w	r3, r3, #32
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d009      	beq.n	8007c54 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c40:	4b91      	ldr	r3, [pc, #580]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	08db      	lsrs	r3, r3, #3
 8007c46:	f003 0303 	and.w	r3, r3, #3
 8007c4a:	4a90      	ldr	r2, [pc, #576]	@ (8007e8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c50:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007c52:	e111      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007c54:	4b8d      	ldr	r3, [pc, #564]	@ (8007e8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007c56:	61bb      	str	r3, [r7, #24]
      break;
 8007c58:	e10e      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007c5a:	4b8d      	ldr	r3, [pc, #564]	@ (8007e90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007c5c:	61bb      	str	r3, [r7, #24]
      break;
 8007c5e:	e10b      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007c60:	4b8c      	ldr	r3, [pc, #560]	@ (8007e94 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007c62:	61bb      	str	r3, [r7, #24]
      break;
 8007c64:	e108      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c66:	4b88      	ldr	r3, [pc, #544]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6a:	f003 0303 	and.w	r3, r3, #3
 8007c6e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007c70:	4b85      	ldr	r3, [pc, #532]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c74:	091b      	lsrs	r3, r3, #4
 8007c76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c7a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007c7c:	4b82      	ldr	r3, [pc, #520]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007c86:	4b80      	ldr	r3, [pc, #512]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c8a:	08db      	lsrs	r3, r3, #3
 8007c8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	fb02 f303 	mul.w	r3, r2, r3
 8007c96:	ee07 3a90 	vmov	s15, r3
 8007c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c9e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 80e1 	beq.w	8007e6c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	f000 8083 	beq.w	8007db8 <HAL_RCC_GetSysClockFreq+0x204>
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	f200 80a1 	bhi.w	8007dfc <HAL_RCC_GetSysClockFreq+0x248>
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <HAL_RCC_GetSysClockFreq+0x114>
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d056      	beq.n	8007d74 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007cc6:	e099      	b.n	8007dfc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007cc8:	4b6f      	ldr	r3, [pc, #444]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f003 0320 	and.w	r3, r3, #32
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d02d      	beq.n	8007d30 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cd4:	4b6c      	ldr	r3, [pc, #432]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	08db      	lsrs	r3, r3, #3
 8007cda:	f003 0303 	and.w	r3, r3, #3
 8007cde:	4a6b      	ldr	r2, [pc, #428]	@ (8007e8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ce4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	ee07 3a90 	vmov	s15, r3
 8007cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	ee07 3a90 	vmov	s15, r3
 8007cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cfe:	4b62      	ldr	r3, [pc, #392]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d06:	ee07 3a90 	vmov	s15, r3
 8007d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d12:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007e98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d2a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007d2e:	e087      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	ee07 3a90 	vmov	s15, r3
 8007d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d3a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007e9c <HAL_RCC_GetSysClockFreq+0x2e8>
 8007d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d42:	4b51      	ldr	r3, [pc, #324]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d4a:	ee07 3a90 	vmov	s15, r3
 8007d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d52:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d56:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007e98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007d72:	e065      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	ee07 3a90 	vmov	s15, r3
 8007d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d7e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007ea0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d86:	4b40      	ldr	r3, [pc, #256]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d8e:	ee07 3a90 	vmov	s15, r3
 8007d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d96:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d9a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007e98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007db2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007db6:	e043      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	ee07 3a90 	vmov	s15, r3
 8007dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dc2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007ea4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dca:	4b2f      	ldr	r3, [pc, #188]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dd2:	ee07 3a90 	vmov	s15, r3
 8007dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dda:	ed97 6a02 	vldr	s12, [r7, #8]
 8007dde:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007e98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007df6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007dfa:	e021      	b.n	8007e40 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	ee07 3a90 	vmov	s15, r3
 8007e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e06:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007ea0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e16:	ee07 3a90 	vmov	s15, r3
 8007e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e22:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007e98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007e3e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007e40:	4b11      	ldr	r3, [pc, #68]	@ (8007e88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e44:	0a5b      	lsrs	r3, r3, #9
 8007e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	ee07 3a90 	vmov	s15, r3
 8007e54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007e58:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e64:	ee17 3a90 	vmov	r3, s15
 8007e68:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007e6a:	e005      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	61bb      	str	r3, [r7, #24]
      break;
 8007e70:	e002      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007e72:	4b07      	ldr	r3, [pc, #28]	@ (8007e90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007e74:	61bb      	str	r3, [r7, #24]
      break;
 8007e76:	bf00      	nop
  }

  return sysclockfreq;
 8007e78:	69bb      	ldr	r3, [r7, #24]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3724      	adds	r7, #36	@ 0x24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	58024400 	.word	0x58024400
 8007e8c:	03d09000 	.word	0x03d09000
 8007e90:	003d0900 	.word	0x003d0900
 8007e94:	017d7840 	.word	0x017d7840
 8007e98:	46000000 	.word	0x46000000
 8007e9c:	4c742400 	.word	0x4c742400
 8007ea0:	4a742400 	.word	0x4a742400
 8007ea4:	4bbebc20 	.word	0x4bbebc20

08007ea8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007eae:	f7ff fe81 	bl	8007bb4 <HAL_RCC_GetSysClockFreq>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	4b10      	ldr	r3, [pc, #64]	@ (8007ef8 <HAL_RCC_GetHCLKFreq+0x50>)
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	0a1b      	lsrs	r3, r3, #8
 8007eba:	f003 030f 	and.w	r3, r3, #15
 8007ebe:	490f      	ldr	r1, [pc, #60]	@ (8007efc <HAL_RCC_GetHCLKFreq+0x54>)
 8007ec0:	5ccb      	ldrb	r3, [r1, r3]
 8007ec2:	f003 031f 	and.w	r3, r3, #31
 8007ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eca:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8007ef8 <HAL_RCC_GetHCLKFreq+0x50>)
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	f003 030f 	and.w	r3, r3, #15
 8007ed4:	4a09      	ldr	r2, [pc, #36]	@ (8007efc <HAL_RCC_GetHCLKFreq+0x54>)
 8007ed6:	5cd3      	ldrb	r3, [r2, r3]
 8007ed8:	f003 031f 	and.w	r3, r3, #31
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	fa22 f303 	lsr.w	r3, r2, r3
 8007ee2:	4a07      	ldr	r2, [pc, #28]	@ (8007f00 <HAL_RCC_GetHCLKFreq+0x58>)
 8007ee4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007ee6:	4a07      	ldr	r2, [pc, #28]	@ (8007f04 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007eec:	4b04      	ldr	r3, [pc, #16]	@ (8007f00 <HAL_RCC_GetHCLKFreq+0x58>)
 8007eee:	681b      	ldr	r3, [r3, #0]
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3708      	adds	r7, #8
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}
 8007ef8:	58024400 	.word	0x58024400
 8007efc:	0800ca18 	.word	0x0800ca18
 8007f00:	24000004 	.word	0x24000004
 8007f04:	24000000 	.word	0x24000000

08007f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007f0c:	f7ff ffcc 	bl	8007ea8 <HAL_RCC_GetHCLKFreq>
 8007f10:	4602      	mov	r2, r0
 8007f12:	4b06      	ldr	r3, [pc, #24]	@ (8007f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f14:	69db      	ldr	r3, [r3, #28]
 8007f16:	091b      	lsrs	r3, r3, #4
 8007f18:	f003 0307 	and.w	r3, r3, #7
 8007f1c:	4904      	ldr	r1, [pc, #16]	@ (8007f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007f1e:	5ccb      	ldrb	r3, [r1, r3]
 8007f20:	f003 031f 	and.w	r3, r3, #31
 8007f24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	58024400 	.word	0x58024400
 8007f30:	0800ca18 	.word	0x0800ca18

08007f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007f38:	f7ff ffb6 	bl	8007ea8 <HAL_RCC_GetHCLKFreq>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	4b06      	ldr	r3, [pc, #24]	@ (8007f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	0a1b      	lsrs	r3, r3, #8
 8007f44:	f003 0307 	and.w	r3, r3, #7
 8007f48:	4904      	ldr	r1, [pc, #16]	@ (8007f5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007f4a:	5ccb      	ldrb	r3, [r1, r3]
 8007f4c:	f003 031f 	and.w	r3, r3, #31
 8007f50:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	58024400 	.word	0x58024400
 8007f5c:	0800ca18 	.word	0x0800ca18

08007f60 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f64:	b0ca      	sub	sp, #296	@ 0x128
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f72:	2300      	movs	r3, #0
 8007f74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f80:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007f84:	2500      	movs	r5, #0
 8007f86:	ea54 0305 	orrs.w	r3, r4, r5
 8007f8a:	d049      	beq.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f92:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f96:	d02f      	beq.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007f98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f9c:	d828      	bhi.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007f9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fa2:	d01a      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007fa4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fa8:	d822      	bhi.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007fae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fb2:	d007      	beq.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007fb4:	e01c      	b.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fb6:	4bb8      	ldr	r3, [pc, #736]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fba:	4ab7      	ldr	r2, [pc, #732]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007fc2:	e01a      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc8:	3308      	adds	r3, #8
 8007fca:	2102      	movs	r1, #2
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f002 fb61 	bl	800a694 <RCCEx_PLL2_Config>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007fd8:	e00f      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fde:	3328      	adds	r3, #40	@ 0x28
 8007fe0:	2102      	movs	r1, #2
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f002 fc08 	bl	800a7f8 <RCCEx_PLL3_Config>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007fee:	e004      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ff6:	e000      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10a      	bne.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008002:	4ba5      	ldr	r3, [pc, #660]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008006:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800800a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008010:	4aa1      	ldr	r2, [pc, #644]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008012:	430b      	orrs	r3, r1
 8008014:	6513      	str	r3, [r2, #80]	@ 0x50
 8008016:	e003      	b.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008018:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800801c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800802c:	f04f 0900 	mov.w	r9, #0
 8008030:	ea58 0309 	orrs.w	r3, r8, r9
 8008034:	d047      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800803a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800803c:	2b04      	cmp	r3, #4
 800803e:	d82a      	bhi.n	8008096 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008040:	a201      	add	r2, pc, #4	@ (adr r2, 8008048 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008046:	bf00      	nop
 8008048:	0800805d 	.word	0x0800805d
 800804c:	0800806b 	.word	0x0800806b
 8008050:	08008081 	.word	0x08008081
 8008054:	0800809f 	.word	0x0800809f
 8008058:	0800809f 	.word	0x0800809f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800805c:	4b8e      	ldr	r3, [pc, #568]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800805e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008060:	4a8d      	ldr	r2, [pc, #564]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008066:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008068:	e01a      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800806a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800806e:	3308      	adds	r3, #8
 8008070:	2100      	movs	r1, #0
 8008072:	4618      	mov	r0, r3
 8008074:	f002 fb0e 	bl	800a694 <RCCEx_PLL2_Config>
 8008078:	4603      	mov	r3, r0
 800807a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800807e:	e00f      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008084:	3328      	adds	r3, #40	@ 0x28
 8008086:	2100      	movs	r1, #0
 8008088:	4618      	mov	r0, r3
 800808a:	f002 fbb5 	bl	800a7f8 <RCCEx_PLL3_Config>
 800808e:	4603      	mov	r3, r0
 8008090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008094:	e004      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800809c:	e000      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800809e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d10a      	bne.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80080a8:	4b7b      	ldr	r3, [pc, #492]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ac:	f023 0107 	bic.w	r1, r3, #7
 80080b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080b6:	4a78      	ldr	r2, [pc, #480]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080b8:	430b      	orrs	r3, r1
 80080ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80080bc:	e003      	b.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80080c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80080d2:	f04f 0b00 	mov.w	fp, #0
 80080d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80080da:	d04c      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80080dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080e6:	d030      	beq.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80080e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ec:	d829      	bhi.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80080ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80080f0:	d02d      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80080f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80080f4:	d825      	bhi.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80080f6:	2b80      	cmp	r3, #128	@ 0x80
 80080f8:	d018      	beq.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80080fa:	2b80      	cmp	r3, #128	@ 0x80
 80080fc:	d821      	bhi.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008102:	2b40      	cmp	r3, #64	@ 0x40
 8008104:	d007      	beq.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008106:	e01c      	b.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008108:	4b63      	ldr	r3, [pc, #396]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800810a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810c:	4a62      	ldr	r2, [pc, #392]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800810e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008114:	e01c      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800811a:	3308      	adds	r3, #8
 800811c:	2100      	movs	r1, #0
 800811e:	4618      	mov	r0, r3
 8008120:	f002 fab8 	bl	800a694 <RCCEx_PLL2_Config>
 8008124:	4603      	mov	r3, r0
 8008126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800812a:	e011      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800812c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008130:	3328      	adds	r3, #40	@ 0x28
 8008132:	2100      	movs	r1, #0
 8008134:	4618      	mov	r0, r3
 8008136:	f002 fb5f 	bl	800a7f8 <RCCEx_PLL3_Config>
 800813a:	4603      	mov	r3, r0
 800813c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008140:	e006      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008148:	e002      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800814a:	bf00      	nop
 800814c:	e000      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800814e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10a      	bne.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008158:	4b4f      	ldr	r3, [pc, #316]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800815a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800815c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008166:	4a4c      	ldr	r2, [pc, #304]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008168:	430b      	orrs	r3, r1
 800816a:	6513      	str	r3, [r2, #80]	@ 0x50
 800816c:	e003      	b.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800816e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008172:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008182:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008186:	2300      	movs	r3, #0
 8008188:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800818c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008190:	460b      	mov	r3, r1
 8008192:	4313      	orrs	r3, r2
 8008194:	d053      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800819a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800819e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80081a2:	d035      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80081a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80081a8:	d82e      	bhi.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80081aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80081ae:	d031      	beq.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80081b0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80081b4:	d828      	bhi.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80081b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081ba:	d01a      	beq.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80081bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081c0:	d822      	bhi.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d003      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80081c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081ca:	d007      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80081cc:	e01c      	b.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081ce:	4b32      	ldr	r3, [pc, #200]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d2:	4a31      	ldr	r2, [pc, #196]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80081da:	e01c      	b.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e0:	3308      	adds	r3, #8
 80081e2:	2100      	movs	r1, #0
 80081e4:	4618      	mov	r0, r3
 80081e6:	f002 fa55 	bl	800a694 <RCCEx_PLL2_Config>
 80081ea:	4603      	mov	r3, r0
 80081ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80081f0:	e011      	b.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80081f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f6:	3328      	adds	r3, #40	@ 0x28
 80081f8:	2100      	movs	r1, #0
 80081fa:	4618      	mov	r0, r3
 80081fc:	f002 fafc 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008200:	4603      	mov	r3, r0
 8008202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008206:	e006      	b.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800820e:	e002      	b.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008210:	bf00      	nop
 8008212:	e000      	b.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008214:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800821a:	2b00      	cmp	r3, #0
 800821c:	d10b      	bne.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800821e:	4b1e      	ldr	r3, [pc, #120]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008222:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800822a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800822e:	4a1a      	ldr	r2, [pc, #104]	@ (8008298 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008230:	430b      	orrs	r3, r1
 8008232:	6593      	str	r3, [r2, #88]	@ 0x58
 8008234:	e003      	b.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800823a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800823e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008246:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800824a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800824e:	2300      	movs	r3, #0
 8008250:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008254:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008258:	460b      	mov	r3, r1
 800825a:	4313      	orrs	r3, r2
 800825c:	d056      	beq.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800825e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008262:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008266:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800826a:	d038      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800826c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008270:	d831      	bhi.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008272:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008276:	d034      	beq.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008278:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800827c:	d82b      	bhi.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800827e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008282:	d01d      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008284:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008288:	d825      	bhi.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d006      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800828e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008292:	d00a      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008294:	e01f      	b.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008296:	bf00      	nop
 8008298:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800829c:	4ba2      	ldr	r3, [pc, #648]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800829e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a0:	4aa1      	ldr	r2, [pc, #644]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80082a8:	e01c      	b.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ae:	3308      	adds	r3, #8
 80082b0:	2100      	movs	r1, #0
 80082b2:	4618      	mov	r0, r3
 80082b4:	f002 f9ee 	bl	800a694 <RCCEx_PLL2_Config>
 80082b8:	4603      	mov	r3, r0
 80082ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80082be:	e011      	b.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082c4:	3328      	adds	r3, #40	@ 0x28
 80082c6:	2100      	movs	r1, #0
 80082c8:	4618      	mov	r0, r3
 80082ca:	f002 fa95 	bl	800a7f8 <RCCEx_PLL3_Config>
 80082ce:	4603      	mov	r3, r0
 80082d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80082d4:	e006      	b.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80082dc:	e002      	b.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80082de:	bf00      	nop
 80082e0:	e000      	b.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80082e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10b      	bne.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80082ec:	4b8e      	ldr	r3, [pc, #568]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082f0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80082f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80082fc:	4a8a      	ldr	r2, [pc, #552]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082fe:	430b      	orrs	r3, r1
 8008300:	6593      	str	r3, [r2, #88]	@ 0x58
 8008302:	e003      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008308:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800830c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008314:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008318:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800831c:	2300      	movs	r3, #0
 800831e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008322:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008326:	460b      	mov	r3, r1
 8008328:	4313      	orrs	r3, r2
 800832a:	d03a      	beq.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800832c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008332:	2b30      	cmp	r3, #48	@ 0x30
 8008334:	d01f      	beq.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8008336:	2b30      	cmp	r3, #48	@ 0x30
 8008338:	d819      	bhi.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800833a:	2b20      	cmp	r3, #32
 800833c:	d00c      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800833e:	2b20      	cmp	r3, #32
 8008340:	d815      	bhi.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008342:	2b00      	cmp	r3, #0
 8008344:	d019      	beq.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8008346:	2b10      	cmp	r3, #16
 8008348:	d111      	bne.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800834a:	4b77      	ldr	r3, [pc, #476]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800834c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834e:	4a76      	ldr	r2, [pc, #472]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008354:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008356:	e011      	b.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800835c:	3308      	adds	r3, #8
 800835e:	2102      	movs	r1, #2
 8008360:	4618      	mov	r0, r3
 8008362:	f002 f997 	bl	800a694 <RCCEx_PLL2_Config>
 8008366:	4603      	mov	r3, r0
 8008368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800836c:	e006      	b.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008374:	e002      	b.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008376:	bf00      	nop
 8008378:	e000      	b.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800837a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800837c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008380:	2b00      	cmp	r3, #0
 8008382:	d10a      	bne.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008384:	4b68      	ldr	r3, [pc, #416]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008388:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800838c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008392:	4a65      	ldr	r2, [pc, #404]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008394:	430b      	orrs	r3, r1
 8008396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008398:	e003      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800839a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800839e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80083a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083aa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80083ae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80083b2:	2300      	movs	r3, #0
 80083b4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80083b8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80083bc:	460b      	mov	r3, r1
 80083be:	4313      	orrs	r3, r2
 80083c0:	d051      	beq.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80083c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083cc:	d035      	beq.n	800843a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80083ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083d2:	d82e      	bhi.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80083d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80083d8:	d031      	beq.n	800843e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80083da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80083de:	d828      	bhi.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80083e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083e4:	d01a      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80083e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083ea:	d822      	bhi.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d003      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80083f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083f4:	d007      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80083f6:	e01c      	b.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083f8:	4b4b      	ldr	r3, [pc, #300]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fc:	4a4a      	ldr	r2, [pc, #296]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008402:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008404:	e01c      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800840a:	3308      	adds	r3, #8
 800840c:	2100      	movs	r1, #0
 800840e:	4618      	mov	r0, r3
 8008410:	f002 f940 	bl	800a694 <RCCEx_PLL2_Config>
 8008414:	4603      	mov	r3, r0
 8008416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800841a:	e011      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800841c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008420:	3328      	adds	r3, #40	@ 0x28
 8008422:	2100      	movs	r1, #0
 8008424:	4618      	mov	r0, r3
 8008426:	f002 f9e7 	bl	800a7f8 <RCCEx_PLL3_Config>
 800842a:	4603      	mov	r3, r0
 800842c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008430:	e006      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008438:	e002      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800843a:	bf00      	nop
 800843c:	e000      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800843e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008440:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008444:	2b00      	cmp	r3, #0
 8008446:	d10a      	bne.n	800845e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008448:	4b37      	ldr	r3, [pc, #220]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800844a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800844c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008456:	4a34      	ldr	r2, [pc, #208]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008458:	430b      	orrs	r3, r1
 800845a:	6513      	str	r3, [r2, #80]	@ 0x50
 800845c:	e003      	b.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800845e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008462:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800846a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008472:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008476:	2300      	movs	r3, #0
 8008478:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800847c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008480:	460b      	mov	r3, r1
 8008482:	4313      	orrs	r3, r2
 8008484:	d056      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800848a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800848c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008490:	d033      	beq.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008492:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008496:	d82c      	bhi.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008498:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800849c:	d02f      	beq.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800849e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80084a2:	d826      	bhi.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80084a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084a8:	d02b      	beq.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80084aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084ae:	d820      	bhi.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80084b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084b4:	d012      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80084b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084ba:	d81a      	bhi.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d022      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80084c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084c4:	d115      	bne.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80084c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ca:	3308      	adds	r3, #8
 80084cc:	2101      	movs	r1, #1
 80084ce:	4618      	mov	r0, r3
 80084d0:	f002 f8e0 	bl	800a694 <RCCEx_PLL2_Config>
 80084d4:	4603      	mov	r3, r0
 80084d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80084da:	e015      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80084dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084e0:	3328      	adds	r3, #40	@ 0x28
 80084e2:	2101      	movs	r1, #1
 80084e4:	4618      	mov	r0, r3
 80084e6:	f002 f987 	bl	800a7f8 <RCCEx_PLL3_Config>
 80084ea:	4603      	mov	r3, r0
 80084ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80084f0:	e00a      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80084f8:	e006      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80084fa:	bf00      	nop
 80084fc:	e004      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80084fe:	bf00      	nop
 8008500:	e002      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008502:	bf00      	nop
 8008504:	e000      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10d      	bne.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008510:	4b05      	ldr	r3, [pc, #20]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008514:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800851e:	4a02      	ldr	r2, [pc, #8]	@ (8008528 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008520:	430b      	orrs	r3, r1
 8008522:	6513      	str	r3, [r2, #80]	@ 0x50
 8008524:	e006      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008526:	bf00      	nop
 8008528:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800852c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008530:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008540:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008544:	2300      	movs	r3, #0
 8008546:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800854a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800854e:	460b      	mov	r3, r1
 8008550:	4313      	orrs	r3, r2
 8008552:	d055      	beq.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008558:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800855c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008560:	d033      	beq.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008562:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008566:	d82c      	bhi.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800856c:	d02f      	beq.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800856e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008572:	d826      	bhi.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008574:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008578:	d02b      	beq.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800857a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800857e:	d820      	bhi.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008580:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008584:	d012      	beq.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800858a:	d81a      	bhi.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800858c:	2b00      	cmp	r3, #0
 800858e:	d022      	beq.n	80085d6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008590:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008594:	d115      	bne.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800859a:	3308      	adds	r3, #8
 800859c:	2101      	movs	r1, #1
 800859e:	4618      	mov	r0, r3
 80085a0:	f002 f878 	bl	800a694 <RCCEx_PLL2_Config>
 80085a4:	4603      	mov	r3, r0
 80085a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80085aa:	e015      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80085ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085b0:	3328      	adds	r3, #40	@ 0x28
 80085b2:	2101      	movs	r1, #1
 80085b4:	4618      	mov	r0, r3
 80085b6:	f002 f91f 	bl	800a7f8 <RCCEx_PLL3_Config>
 80085ba:	4603      	mov	r3, r0
 80085bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80085c0:	e00a      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085c8:	e006      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80085ca:	bf00      	nop
 80085cc:	e004      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80085ce:	bf00      	nop
 80085d0:	e002      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80085d2:	bf00      	nop
 80085d4:	e000      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80085d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10b      	bne.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80085e0:	4ba3      	ldr	r3, [pc, #652]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085e4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80085e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80085f0:	4a9f      	ldr	r2, [pc, #636]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085f2:	430b      	orrs	r3, r1
 80085f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80085f6:	e003      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008608:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800860c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008610:	2300      	movs	r3, #0
 8008612:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008616:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800861a:	460b      	mov	r3, r1
 800861c:	4313      	orrs	r3, r2
 800861e:	d037      	beq.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800862a:	d00e      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800862c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008630:	d816      	bhi.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8008632:	2b00      	cmp	r3, #0
 8008634:	d018      	beq.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8008636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800863a:	d111      	bne.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800863c:	4b8c      	ldr	r3, [pc, #560]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800863e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008640:	4a8b      	ldr	r2, [pc, #556]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008646:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008648:	e00f      	b.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800864a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800864e:	3308      	adds	r3, #8
 8008650:	2101      	movs	r1, #1
 8008652:	4618      	mov	r0, r3
 8008654:	f002 f81e 	bl	800a694 <RCCEx_PLL2_Config>
 8008658:	4603      	mov	r3, r0
 800865a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800865e:	e004      	b.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008666:	e000      	b.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008668:	bf00      	nop
    }

    if (ret == HAL_OK)
 800866a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800866e:	2b00      	cmp	r3, #0
 8008670:	d10a      	bne.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008672:	4b7f      	ldr	r3, [pc, #508]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008674:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008676:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800867a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800867e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008680:	4a7b      	ldr	r2, [pc, #492]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008682:	430b      	orrs	r3, r1
 8008684:	6513      	str	r3, [r2, #80]	@ 0x50
 8008686:	e003      	b.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800868c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008698:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800869c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80086a0:	2300      	movs	r3, #0
 80086a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80086a6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80086aa:	460b      	mov	r3, r1
 80086ac:	4313      	orrs	r3, r2
 80086ae:	d039      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80086b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086b6:	2b03      	cmp	r3, #3
 80086b8:	d81c      	bhi.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80086ba:	a201      	add	r2, pc, #4	@ (adr r2, 80086c0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80086bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c0:	080086fd 	.word	0x080086fd
 80086c4:	080086d1 	.word	0x080086d1
 80086c8:	080086df 	.word	0x080086df
 80086cc:	080086fd 	.word	0x080086fd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086d0:	4b67      	ldr	r3, [pc, #412]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d4:	4a66      	ldr	r2, [pc, #408]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80086dc:	e00f      	b.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80086de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086e2:	3308      	adds	r3, #8
 80086e4:	2102      	movs	r1, #2
 80086e6:	4618      	mov	r0, r3
 80086e8:	f001 ffd4 	bl	800a694 <RCCEx_PLL2_Config>
 80086ec:	4603      	mov	r3, r0
 80086ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80086f2:	e004      	b.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80086fa:	e000      	b.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80086fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008702:	2b00      	cmp	r3, #0
 8008704:	d10a      	bne.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008706:	4b5a      	ldr	r3, [pc, #360]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800870a:	f023 0103 	bic.w	r1, r3, #3
 800870e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008714:	4a56      	ldr	r2, [pc, #344]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008716:	430b      	orrs	r3, r1
 8008718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800871a:	e003      	b.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800871c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008720:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800872c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008730:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008734:	2300      	movs	r3, #0
 8008736:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800873a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800873e:	460b      	mov	r3, r1
 8008740:	4313      	orrs	r3, r2
 8008742:	f000 809f 	beq.w	8008884 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008746:	4b4b      	ldr	r3, [pc, #300]	@ (8008874 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a4a      	ldr	r2, [pc, #296]	@ (8008874 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800874c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008750:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008752:	f7f9 fddb 	bl	800230c <HAL_GetTick>
 8008756:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800875a:	e00b      	b.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800875c:	f7f9 fdd6 	bl	800230c <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008766:	1ad3      	subs	r3, r2, r3
 8008768:	2b64      	cmp	r3, #100	@ 0x64
 800876a:	d903      	bls.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800876c:	2303      	movs	r3, #3
 800876e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008772:	e005      	b.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008774:	4b3f      	ldr	r3, [pc, #252]	@ (8008874 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800877c:	2b00      	cmp	r3, #0
 800877e:	d0ed      	beq.n	800875c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8008780:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008784:	2b00      	cmp	r3, #0
 8008786:	d179      	bne.n	800887c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008788:	4b39      	ldr	r3, [pc, #228]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800878a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800878c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008790:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008794:	4053      	eors	r3, r2
 8008796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800879a:	2b00      	cmp	r3, #0
 800879c:	d015      	beq.n	80087ca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800879e:	4b34      	ldr	r3, [pc, #208]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80087aa:	4b31      	ldr	r3, [pc, #196]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087ae:	4a30      	ldr	r2, [pc, #192]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087b4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80087b6:	4b2e      	ldr	r3, [pc, #184]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087ba:	4a2d      	ldr	r2, [pc, #180]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087c0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80087c2:	4a2b      	ldr	r2, [pc, #172]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80087c8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80087ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80087d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087d6:	d118      	bne.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087d8:	f7f9 fd98 	bl	800230c <HAL_GetTick>
 80087dc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80087e0:	e00d      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087e2:	f7f9 fd93 	bl	800230c <HAL_GetTick>
 80087e6:	4602      	mov	r2, r0
 80087e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80087ec:	1ad2      	subs	r2, r2, r3
 80087ee:	f241 3388 	movw	r3, #5000	@ 0x1388
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d903      	bls.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80087f6:	2303      	movs	r3, #3
 80087f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80087fc:	e005      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80087fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0eb      	beq.n	80087e2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800880a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800880e:	2b00      	cmp	r3, #0
 8008810:	d129      	bne.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008816:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800881a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800881e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008822:	d10e      	bne.n	8008842 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008824:	4b12      	ldr	r3, [pc, #72]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008826:	691b      	ldr	r3, [r3, #16]
 8008828:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800882c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008830:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008834:	091a      	lsrs	r2, r3, #4
 8008836:	4b10      	ldr	r3, [pc, #64]	@ (8008878 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8008838:	4013      	ands	r3, r2
 800883a:	4a0d      	ldr	r2, [pc, #52]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800883c:	430b      	orrs	r3, r1
 800883e:	6113      	str	r3, [r2, #16]
 8008840:	e005      	b.n	800884e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8008842:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	4a0a      	ldr	r2, [pc, #40]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008848:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800884c:	6113      	str	r3, [r2, #16]
 800884e:	4b08      	ldr	r3, [pc, #32]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008850:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008856:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800885a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800885e:	4a04      	ldr	r2, [pc, #16]	@ (8008870 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008860:	430b      	orrs	r3, r1
 8008862:	6713      	str	r3, [r2, #112]	@ 0x70
 8008864:	e00e      	b.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800886a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800886e:	e009      	b.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008870:	58024400 	.word	0x58024400
 8008874:	58024800 	.word	0x58024800
 8008878:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800887c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008880:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888c:	f002 0301 	and.w	r3, r2, #1
 8008890:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008894:	2300      	movs	r3, #0
 8008896:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800889a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800889e:	460b      	mov	r3, r1
 80088a0:	4313      	orrs	r3, r2
 80088a2:	f000 8089 	beq.w	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80088a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088ac:	2b28      	cmp	r3, #40	@ 0x28
 80088ae:	d86b      	bhi.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80088b0:	a201      	add	r2, pc, #4	@ (adr r2, 80088b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80088b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b6:	bf00      	nop
 80088b8:	08008991 	.word	0x08008991
 80088bc:	08008989 	.word	0x08008989
 80088c0:	08008989 	.word	0x08008989
 80088c4:	08008989 	.word	0x08008989
 80088c8:	08008989 	.word	0x08008989
 80088cc:	08008989 	.word	0x08008989
 80088d0:	08008989 	.word	0x08008989
 80088d4:	08008989 	.word	0x08008989
 80088d8:	0800895d 	.word	0x0800895d
 80088dc:	08008989 	.word	0x08008989
 80088e0:	08008989 	.word	0x08008989
 80088e4:	08008989 	.word	0x08008989
 80088e8:	08008989 	.word	0x08008989
 80088ec:	08008989 	.word	0x08008989
 80088f0:	08008989 	.word	0x08008989
 80088f4:	08008989 	.word	0x08008989
 80088f8:	08008973 	.word	0x08008973
 80088fc:	08008989 	.word	0x08008989
 8008900:	08008989 	.word	0x08008989
 8008904:	08008989 	.word	0x08008989
 8008908:	08008989 	.word	0x08008989
 800890c:	08008989 	.word	0x08008989
 8008910:	08008989 	.word	0x08008989
 8008914:	08008989 	.word	0x08008989
 8008918:	08008991 	.word	0x08008991
 800891c:	08008989 	.word	0x08008989
 8008920:	08008989 	.word	0x08008989
 8008924:	08008989 	.word	0x08008989
 8008928:	08008989 	.word	0x08008989
 800892c:	08008989 	.word	0x08008989
 8008930:	08008989 	.word	0x08008989
 8008934:	08008989 	.word	0x08008989
 8008938:	08008991 	.word	0x08008991
 800893c:	08008989 	.word	0x08008989
 8008940:	08008989 	.word	0x08008989
 8008944:	08008989 	.word	0x08008989
 8008948:	08008989 	.word	0x08008989
 800894c:	08008989 	.word	0x08008989
 8008950:	08008989 	.word	0x08008989
 8008954:	08008989 	.word	0x08008989
 8008958:	08008991 	.word	0x08008991
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800895c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008960:	3308      	adds	r3, #8
 8008962:	2101      	movs	r1, #1
 8008964:	4618      	mov	r0, r3
 8008966:	f001 fe95 	bl	800a694 <RCCEx_PLL2_Config>
 800896a:	4603      	mov	r3, r0
 800896c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008970:	e00f      	b.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008976:	3328      	adds	r3, #40	@ 0x28
 8008978:	2101      	movs	r1, #1
 800897a:	4618      	mov	r0, r3
 800897c:	f001 ff3c 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008980:	4603      	mov	r3, r0
 8008982:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008986:	e004      	b.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800898e:	e000      	b.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008990:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008996:	2b00      	cmp	r3, #0
 8008998:	d10a      	bne.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800899a:	4bbf      	ldr	r3, [pc, #764]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800899c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800899e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80089a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80089a8:	4abb      	ldr	r2, [pc, #748]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80089aa:	430b      	orrs	r3, r1
 80089ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80089ae:	e003      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80089b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c0:	f002 0302 	and.w	r3, r2, #2
 80089c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80089c8:	2300      	movs	r3, #0
 80089ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80089ce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80089d2:	460b      	mov	r3, r1
 80089d4:	4313      	orrs	r3, r2
 80089d6:	d041      	beq.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80089d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089de:	2b05      	cmp	r3, #5
 80089e0:	d824      	bhi.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80089e2:	a201      	add	r2, pc, #4	@ (adr r2, 80089e8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80089e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e8:	08008a35 	.word	0x08008a35
 80089ec:	08008a01 	.word	0x08008a01
 80089f0:	08008a17 	.word	0x08008a17
 80089f4:	08008a35 	.word	0x08008a35
 80089f8:	08008a35 	.word	0x08008a35
 80089fc:	08008a35 	.word	0x08008a35
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a04:	3308      	adds	r3, #8
 8008a06:	2101      	movs	r1, #1
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f001 fe43 	bl	800a694 <RCCEx_PLL2_Config>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008a14:	e00f      	b.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a1a:	3328      	adds	r3, #40	@ 0x28
 8008a1c:	2101      	movs	r1, #1
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f001 feea 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008a24:	4603      	mov	r3, r0
 8008a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008a2a:	e004      	b.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008a32:	e000      	b.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008a34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10a      	bne.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008a3e:	4b96      	ldr	r3, [pc, #600]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a42:	f023 0107 	bic.w	r1, r3, #7
 8008a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a4c:	4a92      	ldr	r2, [pc, #584]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a4e:	430b      	orrs	r3, r1
 8008a50:	6553      	str	r3, [r2, #84]	@ 0x54
 8008a52:	e003      	b.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a64:	f002 0304 	and.w	r3, r2, #4
 8008a68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a72:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008a76:	460b      	mov	r3, r1
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	d044      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a84:	2b05      	cmp	r3, #5
 8008a86:	d825      	bhi.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008a88:	a201      	add	r2, pc, #4	@ (adr r2, 8008a90 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a8e:	bf00      	nop
 8008a90:	08008add 	.word	0x08008add
 8008a94:	08008aa9 	.word	0x08008aa9
 8008a98:	08008abf 	.word	0x08008abf
 8008a9c:	08008add 	.word	0x08008add
 8008aa0:	08008add 	.word	0x08008add
 8008aa4:	08008add 	.word	0x08008add
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aac:	3308      	adds	r3, #8
 8008aae:	2101      	movs	r1, #1
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f001 fdef 	bl	800a694 <RCCEx_PLL2_Config>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008abc:	e00f      	b.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ac2:	3328      	adds	r3, #40	@ 0x28
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f001 fe96 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008acc:	4603      	mov	r3, r0
 8008ace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008ad2:	e004      	b.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ada:	e000      	b.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008adc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ade:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10b      	bne.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008ae6:	4b6c      	ldr	r3, [pc, #432]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aea:	f023 0107 	bic.w	r1, r3, #7
 8008aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008af6:	4a68      	ldr	r2, [pc, #416]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008af8:	430b      	orrs	r3, r1
 8008afa:	6593      	str	r3, [r2, #88]	@ 0x58
 8008afc:	e003      	b.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	f002 0320 	and.w	r3, r2, #32
 8008b12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008b16:	2300      	movs	r3, #0
 8008b18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008b20:	460b      	mov	r3, r1
 8008b22:	4313      	orrs	r3, r2
 8008b24:	d055      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b32:	d033      	beq.n	8008b9c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008b34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b38:	d82c      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b3e:	d02f      	beq.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b44:	d826      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008b46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008b4a:	d02b      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008b4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008b50:	d820      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008b52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b56:	d012      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008b58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b5c:	d81a      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d022      	beq.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008b62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b66:	d115      	bne.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b6c:	3308      	adds	r3, #8
 8008b6e:	2100      	movs	r1, #0
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 fd8f 	bl	800a694 <RCCEx_PLL2_Config>
 8008b76:	4603      	mov	r3, r0
 8008b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008b7c:	e015      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b82:	3328      	adds	r3, #40	@ 0x28
 8008b84:	2102      	movs	r1, #2
 8008b86:	4618      	mov	r0, r3
 8008b88:	f001 fe36 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008b92:	e00a      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b9a:	e006      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008b9c:	bf00      	nop
 8008b9e:	e004      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008ba0:	bf00      	nop
 8008ba2:	e002      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008ba4:	bf00      	nop
 8008ba6:	e000      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008baa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10b      	bne.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008bb2:	4b39      	ldr	r3, [pc, #228]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bb6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bc2:	4a35      	ldr	r2, [pc, #212]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bc4:	430b      	orrs	r3, r1
 8008bc6:	6553      	str	r3, [r2, #84]	@ 0x54
 8008bc8:	e003      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008be2:	2300      	movs	r3, #0
 8008be4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008be8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008bec:	460b      	mov	r3, r1
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	d058      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008bfa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008bfe:	d033      	beq.n	8008c68 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008c00:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008c04:	d82c      	bhi.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c0a:	d02f      	beq.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c10:	d826      	bhi.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008c12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008c16:	d02b      	beq.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008c18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008c1c:	d820      	bhi.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008c1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c22:	d012      	beq.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008c24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c28:	d81a      	bhi.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d022      	beq.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c32:	d115      	bne.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c38:	3308      	adds	r3, #8
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 fd29 	bl	800a694 <RCCEx_PLL2_Config>
 8008c42:	4603      	mov	r3, r0
 8008c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008c48:	e015      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c4e:	3328      	adds	r3, #40	@ 0x28
 8008c50:	2102      	movs	r1, #2
 8008c52:	4618      	mov	r0, r3
 8008c54:	f001 fdd0 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008c5e:	e00a      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c66:	e006      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c68:	bf00      	nop
 8008c6a:	e004      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c6c:	bf00      	nop
 8008c6e:	e002      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c70:	bf00      	nop
 8008c72:	e000      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d10e      	bne.n	8008c9c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008c7e:	4b06      	ldr	r3, [pc, #24]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c82:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008c8e:	4a02      	ldr	r2, [pc, #8]	@ (8008c98 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c90:	430b      	orrs	r3, r1
 8008c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c94:	e006      	b.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008c96:	bf00      	nop
 8008c98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ca0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008cb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008cba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	d055      	beq.n	8008d70 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cc8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008ccc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008cd0:	d033      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008cd2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008cd6:	d82c      	bhi.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008cd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cdc:	d02f      	beq.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008cde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ce2:	d826      	bhi.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008ce4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008ce8:	d02b      	beq.n	8008d42 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008cea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008cee:	d820      	bhi.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008cf0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008cf4:	d012      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008cf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008cfa:	d81a      	bhi.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d022      	beq.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d04:	d115      	bne.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d0a:	3308      	adds	r3, #8
 8008d0c:	2100      	movs	r1, #0
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f001 fcc0 	bl	800a694 <RCCEx_PLL2_Config>
 8008d14:	4603      	mov	r3, r0
 8008d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008d1a:	e015      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d20:	3328      	adds	r3, #40	@ 0x28
 8008d22:	2102      	movs	r1, #2
 8008d24:	4618      	mov	r0, r3
 8008d26:	f001 fd67 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008d30:	e00a      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d38:	e006      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008d3a:	bf00      	nop
 8008d3c:	e004      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008d3e:	bf00      	nop
 8008d40:	e002      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008d42:	bf00      	nop
 8008d44:	e000      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008d46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d10b      	bne.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008d50:	4ba1      	ldr	r3, [pc, #644]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d54:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008d60:	4a9d      	ldr	r2, [pc, #628]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d62:	430b      	orrs	r3, r1
 8008d64:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d66:	e003      	b.n	8008d70 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d78:	f002 0308 	and.w	r3, r2, #8
 8008d7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d80:	2300      	movs	r3, #0
 8008d82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d86:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008d8a:	460b      	mov	r3, r1
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	d01e      	beq.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d9c:	d10c      	bne.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008da2:	3328      	adds	r3, #40	@ 0x28
 8008da4:	2102      	movs	r1, #2
 8008da6:	4618      	mov	r0, r3
 8008da8:	f001 fd26 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d002      	beq.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008db8:	4b87      	ldr	r3, [pc, #540]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dbc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dc8:	4a83      	ldr	r2, [pc, #524]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dca:	430b      	orrs	r3, r1
 8008dcc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd6:	f002 0310 	and.w	r3, r2, #16
 8008dda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008dde:	2300      	movs	r3, #0
 8008de0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008de4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008de8:	460b      	mov	r3, r1
 8008dea:	4313      	orrs	r3, r2
 8008dec:	d01e      	beq.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008df2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008df6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dfa:	d10c      	bne.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e00:	3328      	adds	r3, #40	@ 0x28
 8008e02:	2102      	movs	r1, #2
 8008e04:	4618      	mov	r0, r3
 8008e06:	f001 fcf7 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d002      	beq.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008e16:	4b70      	ldr	r3, [pc, #448]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008e26:	4a6c      	ldr	r2, [pc, #432]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e28:	430b      	orrs	r3, r1
 8008e2a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e34:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008e38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e42:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008e46:	460b      	mov	r3, r1
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	d03e      	beq.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e50:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008e54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e58:	d022      	beq.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008e5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e5e:	d81b      	bhi.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d003      	beq.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e68:	d00b      	beq.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008e6a:	e015      	b.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e70:	3308      	adds	r3, #8
 8008e72:	2100      	movs	r1, #0
 8008e74:	4618      	mov	r0, r3
 8008e76:	f001 fc0d 	bl	800a694 <RCCEx_PLL2_Config>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008e80:	e00f      	b.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e86:	3328      	adds	r3, #40	@ 0x28
 8008e88:	2102      	movs	r1, #2
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f001 fcb4 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008e90:	4603      	mov	r3, r0
 8008e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008e96:	e004      	b.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e9e:	e000      	b.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008ea0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d10b      	bne.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008eaa:	4b4b      	ldr	r3, [pc, #300]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008eba:	4a47      	ldr	r2, [pc, #284]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008ebc:	430b      	orrs	r3, r1
 8008ebe:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ec0:	e003      	b.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ec6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008ed6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008ed8:	2300      	movs	r3, #0
 8008eda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008edc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	d03b      	beq.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008ef2:	d01f      	beq.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008ef4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008ef8:	d818      	bhi.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008efa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008efe:	d003      	beq.n	8008f08 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008f00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f04:	d007      	beq.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008f06:	e011      	b.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f08:	4b33      	ldr	r3, [pc, #204]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0c:	4a32      	ldr	r2, [pc, #200]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008f14:	e00f      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f1a:	3328      	adds	r3, #40	@ 0x28
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f001 fc6a 	bl	800a7f8 <RCCEx_PLL3_Config>
 8008f24:	4603      	mov	r3, r0
 8008f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008f2a:	e004      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f32:	e000      	b.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008f34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d10b      	bne.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008f3e:	4b26      	ldr	r3, [pc, #152]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f42:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f4e:	4a22      	ldr	r2, [pc, #136]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f50:	430b      	orrs	r3, r1
 8008f52:	6553      	str	r3, [r2, #84]	@ 0x54
 8008f54:	e003      	b.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f66:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008f6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008f70:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008f74:	460b      	mov	r3, r1
 8008f76:	4313      	orrs	r3, r2
 8008f78:	d034      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d003      	beq.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f88:	d007      	beq.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008f8a:	e011      	b.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f8c:	4b12      	ldr	r3, [pc, #72]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f90:	4a11      	ldr	r2, [pc, #68]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008f98:	e00e      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f9e:	3308      	adds	r3, #8
 8008fa0:	2102      	movs	r1, #2
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f001 fb76 	bl	800a694 <RCCEx_PLL2_Config>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008fae:	e003      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10d      	bne.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008fc0:	4b05      	ldr	r3, [pc, #20]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fc4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fce:	4a02      	ldr	r2, [pc, #8]	@ (8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008fd0:	430b      	orrs	r3, r1
 8008fd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008fd4:	e006      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008fd6:	bf00      	nop
 8008fd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fe0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008ff0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ff6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	d00c      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009004:	3328      	adds	r3, #40	@ 0x28
 8009006:	2102      	movs	r1, #2
 8009008:	4618      	mov	r0, r3
 800900a:	f001 fbf5 	bl	800a7f8 <RCCEx_PLL3_Config>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d002      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009014:	2301      	movs	r3, #1
 8009016:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800901a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800901e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009022:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009026:	663b      	str	r3, [r7, #96]	@ 0x60
 8009028:	2300      	movs	r3, #0
 800902a:	667b      	str	r3, [r7, #100]	@ 0x64
 800902c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009030:	460b      	mov	r3, r1
 8009032:	4313      	orrs	r3, r2
 8009034:	d038      	beq.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800903a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800903e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009042:	d018      	beq.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009044:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009048:	d811      	bhi.n	800906e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800904a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800904e:	d014      	beq.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009054:	d80b      	bhi.n	800906e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009056:	2b00      	cmp	r3, #0
 8009058:	d011      	beq.n	800907e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800905a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800905e:	d106      	bne.n	800906e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009060:	4bc3      	ldr	r3, [pc, #780]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009064:	4ac2      	ldr	r2, [pc, #776]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800906a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800906c:	e008      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009074:	e004      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009076:	bf00      	nop
 8009078:	e002      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800907a:	bf00      	nop
 800907c:	e000      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800907e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009080:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10b      	bne.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009088:	4bb9      	ldr	r3, [pc, #740]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800908a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800908c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009098:	4ab5      	ldr	r2, [pc, #724]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800909a:	430b      	orrs	r3, r1
 800909c:	6553      	str	r3, [r2, #84]	@ 0x54
 800909e:	e003      	b.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80090a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80090b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090b6:	2300      	movs	r3, #0
 80090b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090ba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80090be:	460b      	mov	r3, r1
 80090c0:	4313      	orrs	r3, r2
 80090c2:	d009      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80090c4:	4baa      	ldr	r3, [pc, #680]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80090cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090d2:	4aa7      	ldr	r2, [pc, #668]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090d4:	430b      	orrs	r3, r1
 80090d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80090d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80090e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80090e6:	2300      	movs	r3, #0
 80090e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80090ea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80090ee:	460b      	mov	r3, r1
 80090f0:	4313      	orrs	r3, r2
 80090f2:	d00a      	beq.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80090f4:	4b9e      	ldr	r3, [pc, #632]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80090fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009100:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009104:	4a9a      	ldr	r2, [pc, #616]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009106:	430b      	orrs	r3, r1
 8009108:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800910a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800910e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009112:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009116:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009118:	2300      	movs	r3, #0
 800911a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800911c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009120:	460b      	mov	r3, r1
 8009122:	4313      	orrs	r3, r2
 8009124:	d009      	beq.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009126:	4b92      	ldr	r3, [pc, #584]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800912a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800912e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009132:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009134:	4a8e      	ldr	r2, [pc, #568]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009136:	430b      	orrs	r3, r1
 8009138:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800913a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800913e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009142:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009146:	643b      	str	r3, [r7, #64]	@ 0x40
 8009148:	2300      	movs	r3, #0
 800914a:	647b      	str	r3, [r7, #68]	@ 0x44
 800914c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009150:	460b      	mov	r3, r1
 8009152:	4313      	orrs	r3, r2
 8009154:	d00e      	beq.n	8009174 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009156:	4b86      	ldr	r3, [pc, #536]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009158:	691b      	ldr	r3, [r3, #16]
 800915a:	4a85      	ldr	r2, [pc, #532]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800915c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009160:	6113      	str	r3, [r2, #16]
 8009162:	4b83      	ldr	r3, [pc, #524]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009164:	6919      	ldr	r1, [r3, #16]
 8009166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800916a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800916e:	4a80      	ldr	r2, [pc, #512]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009170:	430b      	orrs	r3, r1
 8009172:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009180:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009182:	2300      	movs	r3, #0
 8009184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009186:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800918a:	460b      	mov	r3, r1
 800918c:	4313      	orrs	r3, r2
 800918e:	d009      	beq.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009190:	4b77      	ldr	r3, [pc, #476]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009194:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800919c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800919e:	4a74      	ldr	r2, [pc, #464]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091a0:	430b      	orrs	r3, r1
 80091a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80091a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80091b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80091b2:	2300      	movs	r3, #0
 80091b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091b6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80091ba:	460b      	mov	r3, r1
 80091bc:	4313      	orrs	r3, r2
 80091be:	d00a      	beq.n	80091d6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80091c0:	4b6b      	ldr	r3, [pc, #428]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091c4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80091c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091d0:	4a67      	ldr	r2, [pc, #412]	@ (8009370 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091d2:	430b      	orrs	r3, r1
 80091d4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80091d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091de:	2100      	movs	r1, #0
 80091e0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80091e2:	f003 0301 	and.w	r3, r3, #1
 80091e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091e8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80091ec:	460b      	mov	r3, r1
 80091ee:	4313      	orrs	r3, r2
 80091f0:	d011      	beq.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80091f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f6:	3308      	adds	r3, #8
 80091f8:	2100      	movs	r1, #0
 80091fa:	4618      	mov	r0, r3
 80091fc:	f001 fa4a 	bl	800a694 <RCCEx_PLL2_Config>
 8009200:	4603      	mov	r3, r0
 8009202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800920a:	2b00      	cmp	r3, #0
 800920c:	d003      	beq.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800920e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009212:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800921a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921e:	2100      	movs	r1, #0
 8009220:	6239      	str	r1, [r7, #32]
 8009222:	f003 0302 	and.w	r3, r3, #2
 8009226:	627b      	str	r3, [r7, #36]	@ 0x24
 8009228:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800922c:	460b      	mov	r3, r1
 800922e:	4313      	orrs	r3, r2
 8009230:	d011      	beq.n	8009256 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009236:	3308      	adds	r3, #8
 8009238:	2101      	movs	r1, #1
 800923a:	4618      	mov	r0, r3
 800923c:	f001 fa2a 	bl	800a694 <RCCEx_PLL2_Config>
 8009240:	4603      	mov	r3, r0
 8009242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800924a:	2b00      	cmp	r3, #0
 800924c:	d003      	beq.n	8009256 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800924e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925e:	2100      	movs	r1, #0
 8009260:	61b9      	str	r1, [r7, #24]
 8009262:	f003 0304 	and.w	r3, r3, #4
 8009266:	61fb      	str	r3, [r7, #28]
 8009268:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800926c:	460b      	mov	r3, r1
 800926e:	4313      	orrs	r3, r2
 8009270:	d011      	beq.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009276:	3308      	adds	r3, #8
 8009278:	2102      	movs	r1, #2
 800927a:	4618      	mov	r0, r3
 800927c:	f001 fa0a 	bl	800a694 <RCCEx_PLL2_Config>
 8009280:	4603      	mov	r3, r0
 8009282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800928a:	2b00      	cmp	r3, #0
 800928c:	d003      	beq.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800928e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009292:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929e:	2100      	movs	r1, #0
 80092a0:	6139      	str	r1, [r7, #16]
 80092a2:	f003 0308 	and.w	r3, r3, #8
 80092a6:	617b      	str	r3, [r7, #20]
 80092a8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80092ac:	460b      	mov	r3, r1
 80092ae:	4313      	orrs	r3, r2
 80092b0:	d011      	beq.n	80092d6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80092b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b6:	3328      	adds	r3, #40	@ 0x28
 80092b8:	2100      	movs	r1, #0
 80092ba:	4618      	mov	r0, r3
 80092bc:	f001 fa9c 	bl	800a7f8 <RCCEx_PLL3_Config>
 80092c0:	4603      	mov	r3, r0
 80092c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80092c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d003      	beq.n	80092d6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80092d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092de:	2100      	movs	r1, #0
 80092e0:	60b9      	str	r1, [r7, #8]
 80092e2:	f003 0310 	and.w	r3, r3, #16
 80092e6:	60fb      	str	r3, [r7, #12]
 80092e8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80092ec:	460b      	mov	r3, r1
 80092ee:	4313      	orrs	r3, r2
 80092f0:	d011      	beq.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092f6:	3328      	adds	r3, #40	@ 0x28
 80092f8:	2101      	movs	r1, #1
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 fa7c 	bl	800a7f8 <RCCEx_PLL3_Config>
 8009300:	4603      	mov	r3, r0
 8009302:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800930a:	2b00      	cmp	r3, #0
 800930c:	d003      	beq.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800930e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009312:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800931a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931e:	2100      	movs	r1, #0
 8009320:	6039      	str	r1, [r7, #0]
 8009322:	f003 0320 	and.w	r3, r3, #32
 8009326:	607b      	str	r3, [r7, #4]
 8009328:	e9d7 1200 	ldrd	r1, r2, [r7]
 800932c:	460b      	mov	r3, r1
 800932e:	4313      	orrs	r3, r2
 8009330:	d011      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009336:	3328      	adds	r3, #40	@ 0x28
 8009338:	2102      	movs	r1, #2
 800933a:	4618      	mov	r0, r3
 800933c:	f001 fa5c 	bl	800a7f8 <RCCEx_PLL3_Config>
 8009340:	4603      	mov	r3, r0
 8009342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800934a:	2b00      	cmp	r3, #0
 800934c:	d003      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800934e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009352:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8009356:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800935e:	2300      	movs	r3, #0
 8009360:	e000      	b.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009362:	2301      	movs	r3, #1
}
 8009364:	4618      	mov	r0, r3
 8009366:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800936a:	46bd      	mov	sp, r7
 800936c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009370:	58024400 	.word	0x58024400

08009374 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b090      	sub	sp, #64	@ 0x40
 8009378:	af00      	add	r7, sp, #0
 800937a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800937e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009382:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8009386:	430b      	orrs	r3, r1
 8009388:	f040 8094 	bne.w	80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800938c:	4b9e      	ldr	r3, [pc, #632]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800938e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009390:	f003 0307 	and.w	r3, r3, #7
 8009394:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009398:	2b04      	cmp	r3, #4
 800939a:	f200 8087 	bhi.w	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800939e:	a201      	add	r2, pc, #4	@ (adr r2, 80093a4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80093a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a4:	080093b9 	.word	0x080093b9
 80093a8:	080093e1 	.word	0x080093e1
 80093ac:	08009409 	.word	0x08009409
 80093b0:	080094a5 	.word	0x080094a5
 80093b4:	08009431 	.word	0x08009431
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80093b8:	4b93      	ldr	r3, [pc, #588]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80093c4:	d108      	bne.n	80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80093ca:	4618      	mov	r0, r3
 80093cc:	f001 f810 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093d4:	f000 bd45 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093d8:	2300      	movs	r3, #0
 80093da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093dc:	f000 bd41 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80093e0:	4b89      	ldr	r3, [pc, #548]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80093ec:	d108      	bne.n	8009400 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093ee:	f107 0318 	add.w	r3, r7, #24
 80093f2:	4618      	mov	r0, r3
 80093f4:	f000 fd54 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093fc:	f000 bd31 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009400:	2300      	movs	r3, #0
 8009402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009404:	f000 bd2d 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009408:	4b7f      	ldr	r3, [pc, #508]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009414:	d108      	bne.n	8009428 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009416:	f107 030c 	add.w	r3, r7, #12
 800941a:	4618      	mov	r0, r3
 800941c:	f000 fe94 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009424:	f000 bd1d 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009428:	2300      	movs	r3, #0
 800942a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800942c:	f000 bd19 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009430:	4b75      	ldr	r3, [pc, #468]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009434:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009438:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800943a:	4b73      	ldr	r3, [pc, #460]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 0304 	and.w	r3, r3, #4
 8009442:	2b04      	cmp	r3, #4
 8009444:	d10c      	bne.n	8009460 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009448:	2b00      	cmp	r3, #0
 800944a:	d109      	bne.n	8009460 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800944c:	4b6e      	ldr	r3, [pc, #440]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	08db      	lsrs	r3, r3, #3
 8009452:	f003 0303 	and.w	r3, r3, #3
 8009456:	4a6d      	ldr	r2, [pc, #436]	@ (800960c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009458:	fa22 f303 	lsr.w	r3, r2, r3
 800945c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800945e:	e01f      	b.n	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009460:	4b69      	ldr	r3, [pc, #420]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009468:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800946c:	d106      	bne.n	800947c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800946e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009470:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009474:	d102      	bne.n	800947c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009476:	4b66      	ldr	r3, [pc, #408]	@ (8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800947a:	e011      	b.n	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800947c:	4b62      	ldr	r3, [pc, #392]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009484:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009488:	d106      	bne.n	8009498 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800948a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800948c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009490:	d102      	bne.n	8009498 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009492:	4b60      	ldr	r3, [pc, #384]	@ (8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009494:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009496:	e003      	b.n	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009498:	2300      	movs	r3, #0
 800949a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800949c:	f000 bce1 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80094a0:	f000 bcdf 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80094a4:	4b5c      	ldr	r3, [pc, #368]	@ (8009618 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80094a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094a8:	f000 bcdb 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80094ac:	2300      	movs	r3, #0
 80094ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b0:	f000 bcd7 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80094b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094b8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80094bc:	430b      	orrs	r3, r1
 80094be:	f040 80ad 	bne.w	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80094c2:	4b51      	ldr	r3, [pc, #324]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80094c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80094ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80094cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094d2:	d056      	beq.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80094d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094da:	f200 8090 	bhi.w	80095fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80094de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e0:	2bc0      	cmp	r3, #192	@ 0xc0
 80094e2:	f000 8088 	beq.w	80095f6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80094e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e8:	2bc0      	cmp	r3, #192	@ 0xc0
 80094ea:	f200 8088 	bhi.w	80095fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80094ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f0:	2b80      	cmp	r3, #128	@ 0x80
 80094f2:	d032      	beq.n	800955a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80094f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f6:	2b80      	cmp	r3, #128	@ 0x80
 80094f8:	f200 8081 	bhi.w	80095fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80094fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d003      	beq.n	800950a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8009502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009504:	2b40      	cmp	r3, #64	@ 0x40
 8009506:	d014      	beq.n	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8009508:	e079      	b.n	80095fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800950a:	4b3f      	ldr	r3, [pc, #252]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009516:	d108      	bne.n	800952a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009518:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800951c:	4618      	mov	r0, r3
 800951e:	f000 ff67 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009526:	f000 bc9c 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800952a:	2300      	movs	r3, #0
 800952c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800952e:	f000 bc98 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009532:	4b35      	ldr	r3, [pc, #212]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800953a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800953e:	d108      	bne.n	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009540:	f107 0318 	add.w	r3, r7, #24
 8009544:	4618      	mov	r0, r3
 8009546:	f000 fcab 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800954e:	f000 bc88 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009552:	2300      	movs	r3, #0
 8009554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009556:	f000 bc84 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800955a:	4b2b      	ldr	r3, [pc, #172]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009562:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009566:	d108      	bne.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009568:	f107 030c 	add.w	r3, r7, #12
 800956c:	4618      	mov	r0, r3
 800956e:	f000 fdeb 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009576:	f000 bc74 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800957a:	2300      	movs	r3, #0
 800957c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800957e:	f000 bc70 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009582:	4b21      	ldr	r3, [pc, #132]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009586:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800958a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800958c:	4b1e      	ldr	r3, [pc, #120]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 0304 	and.w	r3, r3, #4
 8009594:	2b04      	cmp	r3, #4
 8009596:	d10c      	bne.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8009598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800959a:	2b00      	cmp	r3, #0
 800959c:	d109      	bne.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800959e:	4b1a      	ldr	r3, [pc, #104]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	08db      	lsrs	r3, r3, #3
 80095a4:	f003 0303 	and.w	r3, r3, #3
 80095a8:	4a18      	ldr	r2, [pc, #96]	@ (800960c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80095aa:	fa22 f303 	lsr.w	r3, r2, r3
 80095ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095b0:	e01f      	b.n	80095f2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095b2:	4b15      	ldr	r3, [pc, #84]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095be:	d106      	bne.n	80095ce <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80095c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095c6:	d102      	bne.n	80095ce <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80095c8:	4b11      	ldr	r3, [pc, #68]	@ (8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80095ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095cc:	e011      	b.n	80095f2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095da:	d106      	bne.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80095dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095e2:	d102      	bne.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80095e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80095e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095e8:	e003      	b.n	80095f2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80095ea:	2300      	movs	r3, #0
 80095ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80095ee:	f000 bc38 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80095f2:	f000 bc36 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80095f6:	4b08      	ldr	r3, [pc, #32]	@ (8009618 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80095f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095fa:	f000 bc32 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80095fe:	2300      	movs	r3, #0
 8009600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009602:	f000 bc2e 	b.w	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009606:	bf00      	nop
 8009608:	58024400 	.word	0x58024400
 800960c:	03d09000 	.word	0x03d09000
 8009610:	003d0900 	.word	0x003d0900
 8009614:	017d7840 	.word	0x017d7840
 8009618:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800961c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009620:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009624:	430b      	orrs	r3, r1
 8009626:	f040 809c 	bne.w	8009762 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800962a:	4b9e      	ldr	r3, [pc, #632]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800962c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800962e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009632:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009636:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800963a:	d054      	beq.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800963c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009642:	f200 808b 	bhi.w	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009648:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800964c:	f000 8083 	beq.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8009650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009652:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009656:	f200 8081 	bhi.w	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009660:	d02f      	beq.n	80096c2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8009662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009664:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009668:	d878      	bhi.n	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	2b00      	cmp	r3, #0
 800966e:	d004      	beq.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8009670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009672:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009676:	d012      	beq.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009678:	e070      	b.n	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800967a:	4b8a      	ldr	r3, [pc, #552]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009682:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009686:	d107      	bne.n	8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009688:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800968c:	4618      	mov	r0, r3
 800968e:	f000 feaf 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009696:	e3e4      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009698:	2300      	movs	r3, #0
 800969a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800969c:	e3e1      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800969e:	4b81      	ldr	r3, [pc, #516]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096aa:	d107      	bne.n	80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096ac:	f107 0318 	add.w	r3, r7, #24
 80096b0:	4618      	mov	r0, r3
 80096b2:	f000 fbf5 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096ba:	e3d2      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096bc:	2300      	movs	r3, #0
 80096be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096c0:	e3cf      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096c2:	4b78      	ldr	r3, [pc, #480]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096ce:	d107      	bne.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096d0:	f107 030c 	add.w	r3, r7, #12
 80096d4:	4618      	mov	r0, r3
 80096d6:	f000 fd37 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096de:	e3c0      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096e0:	2300      	movs	r3, #0
 80096e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e4:	e3bd      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80096e6:	4b6f      	ldr	r3, [pc, #444]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80096e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80096ee:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80096f0:	4b6c      	ldr	r3, [pc, #432]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f003 0304 	and.w	r3, r3, #4
 80096f8:	2b04      	cmp	r3, #4
 80096fa:	d10c      	bne.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80096fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d109      	bne.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009702:	4b68      	ldr	r3, [pc, #416]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	08db      	lsrs	r3, r3, #3
 8009708:	f003 0303 	and.w	r3, r3, #3
 800970c:	4a66      	ldr	r2, [pc, #408]	@ (80098a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800970e:	fa22 f303 	lsr.w	r3, r2, r3
 8009712:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009714:	e01e      	b.n	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009716:	4b63      	ldr	r3, [pc, #396]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800971e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009722:	d106      	bne.n	8009732 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009726:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800972a:	d102      	bne.n	8009732 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800972c:	4b5f      	ldr	r3, [pc, #380]	@ (80098ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800972e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009730:	e010      	b.n	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009732:	4b5c      	ldr	r3, [pc, #368]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800973a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800973e:	d106      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8009740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009742:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009746:	d102      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009748:	4b59      	ldr	r3, [pc, #356]	@ (80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800974a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800974c:	e002      	b.n	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800974e:	2300      	movs	r3, #0
 8009750:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009752:	e386      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009754:	e385      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009756:	4b57      	ldr	r3, [pc, #348]	@ (80098b4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800975a:	e382      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800975c:	2300      	movs	r3, #0
 800975e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009760:	e37f      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009762:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009766:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800976a:	430b      	orrs	r3, r1
 800976c:	f040 80a7 	bne.w	80098be <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009770:	4b4c      	ldr	r3, [pc, #304]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009774:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009778:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800977a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009780:	d055      	beq.n	800982e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8009782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009784:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009788:	f200 8096 	bhi.w	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800978c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009792:	f000 8084 	beq.w	800989e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8009796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009798:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800979c:	f200 808c 	bhi.w	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80097a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097a6:	d030      	beq.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097ae:	f200 8083 	bhi.w	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80097b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d004      	beq.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80097b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097be:	d012      	beq.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80097c0:	e07a      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097c2:	4b38      	ldr	r3, [pc, #224]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097ce:	d107      	bne.n	80097e0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097d4:	4618      	mov	r0, r3
 80097d6:	f000 fe0b 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80097da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097de:	e340      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80097e0:	2300      	movs	r3, #0
 80097e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097e4:	e33d      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097e6:	4b2f      	ldr	r3, [pc, #188]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80097f2:	d107      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097f4:	f107 0318 	add.w	r3, r7, #24
 80097f8:	4618      	mov	r0, r3
 80097fa:	f000 fb51 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009802:	e32e      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009804:	2300      	movs	r3, #0
 8009806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009808:	e32b      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800980a:	4b26      	ldr	r3, [pc, #152]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009812:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009816:	d107      	bne.n	8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009818:	f107 030c 	add.w	r3, r7, #12
 800981c:	4618      	mov	r0, r3
 800981e:	f000 fc93 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009826:	e31c      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009828:	2300      	movs	r3, #0
 800982a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800982c:	e319      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800982e:	4b1d      	ldr	r3, [pc, #116]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009832:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009836:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009838:	4b1a      	ldr	r3, [pc, #104]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f003 0304 	and.w	r3, r3, #4
 8009840:	2b04      	cmp	r3, #4
 8009842:	d10c      	bne.n	800985e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009846:	2b00      	cmp	r3, #0
 8009848:	d109      	bne.n	800985e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800984a:	4b16      	ldr	r3, [pc, #88]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	08db      	lsrs	r3, r3, #3
 8009850:	f003 0303 	and.w	r3, r3, #3
 8009854:	4a14      	ldr	r2, [pc, #80]	@ (80098a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009856:	fa22 f303 	lsr.w	r3, r2, r3
 800985a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800985c:	e01e      	b.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800985e:	4b11      	ldr	r3, [pc, #68]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800986a:	d106      	bne.n	800987a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800986c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800986e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009872:	d102      	bne.n	800987a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009874:	4b0d      	ldr	r3, [pc, #52]	@ (80098ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009878:	e010      	b.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800987a:	4b0a      	ldr	r3, [pc, #40]	@ (80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009882:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009886:	d106      	bne.n	8009896 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8009888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800988a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800988e:	d102      	bne.n	8009896 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009890:	4b07      	ldr	r3, [pc, #28]	@ (80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009894:	e002      	b.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009896:	2300      	movs	r3, #0
 8009898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800989a:	e2e2      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800989c:	e2e1      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800989e:	4b05      	ldr	r3, [pc, #20]	@ (80098b4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80098a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098a2:	e2de      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80098a4:	58024400 	.word	0x58024400
 80098a8:	03d09000 	.word	0x03d09000
 80098ac:	003d0900 	.word	0x003d0900
 80098b0:	017d7840 	.word	0x017d7840
 80098b4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098bc:	e2d1      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80098be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098c2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80098c6:	430b      	orrs	r3, r1
 80098c8:	f040 809c 	bne.w	8009a04 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80098cc:	4b93      	ldr	r3, [pc, #588]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80098ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098d0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80098d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80098d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098dc:	d054      	beq.n	8009988 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80098de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098e4:	f200 808b 	bhi.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80098e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80098ee:	f000 8083 	beq.w	80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80098f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80098f8:	f200 8081 	bhi.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80098fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009902:	d02f      	beq.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800990a:	d878      	bhi.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800990c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990e:	2b00      	cmp	r3, #0
 8009910:	d004      	beq.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009918:	d012      	beq.n	8009940 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800991a:	e070      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800991c:	4b7f      	ldr	r3, [pc, #508]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009924:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009928:	d107      	bne.n	800993a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800992a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800992e:	4618      	mov	r0, r3
 8009930:	f000 fd5e 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009938:	e293      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800993a:	2300      	movs	r3, #0
 800993c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800993e:	e290      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009940:	4b76      	ldr	r3, [pc, #472]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009948:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800994c:	d107      	bne.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800994e:	f107 0318 	add.w	r3, r7, #24
 8009952:	4618      	mov	r0, r3
 8009954:	f000 faa4 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800995c:	e281      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800995e:	2300      	movs	r3, #0
 8009960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009962:	e27e      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009964:	4b6d      	ldr	r3, [pc, #436]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800996c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009970:	d107      	bne.n	8009982 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009972:	f107 030c 	add.w	r3, r7, #12
 8009976:	4618      	mov	r0, r3
 8009978:	f000 fbe6 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009980:	e26f      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009982:	2300      	movs	r3, #0
 8009984:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009986:	e26c      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009988:	4b64      	ldr	r3, [pc, #400]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800998a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800998c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009990:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009992:	4b62      	ldr	r3, [pc, #392]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 0304 	and.w	r3, r3, #4
 800999a:	2b04      	cmp	r3, #4
 800999c:	d10c      	bne.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800999e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d109      	bne.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80099a4:	4b5d      	ldr	r3, [pc, #372]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	08db      	lsrs	r3, r3, #3
 80099aa:	f003 0303 	and.w	r3, r3, #3
 80099ae:	4a5c      	ldr	r2, [pc, #368]	@ (8009b20 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80099b0:	fa22 f303 	lsr.w	r3, r2, r3
 80099b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099b6:	e01e      	b.n	80099f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80099b8:	4b58      	ldr	r3, [pc, #352]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099c4:	d106      	bne.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80099c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099cc:	d102      	bne.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80099ce:	4b55      	ldr	r3, [pc, #340]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80099d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099d2:	e010      	b.n	80099f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80099d4:	4b51      	ldr	r3, [pc, #324]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099e0:	d106      	bne.n	80099f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80099e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099e8:	d102      	bne.n	80099f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80099ea:	4b4f      	ldr	r3, [pc, #316]	@ (8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80099ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099ee:	e002      	b.n	80099f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80099f0:	2300      	movs	r3, #0
 80099f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80099f4:	e235      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80099f6:	e234      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80099f8:	4b4c      	ldr	r3, [pc, #304]	@ (8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80099fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099fc:	e231      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80099fe:	2300      	movs	r3, #0
 8009a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a02:	e22e      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009a04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a08:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009a0c:	430b      	orrs	r3, r1
 8009a0e:	f040 808f 	bne.w	8009b30 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009a12:	4b42      	ldr	r3, [pc, #264]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a16:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a1e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a22:	d06b      	beq.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a2a:	d874      	bhi.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a2e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a32:	d056      	beq.n	8009ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a3a:	d86c      	bhi.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a42:	d03b      	beq.n	8009abc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a46:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a4a:	d864      	bhi.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a52:	d021      	beq.n	8009a98 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a5a:	d85c      	bhi.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d004      	beq.n	8009a6c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8009a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a68:	d004      	beq.n	8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8009a6a:	e054      	b.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009a6c:	f7fe fa4c 	bl	8007f08 <HAL_RCC_GetPCLK1Freq>
 8009a70:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a72:	e1f6      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a74:	4b29      	ldr	r3, [pc, #164]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a80:	d107      	bne.n	8009a92 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a82:	f107 0318 	add.w	r3, r7, #24
 8009a86:	4618      	mov	r0, r3
 8009a88:	f000 fa0a 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a90:	e1e7      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009a92:	2300      	movs	r3, #0
 8009a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a96:	e1e4      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009a98:	4b20      	ldr	r3, [pc, #128]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009aa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009aa4:	d107      	bne.n	8009ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aa6:	f107 030c 	add.w	r3, r7, #12
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f000 fb4c 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ab4:	e1d5      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009aba:	e1d2      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009abc:	4b17      	ldr	r3, [pc, #92]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 0304 	and.w	r3, r3, #4
 8009ac4:	2b04      	cmp	r3, #4
 8009ac6:	d109      	bne.n	8009adc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ac8:	4b14      	ldr	r3, [pc, #80]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	08db      	lsrs	r3, r3, #3
 8009ace:	f003 0303 	and.w	r3, r3, #3
 8009ad2:	4a13      	ldr	r2, [pc, #76]	@ (8009b20 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ada:	e1c2      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009adc:	2300      	movs	r3, #0
 8009ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ae0:	e1bf      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009aea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009aee:	d102      	bne.n	8009af6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8009af0:	4b0c      	ldr	r3, [pc, #48]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009af4:	e1b5      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009af6:	2300      	movs	r3, #0
 8009af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009afa:	e1b2      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009afc:	4b07      	ldr	r3, [pc, #28]	@ (8009b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b08:	d102      	bne.n	8009b10 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8009b0a:	4b07      	ldr	r3, [pc, #28]	@ (8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b0e:	e1a8      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b14:	e1a5      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009b16:	2300      	movs	r3, #0
 8009b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b1a:	e1a2      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009b1c:	58024400 	.word	0x58024400
 8009b20:	03d09000 	.word	0x03d09000
 8009b24:	003d0900 	.word	0x003d0900
 8009b28:	017d7840 	.word	0x017d7840
 8009b2c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009b30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b34:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009b38:	430b      	orrs	r3, r1
 8009b3a:	d173      	bne.n	8009c24 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009b3c:	4b9c      	ldr	r3, [pc, #624]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009b44:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b4c:	d02f      	beq.n	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b54:	d863      	bhi.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8009b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d004      	beq.n	8009b66 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b62:	d012      	beq.n	8009b8a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009b64:	e05b      	b.n	8009c1e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b66:	4b92      	ldr	r3, [pc, #584]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b72:	d107      	bne.n	8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b74:	f107 0318 	add.w	r3, r7, #24
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f000 f991 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b82:	e16e      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b84:	2300      	movs	r3, #0
 8009b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b88:	e16b      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009b8a:	4b89      	ldr	r3, [pc, #548]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b96:	d107      	bne.n	8009ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b98:	f107 030c 	add.w	r3, r7, #12
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f000 fad3 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ba6:	e15c      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bac:	e159      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009bae:	4b80      	ldr	r3, [pc, #512]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bb2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009bb6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009bb8:	4b7d      	ldr	r3, [pc, #500]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 0304 	and.w	r3, r3, #4
 8009bc0:	2b04      	cmp	r3, #4
 8009bc2:	d10c      	bne.n	8009bde <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8009bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d109      	bne.n	8009bde <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009bca:	4b79      	ldr	r3, [pc, #484]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	08db      	lsrs	r3, r3, #3
 8009bd0:	f003 0303 	and.w	r3, r3, #3
 8009bd4:	4a77      	ldr	r2, [pc, #476]	@ (8009db4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8009bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bdc:	e01e      	b.n	8009c1c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009bde:	4b74      	ldr	r3, [pc, #464]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bea:	d106      	bne.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8009bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bf2:	d102      	bne.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009bf4:	4b70      	ldr	r3, [pc, #448]	@ (8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bf8:	e010      	b.n	8009c1c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009bfa:	4b6d      	ldr	r3, [pc, #436]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c06:	d106      	bne.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8009c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c0e:	d102      	bne.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009c10:	4b6a      	ldr	r3, [pc, #424]	@ (8009dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c14:	e002      	b.n	8009c1c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009c16:	2300      	movs	r3, #0
 8009c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009c1a:	e122      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009c1c:	e121      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c22:	e11e      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009c24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c28:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009c2c:	430b      	orrs	r3, r1
 8009c2e:	d133      	bne.n	8009c98 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009c30:	4b5f      	ldr	r3, [pc, #380]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c38:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d004      	beq.n	8009c4a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8009c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c46:	d012      	beq.n	8009c6e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8009c48:	e023      	b.n	8009c92 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009c4a:	4b59      	ldr	r3, [pc, #356]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c56:	d107      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f000 fbc7 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c66:	e0fc      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c6c:	e0f9      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c6e:	4b50      	ldr	r3, [pc, #320]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c7a:	d107      	bne.n	8009c8c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c7c:	f107 0318 	add.w	r3, r7, #24
 8009c80:	4618      	mov	r0, r3
 8009c82:	f000 f90d 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009c86:	6a3b      	ldr	r3, [r7, #32]
 8009c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c8a:	e0ea      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c90:	e0e7      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009c92:	2300      	movs	r3, #0
 8009c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c96:	e0e4      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c9c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009ca0:	430b      	orrs	r3, r1
 8009ca2:	f040 808d 	bne.w	8009dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009ca6:	4b42      	ldr	r3, [pc, #264]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009caa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009cae:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009cb6:	d06b      	beq.n	8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009cbe:	d874      	bhi.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cc6:	d056      	beq.n	8009d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cce:	d86c      	bhi.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009cd6:	d03b      	beq.n	8009d50 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009cde:	d864      	bhi.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ce6:	d021      	beq.n	8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009cee:	d85c      	bhi.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d004      	beq.n	8009d00 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009cfc:	d004      	beq.n	8009d08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8009cfe:	e054      	b.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009d00:	f000 f8b8 	bl	8009e74 <HAL_RCCEx_GetD3PCLK1Freq>
 8009d04:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009d06:	e0ac      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009d08:	4b29      	ldr	r3, [pc, #164]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d14:	d107      	bne.n	8009d26 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d16:	f107 0318 	add.w	r3, r7, #24
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f000 f8c0 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009d20:	69fb      	ldr	r3, [r7, #28]
 8009d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d24:	e09d      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d26:	2300      	movs	r3, #0
 8009d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d2a:	e09a      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009d2c:	4b20      	ldr	r3, [pc, #128]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d38:	d107      	bne.n	8009d4a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d3a:	f107 030c 	add.w	r3, r7, #12
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f000 fa02 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d48:	e08b      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d4e:	e088      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009d50:	4b17      	ldr	r3, [pc, #92]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f003 0304 	and.w	r3, r3, #4
 8009d58:	2b04      	cmp	r3, #4
 8009d5a:	d109      	bne.n	8009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d5c:	4b14      	ldr	r3, [pc, #80]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	08db      	lsrs	r3, r3, #3
 8009d62:	f003 0303 	and.w	r3, r3, #3
 8009d66:	4a13      	ldr	r2, [pc, #76]	@ (8009db4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009d68:	fa22 f303 	lsr.w	r3, r2, r3
 8009d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d6e:	e078      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d70:	2300      	movs	r3, #0
 8009d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d74:	e075      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009d76:	4b0e      	ldr	r3, [pc, #56]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d82:	d102      	bne.n	8009d8a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009d84:	4b0c      	ldr	r3, [pc, #48]	@ (8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d88:	e06b      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d8e:	e068      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009d90:	4b07      	ldr	r3, [pc, #28]	@ (8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d9c:	d102      	bne.n	8009da4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009d9e:	4b07      	ldr	r3, [pc, #28]	@ (8009dbc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009da2:	e05e      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009da4:	2300      	movs	r3, #0
 8009da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009da8:	e05b      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009daa:	2300      	movs	r3, #0
 8009dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dae:	e058      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009db0:	58024400 	.word	0x58024400
 8009db4:	03d09000 	.word	0x03d09000
 8009db8:	003d0900 	.word	0x003d0900
 8009dbc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009dc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dc4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009dc8:	430b      	orrs	r3, r1
 8009dca:	d148      	bne.n	8009e5e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009dcc:	4b27      	ldr	r3, [pc, #156]	@ (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009dd4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ddc:	d02a      	beq.n	8009e34 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8009dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009de4:	d838      	bhi.n	8009e58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d004      	beq.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009df2:	d00d      	beq.n	8009e10 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009df4:	e030      	b.n	8009e58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009df6:	4b1d      	ldr	r3, [pc, #116]	@ (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e02:	d102      	bne.n	8009e0a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8009e04:	4b1a      	ldr	r3, [pc, #104]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8009e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e08:	e02b      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e0e:	e028      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009e10:	4b16      	ldr	r3, [pc, #88]	@ (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e1c:	d107      	bne.n	8009e2e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e22:	4618      	mov	r0, r3
 8009e24:	f000 fae4 	bl	800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e2c:	e019      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e32:	e016      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e34:	4b0d      	ldr	r3, [pc, #52]	@ (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e40:	d107      	bne.n	8009e52 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e42:	f107 0318 	add.w	r3, r7, #24
 8009e46:	4618      	mov	r0, r3
 8009e48:	f000 f82a 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e50:	e007      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e52:	2300      	movs	r3, #0
 8009e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e56:	e004      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e5c:	e001      	b.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3740      	adds	r7, #64	@ 0x40
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	58024400 	.word	0x58024400
 8009e70:	017d7840 	.word	0x017d7840

08009e74 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009e78:	f7fe f816 	bl	8007ea8 <HAL_RCC_GetHCLKFreq>
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	4b06      	ldr	r3, [pc, #24]	@ (8009e98 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009e80:	6a1b      	ldr	r3, [r3, #32]
 8009e82:	091b      	lsrs	r3, r3, #4
 8009e84:	f003 0307 	and.w	r3, r3, #7
 8009e88:	4904      	ldr	r1, [pc, #16]	@ (8009e9c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009e8a:	5ccb      	ldrb	r3, [r1, r3]
 8009e8c:	f003 031f 	and.w	r3, r3, #31
 8009e90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	58024400 	.word	0x58024400
 8009e9c:	0800ca18 	.word	0x0800ca18

08009ea0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b089      	sub	sp, #36	@ 0x24
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ea8:	4ba1      	ldr	r3, [pc, #644]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eac:	f003 0303 	and.w	r3, r3, #3
 8009eb0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009eb2:	4b9f      	ldr	r3, [pc, #636]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb6:	0b1b      	lsrs	r3, r3, #12
 8009eb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009ebc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009ebe:	4b9c      	ldr	r3, [pc, #624]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ec2:	091b      	lsrs	r3, r3, #4
 8009ec4:	f003 0301 	and.w	r3, r3, #1
 8009ec8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009eca:	4b99      	ldr	r3, [pc, #612]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ece:	08db      	lsrs	r3, r3, #3
 8009ed0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	fb02 f303 	mul.w	r3, r2, r3
 8009eda:	ee07 3a90 	vmov	s15, r3
 8009ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ee2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f000 8111 	beq.w	800a110 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	f000 8083 	beq.w	8009ffc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	f200 80a1 	bhi.w	800a040 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009efe:	69bb      	ldr	r3, [r7, #24]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d003      	beq.n	8009f0c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009f04:	69bb      	ldr	r3, [r7, #24]
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d056      	beq.n	8009fb8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009f0a:	e099      	b.n	800a040 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f0c:	4b88      	ldr	r3, [pc, #544]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f003 0320 	and.w	r3, r3, #32
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d02d      	beq.n	8009f74 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f18:	4b85      	ldr	r3, [pc, #532]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	08db      	lsrs	r3, r3, #3
 8009f1e:	f003 0303 	and.w	r3, r3, #3
 8009f22:	4a84      	ldr	r2, [pc, #528]	@ (800a134 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009f24:	fa22 f303 	lsr.w	r3, r2, r3
 8009f28:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	ee07 3a90 	vmov	s15, r3
 8009f30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	ee07 3a90 	vmov	s15, r3
 8009f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f42:	4b7b      	ldr	r3, [pc, #492]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f4a:	ee07 3a90 	vmov	s15, r3
 8009f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f52:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f56:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a138 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f6e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009f72:	e087      	b.n	800a084 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	ee07 3a90 	vmov	s15, r3
 8009f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f7e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a13c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f86:	4b6a      	ldr	r3, [pc, #424]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f8e:	ee07 3a90 	vmov	s15, r3
 8009f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f96:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f9a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a138 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009f9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009fa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009fa6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009fb6:	e065      	b.n	800a084 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	ee07 3a90 	vmov	s15, r3
 8009fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fc2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a140 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009fc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fca:	4b59      	ldr	r3, [pc, #356]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fd2:	ee07 3a90 	vmov	s15, r3
 8009fd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fda:	ed97 6a03 	vldr	s12, [r7, #12]
 8009fde:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a138 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009fe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009fe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009fea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009fee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ff6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ffa:	e043      	b.n	800a084 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	ee07 3a90 	vmov	s15, r3
 800a002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a006:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a144 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a00a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a00e:	4b48      	ldr	r3, [pc, #288]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a016:	ee07 3a90 	vmov	s15, r3
 800a01a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a01e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a022:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a138 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a026:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a02a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a02e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a03a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a03e:	e021      	b.n	800a084 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	ee07 3a90 	vmov	s15, r3
 800a046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a04a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a140 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a04e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a052:	4b37      	ldr	r3, [pc, #220]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a05a:	ee07 3a90 	vmov	s15, r3
 800a05e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a062:	ed97 6a03 	vldr	s12, [r7, #12]
 800a066:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a138 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a06a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a06e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a07a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a07e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a082:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a084:	4b2a      	ldr	r3, [pc, #168]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a088:	0a5b      	lsrs	r3, r3, #9
 800a08a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a08e:	ee07 3a90 	vmov	s15, r3
 800a092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a096:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a09a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a09e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a0a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a0aa:	ee17 2a90 	vmov	r2, s15
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a0b2:	4b1f      	ldr	r3, [pc, #124]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0b6:	0c1b      	lsrs	r3, r3, #16
 800a0b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0bc:	ee07 3a90 	vmov	s15, r3
 800a0c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a0c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a0cc:	edd7 6a07 	vldr	s13, [r7, #28]
 800a0d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a0d8:	ee17 2a90 	vmov	r2, s15
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a0e0:	4b13      	ldr	r3, [pc, #76]	@ (800a130 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e4:	0e1b      	lsrs	r3, r3, #24
 800a0e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0ea:	ee07 3a90 	vmov	s15, r3
 800a0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a0f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a0fa:	edd7 6a07 	vldr	s13, [r7, #28]
 800a0fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a102:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a106:	ee17 2a90 	vmov	r2, s15
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a10e:	e008      	b.n	800a122 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	609a      	str	r2, [r3, #8]
}
 800a122:	bf00      	nop
 800a124:	3724      	adds	r7, #36	@ 0x24
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	58024400 	.word	0x58024400
 800a134:	03d09000 	.word	0x03d09000
 800a138:	46000000 	.word	0x46000000
 800a13c:	4c742400 	.word	0x4c742400
 800a140:	4a742400 	.word	0x4a742400
 800a144:	4bbebc20 	.word	0x4bbebc20

0800a148 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a148:	b480      	push	{r7}
 800a14a:	b089      	sub	sp, #36	@ 0x24
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a150:	4ba1      	ldr	r3, [pc, #644]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a154:	f003 0303 	and.w	r3, r3, #3
 800a158:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a15a:	4b9f      	ldr	r3, [pc, #636]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a15c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a15e:	0d1b      	lsrs	r3, r3, #20
 800a160:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a164:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a166:	4b9c      	ldr	r3, [pc, #624]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16a:	0a1b      	lsrs	r3, r3, #8
 800a16c:	f003 0301 	and.w	r3, r3, #1
 800a170:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a172:	4b99      	ldr	r3, [pc, #612]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a176:	08db      	lsrs	r3, r3, #3
 800a178:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a17c:	693a      	ldr	r2, [r7, #16]
 800a17e:	fb02 f303 	mul.w	r3, r2, r3
 800a182:	ee07 3a90 	vmov	s15, r3
 800a186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a18a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	2b00      	cmp	r3, #0
 800a192:	f000 8111 	beq.w	800a3b8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	2b02      	cmp	r3, #2
 800a19a:	f000 8083 	beq.w	800a2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	2b02      	cmp	r3, #2
 800a1a2:	f200 80a1 	bhi.w	800a2e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a1a6:	69bb      	ldr	r3, [r7, #24]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d003      	beq.n	800a1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a1ac:	69bb      	ldr	r3, [r7, #24]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d056      	beq.n	800a260 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a1b2:	e099      	b.n	800a2e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a1b4:	4b88      	ldr	r3, [pc, #544]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f003 0320 	and.w	r3, r3, #32
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d02d      	beq.n	800a21c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a1c0:	4b85      	ldr	r3, [pc, #532]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	08db      	lsrs	r3, r3, #3
 800a1c6:	f003 0303 	and.w	r3, r3, #3
 800a1ca:	4a84      	ldr	r2, [pc, #528]	@ (800a3dc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a1cc:	fa22 f303 	lsr.w	r3, r2, r3
 800a1d0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	ee07 3a90 	vmov	s15, r3
 800a1d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	ee07 3a90 	vmov	s15, r3
 800a1e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1ea:	4b7b      	ldr	r3, [pc, #492]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1f2:	ee07 3a90 	vmov	s15, r3
 800a1f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1fe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a3e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a20a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a20e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a212:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a216:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a21a:	e087      	b.n	800a32c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	ee07 3a90 	vmov	s15, r3
 800a222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a226:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a3e4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a22a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a22e:	4b6a      	ldr	r3, [pc, #424]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a236:	ee07 3a90 	vmov	s15, r3
 800a23a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a23e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a242:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a3e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a24a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a24e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a25a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a25e:	e065      	b.n	800a32c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	ee07 3a90 	vmov	s15, r3
 800a266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a26a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a3e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a26e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a272:	4b59      	ldr	r3, [pc, #356]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a27a:	ee07 3a90 	vmov	s15, r3
 800a27e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a282:	ed97 6a03 	vldr	s12, [r7, #12]
 800a286:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a3e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a28a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a28e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a29a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a29e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a2a2:	e043      	b.n	800a32c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	ee07 3a90 	vmov	s15, r3
 800a2aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2ae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a3ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a2b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2b6:	4b48      	ldr	r3, [pc, #288]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2be:	ee07 3a90 	vmov	s15, r3
 800a2c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2ca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a3e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a2ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a2da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a2e6:	e021      	b.n	800a32c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	ee07 3a90 	vmov	s15, r3
 800a2ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2f2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a3e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a2f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2fa:	4b37      	ldr	r3, [pc, #220]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a302:	ee07 3a90 	vmov	s15, r3
 800a306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a30a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a30e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a3e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a31a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a31e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a322:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a326:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a32a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a32c:	4b2a      	ldr	r3, [pc, #168]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a32e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a330:	0a5b      	lsrs	r3, r3, #9
 800a332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a336:	ee07 3a90 	vmov	s15, r3
 800a33a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a33e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a342:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a346:	edd7 6a07 	vldr	s13, [r7, #28]
 800a34a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a34e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a352:	ee17 2a90 	vmov	r2, s15
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a35a:	4b1f      	ldr	r3, [pc, #124]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a35c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a35e:	0c1b      	lsrs	r3, r3, #16
 800a360:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a364:	ee07 3a90 	vmov	s15, r3
 800a368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a36c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a370:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a374:	edd7 6a07 	vldr	s13, [r7, #28]
 800a378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a37c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a380:	ee17 2a90 	vmov	r2, s15
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a388:	4b13      	ldr	r3, [pc, #76]	@ (800a3d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a38a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a38c:	0e1b      	lsrs	r3, r3, #24
 800a38e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a392:	ee07 3a90 	vmov	s15, r3
 800a396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a39a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a39e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a3a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800a3a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a3aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a3ae:	ee17 2a90 	vmov	r2, s15
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a3b6:	e008      	b.n	800a3ca <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	609a      	str	r2, [r3, #8]
}
 800a3ca:	bf00      	nop
 800a3cc:	3724      	adds	r7, #36	@ 0x24
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	58024400 	.word	0x58024400
 800a3dc:	03d09000 	.word	0x03d09000
 800a3e0:	46000000 	.word	0x46000000
 800a3e4:	4c742400 	.word	0x4c742400
 800a3e8:	4a742400 	.word	0x4a742400
 800a3ec:	4bbebc20 	.word	0x4bbebc20

0800a3f0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b089      	sub	sp, #36	@ 0x24
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a3f8:	4ba0      	ldr	r3, [pc, #640]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a3fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3fc:	f003 0303 	and.w	r3, r3, #3
 800a400:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a402:	4b9e      	ldr	r3, [pc, #632]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a406:	091b      	lsrs	r3, r3, #4
 800a408:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a40c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a40e:	4b9b      	ldr	r3, [pc, #620]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a418:	4b98      	ldr	r3, [pc, #608]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a41a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a41c:	08db      	lsrs	r3, r3, #3
 800a41e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a422:	693a      	ldr	r2, [r7, #16]
 800a424:	fb02 f303 	mul.w	r3, r2, r3
 800a428:	ee07 3a90 	vmov	s15, r3
 800a42c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a430:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	2b00      	cmp	r3, #0
 800a438:	f000 8111 	beq.w	800a65e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a43c:	69bb      	ldr	r3, [r7, #24]
 800a43e:	2b02      	cmp	r3, #2
 800a440:	f000 8083 	beq.w	800a54a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	2b02      	cmp	r3, #2
 800a448:	f200 80a1 	bhi.w	800a58e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a44c:	69bb      	ldr	r3, [r7, #24]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	2b01      	cmp	r3, #1
 800a456:	d056      	beq.n	800a506 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a458:	e099      	b.n	800a58e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a45a:	4b88      	ldr	r3, [pc, #544]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f003 0320 	and.w	r3, r3, #32
 800a462:	2b00      	cmp	r3, #0
 800a464:	d02d      	beq.n	800a4c2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a466:	4b85      	ldr	r3, [pc, #532]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	08db      	lsrs	r3, r3, #3
 800a46c:	f003 0303 	and.w	r3, r3, #3
 800a470:	4a83      	ldr	r2, [pc, #524]	@ (800a680 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a472:	fa22 f303 	lsr.w	r3, r2, r3
 800a476:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	ee07 3a90 	vmov	s15, r3
 800a47e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	ee07 3a90 	vmov	s15, r3
 800a488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a48c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a490:	4b7a      	ldr	r3, [pc, #488]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a498:	ee07 3a90 	vmov	s15, r3
 800a49c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4a0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4a4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a684 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a4a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4bc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a4c0:	e087      	b.n	800a5d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	ee07 3a90 	vmov	s15, r3
 800a4c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4cc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a688 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a4d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4d4:	4b69      	ldr	r3, [pc, #420]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a4d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4dc:	ee07 3a90 	vmov	s15, r3
 800a4e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4e4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4e8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a684 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a4ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a500:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a504:	e065      	b.n	800a5d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	ee07 3a90 	vmov	s15, r3
 800a50c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a510:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a68c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a514:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a518:	4b58      	ldr	r3, [pc, #352]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a51a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a51c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a520:	ee07 3a90 	vmov	s15, r3
 800a524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a528:	ed97 6a03 	vldr	s12, [r7, #12]
 800a52c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a684 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a530:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a534:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a538:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a53c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a540:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a544:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a548:	e043      	b.n	800a5d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	ee07 3a90 	vmov	s15, r3
 800a550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a554:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a690 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a55c:	4b47      	ldr	r3, [pc, #284]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a55e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a564:	ee07 3a90 	vmov	s15, r3
 800a568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a56c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a570:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a684 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a574:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a578:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a57c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a580:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a584:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a588:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a58c:	e021      	b.n	800a5d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	ee07 3a90 	vmov	s15, r3
 800a594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a598:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a688 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a59c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5a0:	4b36      	ldr	r3, [pc, #216]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5a8:	ee07 3a90 	vmov	s15, r3
 800a5ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a5b4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a684 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a5b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a5d0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a5d2:	4b2a      	ldr	r3, [pc, #168]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5d6:	0a5b      	lsrs	r3, r3, #9
 800a5d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5dc:	ee07 3a90 	vmov	s15, r3
 800a5e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a5e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a5ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5f8:	ee17 2a90 	vmov	r2, s15
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a600:	4b1e      	ldr	r3, [pc, #120]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a604:	0c1b      	lsrs	r3, r3, #16
 800a606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a60a:	ee07 3a90 	vmov	s15, r3
 800a60e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a612:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a616:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a61a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a61e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a626:	ee17 2a90 	vmov	r2, s15
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a62e:	4b13      	ldr	r3, [pc, #76]	@ (800a67c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a632:	0e1b      	lsrs	r3, r3, #24
 800a634:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a638:	ee07 3a90 	vmov	s15, r3
 800a63c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a640:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a644:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a648:	edd7 6a07 	vldr	s13, [r7, #28]
 800a64c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a650:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a654:	ee17 2a90 	vmov	r2, s15
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a65c:	e008      	b.n	800a670 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	609a      	str	r2, [r3, #8]
}
 800a670:	bf00      	nop
 800a672:	3724      	adds	r7, #36	@ 0x24
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr
 800a67c:	58024400 	.word	0x58024400
 800a680:	03d09000 	.word	0x03d09000
 800a684:	46000000 	.word	0x46000000
 800a688:	4c742400 	.word	0x4c742400
 800a68c:	4a742400 	.word	0x4a742400
 800a690:	4bbebc20 	.word	0x4bbebc20

0800a694 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
 800a69c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a6a2:	4b53      	ldr	r3, [pc, #332]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a6a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6a6:	f003 0303 	and.w	r3, r3, #3
 800a6aa:	2b03      	cmp	r3, #3
 800a6ac:	d101      	bne.n	800a6b2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e099      	b.n	800a7e6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a6b2:	4b4f      	ldr	r3, [pc, #316]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4a4e      	ldr	r2, [pc, #312]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a6b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a6bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a6be:	f7f7 fe25 	bl	800230c <HAL_GetTick>
 800a6c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a6c4:	e008      	b.n	800a6d8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a6c6:	f7f7 fe21 	bl	800230c <HAL_GetTick>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	1ad3      	subs	r3, r2, r3
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d901      	bls.n	800a6d8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	e086      	b.n	800a7e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a6d8:	4b45      	ldr	r3, [pc, #276]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d1f0      	bne.n	800a6c6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a6e4:	4b42      	ldr	r3, [pc, #264]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	031b      	lsls	r3, r3, #12
 800a6f2:	493f      	ldr	r1, [pc, #252]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a6f4:	4313      	orrs	r3, r2
 800a6f6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	3b01      	subs	r3, #1
 800a6fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	3b01      	subs	r3, #1
 800a708:	025b      	lsls	r3, r3, #9
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	431a      	orrs	r2, r3
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	3b01      	subs	r3, #1
 800a714:	041b      	lsls	r3, r3, #16
 800a716:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a71a:	431a      	orrs	r2, r3
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	691b      	ldr	r3, [r3, #16]
 800a720:	3b01      	subs	r3, #1
 800a722:	061b      	lsls	r3, r3, #24
 800a724:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a728:	4931      	ldr	r1, [pc, #196]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a72e:	4b30      	ldr	r3, [pc, #192]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a732:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	695b      	ldr	r3, [r3, #20]
 800a73a:	492d      	ldr	r1, [pc, #180]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a73c:	4313      	orrs	r3, r2
 800a73e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a740:	4b2b      	ldr	r3, [pc, #172]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a744:	f023 0220 	bic.w	r2, r3, #32
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	4928      	ldr	r1, [pc, #160]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a74e:	4313      	orrs	r3, r2
 800a750:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a752:	4b27      	ldr	r3, [pc, #156]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a756:	4a26      	ldr	r2, [pc, #152]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a758:	f023 0310 	bic.w	r3, r3, #16
 800a75c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a75e:	4b24      	ldr	r3, [pc, #144]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a760:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a762:	4b24      	ldr	r3, [pc, #144]	@ (800a7f4 <RCCEx_PLL2_Config+0x160>)
 800a764:	4013      	ands	r3, r2
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	69d2      	ldr	r2, [r2, #28]
 800a76a:	00d2      	lsls	r2, r2, #3
 800a76c:	4920      	ldr	r1, [pc, #128]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a76e:	4313      	orrs	r3, r2
 800a770:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a772:	4b1f      	ldr	r3, [pc, #124]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a776:	4a1e      	ldr	r2, [pc, #120]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a778:	f043 0310 	orr.w	r3, r3, #16
 800a77c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d106      	bne.n	800a792 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a784:	4b1a      	ldr	r3, [pc, #104]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a788:	4a19      	ldr	r2, [pc, #100]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a78a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a78e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a790:	e00f      	b.n	800a7b2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b01      	cmp	r3, #1
 800a796:	d106      	bne.n	800a7a6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a798:	4b15      	ldr	r3, [pc, #84]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a79a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79c:	4a14      	ldr	r2, [pc, #80]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a79e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a7a4:	e005      	b.n	800a7b2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a7a6:	4b12      	ldr	r3, [pc, #72]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a7a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7aa:	4a11      	ldr	r2, [pc, #68]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a7ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a7b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a7b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4a0e      	ldr	r2, [pc, #56]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a7b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a7bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a7be:	f7f7 fda5 	bl	800230c <HAL_GetTick>
 800a7c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a7c4:	e008      	b.n	800a7d8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a7c6:	f7f7 fda1 	bl	800230c <HAL_GetTick>
 800a7ca:	4602      	mov	r2, r0
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	1ad3      	subs	r3, r2, r3
 800a7d0:	2b02      	cmp	r3, #2
 800a7d2:	d901      	bls.n	800a7d8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a7d4:	2303      	movs	r3, #3
 800a7d6:	e006      	b.n	800a7e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a7d8:	4b05      	ldr	r3, [pc, #20]	@ (800a7f0 <RCCEx_PLL2_Config+0x15c>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d0f0      	beq.n	800a7c6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a7e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3710      	adds	r7, #16
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	58024400 	.word	0x58024400
 800a7f4:	ffff0007 	.word	0xffff0007

0800a7f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b084      	sub	sp, #16
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a802:	2300      	movs	r3, #0
 800a804:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a806:	4b53      	ldr	r3, [pc, #332]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a80a:	f003 0303 	and.w	r3, r3, #3
 800a80e:	2b03      	cmp	r3, #3
 800a810:	d101      	bne.n	800a816 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	e099      	b.n	800a94a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a816:	4b4f      	ldr	r3, [pc, #316]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a4e      	ldr	r2, [pc, #312]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a81c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a820:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a822:	f7f7 fd73 	bl	800230c <HAL_GetTick>
 800a826:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a828:	e008      	b.n	800a83c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a82a:	f7f7 fd6f 	bl	800230c <HAL_GetTick>
 800a82e:	4602      	mov	r2, r0
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	1ad3      	subs	r3, r2, r3
 800a834:	2b02      	cmp	r3, #2
 800a836:	d901      	bls.n	800a83c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a838:	2303      	movs	r3, #3
 800a83a:	e086      	b.n	800a94a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a83c:	4b45      	ldr	r3, [pc, #276]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a844:	2b00      	cmp	r3, #0
 800a846:	d1f0      	bne.n	800a82a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a848:	4b42      	ldr	r3, [pc, #264]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a84a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a84c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	051b      	lsls	r3, r3, #20
 800a856:	493f      	ldr	r1, [pc, #252]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a858:	4313      	orrs	r3, r2
 800a85a:	628b      	str	r3, [r1, #40]	@ 0x28
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	3b01      	subs	r3, #1
 800a862:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	3b01      	subs	r3, #1
 800a86c:	025b      	lsls	r3, r3, #9
 800a86e:	b29b      	uxth	r3, r3
 800a870:	431a      	orrs	r2, r3
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68db      	ldr	r3, [r3, #12]
 800a876:	3b01      	subs	r3, #1
 800a878:	041b      	lsls	r3, r3, #16
 800a87a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a87e:	431a      	orrs	r2, r3
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	3b01      	subs	r3, #1
 800a886:	061b      	lsls	r3, r3, #24
 800a888:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a88c:	4931      	ldr	r1, [pc, #196]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a88e:	4313      	orrs	r3, r2
 800a890:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a892:	4b30      	ldr	r3, [pc, #192]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a896:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	695b      	ldr	r3, [r3, #20]
 800a89e:	492d      	ldr	r1, [pc, #180]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8a0:	4313      	orrs	r3, r2
 800a8a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a8a4:	4b2b      	ldr	r3, [pc, #172]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	699b      	ldr	r3, [r3, #24]
 800a8b0:	4928      	ldr	r1, [pc, #160]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8b2:	4313      	orrs	r3, r2
 800a8b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a8b6:	4b27      	ldr	r3, [pc, #156]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ba:	4a26      	ldr	r2, [pc, #152]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a8c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a8c2:	4b24      	ldr	r3, [pc, #144]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8c6:	4b24      	ldr	r3, [pc, #144]	@ (800a958 <RCCEx_PLL3_Config+0x160>)
 800a8c8:	4013      	ands	r3, r2
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	69d2      	ldr	r2, [r2, #28]
 800a8ce:	00d2      	lsls	r2, r2, #3
 800a8d0:	4920      	ldr	r1, [pc, #128]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8d2:	4313      	orrs	r3, r2
 800a8d4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a8d6:	4b1f      	ldr	r3, [pc, #124]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8da:	4a1e      	ldr	r2, [pc, #120]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d106      	bne.n	800a8f6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a8e8:	4b1a      	ldr	r3, [pc, #104]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ec:	4a19      	ldr	r2, [pc, #100]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a8f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a8f4:	e00f      	b.n	800a916 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d106      	bne.n	800a90a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a8fc:	4b15      	ldr	r3, [pc, #84]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a8fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a900:	4a14      	ldr	r2, [pc, #80]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a902:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a906:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a908:	e005      	b.n	800a916 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a90a:	4b12      	ldr	r3, [pc, #72]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a90c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a90e:	4a11      	ldr	r2, [pc, #68]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a910:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a914:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a916:	4b0f      	ldr	r3, [pc, #60]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4a0e      	ldr	r2, [pc, #56]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a91c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a920:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a922:	f7f7 fcf3 	bl	800230c <HAL_GetTick>
 800a926:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a928:	e008      	b.n	800a93c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a92a:	f7f7 fcef 	bl	800230c <HAL_GetTick>
 800a92e:	4602      	mov	r2, r0
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	2b02      	cmp	r3, #2
 800a936:	d901      	bls.n	800a93c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a938:	2303      	movs	r3, #3
 800a93a:	e006      	b.n	800a94a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a93c:	4b05      	ldr	r3, [pc, #20]	@ (800a954 <RCCEx_PLL3_Config+0x15c>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a944:	2b00      	cmp	r3, #0
 800a946:	d0f0      	beq.n	800a92a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a948:	7bfb      	ldrb	r3, [r7, #15]
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	58024400 	.word	0x58024400
 800a958:	ffff0007 	.word	0xffff0007

0800a95c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b082      	sub	sp, #8
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d101      	bne.n	800a96e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a96a:	2301      	movs	r3, #1
 800a96c:	e042      	b.n	800a9f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a974:	2b00      	cmp	r3, #0
 800a976:	d106      	bne.n	800a986 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f7f6 facf 	bl	8000f24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2224      	movs	r2, #36	@ 0x24
 800a98a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	681a      	ldr	r2, [r3, #0]
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f022 0201 	bic.w	r2, r2, #1
 800a99c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d002      	beq.n	800a9ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f001 fa5c 	bl	800be64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 fcf1 	bl	800b394 <UART_SetConfig>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d101      	bne.n	800a9bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	e01b      	b.n	800a9f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	685a      	ldr	r2, [r3, #4]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a9ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	689a      	ldr	r2, [r3, #8]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a9da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	681a      	ldr	r2, [r3, #0]
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f042 0201 	orr.w	r2, r2, #1
 800a9ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f001 fadb 	bl	800bfa8 <UART_CheckIdleState>
 800a9f2:	4603      	mov	r3, r0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3708      	adds	r7, #8
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b08a      	sub	sp, #40	@ 0x28
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	4613      	mov	r3, r2
 800aa08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa10:	2b20      	cmp	r3, #32
 800aa12:	d137      	bne.n	800aa84 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d002      	beq.n	800aa20 <HAL_UART_Receive_DMA+0x24>
 800aa1a:	88fb      	ldrh	r3, [r7, #6]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d101      	bne.n	800aa24 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800aa20:	2301      	movs	r3, #1
 800aa22:	e030      	b.n	800aa86 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2200      	movs	r2, #0
 800aa28:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4a18      	ldr	r2, [pc, #96]	@ (800aa90 <HAL_UART_Receive_DMA+0x94>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d01f      	beq.n	800aa74 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d018      	beq.n	800aa74 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	e853 3f00 	ldrex	r3, [r3]
 800aa4e:	613b      	str	r3, [r7, #16]
   return(result);
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aa56:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa60:	623b      	str	r3, [r7, #32]
 800aa62:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa64:	69f9      	ldr	r1, [r7, #28]
 800aa66:	6a3a      	ldr	r2, [r7, #32]
 800aa68:	e841 2300 	strex	r3, r2, [r1]
 800aa6c:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa6e:	69bb      	ldr	r3, [r7, #24]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1e6      	bne.n	800aa42 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800aa74:	88fb      	ldrh	r3, [r7, #6]
 800aa76:	461a      	mov	r2, r3
 800aa78:	68b9      	ldr	r1, [r7, #8]
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	f001 fbac 	bl	800c1d8 <UART_Start_Receive_DMA>
 800aa80:	4603      	mov	r3, r0
 800aa82:	e000      	b.n	800aa86 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aa84:	2302      	movs	r3, #2
  }
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3728      	adds	r7, #40	@ 0x28
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	bf00      	nop
 800aa90:	58000c00 	.word	0x58000c00

0800aa94 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b090      	sub	sp, #64	@ 0x40
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aaaa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aab6:	2b80      	cmp	r3, #128	@ 0x80
 800aab8:	d139      	bne.n	800ab2e <HAL_UART_DMAStop+0x9a>
 800aaba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aabc:	2b21      	cmp	r3, #33	@ 0x21
 800aabe:	d136      	bne.n	800ab2e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	3308      	adds	r3, #8
 800aac6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac8:	6a3b      	ldr	r3, [r7, #32]
 800aaca:	e853 3f00 	ldrex	r3, [r3]
 800aace:	61fb      	str	r3, [r7, #28]
   return(result);
 800aad0:	69fb      	ldr	r3, [r7, #28]
 800aad2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aad6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	3308      	adds	r3, #8
 800aade:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aae0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aae2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aae8:	e841 2300 	strex	r3, r2, [r1]
 800aaec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aaee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d1e5      	bne.n	800aac0 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d015      	beq.n	800ab28 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7f9 ff59 	bl	80049b8 <HAL_DMA_Abort>
 800ab06:	4603      	mov	r3, r0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00d      	beq.n	800ab28 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab10:	4618      	mov	r0, r3
 800ab12:	f7fb fbdf 	bl	80062d4 <HAL_DMA_GetError>
 800ab16:	4603      	mov	r3, r0
 800ab18:	2b20      	cmp	r3, #32
 800ab1a:	d105      	bne.n	800ab28 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2210      	movs	r2, #16
 800ab20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800ab24:	2303      	movs	r3, #3
 800ab26:	e047      	b.n	800abb8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	f001 fbfb 	bl	800c324 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	689b      	ldr	r3, [r3, #8]
 800ab34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab38:	2b40      	cmp	r3, #64	@ 0x40
 800ab3a:	d13c      	bne.n	800abb6 <HAL_UART_DMAStop+0x122>
 800ab3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3e:	2b22      	cmp	r3, #34	@ 0x22
 800ab40:	d139      	bne.n	800abb6 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	3308      	adds	r3, #8
 800ab48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	e853 3f00 	ldrex	r3, [r3]
 800ab50:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab58:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	3308      	adds	r3, #8
 800ab60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab62:	61ba      	str	r2, [r7, #24]
 800ab64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab66:	6979      	ldr	r1, [r7, #20]
 800ab68:	69ba      	ldr	r2, [r7, #24]
 800ab6a:	e841 2300 	strex	r3, r2, [r1]
 800ab6e:	613b      	str	r3, [r7, #16]
   return(result);
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d1e5      	bne.n	800ab42 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d017      	beq.n	800abb0 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7f9 ff16 	bl	80049b8 <HAL_DMA_Abort>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00e      	beq.n	800abb0 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7fb fb9b 	bl	80062d4 <HAL_DMA_GetError>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	2b20      	cmp	r3, #32
 800aba2:	d105      	bne.n	800abb0 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2210      	movs	r2, #16
 800aba8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800abac:	2303      	movs	r3, #3
 800abae:	e003      	b.n	800abb8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f001 fbf9 	bl	800c3a8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3740      	adds	r7, #64	@ 0x40
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b0ba      	sub	sp, #232	@ 0xe8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	69db      	ldr	r3, [r3, #28]
 800abce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800abe6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800abea:	f640 030f 	movw	r3, #2063	@ 0x80f
 800abee:	4013      	ands	r3, r2
 800abf0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800abf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d11b      	bne.n	800ac34 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800abfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac00:	f003 0320 	and.w	r3, r3, #32
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d015      	beq.n	800ac34 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac0c:	f003 0320 	and.w	r3, r3, #32
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d105      	bne.n	800ac20 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ac14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d009      	beq.n	800ac34 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	f000 8393 	beq.w	800b350 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	4798      	blx	r3
      }
      return;
 800ac32:	e38d      	b.n	800b350 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ac34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	f000 8123 	beq.w	800ae84 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ac3e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ac42:	4b8d      	ldr	r3, [pc, #564]	@ (800ae78 <HAL_UART_IRQHandler+0x2b8>)
 800ac44:	4013      	ands	r3, r2
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d106      	bne.n	800ac58 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ac4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ac4e:	4b8b      	ldr	r3, [pc, #556]	@ (800ae7c <HAL_UART_IRQHandler+0x2bc>)
 800ac50:	4013      	ands	r3, r2
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f000 8116 	beq.w	800ae84 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d011      	beq.n	800ac88 <HAL_UART_IRQHandler+0xc8>
 800ac64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00b      	beq.n	800ac88 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2201      	movs	r2, #1
 800ac76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac7e:	f043 0201 	orr.w	r2, r3, #1
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac8c:	f003 0302 	and.w	r3, r3, #2
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d011      	beq.n	800acb8 <HAL_UART_IRQHandler+0xf8>
 800ac94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac98:	f003 0301 	and.w	r3, r3, #1
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d00b      	beq.n	800acb8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2202      	movs	r2, #2
 800aca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acae:	f043 0204 	orr.w	r2, r3, #4
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800acb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acbc:	f003 0304 	and.w	r3, r3, #4
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d011      	beq.n	800ace8 <HAL_UART_IRQHandler+0x128>
 800acc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acc8:	f003 0301 	and.w	r3, r3, #1
 800accc:	2b00      	cmp	r3, #0
 800acce:	d00b      	beq.n	800ace8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2204      	movs	r2, #4
 800acd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acde:	f043 0202 	orr.w	r2, r3, #2
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ace8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acec:	f003 0308 	and.w	r3, r3, #8
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d017      	beq.n	800ad24 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800acf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acf8:	f003 0320 	and.w	r3, r3, #32
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d105      	bne.n	800ad0c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ad00:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ad04:	4b5c      	ldr	r3, [pc, #368]	@ (800ae78 <HAL_UART_IRQHandler+0x2b8>)
 800ad06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00b      	beq.n	800ad24 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2208      	movs	r2, #8
 800ad12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad1a:	f043 0208 	orr.w	r2, r3, #8
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d012      	beq.n	800ad56 <HAL_UART_IRQHandler+0x196>
 800ad30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d00c      	beq.n	800ad56 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ad44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad4c:	f043 0220 	orr.w	r2, r3, #32
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f000 82f9 	beq.w	800b354 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ad62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad66:	f003 0320 	and.w	r3, r3, #32
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d013      	beq.n	800ad96 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ad6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad72:	f003 0320 	and.w	r3, r3, #32
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d105      	bne.n	800ad86 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ad7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d007      	beq.n	800ad96 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d003      	beq.n	800ad96 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad9c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adaa:	2b40      	cmp	r3, #64	@ 0x40
 800adac:	d005      	beq.n	800adba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800adae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800adb2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d054      	beq.n	800ae64 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f001 faf4 	bl	800c3a8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	689b      	ldr	r3, [r3, #8]
 800adc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adca:	2b40      	cmp	r3, #64	@ 0x40
 800adcc:	d146      	bne.n	800ae5c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	3308      	adds	r3, #8
 800add4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800addc:	e853 3f00 	ldrex	r3, [r3]
 800ade0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ade4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ade8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	3308      	adds	r3, #8
 800adf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800adfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800adfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae0a:	e841 2300 	strex	r3, r2, [r1]
 800ae0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ae12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1d9      	bne.n	800adce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d017      	beq.n	800ae54 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae2a:	4a15      	ldr	r2, [pc, #84]	@ (800ae80 <HAL_UART_IRQHandler+0x2c0>)
 800ae2c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7fa f8dd 	bl	8004ff4 <HAL_DMA_Abort_IT>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d019      	beq.n	800ae74 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ae4e:	4610      	mov	r0, r2
 800ae50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae52:	e00f      	b.n	800ae74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f7f7 f8d1 	bl	8001ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae5a:	e00b      	b.n	800ae74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f7f7 f8cd 	bl	8001ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae62:	e007      	b.n	800ae74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f7f7 f8c9 	bl	8001ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ae72:	e26f      	b.n	800b354 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae74:	bf00      	nop
    return;
 800ae76:	e26d      	b.n	800b354 <HAL_UART_IRQHandler+0x794>
 800ae78:	10000001 	.word	0x10000001
 800ae7c:	04000120 	.word	0x04000120
 800ae80:	0800c65b 	.word	0x0800c65b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	f040 8203 	bne.w	800b294 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ae8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae92:	f003 0310 	and.w	r3, r3, #16
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	f000 81fc 	beq.w	800b294 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ae9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aea0:	f003 0310 	and.w	r3, r3, #16
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	f000 81f5 	beq.w	800b294 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2210      	movs	r2, #16
 800aeb0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	689b      	ldr	r3, [r3, #8]
 800aeb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aebc:	2b40      	cmp	r3, #64	@ 0x40
 800aebe:	f040 816d 	bne.w	800b19c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4aa4      	ldr	r2, [pc, #656]	@ (800b15c <HAL_UART_IRQHandler+0x59c>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d068      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4aa1      	ldr	r2, [pc, #644]	@ (800b160 <HAL_UART_IRQHandler+0x5a0>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d061      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a9f      	ldr	r2, [pc, #636]	@ (800b164 <HAL_UART_IRQHandler+0x5a4>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d05a      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a9c      	ldr	r2, [pc, #624]	@ (800b168 <HAL_UART_IRQHandler+0x5a8>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d053      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	4a9a      	ldr	r2, [pc, #616]	@ (800b16c <HAL_UART_IRQHandler+0x5ac>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d04c      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4a97      	ldr	r2, [pc, #604]	@ (800b170 <HAL_UART_IRQHandler+0x5b0>)
 800af12:	4293      	cmp	r3, r2
 800af14:	d045      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4a95      	ldr	r2, [pc, #596]	@ (800b174 <HAL_UART_IRQHandler+0x5b4>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d03e      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a92      	ldr	r2, [pc, #584]	@ (800b178 <HAL_UART_IRQHandler+0x5b8>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d037      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4a90      	ldr	r2, [pc, #576]	@ (800b17c <HAL_UART_IRQHandler+0x5bc>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d030      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a8d      	ldr	r2, [pc, #564]	@ (800b180 <HAL_UART_IRQHandler+0x5c0>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d029      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a8b      	ldr	r2, [pc, #556]	@ (800b184 <HAL_UART_IRQHandler+0x5c4>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d022      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	4a88      	ldr	r2, [pc, #544]	@ (800b188 <HAL_UART_IRQHandler+0x5c8>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d01b      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	4a86      	ldr	r2, [pc, #536]	@ (800b18c <HAL_UART_IRQHandler+0x5cc>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d014      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4a83      	ldr	r2, [pc, #524]	@ (800b190 <HAL_UART_IRQHandler+0x5d0>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d00d      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	4a81      	ldr	r2, [pc, #516]	@ (800b194 <HAL_UART_IRQHandler+0x5d4>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d006      	beq.n	800afa2 <HAL_UART_IRQHandler+0x3e2>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	4a7e      	ldr	r2, [pc, #504]	@ (800b198 <HAL_UART_IRQHandler+0x5d8>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d106      	bne.n	800afb0 <HAL_UART_IRQHandler+0x3f0>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	b29b      	uxth	r3, r3
 800afae:	e005      	b.n	800afbc <HAL_UART_IRQHandler+0x3fc>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	b29b      	uxth	r3, r3
 800afbc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800afc0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	f000 80ad 	beq.w	800b124 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800afd0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800afd4:	429a      	cmp	r2, r3
 800afd6:	f080 80a5 	bcs.w	800b124 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800afe0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afea:	69db      	ldr	r3, [r3, #28]
 800afec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aff0:	f000 8087 	beq.w	800b102 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800affc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b000:	e853 3f00 	ldrex	r3, [r3]
 800b004:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b008:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b00c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b010:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	461a      	mov	r2, r3
 800b01a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b01e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b022:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b026:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b02a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b02e:	e841 2300 	strex	r3, r2, [r1]
 800b032:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b036:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d1da      	bne.n	800aff4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	3308      	adds	r3, #8
 800b044:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b048:	e853 3f00 	ldrex	r3, [r3]
 800b04c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b04e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b050:	f023 0301 	bic.w	r3, r3, #1
 800b054:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	3308      	adds	r3, #8
 800b05e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b062:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b066:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b068:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b06a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b06e:	e841 2300 	strex	r3, r2, [r1]
 800b072:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b074:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b076:	2b00      	cmp	r3, #0
 800b078:	d1e1      	bne.n	800b03e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	3308      	adds	r3, #8
 800b080:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b082:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b084:	e853 3f00 	ldrex	r3, [r3]
 800b088:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b08a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b08c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b090:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	3308      	adds	r3, #8
 800b09a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b09e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b0a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b0a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b0a6:	e841 2300 	strex	r3, r2, [r1]
 800b0aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b0ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d1e3      	bne.n	800b07a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2220      	movs	r2, #32
 800b0b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0c8:	e853 3f00 	ldrex	r3, [r3]
 800b0cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b0ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0d0:	f023 0310 	bic.w	r3, r3, #16
 800b0d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	461a      	mov	r2, r3
 800b0de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b0e4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b0e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0ea:	e841 2300 	strex	r3, r2, [r1]
 800b0ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b0f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1e4      	bne.n	800b0c0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7f9 fc5b 	bl	80049b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2202      	movs	r2, #2
 800b106:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b114:	b29b      	uxth	r3, r3
 800b116:	1ad3      	subs	r3, r2, r3
 800b118:	b29b      	uxth	r3, r3
 800b11a:	4619      	mov	r1, r3
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f7f6 feef 	bl	8001f00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b122:	e119      	b.n	800b358 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b12a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b12e:	429a      	cmp	r2, r3
 800b130:	f040 8112 	bne.w	800b358 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b13a:	69db      	ldr	r3, [r3, #28]
 800b13c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b140:	f040 810a 	bne.w	800b358 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2202      	movs	r2, #2
 800b148:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b150:	4619      	mov	r1, r3
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f7f6 fed4 	bl	8001f00 <HAL_UARTEx_RxEventCallback>
      return;
 800b158:	e0fe      	b.n	800b358 <HAL_UART_IRQHandler+0x798>
 800b15a:	bf00      	nop
 800b15c:	40020010 	.word	0x40020010
 800b160:	40020028 	.word	0x40020028
 800b164:	40020040 	.word	0x40020040
 800b168:	40020058 	.word	0x40020058
 800b16c:	40020070 	.word	0x40020070
 800b170:	40020088 	.word	0x40020088
 800b174:	400200a0 	.word	0x400200a0
 800b178:	400200b8 	.word	0x400200b8
 800b17c:	40020410 	.word	0x40020410
 800b180:	40020428 	.word	0x40020428
 800b184:	40020440 	.word	0x40020440
 800b188:	40020458 	.word	0x40020458
 800b18c:	40020470 	.word	0x40020470
 800b190:	40020488 	.word	0x40020488
 800b194:	400204a0 	.word	0x400204a0
 800b198:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1a8:	b29b      	uxth	r3, r3
 800b1aa:	1ad3      	subs	r3, r2, r3
 800b1ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	f000 80cf 	beq.w	800b35c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b1be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	f000 80ca 	beq.w	800b35c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d0:	e853 3f00 	ldrex	r3, [r3]
 800b1d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b1d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b1dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b1ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1ec:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1f2:	e841 2300 	strex	r3, r2, [r1]
 800b1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d1e4      	bne.n	800b1c8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	3308      	adds	r3, #8
 800b204:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b208:	e853 3f00 	ldrex	r3, [r3]
 800b20c:	623b      	str	r3, [r7, #32]
   return(result);
 800b20e:	6a3a      	ldr	r2, [r7, #32]
 800b210:	4b55      	ldr	r3, [pc, #340]	@ (800b368 <HAL_UART_IRQHandler+0x7a8>)
 800b212:	4013      	ands	r3, r2
 800b214:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	3308      	adds	r3, #8
 800b21e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b222:	633a      	str	r2, [r7, #48]	@ 0x30
 800b224:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b226:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b228:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b22a:	e841 2300 	strex	r3, r2, [r1]
 800b22e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b232:	2b00      	cmp	r3, #0
 800b234:	d1e3      	bne.n	800b1fe <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2220      	movs	r2, #32
 800b23a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2200      	movs	r2, #0
 800b242:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2200      	movs	r2, #0
 800b248:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	e853 3f00 	ldrex	r3, [r3]
 800b256:	60fb      	str	r3, [r7, #12]
   return(result);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	f023 0310 	bic.w	r3, r3, #16
 800b25e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	461a      	mov	r2, r3
 800b268:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b26c:	61fb      	str	r3, [r7, #28]
 800b26e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b270:	69b9      	ldr	r1, [r7, #24]
 800b272:	69fa      	ldr	r2, [r7, #28]
 800b274:	e841 2300 	strex	r3, r2, [r1]
 800b278:	617b      	str	r3, [r7, #20]
   return(result);
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d1e4      	bne.n	800b24a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2202      	movs	r2, #2
 800b284:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b286:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b28a:	4619      	mov	r1, r3
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f7f6 fe37 	bl	8001f00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b292:	e063      	b.n	800b35c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b298:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d00e      	beq.n	800b2be <HAL_UART_IRQHandler+0x6fe>
 800b2a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b2a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d008      	beq.n	800b2be <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b2b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f001 fa0c 	bl	800c6d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b2bc:	e051      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b2be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d014      	beq.n	800b2f4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b2ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d105      	bne.n	800b2e2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b2d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b2da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d008      	beq.n	800b2f4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d03a      	beq.n	800b360 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	4798      	blx	r3
    }
    return;
 800b2f2:	e035      	b.n	800b360 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b2f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d009      	beq.n	800b314 <HAL_UART_IRQHandler+0x754>
 800b300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d003      	beq.n	800b314 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f001 f9b6 	bl	800c67e <UART_EndTransmit_IT>
    return;
 800b312:	e026      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b318:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d009      	beq.n	800b334 <HAL_UART_IRQHandler+0x774>
 800b320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b324:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d003      	beq.n	800b334 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f001 f9e5 	bl	800c6fc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b332:	e016      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b338:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d010      	beq.n	800b362 <HAL_UART_IRQHandler+0x7a2>
 800b340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b344:	2b00      	cmp	r3, #0
 800b346:	da0c      	bge.n	800b362 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f001 f9cd 	bl	800c6e8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b34e:	e008      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b350:	bf00      	nop
 800b352:	e006      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b354:	bf00      	nop
 800b356:	e004      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b358:	bf00      	nop
 800b35a:	e002      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b35c:	bf00      	nop
 800b35e:	e000      	b.n	800b362 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b360:	bf00      	nop
  }
}
 800b362:	37e8      	adds	r7, #232	@ 0xe8
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}
 800b368:	effffffe 	.word	0xeffffffe

0800b36c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b374:	bf00      	nop
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b380:	b480      	push	{r7}
 800b382:	b083      	sub	sp, #12
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b388:	bf00      	nop
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b398:	b092      	sub	sp, #72	@ 0x48
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	689a      	ldr	r2, [r3, #8]
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	691b      	ldr	r3, [r3, #16]
 800b3ac:	431a      	orrs	r2, r3
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	431a      	orrs	r2, r3
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	69db      	ldr	r3, [r3, #28]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	681a      	ldr	r2, [r3, #0]
 800b3c2:	4bbe      	ldr	r3, [pc, #760]	@ (800b6bc <UART_SetConfig+0x328>)
 800b3c4:	4013      	ands	r3, r2
 800b3c6:	697a      	ldr	r2, [r7, #20]
 800b3c8:	6812      	ldr	r2, [r2, #0]
 800b3ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b3cc:	430b      	orrs	r3, r1
 800b3ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b3d0:	697b      	ldr	r3, [r7, #20]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	68da      	ldr	r2, [r3, #12]
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	430a      	orrs	r2, r1
 800b3e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	699b      	ldr	r3, [r3, #24]
 800b3ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b3ec:	697b      	ldr	r3, [r7, #20]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4ab3      	ldr	r2, [pc, #716]	@ (800b6c0 <UART_SetConfig+0x32c>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d004      	beq.n	800b400 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	6a1b      	ldr	r3, [r3, #32]
 800b3fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	689a      	ldr	r2, [r3, #8]
 800b406:	4baf      	ldr	r3, [pc, #700]	@ (800b6c4 <UART_SetConfig+0x330>)
 800b408:	4013      	ands	r3, r2
 800b40a:	697a      	ldr	r2, [r7, #20]
 800b40c:	6812      	ldr	r2, [r2, #0]
 800b40e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b410:	430b      	orrs	r3, r1
 800b412:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b414:	697b      	ldr	r3, [r7, #20]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b41a:	f023 010f 	bic.w	r1, r3, #15
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	430a      	orrs	r2, r1
 800b428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4aa6      	ldr	r2, [pc, #664]	@ (800b6c8 <UART_SetConfig+0x334>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d177      	bne.n	800b524 <UART_SetConfig+0x190>
 800b434:	4ba5      	ldr	r3, [pc, #660]	@ (800b6cc <UART_SetConfig+0x338>)
 800b436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b43c:	2b28      	cmp	r3, #40	@ 0x28
 800b43e:	d86d      	bhi.n	800b51c <UART_SetConfig+0x188>
 800b440:	a201      	add	r2, pc, #4	@ (adr r2, 800b448 <UART_SetConfig+0xb4>)
 800b442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b446:	bf00      	nop
 800b448:	0800b4ed 	.word	0x0800b4ed
 800b44c:	0800b51d 	.word	0x0800b51d
 800b450:	0800b51d 	.word	0x0800b51d
 800b454:	0800b51d 	.word	0x0800b51d
 800b458:	0800b51d 	.word	0x0800b51d
 800b45c:	0800b51d 	.word	0x0800b51d
 800b460:	0800b51d 	.word	0x0800b51d
 800b464:	0800b51d 	.word	0x0800b51d
 800b468:	0800b4f5 	.word	0x0800b4f5
 800b46c:	0800b51d 	.word	0x0800b51d
 800b470:	0800b51d 	.word	0x0800b51d
 800b474:	0800b51d 	.word	0x0800b51d
 800b478:	0800b51d 	.word	0x0800b51d
 800b47c:	0800b51d 	.word	0x0800b51d
 800b480:	0800b51d 	.word	0x0800b51d
 800b484:	0800b51d 	.word	0x0800b51d
 800b488:	0800b4fd 	.word	0x0800b4fd
 800b48c:	0800b51d 	.word	0x0800b51d
 800b490:	0800b51d 	.word	0x0800b51d
 800b494:	0800b51d 	.word	0x0800b51d
 800b498:	0800b51d 	.word	0x0800b51d
 800b49c:	0800b51d 	.word	0x0800b51d
 800b4a0:	0800b51d 	.word	0x0800b51d
 800b4a4:	0800b51d 	.word	0x0800b51d
 800b4a8:	0800b505 	.word	0x0800b505
 800b4ac:	0800b51d 	.word	0x0800b51d
 800b4b0:	0800b51d 	.word	0x0800b51d
 800b4b4:	0800b51d 	.word	0x0800b51d
 800b4b8:	0800b51d 	.word	0x0800b51d
 800b4bc:	0800b51d 	.word	0x0800b51d
 800b4c0:	0800b51d 	.word	0x0800b51d
 800b4c4:	0800b51d 	.word	0x0800b51d
 800b4c8:	0800b50d 	.word	0x0800b50d
 800b4cc:	0800b51d 	.word	0x0800b51d
 800b4d0:	0800b51d 	.word	0x0800b51d
 800b4d4:	0800b51d 	.word	0x0800b51d
 800b4d8:	0800b51d 	.word	0x0800b51d
 800b4dc:	0800b51d 	.word	0x0800b51d
 800b4e0:	0800b51d 	.word	0x0800b51d
 800b4e4:	0800b51d 	.word	0x0800b51d
 800b4e8:	0800b515 	.word	0x0800b515
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4f2:	e222      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b4f4:	2304      	movs	r3, #4
 800b4f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4fa:	e21e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b4fc:	2308      	movs	r3, #8
 800b4fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b502:	e21a      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b504:	2310      	movs	r3, #16
 800b506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b50a:	e216      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b50c:	2320      	movs	r3, #32
 800b50e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b512:	e212      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b514:	2340      	movs	r3, #64	@ 0x40
 800b516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b51a:	e20e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b51c:	2380      	movs	r3, #128	@ 0x80
 800b51e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b522:	e20a      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4a69      	ldr	r2, [pc, #420]	@ (800b6d0 <UART_SetConfig+0x33c>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d130      	bne.n	800b590 <UART_SetConfig+0x1fc>
 800b52e:	4b67      	ldr	r3, [pc, #412]	@ (800b6cc <UART_SetConfig+0x338>)
 800b530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b532:	f003 0307 	and.w	r3, r3, #7
 800b536:	2b05      	cmp	r3, #5
 800b538:	d826      	bhi.n	800b588 <UART_SetConfig+0x1f4>
 800b53a:	a201      	add	r2, pc, #4	@ (adr r2, 800b540 <UART_SetConfig+0x1ac>)
 800b53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b540:	0800b559 	.word	0x0800b559
 800b544:	0800b561 	.word	0x0800b561
 800b548:	0800b569 	.word	0x0800b569
 800b54c:	0800b571 	.word	0x0800b571
 800b550:	0800b579 	.word	0x0800b579
 800b554:	0800b581 	.word	0x0800b581
 800b558:	2300      	movs	r3, #0
 800b55a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b55e:	e1ec      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b560:	2304      	movs	r3, #4
 800b562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b566:	e1e8      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b568:	2308      	movs	r3, #8
 800b56a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b56e:	e1e4      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b570:	2310      	movs	r3, #16
 800b572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b576:	e1e0      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b578:	2320      	movs	r3, #32
 800b57a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b57e:	e1dc      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b580:	2340      	movs	r3, #64	@ 0x40
 800b582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b586:	e1d8      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b588:	2380      	movs	r3, #128	@ 0x80
 800b58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b58e:	e1d4      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4a4f      	ldr	r2, [pc, #316]	@ (800b6d4 <UART_SetConfig+0x340>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d130      	bne.n	800b5fc <UART_SetConfig+0x268>
 800b59a:	4b4c      	ldr	r3, [pc, #304]	@ (800b6cc <UART_SetConfig+0x338>)
 800b59c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b59e:	f003 0307 	and.w	r3, r3, #7
 800b5a2:	2b05      	cmp	r3, #5
 800b5a4:	d826      	bhi.n	800b5f4 <UART_SetConfig+0x260>
 800b5a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b5ac <UART_SetConfig+0x218>)
 800b5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5ac:	0800b5c5 	.word	0x0800b5c5
 800b5b0:	0800b5cd 	.word	0x0800b5cd
 800b5b4:	0800b5d5 	.word	0x0800b5d5
 800b5b8:	0800b5dd 	.word	0x0800b5dd
 800b5bc:	0800b5e5 	.word	0x0800b5e5
 800b5c0:	0800b5ed 	.word	0x0800b5ed
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ca:	e1b6      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5cc:	2304      	movs	r3, #4
 800b5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5d2:	e1b2      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5d4:	2308      	movs	r3, #8
 800b5d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5da:	e1ae      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5dc:	2310      	movs	r3, #16
 800b5de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e2:	e1aa      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5e4:	2320      	movs	r3, #32
 800b5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ea:	e1a6      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5ec:	2340      	movs	r3, #64	@ 0x40
 800b5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f2:	e1a2      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5f4:	2380      	movs	r3, #128	@ 0x80
 800b5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5fa:	e19e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4a35      	ldr	r2, [pc, #212]	@ (800b6d8 <UART_SetConfig+0x344>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d130      	bne.n	800b668 <UART_SetConfig+0x2d4>
 800b606:	4b31      	ldr	r3, [pc, #196]	@ (800b6cc <UART_SetConfig+0x338>)
 800b608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b60a:	f003 0307 	and.w	r3, r3, #7
 800b60e:	2b05      	cmp	r3, #5
 800b610:	d826      	bhi.n	800b660 <UART_SetConfig+0x2cc>
 800b612:	a201      	add	r2, pc, #4	@ (adr r2, 800b618 <UART_SetConfig+0x284>)
 800b614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b618:	0800b631 	.word	0x0800b631
 800b61c:	0800b639 	.word	0x0800b639
 800b620:	0800b641 	.word	0x0800b641
 800b624:	0800b649 	.word	0x0800b649
 800b628:	0800b651 	.word	0x0800b651
 800b62c:	0800b659 	.word	0x0800b659
 800b630:	2300      	movs	r3, #0
 800b632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b636:	e180      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b638:	2304      	movs	r3, #4
 800b63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63e:	e17c      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b640:	2308      	movs	r3, #8
 800b642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b646:	e178      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b648:	2310      	movs	r3, #16
 800b64a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b64e:	e174      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b650:	2320      	movs	r3, #32
 800b652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b656:	e170      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b658:	2340      	movs	r3, #64	@ 0x40
 800b65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65e:	e16c      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b660:	2380      	movs	r3, #128	@ 0x80
 800b662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b666:	e168      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4a1b      	ldr	r2, [pc, #108]	@ (800b6dc <UART_SetConfig+0x348>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d142      	bne.n	800b6f8 <UART_SetConfig+0x364>
 800b672:	4b16      	ldr	r3, [pc, #88]	@ (800b6cc <UART_SetConfig+0x338>)
 800b674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b676:	f003 0307 	and.w	r3, r3, #7
 800b67a:	2b05      	cmp	r3, #5
 800b67c:	d838      	bhi.n	800b6f0 <UART_SetConfig+0x35c>
 800b67e:	a201      	add	r2, pc, #4	@ (adr r2, 800b684 <UART_SetConfig+0x2f0>)
 800b680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b684:	0800b69d 	.word	0x0800b69d
 800b688:	0800b6a5 	.word	0x0800b6a5
 800b68c:	0800b6ad 	.word	0x0800b6ad
 800b690:	0800b6b5 	.word	0x0800b6b5
 800b694:	0800b6e1 	.word	0x0800b6e1
 800b698:	0800b6e9 	.word	0x0800b6e9
 800b69c:	2300      	movs	r3, #0
 800b69e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6a2:	e14a      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6a4:	2304      	movs	r3, #4
 800b6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6aa:	e146      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6ac:	2308      	movs	r3, #8
 800b6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6b2:	e142      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6b4:	2310      	movs	r3, #16
 800b6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ba:	e13e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6bc:	cfff69f3 	.word	0xcfff69f3
 800b6c0:	58000c00 	.word	0x58000c00
 800b6c4:	11fff4ff 	.word	0x11fff4ff
 800b6c8:	40011000 	.word	0x40011000
 800b6cc:	58024400 	.word	0x58024400
 800b6d0:	40004400 	.word	0x40004400
 800b6d4:	40004800 	.word	0x40004800
 800b6d8:	40004c00 	.word	0x40004c00
 800b6dc:	40005000 	.word	0x40005000
 800b6e0:	2320      	movs	r3, #32
 800b6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e6:	e128      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6e8:	2340      	movs	r3, #64	@ 0x40
 800b6ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ee:	e124      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6f0:	2380      	movs	r3, #128	@ 0x80
 800b6f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f6:	e120      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4acb      	ldr	r2, [pc, #812]	@ (800ba2c <UART_SetConfig+0x698>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d176      	bne.n	800b7f0 <UART_SetConfig+0x45c>
 800b702:	4bcb      	ldr	r3, [pc, #812]	@ (800ba30 <UART_SetConfig+0x69c>)
 800b704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b706:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b70a:	2b28      	cmp	r3, #40	@ 0x28
 800b70c:	d86c      	bhi.n	800b7e8 <UART_SetConfig+0x454>
 800b70e:	a201      	add	r2, pc, #4	@ (adr r2, 800b714 <UART_SetConfig+0x380>)
 800b710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b714:	0800b7b9 	.word	0x0800b7b9
 800b718:	0800b7e9 	.word	0x0800b7e9
 800b71c:	0800b7e9 	.word	0x0800b7e9
 800b720:	0800b7e9 	.word	0x0800b7e9
 800b724:	0800b7e9 	.word	0x0800b7e9
 800b728:	0800b7e9 	.word	0x0800b7e9
 800b72c:	0800b7e9 	.word	0x0800b7e9
 800b730:	0800b7e9 	.word	0x0800b7e9
 800b734:	0800b7c1 	.word	0x0800b7c1
 800b738:	0800b7e9 	.word	0x0800b7e9
 800b73c:	0800b7e9 	.word	0x0800b7e9
 800b740:	0800b7e9 	.word	0x0800b7e9
 800b744:	0800b7e9 	.word	0x0800b7e9
 800b748:	0800b7e9 	.word	0x0800b7e9
 800b74c:	0800b7e9 	.word	0x0800b7e9
 800b750:	0800b7e9 	.word	0x0800b7e9
 800b754:	0800b7c9 	.word	0x0800b7c9
 800b758:	0800b7e9 	.word	0x0800b7e9
 800b75c:	0800b7e9 	.word	0x0800b7e9
 800b760:	0800b7e9 	.word	0x0800b7e9
 800b764:	0800b7e9 	.word	0x0800b7e9
 800b768:	0800b7e9 	.word	0x0800b7e9
 800b76c:	0800b7e9 	.word	0x0800b7e9
 800b770:	0800b7e9 	.word	0x0800b7e9
 800b774:	0800b7d1 	.word	0x0800b7d1
 800b778:	0800b7e9 	.word	0x0800b7e9
 800b77c:	0800b7e9 	.word	0x0800b7e9
 800b780:	0800b7e9 	.word	0x0800b7e9
 800b784:	0800b7e9 	.word	0x0800b7e9
 800b788:	0800b7e9 	.word	0x0800b7e9
 800b78c:	0800b7e9 	.word	0x0800b7e9
 800b790:	0800b7e9 	.word	0x0800b7e9
 800b794:	0800b7d9 	.word	0x0800b7d9
 800b798:	0800b7e9 	.word	0x0800b7e9
 800b79c:	0800b7e9 	.word	0x0800b7e9
 800b7a0:	0800b7e9 	.word	0x0800b7e9
 800b7a4:	0800b7e9 	.word	0x0800b7e9
 800b7a8:	0800b7e9 	.word	0x0800b7e9
 800b7ac:	0800b7e9 	.word	0x0800b7e9
 800b7b0:	0800b7e9 	.word	0x0800b7e9
 800b7b4:	0800b7e1 	.word	0x0800b7e1
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7be:	e0bc      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7c0:	2304      	movs	r3, #4
 800b7c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c6:	e0b8      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7c8:	2308      	movs	r3, #8
 800b7ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ce:	e0b4      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7d0:	2310      	movs	r3, #16
 800b7d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7d6:	e0b0      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7d8:	2320      	movs	r3, #32
 800b7da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7de:	e0ac      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7e0:	2340      	movs	r3, #64	@ 0x40
 800b7e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7e6:	e0a8      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7e8:	2380      	movs	r3, #128	@ 0x80
 800b7ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ee:	e0a4      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a8f      	ldr	r2, [pc, #572]	@ (800ba34 <UART_SetConfig+0x6a0>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d130      	bne.n	800b85c <UART_SetConfig+0x4c8>
 800b7fa:	4b8d      	ldr	r3, [pc, #564]	@ (800ba30 <UART_SetConfig+0x69c>)
 800b7fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7fe:	f003 0307 	and.w	r3, r3, #7
 800b802:	2b05      	cmp	r3, #5
 800b804:	d826      	bhi.n	800b854 <UART_SetConfig+0x4c0>
 800b806:	a201      	add	r2, pc, #4	@ (adr r2, 800b80c <UART_SetConfig+0x478>)
 800b808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b80c:	0800b825 	.word	0x0800b825
 800b810:	0800b82d 	.word	0x0800b82d
 800b814:	0800b835 	.word	0x0800b835
 800b818:	0800b83d 	.word	0x0800b83d
 800b81c:	0800b845 	.word	0x0800b845
 800b820:	0800b84d 	.word	0x0800b84d
 800b824:	2300      	movs	r3, #0
 800b826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b82a:	e086      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b82c:	2304      	movs	r3, #4
 800b82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b832:	e082      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b834:	2308      	movs	r3, #8
 800b836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b83a:	e07e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b83c:	2310      	movs	r3, #16
 800b83e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b842:	e07a      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b844:	2320      	movs	r3, #32
 800b846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b84a:	e076      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b84c:	2340      	movs	r3, #64	@ 0x40
 800b84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b852:	e072      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b854:	2380      	movs	r3, #128	@ 0x80
 800b856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b85a:	e06e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4a75      	ldr	r2, [pc, #468]	@ (800ba38 <UART_SetConfig+0x6a4>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d130      	bne.n	800b8c8 <UART_SetConfig+0x534>
 800b866:	4b72      	ldr	r3, [pc, #456]	@ (800ba30 <UART_SetConfig+0x69c>)
 800b868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b86a:	f003 0307 	and.w	r3, r3, #7
 800b86e:	2b05      	cmp	r3, #5
 800b870:	d826      	bhi.n	800b8c0 <UART_SetConfig+0x52c>
 800b872:	a201      	add	r2, pc, #4	@ (adr r2, 800b878 <UART_SetConfig+0x4e4>)
 800b874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b878:	0800b891 	.word	0x0800b891
 800b87c:	0800b899 	.word	0x0800b899
 800b880:	0800b8a1 	.word	0x0800b8a1
 800b884:	0800b8a9 	.word	0x0800b8a9
 800b888:	0800b8b1 	.word	0x0800b8b1
 800b88c:	0800b8b9 	.word	0x0800b8b9
 800b890:	2300      	movs	r3, #0
 800b892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b896:	e050      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b898:	2304      	movs	r3, #4
 800b89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89e:	e04c      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b8a0:	2308      	movs	r3, #8
 800b8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a6:	e048      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b8a8:	2310      	movs	r3, #16
 800b8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ae:	e044      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b8b0:	2320      	movs	r3, #32
 800b8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b6:	e040      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b8b8:	2340      	movs	r3, #64	@ 0x40
 800b8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8be:	e03c      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b8c0:	2380      	movs	r3, #128	@ 0x80
 800b8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c6:	e038      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	4a5b      	ldr	r2, [pc, #364]	@ (800ba3c <UART_SetConfig+0x6a8>)
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d130      	bne.n	800b934 <UART_SetConfig+0x5a0>
 800b8d2:	4b57      	ldr	r3, [pc, #348]	@ (800ba30 <UART_SetConfig+0x69c>)
 800b8d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8d6:	f003 0307 	and.w	r3, r3, #7
 800b8da:	2b05      	cmp	r3, #5
 800b8dc:	d826      	bhi.n	800b92c <UART_SetConfig+0x598>
 800b8de:	a201      	add	r2, pc, #4	@ (adr r2, 800b8e4 <UART_SetConfig+0x550>)
 800b8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8e4:	0800b8fd 	.word	0x0800b8fd
 800b8e8:	0800b905 	.word	0x0800b905
 800b8ec:	0800b90d 	.word	0x0800b90d
 800b8f0:	0800b915 	.word	0x0800b915
 800b8f4:	0800b91d 	.word	0x0800b91d
 800b8f8:	0800b925 	.word	0x0800b925
 800b8fc:	2302      	movs	r3, #2
 800b8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b902:	e01a      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b904:	2304      	movs	r3, #4
 800b906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b90a:	e016      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b90c:	2308      	movs	r3, #8
 800b90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b912:	e012      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b914:	2310      	movs	r3, #16
 800b916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91a:	e00e      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b91c:	2320      	movs	r3, #32
 800b91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b922:	e00a      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b924:	2340      	movs	r3, #64	@ 0x40
 800b926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92a:	e006      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b92c:	2380      	movs	r3, #128	@ 0x80
 800b92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b932:	e002      	b.n	800b93a <UART_SetConfig+0x5a6>
 800b934:	2380      	movs	r3, #128	@ 0x80
 800b936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b93a:	697b      	ldr	r3, [r7, #20]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	4a3f      	ldr	r2, [pc, #252]	@ (800ba3c <UART_SetConfig+0x6a8>)
 800b940:	4293      	cmp	r3, r2
 800b942:	f040 80f8 	bne.w	800bb36 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b946:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b94a:	2b20      	cmp	r3, #32
 800b94c:	dc46      	bgt.n	800b9dc <UART_SetConfig+0x648>
 800b94e:	2b02      	cmp	r3, #2
 800b950:	f2c0 8082 	blt.w	800ba58 <UART_SetConfig+0x6c4>
 800b954:	3b02      	subs	r3, #2
 800b956:	2b1e      	cmp	r3, #30
 800b958:	d87e      	bhi.n	800ba58 <UART_SetConfig+0x6c4>
 800b95a:	a201      	add	r2, pc, #4	@ (adr r2, 800b960 <UART_SetConfig+0x5cc>)
 800b95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b960:	0800b9e3 	.word	0x0800b9e3
 800b964:	0800ba59 	.word	0x0800ba59
 800b968:	0800b9eb 	.word	0x0800b9eb
 800b96c:	0800ba59 	.word	0x0800ba59
 800b970:	0800ba59 	.word	0x0800ba59
 800b974:	0800ba59 	.word	0x0800ba59
 800b978:	0800b9fb 	.word	0x0800b9fb
 800b97c:	0800ba59 	.word	0x0800ba59
 800b980:	0800ba59 	.word	0x0800ba59
 800b984:	0800ba59 	.word	0x0800ba59
 800b988:	0800ba59 	.word	0x0800ba59
 800b98c:	0800ba59 	.word	0x0800ba59
 800b990:	0800ba59 	.word	0x0800ba59
 800b994:	0800ba59 	.word	0x0800ba59
 800b998:	0800ba0b 	.word	0x0800ba0b
 800b99c:	0800ba59 	.word	0x0800ba59
 800b9a0:	0800ba59 	.word	0x0800ba59
 800b9a4:	0800ba59 	.word	0x0800ba59
 800b9a8:	0800ba59 	.word	0x0800ba59
 800b9ac:	0800ba59 	.word	0x0800ba59
 800b9b0:	0800ba59 	.word	0x0800ba59
 800b9b4:	0800ba59 	.word	0x0800ba59
 800b9b8:	0800ba59 	.word	0x0800ba59
 800b9bc:	0800ba59 	.word	0x0800ba59
 800b9c0:	0800ba59 	.word	0x0800ba59
 800b9c4:	0800ba59 	.word	0x0800ba59
 800b9c8:	0800ba59 	.word	0x0800ba59
 800b9cc:	0800ba59 	.word	0x0800ba59
 800b9d0:	0800ba59 	.word	0x0800ba59
 800b9d4:	0800ba59 	.word	0x0800ba59
 800b9d8:	0800ba4b 	.word	0x0800ba4b
 800b9dc:	2b40      	cmp	r3, #64	@ 0x40
 800b9de:	d037      	beq.n	800ba50 <UART_SetConfig+0x6bc>
 800b9e0:	e03a      	b.n	800ba58 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b9e2:	f7fe fa47 	bl	8009e74 <HAL_RCCEx_GetD3PCLK1Freq>
 800b9e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b9e8:	e03c      	b.n	800ba64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7fe fa56 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b9f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9f8:	e034      	b.n	800ba64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9fa:	f107 0318 	add.w	r3, r7, #24
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7fe fba2 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba04:	69fb      	ldr	r3, [r7, #28]
 800ba06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba08:	e02c      	b.n	800ba64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba0a:	4b09      	ldr	r3, [pc, #36]	@ (800ba30 <UART_SetConfig+0x69c>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f003 0320 	and.w	r3, r3, #32
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d016      	beq.n	800ba44 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ba16:	4b06      	ldr	r3, [pc, #24]	@ (800ba30 <UART_SetConfig+0x69c>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	08db      	lsrs	r3, r3, #3
 800ba1c:	f003 0303 	and.w	r3, r3, #3
 800ba20:	4a07      	ldr	r2, [pc, #28]	@ (800ba40 <UART_SetConfig+0x6ac>)
 800ba22:	fa22 f303 	lsr.w	r3, r2, r3
 800ba26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ba28:	e01c      	b.n	800ba64 <UART_SetConfig+0x6d0>
 800ba2a:	bf00      	nop
 800ba2c:	40011400 	.word	0x40011400
 800ba30:	58024400 	.word	0x58024400
 800ba34:	40007800 	.word	0x40007800
 800ba38:	40007c00 	.word	0x40007c00
 800ba3c:	58000c00 	.word	0x58000c00
 800ba40:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ba44:	4b9d      	ldr	r3, [pc, #628]	@ (800bcbc <UART_SetConfig+0x928>)
 800ba46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba48:	e00c      	b.n	800ba64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ba4a:	4b9d      	ldr	r3, [pc, #628]	@ (800bcc0 <UART_SetConfig+0x92c>)
 800ba4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba4e:	e009      	b.n	800ba64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba56:	e005      	b.n	800ba64 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ba62:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ba64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	f000 81de 	beq.w	800be28 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba70:	4a94      	ldr	r2, [pc, #592]	@ (800bcc4 <UART_SetConfig+0x930>)
 800ba72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba76:	461a      	mov	r2, r3
 800ba78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba7a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba7e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	685a      	ldr	r2, [r3, #4]
 800ba84:	4613      	mov	r3, r2
 800ba86:	005b      	lsls	r3, r3, #1
 800ba88:	4413      	add	r3, r2
 800ba8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d305      	bcc.n	800ba9c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d903      	bls.n	800baa4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800baa2:	e1c1      	b.n	800be28 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800baa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baa6:	2200      	movs	r2, #0
 800baa8:	60bb      	str	r3, [r7, #8]
 800baaa:	60fa      	str	r2, [r7, #12]
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bab0:	4a84      	ldr	r2, [pc, #528]	@ (800bcc4 <UART_SetConfig+0x930>)
 800bab2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bab6:	b29b      	uxth	r3, r3
 800bab8:	2200      	movs	r2, #0
 800baba:	603b      	str	r3, [r7, #0]
 800babc:	607a      	str	r2, [r7, #4]
 800babe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bac2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bac6:	f7f4 fc07 	bl	80002d8 <__aeabi_uldivmod>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	4610      	mov	r0, r2
 800bad0:	4619      	mov	r1, r3
 800bad2:	f04f 0200 	mov.w	r2, #0
 800bad6:	f04f 0300 	mov.w	r3, #0
 800bada:	020b      	lsls	r3, r1, #8
 800badc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bae0:	0202      	lsls	r2, r0, #8
 800bae2:	6979      	ldr	r1, [r7, #20]
 800bae4:	6849      	ldr	r1, [r1, #4]
 800bae6:	0849      	lsrs	r1, r1, #1
 800bae8:	2000      	movs	r0, #0
 800baea:	460c      	mov	r4, r1
 800baec:	4605      	mov	r5, r0
 800baee:	eb12 0804 	adds.w	r8, r2, r4
 800baf2:	eb43 0905 	adc.w	r9, r3, r5
 800baf6:	697b      	ldr	r3, [r7, #20]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	2200      	movs	r2, #0
 800bafc:	469a      	mov	sl, r3
 800bafe:	4693      	mov	fp, r2
 800bb00:	4652      	mov	r2, sl
 800bb02:	465b      	mov	r3, fp
 800bb04:	4640      	mov	r0, r8
 800bb06:	4649      	mov	r1, r9
 800bb08:	f7f4 fbe6 	bl	80002d8 <__aeabi_uldivmod>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	460b      	mov	r3, r1
 800bb10:	4613      	mov	r3, r2
 800bb12:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bb14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb1a:	d308      	bcc.n	800bb2e <UART_SetConfig+0x79a>
 800bb1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb22:	d204      	bcs.n	800bb2e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb2a:	60da      	str	r2, [r3, #12]
 800bb2c:	e17c      	b.n	800be28 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb34:	e178      	b.n	800be28 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	69db      	ldr	r3, [r3, #28]
 800bb3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb3e:	f040 80c5 	bne.w	800bccc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800bb42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bb46:	2b20      	cmp	r3, #32
 800bb48:	dc48      	bgt.n	800bbdc <UART_SetConfig+0x848>
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	db7b      	blt.n	800bc46 <UART_SetConfig+0x8b2>
 800bb4e:	2b20      	cmp	r3, #32
 800bb50:	d879      	bhi.n	800bc46 <UART_SetConfig+0x8b2>
 800bb52:	a201      	add	r2, pc, #4	@ (adr r2, 800bb58 <UART_SetConfig+0x7c4>)
 800bb54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb58:	0800bbe3 	.word	0x0800bbe3
 800bb5c:	0800bbeb 	.word	0x0800bbeb
 800bb60:	0800bc47 	.word	0x0800bc47
 800bb64:	0800bc47 	.word	0x0800bc47
 800bb68:	0800bbf3 	.word	0x0800bbf3
 800bb6c:	0800bc47 	.word	0x0800bc47
 800bb70:	0800bc47 	.word	0x0800bc47
 800bb74:	0800bc47 	.word	0x0800bc47
 800bb78:	0800bc03 	.word	0x0800bc03
 800bb7c:	0800bc47 	.word	0x0800bc47
 800bb80:	0800bc47 	.word	0x0800bc47
 800bb84:	0800bc47 	.word	0x0800bc47
 800bb88:	0800bc47 	.word	0x0800bc47
 800bb8c:	0800bc47 	.word	0x0800bc47
 800bb90:	0800bc47 	.word	0x0800bc47
 800bb94:	0800bc47 	.word	0x0800bc47
 800bb98:	0800bc13 	.word	0x0800bc13
 800bb9c:	0800bc47 	.word	0x0800bc47
 800bba0:	0800bc47 	.word	0x0800bc47
 800bba4:	0800bc47 	.word	0x0800bc47
 800bba8:	0800bc47 	.word	0x0800bc47
 800bbac:	0800bc47 	.word	0x0800bc47
 800bbb0:	0800bc47 	.word	0x0800bc47
 800bbb4:	0800bc47 	.word	0x0800bc47
 800bbb8:	0800bc47 	.word	0x0800bc47
 800bbbc:	0800bc47 	.word	0x0800bc47
 800bbc0:	0800bc47 	.word	0x0800bc47
 800bbc4:	0800bc47 	.word	0x0800bc47
 800bbc8:	0800bc47 	.word	0x0800bc47
 800bbcc:	0800bc47 	.word	0x0800bc47
 800bbd0:	0800bc47 	.word	0x0800bc47
 800bbd4:	0800bc47 	.word	0x0800bc47
 800bbd8:	0800bc39 	.word	0x0800bc39
 800bbdc:	2b40      	cmp	r3, #64	@ 0x40
 800bbde:	d02e      	beq.n	800bc3e <UART_SetConfig+0x8aa>
 800bbe0:	e031      	b.n	800bc46 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bbe2:	f7fc f991 	bl	8007f08 <HAL_RCC_GetPCLK1Freq>
 800bbe6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bbe8:	e033      	b.n	800bc52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bbea:	f7fc f9a3 	bl	8007f34 <HAL_RCC_GetPCLK2Freq>
 800bbee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bbf0:	e02f      	b.n	800bc52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7fe f952 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bbfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc00:	e027      	b.n	800bc52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc02:	f107 0318 	add.w	r3, r7, #24
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7fe fa9e 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc10:	e01f      	b.n	800bc52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc12:	4b2d      	ldr	r3, [pc, #180]	@ (800bcc8 <UART_SetConfig+0x934>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f003 0320 	and.w	r3, r3, #32
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d009      	beq.n	800bc32 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bc1e:	4b2a      	ldr	r3, [pc, #168]	@ (800bcc8 <UART_SetConfig+0x934>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	08db      	lsrs	r3, r3, #3
 800bc24:	f003 0303 	and.w	r3, r3, #3
 800bc28:	4a24      	ldr	r2, [pc, #144]	@ (800bcbc <UART_SetConfig+0x928>)
 800bc2a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bc30:	e00f      	b.n	800bc52 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bc32:	4b22      	ldr	r3, [pc, #136]	@ (800bcbc <UART_SetConfig+0x928>)
 800bc34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc36:	e00c      	b.n	800bc52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bc38:	4b21      	ldr	r3, [pc, #132]	@ (800bcc0 <UART_SetConfig+0x92c>)
 800bc3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc3c:	e009      	b.n	800bc52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bc42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc44:	e005      	b.n	800bc52 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bc46:	2300      	movs	r3, #0
 800bc48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bc50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bc52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	f000 80e7 	beq.w	800be28 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc5e:	4a19      	ldr	r2, [pc, #100]	@ (800bcc4 <UART_SetConfig+0x930>)
 800bc60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc64:	461a      	mov	r2, r3
 800bc66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc68:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc6c:	005a      	lsls	r2, r3, #1
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	685b      	ldr	r3, [r3, #4]
 800bc72:	085b      	lsrs	r3, r3, #1
 800bc74:	441a      	add	r2, r3
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	685b      	ldr	r3, [r3, #4]
 800bc7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bc80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc82:	2b0f      	cmp	r3, #15
 800bc84:	d916      	bls.n	800bcb4 <UART_SetConfig+0x920>
 800bc86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc8c:	d212      	bcs.n	800bcb4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bc8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc90:	b29b      	uxth	r3, r3
 800bc92:	f023 030f 	bic.w	r3, r3, #15
 800bc96:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc9a:	085b      	lsrs	r3, r3, #1
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	f003 0307 	and.w	r3, r3, #7
 800bca2:	b29a      	uxth	r2, r3
 800bca4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bca6:	4313      	orrs	r3, r2
 800bca8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bcb0:	60da      	str	r2, [r3, #12]
 800bcb2:	e0b9      	b.n	800be28 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bcba:	e0b5      	b.n	800be28 <UART_SetConfig+0xa94>
 800bcbc:	03d09000 	.word	0x03d09000
 800bcc0:	003d0900 	.word	0x003d0900
 800bcc4:	0800ca30 	.word	0x0800ca30
 800bcc8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800bccc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bcd0:	2b20      	cmp	r3, #32
 800bcd2:	dc49      	bgt.n	800bd68 <UART_SetConfig+0x9d4>
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	db7c      	blt.n	800bdd2 <UART_SetConfig+0xa3e>
 800bcd8:	2b20      	cmp	r3, #32
 800bcda:	d87a      	bhi.n	800bdd2 <UART_SetConfig+0xa3e>
 800bcdc:	a201      	add	r2, pc, #4	@ (adr r2, 800bce4 <UART_SetConfig+0x950>)
 800bcde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bce2:	bf00      	nop
 800bce4:	0800bd6f 	.word	0x0800bd6f
 800bce8:	0800bd77 	.word	0x0800bd77
 800bcec:	0800bdd3 	.word	0x0800bdd3
 800bcf0:	0800bdd3 	.word	0x0800bdd3
 800bcf4:	0800bd7f 	.word	0x0800bd7f
 800bcf8:	0800bdd3 	.word	0x0800bdd3
 800bcfc:	0800bdd3 	.word	0x0800bdd3
 800bd00:	0800bdd3 	.word	0x0800bdd3
 800bd04:	0800bd8f 	.word	0x0800bd8f
 800bd08:	0800bdd3 	.word	0x0800bdd3
 800bd0c:	0800bdd3 	.word	0x0800bdd3
 800bd10:	0800bdd3 	.word	0x0800bdd3
 800bd14:	0800bdd3 	.word	0x0800bdd3
 800bd18:	0800bdd3 	.word	0x0800bdd3
 800bd1c:	0800bdd3 	.word	0x0800bdd3
 800bd20:	0800bdd3 	.word	0x0800bdd3
 800bd24:	0800bd9f 	.word	0x0800bd9f
 800bd28:	0800bdd3 	.word	0x0800bdd3
 800bd2c:	0800bdd3 	.word	0x0800bdd3
 800bd30:	0800bdd3 	.word	0x0800bdd3
 800bd34:	0800bdd3 	.word	0x0800bdd3
 800bd38:	0800bdd3 	.word	0x0800bdd3
 800bd3c:	0800bdd3 	.word	0x0800bdd3
 800bd40:	0800bdd3 	.word	0x0800bdd3
 800bd44:	0800bdd3 	.word	0x0800bdd3
 800bd48:	0800bdd3 	.word	0x0800bdd3
 800bd4c:	0800bdd3 	.word	0x0800bdd3
 800bd50:	0800bdd3 	.word	0x0800bdd3
 800bd54:	0800bdd3 	.word	0x0800bdd3
 800bd58:	0800bdd3 	.word	0x0800bdd3
 800bd5c:	0800bdd3 	.word	0x0800bdd3
 800bd60:	0800bdd3 	.word	0x0800bdd3
 800bd64:	0800bdc5 	.word	0x0800bdc5
 800bd68:	2b40      	cmp	r3, #64	@ 0x40
 800bd6a:	d02e      	beq.n	800bdca <UART_SetConfig+0xa36>
 800bd6c:	e031      	b.n	800bdd2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd6e:	f7fc f8cb 	bl	8007f08 <HAL_RCC_GetPCLK1Freq>
 800bd72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd74:	e033      	b.n	800bdde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd76:	f7fc f8dd 	bl	8007f34 <HAL_RCC_GetPCLK2Freq>
 800bd7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd7c:	e02f      	b.n	800bdde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd82:	4618      	mov	r0, r3
 800bd84:	f7fe f88c 	bl	8009ea0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd8c:	e027      	b.n	800bdde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd8e:	f107 0318 	add.w	r3, r7, #24
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7fe f9d8 	bl	800a148 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd9c:	e01f      	b.n	800bdde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd9e:	4b2d      	ldr	r3, [pc, #180]	@ (800be54 <UART_SetConfig+0xac0>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	f003 0320 	and.w	r3, r3, #32
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d009      	beq.n	800bdbe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bdaa:	4b2a      	ldr	r3, [pc, #168]	@ (800be54 <UART_SetConfig+0xac0>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	08db      	lsrs	r3, r3, #3
 800bdb0:	f003 0303 	and.w	r3, r3, #3
 800bdb4:	4a28      	ldr	r2, [pc, #160]	@ (800be58 <UART_SetConfig+0xac4>)
 800bdb6:	fa22 f303 	lsr.w	r3, r2, r3
 800bdba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bdbc:	e00f      	b.n	800bdde <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800bdbe:	4b26      	ldr	r3, [pc, #152]	@ (800be58 <UART_SetConfig+0xac4>)
 800bdc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc2:	e00c      	b.n	800bdde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bdc4:	4b25      	ldr	r3, [pc, #148]	@ (800be5c <UART_SetConfig+0xac8>)
 800bdc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc8:	e009      	b.n	800bdde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdd0:	e005      	b.n	800bdde <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bddc:	bf00      	nop
    }

    if (pclk != 0U)
 800bdde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d021      	beq.n	800be28 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bde8:	4a1d      	ldr	r2, [pc, #116]	@ (800be60 <UART_SetConfig+0xacc>)
 800bdea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdf2:	fbb3 f2f2 	udiv	r2, r3, r2
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	685b      	ldr	r3, [r3, #4]
 800bdfa:	085b      	lsrs	r3, r3, #1
 800bdfc:	441a      	add	r2, r3
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	685b      	ldr	r3, [r3, #4]
 800be02:	fbb2 f3f3 	udiv	r3, r2, r3
 800be06:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be0a:	2b0f      	cmp	r3, #15
 800be0c:	d909      	bls.n	800be22 <UART_SetConfig+0xa8e>
 800be0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be14:	d205      	bcs.n	800be22 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800be16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be18:	b29a      	uxth	r2, r3
 800be1a:	697b      	ldr	r3, [r7, #20]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	60da      	str	r2, [r3, #12]
 800be20:	e002      	b.n	800be28 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	2201      	movs	r2, #1
 800be2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	2201      	movs	r2, #1
 800be34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	2200      	movs	r2, #0
 800be3c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	2200      	movs	r2, #0
 800be42:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800be44:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3748      	adds	r7, #72	@ 0x48
 800be4c:	46bd      	mov	sp, r7
 800be4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be52:	bf00      	nop
 800be54:	58024400 	.word	0x58024400
 800be58:	03d09000 	.word	0x03d09000
 800be5c:	003d0900 	.word	0x003d0900
 800be60:	0800ca30 	.word	0x0800ca30

0800be64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800be64:	b480      	push	{r7}
 800be66:	b083      	sub	sp, #12
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be70:	f003 0308 	and.w	r3, r3, #8
 800be74:	2b00      	cmp	r3, #0
 800be76:	d00a      	beq.n	800be8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	430a      	orrs	r2, r1
 800be8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be92:	f003 0301 	and.w	r3, r3, #1
 800be96:	2b00      	cmp	r3, #0
 800be98:	d00a      	beq.n	800beb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	430a      	orrs	r2, r1
 800beae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beb4:	f003 0302 	and.w	r3, r3, #2
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d00a      	beq.n	800bed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	685b      	ldr	r3, [r3, #4]
 800bec2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	430a      	orrs	r2, r1
 800bed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bed6:	f003 0304 	and.w	r3, r3, #4
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d00a      	beq.n	800bef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	685b      	ldr	r3, [r3, #4]
 800bee4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	430a      	orrs	r2, r1
 800bef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bef8:	f003 0310 	and.w	r3, r3, #16
 800befc:	2b00      	cmp	r3, #0
 800befe:	d00a      	beq.n	800bf16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	689b      	ldr	r3, [r3, #8]
 800bf06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	430a      	orrs	r2, r1
 800bf14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf1a:	f003 0320 	and.w	r3, r3, #32
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00a      	beq.n	800bf38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	430a      	orrs	r2, r1
 800bf36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d01a      	beq.n	800bf7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	430a      	orrs	r2, r1
 800bf58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf62:	d10a      	bne.n	800bf7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	685b      	ldr	r3, [r3, #4]
 800bf6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	430a      	orrs	r2, r1
 800bf78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d00a      	beq.n	800bf9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	685b      	ldr	r3, [r3, #4]
 800bf8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	430a      	orrs	r2, r1
 800bf9a:	605a      	str	r2, [r3, #4]
  }
}
 800bf9c:	bf00      	nop
 800bf9e:	370c      	adds	r7, #12
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa6:	4770      	bx	lr

0800bfa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b098      	sub	sp, #96	@ 0x60
 800bfac:	af02      	add	r7, sp, #8
 800bfae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bfb8:	f7f6 f9a8 	bl	800230c <HAL_GetTick>
 800bfbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f003 0308 	and.w	r3, r3, #8
 800bfc8:	2b08      	cmp	r3, #8
 800bfca:	d12f      	bne.n	800c02c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bfcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bfd0:	9300      	str	r3, [sp, #0]
 800bfd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bfda:	6878      	ldr	r0, [r7, #4]
 800bfdc:	f000 f88e 	bl	800c0fc <UART_WaitOnFlagUntilTimeout>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d022      	beq.n	800c02c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfee:	e853 3f00 	ldrex	r3, [r3]
 800bff2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bffa:	653b      	str	r3, [r7, #80]	@ 0x50
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	461a      	mov	r2, r3
 800c002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c004:	647b      	str	r3, [r7, #68]	@ 0x44
 800c006:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c008:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c00a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c00c:	e841 2300 	strex	r3, r2, [r1]
 800c010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c014:	2b00      	cmp	r3, #0
 800c016:	d1e6      	bne.n	800bfe6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2220      	movs	r2, #32
 800c01c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2200      	movs	r2, #0
 800c024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c028:	2303      	movs	r3, #3
 800c02a:	e063      	b.n	800c0f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f003 0304 	and.w	r3, r3, #4
 800c036:	2b04      	cmp	r3, #4
 800c038:	d149      	bne.n	800c0ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c03a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c03e:	9300      	str	r3, [sp, #0]
 800c040:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c042:	2200      	movs	r2, #0
 800c044:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 f857 	bl	800c0fc <UART_WaitOnFlagUntilTimeout>
 800c04e:	4603      	mov	r3, r0
 800c050:	2b00      	cmp	r3, #0
 800c052:	d03c      	beq.n	800c0ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05c:	e853 3f00 	ldrex	r3, [r3]
 800c060:	623b      	str	r3, [r7, #32]
   return(result);
 800c062:	6a3b      	ldr	r3, [r7, #32]
 800c064:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c068:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	461a      	mov	r2, r3
 800c070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c072:	633b      	str	r3, [r7, #48]	@ 0x30
 800c074:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c07a:	e841 2300 	strex	r3, r2, [r1]
 800c07e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c082:	2b00      	cmp	r3, #0
 800c084:	d1e6      	bne.n	800c054 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	3308      	adds	r3, #8
 800c08c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	e853 3f00 	ldrex	r3, [r3]
 800c094:	60fb      	str	r3, [r7, #12]
   return(result);
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	f023 0301 	bic.w	r3, r3, #1
 800c09c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	3308      	adds	r3, #8
 800c0a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c0a6:	61fa      	str	r2, [r7, #28]
 800c0a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0aa:	69b9      	ldr	r1, [r7, #24]
 800c0ac:	69fa      	ldr	r2, [r7, #28]
 800c0ae:	e841 2300 	strex	r3, r2, [r1]
 800c0b2:	617b      	str	r3, [r7, #20]
   return(result);
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d1e5      	bne.n	800c086 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	2220      	movs	r2, #32
 800c0be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c0ca:	2303      	movs	r3, #3
 800c0cc:	e012      	b.n	800c0f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2220      	movs	r2, #32
 800c0d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2220      	movs	r2, #32
 800c0da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3758      	adds	r7, #88	@ 0x58
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	60b9      	str	r1, [r7, #8]
 800c106:	603b      	str	r3, [r7, #0]
 800c108:	4613      	mov	r3, r2
 800c10a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c10c:	e04f      	b.n	800c1ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c10e:	69bb      	ldr	r3, [r7, #24]
 800c110:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c114:	d04b      	beq.n	800c1ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c116:	f7f6 f8f9 	bl	800230c <HAL_GetTick>
 800c11a:	4602      	mov	r2, r0
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	1ad3      	subs	r3, r2, r3
 800c120:	69ba      	ldr	r2, [r7, #24]
 800c122:	429a      	cmp	r2, r3
 800c124:	d302      	bcc.n	800c12c <UART_WaitOnFlagUntilTimeout+0x30>
 800c126:	69bb      	ldr	r3, [r7, #24]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d101      	bne.n	800c130 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c12c:	2303      	movs	r3, #3
 800c12e:	e04e      	b.n	800c1ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f003 0304 	and.w	r3, r3, #4
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d037      	beq.n	800c1ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	2b80      	cmp	r3, #128	@ 0x80
 800c142:	d034      	beq.n	800c1ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	2b40      	cmp	r3, #64	@ 0x40
 800c148:	d031      	beq.n	800c1ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	69db      	ldr	r3, [r3, #28]
 800c150:	f003 0308 	and.w	r3, r3, #8
 800c154:	2b08      	cmp	r3, #8
 800c156:	d110      	bne.n	800c17a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	2208      	movs	r2, #8
 800c15e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c160:	68f8      	ldr	r0, [r7, #12]
 800c162:	f000 f921 	bl	800c3a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2208      	movs	r2, #8
 800c16a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2200      	movs	r2, #0
 800c172:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c176:	2301      	movs	r3, #1
 800c178:	e029      	b.n	800c1ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	69db      	ldr	r3, [r3, #28]
 800c180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c184:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c188:	d111      	bne.n	800c1ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c192:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c194:	68f8      	ldr	r0, [r7, #12]
 800c196:	f000 f907 	bl	800c3a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2220      	movs	r2, #32
 800c19e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c1aa:	2303      	movs	r3, #3
 800c1ac:	e00f      	b.n	800c1ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	69da      	ldr	r2, [r3, #28]
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	4013      	ands	r3, r2
 800c1b8:	68ba      	ldr	r2, [r7, #8]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	bf0c      	ite	eq
 800c1be:	2301      	moveq	r3, #1
 800c1c0:	2300      	movne	r3, #0
 800c1c2:	b2db      	uxtb	r3, r3
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	79fb      	ldrb	r3, [r7, #7]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	d0a0      	beq.n	800c10e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c1cc:	2300      	movs	r3, #0
}
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3710      	adds	r7, #16
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
	...

0800c1d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b096      	sub	sp, #88	@ 0x58
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	4613      	mov	r3, r2
 800c1e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	68ba      	ldr	r2, [r7, #8]
 800c1ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	88fa      	ldrh	r2, [r7, #6]
 800c1f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	2222      	movs	r2, #34	@ 0x22
 800c200:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d02d      	beq.n	800c26a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c214:	4a40      	ldr	r2, [pc, #256]	@ (800c318 <UART_Start_Receive_DMA+0x140>)
 800c216:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c21e:	4a3f      	ldr	r2, [pc, #252]	@ (800c31c <UART_Start_Receive_DMA+0x144>)
 800c220:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c228:	4a3d      	ldr	r2, [pc, #244]	@ (800c320 <UART_Start_Receive_DMA+0x148>)
 800c22a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c232:	2200      	movs	r2, #0
 800c234:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	3324      	adds	r3, #36	@ 0x24
 800c242:	4619      	mov	r1, r3
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c248:	461a      	mov	r2, r3
 800c24a:	88fb      	ldrh	r3, [r7, #6]
 800c24c:	f7f8 f94a 	bl	80044e4 <HAL_DMA_Start_IT>
 800c250:	4603      	mov	r3, r0
 800c252:	2b00      	cmp	r3, #0
 800c254:	d009      	beq.n	800c26a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	2210      	movs	r2, #16
 800c25a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2220      	movs	r2, #32
 800c262:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c266:	2301      	movs	r3, #1
 800c268:	e051      	b.n	800c30e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	691b      	ldr	r3, [r3, #16]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d018      	beq.n	800c2a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c27a:	e853 3f00 	ldrex	r3, [r3]
 800c27e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c286:	657b      	str	r3, [r7, #84]	@ 0x54
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	461a      	mov	r2, r3
 800c28e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c290:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c292:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c294:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c298:	e841 2300 	strex	r3, r2, [r1]
 800c29c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c29e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d1e6      	bne.n	800c272 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	3308      	adds	r3, #8
 800c2aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ae:	e853 3f00 	ldrex	r3, [r3]
 800c2b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b6:	f043 0301 	orr.w	r3, r3, #1
 800c2ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	3308      	adds	r3, #8
 800c2c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c2c4:	637a      	str	r2, [r7, #52]	@ 0x34
 800c2c6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c2ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c2cc:	e841 2300 	strex	r3, r2, [r1]
 800c2d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d1e5      	bne.n	800c2a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	3308      	adds	r3, #8
 800c2de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	e853 3f00 	ldrex	r3, [r3]
 800c2e6:	613b      	str	r3, [r7, #16]
   return(result);
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	3308      	adds	r3, #8
 800c2f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c2f8:	623a      	str	r2, [r7, #32]
 800c2fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2fc:	69f9      	ldr	r1, [r7, #28]
 800c2fe:	6a3a      	ldr	r2, [r7, #32]
 800c300:	e841 2300 	strex	r3, r2, [r1]
 800c304:	61bb      	str	r3, [r7, #24]
   return(result);
 800c306:	69bb      	ldr	r3, [r7, #24]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d1e5      	bne.n	800c2d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c30c:	2300      	movs	r3, #0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3758      	adds	r7, #88	@ 0x58
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	0800c475 	.word	0x0800c475
 800c31c:	0800c59d 	.word	0x0800c59d
 800c320:	0800c5db 	.word	0x0800c5db

0800c324 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c324:	b480      	push	{r7}
 800c326:	b08f      	sub	sp, #60	@ 0x3c
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c332:	6a3b      	ldr	r3, [r7, #32]
 800c334:	e853 3f00 	ldrex	r3, [r3]
 800c338:	61fb      	str	r3, [r7, #28]
   return(result);
 800c33a:	69fb      	ldr	r3, [r7, #28]
 800c33c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c340:	637b      	str	r3, [r7, #52]	@ 0x34
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	461a      	mov	r2, r3
 800c348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c34a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c34c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c34e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c350:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c352:	e841 2300 	strex	r3, r2, [r1]
 800c356:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d1e6      	bne.n	800c32c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	3308      	adds	r3, #8
 800c364:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	e853 3f00 	ldrex	r3, [r3]
 800c36c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c36e:	68bb      	ldr	r3, [r7, #8]
 800c370:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c374:	633b      	str	r3, [r7, #48]	@ 0x30
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	3308      	adds	r3, #8
 800c37c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c37e:	61ba      	str	r2, [r7, #24]
 800c380:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c382:	6979      	ldr	r1, [r7, #20]
 800c384:	69ba      	ldr	r2, [r7, #24]
 800c386:	e841 2300 	strex	r3, r2, [r1]
 800c38a:	613b      	str	r3, [r7, #16]
   return(result);
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d1e5      	bne.n	800c35e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2220      	movs	r2, #32
 800c396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c39a:	bf00      	nop
 800c39c:	373c      	adds	r7, #60	@ 0x3c
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr
	...

0800c3a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b095      	sub	sp, #84	@ 0x54
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3b8:	e853 3f00 	ldrex	r3, [r3]
 800c3bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c3c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	461a      	mov	r2, r3
 800c3cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c3d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c3d6:	e841 2300 	strex	r3, r2, [r1]
 800c3da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d1e6      	bne.n	800c3b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	3308      	adds	r3, #8
 800c3e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ea:	6a3b      	ldr	r3, [r7, #32]
 800c3ec:	e853 3f00 	ldrex	r3, [r3]
 800c3f0:	61fb      	str	r3, [r7, #28]
   return(result);
 800c3f2:	69fa      	ldr	r2, [r7, #28]
 800c3f4:	4b1e      	ldr	r3, [pc, #120]	@ (800c470 <UART_EndRxTransfer+0xc8>)
 800c3f6:	4013      	ands	r3, r2
 800c3f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	3308      	adds	r3, #8
 800c400:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c402:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c404:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c406:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c40a:	e841 2300 	strex	r3, r2, [r1]
 800c40e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c412:	2b00      	cmp	r3, #0
 800c414:	d1e5      	bne.n	800c3e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	d118      	bne.n	800c450 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	e853 3f00 	ldrex	r3, [r3]
 800c42a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	f023 0310 	bic.w	r3, r3, #16
 800c432:	647b      	str	r3, [r7, #68]	@ 0x44
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	461a      	mov	r2, r3
 800c43a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c43c:	61bb      	str	r3, [r7, #24]
 800c43e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c440:	6979      	ldr	r1, [r7, #20]
 800c442:	69ba      	ldr	r2, [r7, #24]
 800c444:	e841 2300 	strex	r3, r2, [r1]
 800c448:	613b      	str	r3, [r7, #16]
   return(result);
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d1e6      	bne.n	800c41e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	2220      	movs	r2, #32
 800c454:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2200      	movs	r2, #0
 800c45c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2200      	movs	r2, #0
 800c462:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c464:	bf00      	nop
 800c466:	3754      	adds	r7, #84	@ 0x54
 800c468:	46bd      	mov	sp, r7
 800c46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46e:	4770      	bx	lr
 800c470:	effffffe 	.word	0xeffffffe

0800c474 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b09c      	sub	sp, #112	@ 0x70
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c480:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	69db      	ldr	r3, [r3, #28]
 800c486:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c48a:	d071      	beq.n	800c570 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800c48c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c48e:	2200      	movs	r2, #0
 800c490:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c49a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c49c:	e853 3f00 	ldrex	r3, [r3]
 800c4a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c4a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c4aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c4b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c4b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c4b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c4ba:	e841 2300 	strex	r3, r2, [r1]
 800c4be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c4c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d1e6      	bne.n	800c494 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	3308      	adds	r3, #8
 800c4cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4d0:	e853 3f00 	ldrex	r3, [r3]
 800c4d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c4d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4d8:	f023 0301 	bic.w	r3, r3, #1
 800c4dc:	667b      	str	r3, [r7, #100]	@ 0x64
 800c4de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	3308      	adds	r3, #8
 800c4e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c4e6:	647a      	str	r2, [r7, #68]	@ 0x44
 800c4e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4ee:	e841 2300 	strex	r3, r2, [r1]
 800c4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c4f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d1e5      	bne.n	800c4c6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	3308      	adds	r3, #8
 800c500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c504:	e853 3f00 	ldrex	r3, [r3]
 800c508:	623b      	str	r3, [r7, #32]
   return(result);
 800c50a:	6a3b      	ldr	r3, [r7, #32]
 800c50c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c510:	663b      	str	r3, [r7, #96]	@ 0x60
 800c512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	3308      	adds	r3, #8
 800c518:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c51a:	633a      	str	r2, [r7, #48]	@ 0x30
 800c51c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c51e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c520:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c522:	e841 2300 	strex	r3, r2, [r1]
 800c526:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d1e5      	bne.n	800c4fa <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c52e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c530:	2220      	movs	r2, #32
 800c532:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c538:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c53a:	2b01      	cmp	r3, #1
 800c53c:	d118      	bne.n	800c570 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c53e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	e853 3f00 	ldrex	r3, [r3]
 800c54a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f023 0310 	bic.w	r3, r3, #16
 800c552:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	461a      	mov	r2, r3
 800c55a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c55c:	61fb      	str	r3, [r7, #28]
 800c55e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c560:	69b9      	ldr	r1, [r7, #24]
 800c562:	69fa      	ldr	r2, [r7, #28]
 800c564:	e841 2300 	strex	r3, r2, [r1]
 800c568:	617b      	str	r3, [r7, #20]
   return(result);
 800c56a:	697b      	ldr	r3, [r7, #20]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d1e6      	bne.n	800c53e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c572:	2200      	movs	r2, #0
 800c574:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c57a:	2b01      	cmp	r3, #1
 800c57c:	d107      	bne.n	800c58e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c57e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c580:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c584:	4619      	mov	r1, r3
 800c586:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c588:	f7f5 fcba 	bl	8001f00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c58c:	e002      	b.n	800c594 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800c58e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c590:	f7fe feec 	bl	800b36c <HAL_UART_RxCpltCallback>
}
 800c594:	bf00      	nop
 800c596:	3770      	adds	r7, #112	@ 0x70
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}

0800c59c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5a8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2201      	movs	r2, #1
 800c5ae:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d109      	bne.n	800c5cc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c5be:	085b      	lsrs	r3, r3, #1
 800c5c0:	b29b      	uxth	r3, r3
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	68f8      	ldr	r0, [r7, #12]
 800c5c6:	f7f5 fc9b 	bl	8001f00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c5ca:	e002      	b.n	800c5d2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c5cc:	68f8      	ldr	r0, [r7, #12]
 800c5ce:	f7fe fed7 	bl	800b380 <HAL_UART_RxHalfCpltCallback>
}
 800c5d2:	bf00      	nop
 800c5d4:	3710      	adds	r7, #16
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	bd80      	pop	{r7, pc}

0800c5da <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c5da:	b580      	push	{r7, lr}
 800c5dc:	b086      	sub	sp, #24
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5e6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5ee:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5f6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	689b      	ldr	r3, [r3, #8]
 800c5fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c602:	2b80      	cmp	r3, #128	@ 0x80
 800c604:	d109      	bne.n	800c61a <UART_DMAError+0x40>
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	2b21      	cmp	r3, #33	@ 0x21
 800c60a:	d106      	bne.n	800c61a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	2200      	movs	r2, #0
 800c610:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c614:	6978      	ldr	r0, [r7, #20]
 800c616:	f7ff fe85 	bl	800c324 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	689b      	ldr	r3, [r3, #8]
 800c620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c624:	2b40      	cmp	r3, #64	@ 0x40
 800c626:	d109      	bne.n	800c63c <UART_DMAError+0x62>
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2b22      	cmp	r3, #34	@ 0x22
 800c62c:	d106      	bne.n	800c63c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	2200      	movs	r2, #0
 800c632:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c636:	6978      	ldr	r0, [r7, #20]
 800c638:	f7ff feb6 	bl	800c3a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c63c:	697b      	ldr	r3, [r7, #20]
 800c63e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c642:	f043 0210 	orr.w	r2, r3, #16
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c64c:	6978      	ldr	r0, [r7, #20]
 800c64e:	f7f5 fcd5 	bl	8001ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c652:	bf00      	nop
 800c654:	3718      	adds	r7, #24
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}

0800c65a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c65a:	b580      	push	{r7, lr}
 800c65c:	b084      	sub	sp, #16
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c666:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c670:	68f8      	ldr	r0, [r7, #12]
 800c672:	f7f5 fcc3 	bl	8001ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c676:	bf00      	nop
 800c678:	3710      	adds	r7, #16
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}

0800c67e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c67e:	b580      	push	{r7, lr}
 800c680:	b088      	sub	sp, #32
 800c682:	af00      	add	r7, sp, #0
 800c684:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	e853 3f00 	ldrex	r3, [r3]
 800c692:	60bb      	str	r3, [r7, #8]
   return(result);
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c69a:	61fb      	str	r3, [r7, #28]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	461a      	mov	r2, r3
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	61bb      	str	r3, [r7, #24]
 800c6a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6a8:	6979      	ldr	r1, [r7, #20]
 800c6aa:	69ba      	ldr	r2, [r7, #24]
 800c6ac:	e841 2300 	strex	r3, r2, [r1]
 800c6b0:	613b      	str	r3, [r7, #16]
   return(result);
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d1e6      	bne.n	800c686 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2220      	movs	r2, #32
 800c6bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f7f5 fc52 	bl	8001f70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6cc:	bf00      	nop
 800c6ce:	3720      	adds	r7, #32
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c6d4:	b480      	push	{r7}
 800c6d6:	b083      	sub	sp, #12
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c6dc:	bf00      	nop
 800c6de:	370c      	adds	r7, #12
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e6:	4770      	bx	lr

0800c6e8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	b083      	sub	sp, #12
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c6f0:	bf00      	nop
 800c6f2:	370c      	adds	r7, #12
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr

0800c6fc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	b083      	sub	sp, #12
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c704:	bf00      	nop
 800c706:	370c      	adds	r7, #12
 800c708:	46bd      	mov	sp, r7
 800c70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70e:	4770      	bx	lr

0800c710 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d101      	bne.n	800c726 <HAL_UARTEx_EnableFifoMode+0x16>
 800c722:	2302      	movs	r3, #2
 800c724:	e02b      	b.n	800c77e <HAL_UARTEx_EnableFifoMode+0x6e>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2201      	movs	r2, #1
 800c72a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2224      	movs	r2, #36	@ 0x24
 800c732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	681a      	ldr	r2, [r3, #0]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f022 0201 	bic.w	r2, r2, #1
 800c74c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c754:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800c75c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	68fa      	ldr	r2, [r7, #12]
 800c764:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f000 f8c2 	bl	800c8f0 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2220      	movs	r2, #32
 800c770:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2200      	movs	r2, #0
 800c778:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c77c:	2300      	movs	r3, #0
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3710      	adds	r7, #16
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}

0800c786 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c786:	b480      	push	{r7}
 800c788:	b085      	sub	sp, #20
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c794:	2b01      	cmp	r3, #1
 800c796:	d101      	bne.n	800c79c <HAL_UARTEx_DisableFifoMode+0x16>
 800c798:	2302      	movs	r3, #2
 800c79a:	e027      	b.n	800c7ec <HAL_UARTEx_DisableFifoMode+0x66>
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2201      	movs	r2, #1
 800c7a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2224      	movs	r2, #36	@ 0x24
 800c7a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	681a      	ldr	r2, [r3, #0]
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f022 0201 	bic.w	r2, r2, #1
 800c7c2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c7ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	68fa      	ldr	r2, [r7, #12]
 800c7d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2220      	movs	r2, #32
 800c7de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c7ea:	2300      	movs	r3, #0
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3714      	adds	r7, #20
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
 800c800:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c808:	2b01      	cmp	r3, #1
 800c80a:	d101      	bne.n	800c810 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c80c:	2302      	movs	r3, #2
 800c80e:	e02d      	b.n	800c86c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2201      	movs	r2, #1
 800c814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	2224      	movs	r2, #36	@ 0x24
 800c81c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	681a      	ldr	r2, [r3, #0]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f022 0201 	bic.w	r2, r2, #1
 800c836:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	689b      	ldr	r3, [r3, #8]
 800c83e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	683a      	ldr	r2, [r7, #0]
 800c848:	430a      	orrs	r2, r1
 800c84a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 f84f 	bl	800c8f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	68fa      	ldr	r2, [r7, #12]
 800c858:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2220      	movs	r2, #32
 800c85e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2200      	movs	r2, #0
 800c866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c86a:	2300      	movs	r3, #0
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	3710      	adds	r7, #16
 800c870:	46bd      	mov	sp, r7
 800c872:	bd80      	pop	{r7, pc}

0800c874 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b084      	sub	sp, #16
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
 800c87c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c884:	2b01      	cmp	r3, #1
 800c886:	d101      	bne.n	800c88c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c888:	2302      	movs	r3, #2
 800c88a:	e02d      	b.n	800c8e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2201      	movs	r2, #1
 800c890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2224      	movs	r2, #36	@ 0x24
 800c898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f022 0201 	bic.w	r2, r2, #1
 800c8b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	689b      	ldr	r3, [r3, #8]
 800c8ba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	683a      	ldr	r2, [r7, #0]
 800c8c4:	430a      	orrs	r2, r1
 800c8c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f000 f811 	bl	800c8f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	68fa      	ldr	r2, [r7, #12]
 800c8d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2220      	movs	r2, #32
 800c8da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c8e6:	2300      	movs	r3, #0
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3710      	adds	r7, #16
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}

0800c8f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b085      	sub	sp, #20
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d108      	bne.n	800c912 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2201      	movs	r2, #1
 800c904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2201      	movs	r2, #1
 800c90c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c910:	e031      	b.n	800c976 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c912:	2310      	movs	r3, #16
 800c914:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c916:	2310      	movs	r3, #16
 800c918:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	689b      	ldr	r3, [r3, #8]
 800c920:	0e5b      	lsrs	r3, r3, #25
 800c922:	b2db      	uxtb	r3, r3
 800c924:	f003 0307 	and.w	r3, r3, #7
 800c928:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	689b      	ldr	r3, [r3, #8]
 800c930:	0f5b      	lsrs	r3, r3, #29
 800c932:	b2db      	uxtb	r3, r3
 800c934:	f003 0307 	and.w	r3, r3, #7
 800c938:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c93a:	7bbb      	ldrb	r3, [r7, #14]
 800c93c:	7b3a      	ldrb	r2, [r7, #12]
 800c93e:	4911      	ldr	r1, [pc, #68]	@ (800c984 <UARTEx_SetNbDataToProcess+0x94>)
 800c940:	5c8a      	ldrb	r2, [r1, r2]
 800c942:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c946:	7b3a      	ldrb	r2, [r7, #12]
 800c948:	490f      	ldr	r1, [pc, #60]	@ (800c988 <UARTEx_SetNbDataToProcess+0x98>)
 800c94a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c94c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c950:	b29a      	uxth	r2, r3
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c958:	7bfb      	ldrb	r3, [r7, #15]
 800c95a:	7b7a      	ldrb	r2, [r7, #13]
 800c95c:	4909      	ldr	r1, [pc, #36]	@ (800c984 <UARTEx_SetNbDataToProcess+0x94>)
 800c95e:	5c8a      	ldrb	r2, [r1, r2]
 800c960:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c964:	7b7a      	ldrb	r2, [r7, #13]
 800c966:	4908      	ldr	r1, [pc, #32]	@ (800c988 <UARTEx_SetNbDataToProcess+0x98>)
 800c968:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c96a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c96e:	b29a      	uxth	r2, r3
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c976:	bf00      	nop
 800c978:	3714      	adds	r7, #20
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr
 800c982:	bf00      	nop
 800c984:	0800ca48 	.word	0x0800ca48
 800c988:	0800ca50 	.word	0x0800ca50

0800c98c <memset>:
 800c98c:	4402      	add	r2, r0
 800c98e:	4603      	mov	r3, r0
 800c990:	4293      	cmp	r3, r2
 800c992:	d100      	bne.n	800c996 <memset+0xa>
 800c994:	4770      	bx	lr
 800c996:	f803 1b01 	strb.w	r1, [r3], #1
 800c99a:	e7f9      	b.n	800c990 <memset+0x4>

0800c99c <__libc_init_array>:
 800c99c:	b570      	push	{r4, r5, r6, lr}
 800c99e:	4d0d      	ldr	r5, [pc, #52]	@ (800c9d4 <__libc_init_array+0x38>)
 800c9a0:	4c0d      	ldr	r4, [pc, #52]	@ (800c9d8 <__libc_init_array+0x3c>)
 800c9a2:	1b64      	subs	r4, r4, r5
 800c9a4:	10a4      	asrs	r4, r4, #2
 800c9a6:	2600      	movs	r6, #0
 800c9a8:	42a6      	cmp	r6, r4
 800c9aa:	d109      	bne.n	800c9c0 <__libc_init_array+0x24>
 800c9ac:	4d0b      	ldr	r5, [pc, #44]	@ (800c9dc <__libc_init_array+0x40>)
 800c9ae:	4c0c      	ldr	r4, [pc, #48]	@ (800c9e0 <__libc_init_array+0x44>)
 800c9b0:	f000 f826 	bl	800ca00 <_init>
 800c9b4:	1b64      	subs	r4, r4, r5
 800c9b6:	10a4      	asrs	r4, r4, #2
 800c9b8:	2600      	movs	r6, #0
 800c9ba:	42a6      	cmp	r6, r4
 800c9bc:	d105      	bne.n	800c9ca <__libc_init_array+0x2e>
 800c9be:	bd70      	pop	{r4, r5, r6, pc}
 800c9c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9c4:	4798      	blx	r3
 800c9c6:	3601      	adds	r6, #1
 800c9c8:	e7ee      	b.n	800c9a8 <__libc_init_array+0xc>
 800c9ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9ce:	4798      	blx	r3
 800c9d0:	3601      	adds	r6, #1
 800c9d2:	e7f2      	b.n	800c9ba <__libc_init_array+0x1e>
 800c9d4:	0800ca60 	.word	0x0800ca60
 800c9d8:	0800ca60 	.word	0x0800ca60
 800c9dc:	0800ca60 	.word	0x0800ca60
 800c9e0:	0800ca64 	.word	0x0800ca64

0800c9e4 <memcpy>:
 800c9e4:	440a      	add	r2, r1
 800c9e6:	4291      	cmp	r1, r2
 800c9e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c9ec:	d100      	bne.n	800c9f0 <memcpy+0xc>
 800c9ee:	4770      	bx	lr
 800c9f0:	b510      	push	{r4, lr}
 800c9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9fa:	4291      	cmp	r1, r2
 800c9fc:	d1f9      	bne.n	800c9f2 <memcpy+0xe>
 800c9fe:	bd10      	pop	{r4, pc}

0800ca00 <_init>:
 800ca00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca02:	bf00      	nop
 800ca04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca06:	bc08      	pop	{r3}
 800ca08:	469e      	mov	lr, r3
 800ca0a:	4770      	bx	lr

0800ca0c <_fini>:
 800ca0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca0e:	bf00      	nop
 800ca10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca12:	bc08      	pop	{r3}
 800ca14:	469e      	mov	lr, r3
 800ca16:	4770      	bx	lr
