

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_3'
================================================================
* Date:           Mon Aug 12 18:53:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      364|     1356|  1.820 us|  6.780 us|  364|  1356|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_26_3  |      362|     1354|       363|         32|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    226|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1185|    -|
|Register         |        -|    -|    4457|    864|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    4457|   2275|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       4|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_1549_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln30_10_fu_1268_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln30_12_fu_1313_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln30_14_fu_1358_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln30_16_fu_1403_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln30_1_fu_981_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln30_2_fu_1027_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln30_3_fu_1063_p2   |         +|   0|  0|  14|           9|           8|
    |add_ln30_5_fu_1109_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln30_7_fu_1154_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln30_8_fu_1222_p2   |         +|   0|  0|  13|          10|           9|
    |add_ln30_fu_936_p2      |         +|   0|  0|  14|           7|           6|
    |add_ln32_fu_1408_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln33_fu_1570_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln34_fu_1575_p2     |         +|   0|  0|  12|          11|           6|
    |icmp_ln26_fu_908_p2     |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln30_fu_1536_p2     |       xor|   0|  0|   7|           6|           7|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 226|         150|         139|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  147|         33|    1|         33|
    |ap_done_int                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_3               |    9|          2|    6|         12|
    |cov_address0                       |   14|          3|   10|         30|
    |data_address0                      |  147|         33|   10|        330|
    |data_address1                      |  142|         32|   10|        320|
    |grp_fu_706_p0                      |   65|         13|   32|        416|
    |grp_fu_706_p1                      |  147|         33|   32|       1056|
    |grp_fu_711_p0                      |  113|         24|   32|        768|
    |grp_fu_711_p1                      |  113|         23|   32|        736|
    |j_fu_126                           |    9|          2|    6|         12|
    |jj_fu_122                          |    9|          2|   11|         22|
    |reg_725                            |    9|          2|   32|         64|
    |reg_732                            |    9|          2|   32|         64|
    |reg_739                            |    9|          2|   32|         64|
    |reg_746                            |    9|          2|   32|         64|
    |reg_753                            |    9|          2|   32|         64|
    |reg_760                            |    9|          2|   32|         64|
    |reg_767                            |    9|          2|   32|         64|
    |reg_774                            |    9|          2|   32|         64|
    |reg_781                            |    9|          2|   32|         64|
    |reg_788                            |    9|          2|   32|         64|
    |reg_795                            |    9|          2|   32|         64|
    |reg_802                            |    9|          2|   32|         64|
    |reg_809                            |    9|          2|   32|         64|
    |reg_816                            |    9|          2|   32|         64|
    |reg_823                            |    9|          2|   32|         64|
    |reg_830                            |    9|          2|   32|         64|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              | 1185|        260|  708|       4787|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln30_10_reg_2010               |  10|   0|   10|          0|
    |add_ln30_12_reg_2045               |  10|   0|   10|          0|
    |add_ln30_14_reg_2080               |  10|   0|   10|          0|
    |add_ln30_16_reg_2115               |  10|   0|   10|          0|
    |add_ln30_1_reg_1733                |   8|   0|    8|          0|
    |add_ln30_2_reg_1776                |   8|   0|    8|          0|
    |add_ln30_3_reg_1809                |   9|   0|    9|          0|
    |add_ln30_4_reg_1839                |   5|   0|    9|          4|
    |add_ln30_5_reg_1849                |   9|   0|    9|          0|
    |add_ln30_6_reg_1890                |   5|   0|    9|          4|
    |add_ln30_7_reg_1900                |   9|   0|    9|          0|
    |add_ln30_8_reg_1975                |  10|   0|   10|          0|
    |add_ln30_reg_1689                  |   7|   0|    7|          0|
    |add_ln30_s_reg_1765                |   5|   0|    8|          3|
    |add_ln32_reg_2120                  |  10|   0|   10|          0|
    |add_ln33_reg_2375                  |  10|   0|   10|          0|
    |ap_CS_fsm                          |  32|   0|   32|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_4_29_reg_2360                    |  32|   0|   32|          0|
    |c_4_30_reg_2365                    |  32|   0|   32|          0|
    |c_reg_2370                         |  32|   0|   32|          0|
    |data_load_52_reg_2175              |  32|   0|   32|          0|
    |data_load_54_reg_2195              |  32|   0|   32|          0|
    |data_load_55_reg_2215              |  32|   0|   32|          0|
    |data_load_56_reg_2220              |  32|   0|   32|          0|
    |data_load_57_reg_2240              |  32|   0|   32|          0|
    |data_load_58_reg_2245              |  32|   0|   32|          0|
    |data_load_59_reg_2265              |  32|   0|   32|          0|
    |data_load_60_reg_2270              |  32|   0|   32|          0|
    |data_load_61_reg_2295              |  32|   0|   32|          0|
    |data_load_62_reg_2300              |  32|   0|   32|          0|
    |data_load_63_reg_2315              |  32|   0|   32|          0|
    |i_5_cast_reg_1638                  |   5|   0|    6|          1|
    |icmp_ln26_reg_1667                 |   1|   0|    1|          0|
    |j_3_reg_1650                       |   6|   0|    6|          0|
    |j_fu_126                           |   6|   0|    6|          0|
    |jj_fu_122                          |  11|   0|   11|          0|
    |mul_i_10_reg_2065                  |  32|   0|   32|          0|
    |mul_i_11_reg_2085                  |  32|   0|   32|          0|
    |mul_i_12_reg_2100                  |  32|   0|   32|          0|
    |mul_i_13_reg_2125                  |  32|   0|   32|          0|
    |mul_i_14_reg_2140                  |  32|   0|   32|          0|
    |mul_i_15_reg_2155                  |  32|   0|   32|          0|
    |mul_i_16_reg_2170                  |  32|   0|   32|          0|
    |mul_i_17_reg_2190                  |  32|   0|   32|          0|
    |mul_i_18_reg_2210                  |  32|   0|   32|          0|
    |mul_i_19_reg_2235                  |  32|   0|   32|          0|
    |mul_i_1_reg_1875                   |  32|   0|   32|          0|
    |mul_i_20_reg_2260                  |  32|   0|   32|          0|
    |mul_i_21_reg_2290                  |  32|   0|   32|          0|
    |mul_i_22_reg_2310                  |  32|   0|   32|          0|
    |mul_i_23_reg_2320                  |  32|   0|   32|          0|
    |mul_i_24_reg_2325                  |  32|   0|   32|          0|
    |mul_i_25_reg_2330                  |  32|   0|   32|          0|
    |mul_i_26_reg_2335                  |  32|   0|   32|          0|
    |mul_i_27_reg_2340                  |  32|   0|   32|          0|
    |mul_i_28_reg_2345                  |  32|   0|   32|          0|
    |mul_i_29_reg_2350                  |  32|   0|   32|          0|
    |mul_i_2_reg_1906                   |  32|   0|   32|          0|
    |mul_i_30_reg_2355                  |  32|   0|   32|          0|
    |mul_i_3_reg_1921                   |  32|   0|   32|          0|
    |mul_i_4_reg_1936                   |  32|   0|   32|          0|
    |mul_i_4_reg_1936_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul_i_5_reg_1960                   |  32|   0|   32|          0|
    |mul_i_5_reg_1960_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul_i_6_reg_1980                   |  32|   0|   32|          0|
    |mul_i_6_reg_1980_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul_i_7_reg_1995                   |  32|   0|   32|          0|
    |mul_i_8_reg_2015                   |  32|   0|   32|          0|
    |mul_i_9_reg_2030                   |  32|   0|   32|          0|
    |mul_i_reg_1855                     |  32|   0|   32|          0|
    |mul_i_s_reg_2050                   |  32|   0|   32|          0|
    |reg_720                            |  32|   0|   32|          0|
    |reg_725                            |  32|   0|   32|          0|
    |reg_732                            |  32|   0|   32|          0|
    |reg_739                            |  32|   0|   32|          0|
    |reg_746                            |  32|   0|   32|          0|
    |reg_753                            |  32|   0|   32|          0|
    |reg_760                            |  32|   0|   32|          0|
    |reg_767                            |  32|   0|   32|          0|
    |reg_774                            |  32|   0|   32|          0|
    |reg_781                            |  32|   0|   32|          0|
    |reg_788                            |  32|   0|   32|          0|
    |reg_795                            |  32|   0|   32|          0|
    |reg_802                            |  32|   0|   32|          0|
    |reg_809                            |  32|   0|   32|          0|
    |reg_816                            |  32|   0|   32|          0|
    |reg_823                            |  32|   0|   32|          0|
    |reg_830                            |  32|   0|   32|          0|
    |reg_837                            |  32|   0|   32|          0|
    |reg_842                            |  32|   0|   32|          0|
    |reg_847                            |  32|   0|   32|          0|
    |reg_852                            |  32|   0|   32|          0|
    |reg_857                            |  32|   0|   32|          0|
    |reg_862                            |  32|   0|   32|          0|
    |reg_867                            |  32|   0|   32|          0|
    |reg_872                            |  32|   0|   32|          0|
    |reg_877                            |  32|   0|   32|          0|
    |reg_882                            |  32|   0|   32|          0|
    |xor_ln30_reg_2285                  |   6|   0|    6|          0|
    |xor_ln_reg_1676                    |   5|   0|    6|          1|
    |zext_ln24_1_cast_reg_1633          |   5|   0|   10|          5|
    |zext_ln26_1_reg_1951               |   6|   0|   10|          4|
    |zext_ln26_3_reg_1711               |   6|   0|    8|          2|
    |zext_ln26_4_reg_1793               |   6|   0|    9|          3|
    |zext_ln30_14_cast_reg_1819         |   5|   0|    9|          4|
    |zext_ln30_15_cast_reg_1829         |   6|   0|    9|          3|
    |zext_ln30_18_cast_reg_1865         |   5|   0|    9|          4|
    |zext_ln30_19_cast_reg_1880         |   6|   0|    9|          3|
    |zext_ln30_2_cast_reg_1699          |   5|   0|    7|          2|
    |zext_ln30_3_cast_reg_1716          |   6|   0|    7|          1|
    |zext_ln30_6_cast_reg_1743          |   5|   0|    8|          3|
    |zext_ln30_7_cast_reg_1754          |   6|   0|    8|          2|
    |add_ln32_reg_2120                  |  64|  32|   10|          0|
    |icmp_ln26_reg_1667                 |  64|  32|    1|          0|
    |mul_i_10_reg_2065                  |  64|  32|   32|          0|
    |mul_i_11_reg_2085                  |  64|  32|   32|          0|
    |mul_i_12_reg_2100                  |  64|  32|   32|          0|
    |mul_i_13_reg_2125                  |  64|  32|   32|          0|
    |mul_i_14_reg_2140                  |  64|  32|   32|          0|
    |mul_i_15_reg_2155                  |  64|  32|   32|          0|
    |mul_i_16_reg_2170                  |  64|  32|   32|          0|
    |mul_i_17_reg_2190                  |  64|  32|   32|          0|
    |mul_i_18_reg_2210                  |  64|  32|   32|          0|
    |mul_i_19_reg_2235                  |  64|  32|   32|          0|
    |mul_i_20_reg_2260                  |  64|  32|   32|          0|
    |mul_i_21_reg_2290                  |  64|  32|   32|          0|
    |mul_i_22_reg_2310                  |  64|  32|   32|          0|
    |mul_i_23_reg_2320                  |  64|  32|   32|          0|
    |mul_i_24_reg_2325                  |  64|  32|   32|          0|
    |mul_i_25_reg_2330                  |  64|  32|   32|          0|
    |mul_i_26_reg_2335                  |  64|  32|   32|          0|
    |mul_i_27_reg_2340                  |  64|  32|   32|          0|
    |mul_i_28_reg_2345                  |  64|  32|   32|          0|
    |mul_i_29_reg_2350                  |  64|  32|   32|          0|
    |mul_i_30_reg_2355                  |  64|  32|   32|          0|
    |mul_i_7_reg_1995                   |  64|  32|   32|          0|
    |mul_i_8_reg_2015                   |  64|  32|   32|          0|
    |mul_i_9_reg_2030                   |  64|  32|   32|          0|
    |mul_i_s_reg_2050                   |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |4457| 864| 3589|         49|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_365_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_365_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_365_p_opcode  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_365_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_365_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_497_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_497_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_497_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_497_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_493_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_493_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_493_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_493_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_3|  return value|
|i_5                  |   in|    5|     ap_none|                            i_5|        scalar|
|jj_2                 |   in|   11|     ap_none|                           jj_2|        scalar|
|data_address0        |  out|   10|   ap_memory|                           data|         array|
|data_ce0             |  out|    1|   ap_memory|                           data|         array|
|data_q0              |   in|   32|   ap_memory|                           data|         array|
|data_address1        |  out|   10|   ap_memory|                           data|         array|
|data_ce1             |  out|    1|   ap_memory|                           data|         array|
|data_q1              |   in|   32|   ap_memory|                           data|         array|
|data_load_32         |   in|   32|     ap_none|                   data_load_32|        scalar|
|zext_ln24_2          |   in|    5|     ap_none|                    zext_ln24_2|        scalar|
|zext_ln24_3          |   in|    5|     ap_none|                    zext_ln24_3|        scalar|
|zext_ln24_1          |   in|    5|     ap_none|                    zext_ln24_1|        scalar|
|empty                |   in|   10|     ap_none|                          empty|        scalar|
|cov_address0         |  out|   10|   ap_memory|                            cov|         array|
|cov_ce0              |  out|    1|   ap_memory|                            cov|         array|
|cov_we0              |  out|    1|   ap_memory|                            cov|         array|
|cov_d0               |  out|   32|   ap_memory|                            cov|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

