{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 12:23:19 2020 " "Info: Processing started: Tue Sep 15 12:23:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off operative_part -c operative_part --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off operative_part -c operative_part --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[0\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[0\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[1\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[1\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[2\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[2\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[3\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[3\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[4\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[4\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[5\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[5\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[6\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[6\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output1\[7\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output1\[7\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[0\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[0\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[1\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[1\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[2\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[2\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[3\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[3\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[4\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[4\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[5\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[5\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[6\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[6\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux_2_1:Demuxtiplex\|output2\[7\] " "Warning: Node \"demux_2_1:Demuxtiplex\|output2\[7\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "demux_sel " "Info: Assuming node \"demux_sel\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 39 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register compt_4bits:Compteur\|temp\[0\] reg_8bits:Registre8bit1\|data_out\[7\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"compt_4bits:Compteur\|temp\[0\]\" and destination register \"reg_8bits:Registre8bit1\|data_out\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.116 ns + Longest register register " "Info: + Longest register to register delay is 2.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compt_4bits:Compteur\|temp\[0\] 1 REG LCFF_X19_Y1_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N1; Fanout = 12; REG Node = 'compt_4bits:Compteur\|temp\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { compt_4bits:Compteur|temp[0] } "NODE_NAME" } } { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/compt_4bits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns mux_2_1:Multiplexeur\|output\[0\]~4 2 COMB LCCOMB_X19_Y1_N8 2 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X19_Y1_N8; Fanout = 2; COMB Node = 'mux_2_1:Multiplexeur\|output\[0\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { compt_4bits:Compteur|temp[0] mux_2_1:Multiplexeur|output[0]~4 } "NODE_NAME" } } { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/mux_2_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.485 ns) 1.196 ns reg_8bits:Registre8bit1\|data_out\[0\]~25 3 COMB LCCOMB_X19_Y1_N14 2 " "Info: 3: + IC(0.248 ns) + CELL(0.485 ns) = 1.196 ns; Loc. = LCCOMB_X19_Y1_N14; Fanout = 2; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[0\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { mux_2_1:Multiplexeur|output[0]~4 reg_8bits:Registre8bit1|data_out[0]~25 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.267 ns reg_8bits:Registre8bit1\|data_out\[1\]~28 4 COMB LCCOMB_X19_Y1_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.267 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 2; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[1\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reg_8bits:Registre8bit1|data_out[0]~25 reg_8bits:Registre8bit1|data_out[1]~28 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.338 ns reg_8bits:Registre8bit1\|data_out\[2\]~30 5 COMB LCCOMB_X19_Y1_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.338 ns; Loc. = LCCOMB_X19_Y1_N18; Fanout = 2; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reg_8bits:Registre8bit1|data_out[1]~28 reg_8bits:Registre8bit1|data_out[2]~30 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.409 ns reg_8bits:Registre8bit1\|data_out\[3\]~32 6 COMB LCCOMB_X19_Y1_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.409 ns; Loc. = LCCOMB_X19_Y1_N20; Fanout = 2; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[3\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reg_8bits:Registre8bit1|data_out[2]~30 reg_8bits:Registre8bit1|data_out[3]~32 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.480 ns reg_8bits:Registre8bit1\|data_out\[4\]~34 7 COMB LCCOMB_X19_Y1_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.480 ns; Loc. = LCCOMB_X19_Y1_N22; Fanout = 2; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[4\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reg_8bits:Registre8bit1|data_out[3]~32 reg_8bits:Registre8bit1|data_out[4]~34 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.551 ns reg_8bits:Registre8bit1\|data_out\[5\]~36 8 COMB LCCOMB_X19_Y1_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X19_Y1_N24; Fanout = 2; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[5\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reg_8bits:Registre8bit1|data_out[4]~34 reg_8bits:Registre8bit1|data_out[5]~36 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.622 ns reg_8bits:Registre8bit1\|data_out\[6\]~38 9 COMB LCCOMB_X19_Y1_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.622 ns; Loc. = LCCOMB_X19_Y1_N26; Fanout = 1; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[6\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { reg_8bits:Registre8bit1|data_out[5]~36 reg_8bits:Registre8bit1|data_out[6]~38 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.032 ns reg_8bits:Registre8bit1\|data_out\[7\]~39 10 COMB LCCOMB_X19_Y1_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 2.032 ns; Loc. = LCCOMB_X19_Y1_N28; Fanout = 1; COMB Node = 'reg_8bits:Registre8bit1\|data_out\[7\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { reg_8bits:Registre8bit1|data_out[6]~38 reg_8bits:Registre8bit1|data_out[7]~39 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.116 ns reg_8bits:Registre8bit1\|data_out\[7\] 11 REG LCFF_X19_Y1_N29 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 2.116 ns; Loc. = LCFF_X19_Y1_N29; Fanout = 1; REG Node = 'reg_8bits:Registre8bit1\|data_out\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_8bits:Registre8bit1|data_out[7]~39 reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 73.49 % ) " "Info: Total cell delay = 1.555 ns ( 73.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 26.51 % ) " "Info: Total interconnect delay = 0.561 ns ( 26.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { compt_4bits:Compteur|temp[0] mux_2_1:Multiplexeur|output[0]~4 reg_8bits:Registre8bit1|data_out[0]~25 reg_8bits:Registre8bit1|data_out[1]~28 reg_8bits:Registre8bit1|data_out[2]~30 reg_8bits:Registre8bit1|data_out[3]~32 reg_8bits:Registre8bit1|data_out[4]~34 reg_8bits:Registre8bit1|data_out[5]~36 reg_8bits:Registre8bit1|data_out[6]~38 reg_8bits:Registre8bit1|data_out[7]~39 reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.116 ns" { compt_4bits:Compteur|temp[0] {} mux_2_1:Multiplexeur|output[0]~4 {} reg_8bits:Registre8bit1|data_out[0]~25 {} reg_8bits:Registre8bit1|data_out[1]~28 {} reg_8bits:Registre8bit1|data_out[2]~30 {} reg_8bits:Registre8bit1|data_out[3]~32 {} reg_8bits:Registre8bit1|data_out[4]~34 {} reg_8bits:Registre8bit1|data_out[5]~36 {} reg_8bits:Registre8bit1|data_out[6]~38 {} reg_8bits:Registre8bit1|data_out[7]~39 {} reg_8bits:Registre8bit1|data_out[7] {} } { 0.000ns 0.313ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.893 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.537 ns) 2.893 ns reg_8bits:Registre8bit1\|data_out\[7\] 3 REG LCFF_X19_Y1_N29 1 " "Info: 3: + IC(1.263 ns) + CELL(0.537 ns) = 2.893 ns; Loc. = LCFF_X19_Y1_N29; Fanout = 1; REG Node = 'reg_8bits:Registre8bit1\|data_out\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { clk~clkctrl reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.40 % ) " "Info: Total cell delay = 1.516 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.377 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clk clk~clkctrl reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} clk~clkctrl {} reg_8bits:Registre8bit1|data_out[7] {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.893 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.537 ns) 2.893 ns compt_4bits:Compteur\|temp\[0\] 3 REG LCFF_X19_Y1_N1 12 " "Info: 3: + IC(1.263 ns) + CELL(0.537 ns) = 2.893 ns; Loc. = LCFF_X19_Y1_N1; Fanout = 12; REG Node = 'compt_4bits:Compteur\|temp\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { clk~clkctrl compt_4bits:Compteur|temp[0] } "NODE_NAME" } } { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/compt_4bits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.40 % ) " "Info: Total cell delay = 1.516 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.377 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clk clk~clkctrl compt_4bits:Compteur|temp[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} clk~clkctrl {} compt_4bits:Compteur|temp[0] {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clk clk~clkctrl reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} clk~clkctrl {} reg_8bits:Registre8bit1|data_out[7] {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clk clk~clkctrl compt_4bits:Compteur|temp[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} clk~clkctrl {} compt_4bits:Compteur|temp[0] {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/compt_4bits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { compt_4bits:Compteur|temp[0] mux_2_1:Multiplexeur|output[0]~4 reg_8bits:Registre8bit1|data_out[0]~25 reg_8bits:Registre8bit1|data_out[1]~28 reg_8bits:Registre8bit1|data_out[2]~30 reg_8bits:Registre8bit1|data_out[3]~32 reg_8bits:Registre8bit1|data_out[4]~34 reg_8bits:Registre8bit1|data_out[5]~36 reg_8bits:Registre8bit1|data_out[6]~38 reg_8bits:Registre8bit1|data_out[7]~39 reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.116 ns" { compt_4bits:Compteur|temp[0] {} mux_2_1:Multiplexeur|output[0]~4 {} reg_8bits:Registre8bit1|data_out[0]~25 {} reg_8bits:Registre8bit1|data_out[1]~28 {} reg_8bits:Registre8bit1|data_out[2]~30 {} reg_8bits:Registre8bit1|data_out[3]~32 {} reg_8bits:Registre8bit1|data_out[4]~34 {} reg_8bits:Registre8bit1|data_out[5]~36 {} reg_8bits:Registre8bit1|data_out[6]~38 {} reg_8bits:Registre8bit1|data_out[7]~39 {} reg_8bits:Registre8bit1|data_out[7] {} } { 0.000ns 0.313ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clk clk~clkctrl reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} clk~clkctrl {} reg_8bits:Registre8bit1|data_out[7] {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { clk clk~clkctrl compt_4bits:Compteur|temp[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} clk~clkctrl {} compt_4bits:Compteur|temp[0] {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { reg_8bits:Registre8bit1|data_out[7] {} } {  } {  } "" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_8bits.vhd" 40 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_4bits:Registre4bit\|data_out\[0\] data\[0\] clk 7.675 ns register " "Info: tsu for register \"reg_4bits:Registre4bit\|data_out\[0\]\" (data pin = \"data\[0\]\", clock pin = \"clk\") is 7.675 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.599 ns + Longest pin register " "Info: + Longest pin to register delay is 10.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns data\[0\] 1 PIN PIN_W5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 5; PIN Node = 'data\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.362 ns) + CELL(0.275 ns) 8.469 ns codeur_bcd:Codeur\|WideOr6~8 2 COMB LCCOMB_X94_Y5_N18 1 " "Info: 2: + IC(7.362 ns) + CELL(0.275 ns) = 8.469 ns; Loc. = LCCOMB_X94_Y5_N18; Fanout = 1; COMB Node = 'codeur_bcd:Codeur\|WideOr6~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.637 ns" { data[0] codeur_bcd:Codeur|WideOr6~8 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/codeur_bcd.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 9.135 ns codeur_bcd:Codeur\|WideOr6~6 3 COMB LCCOMB_X94_Y5_N20 1 " "Info: 3: + IC(0.247 ns) + CELL(0.419 ns) = 9.135 ns; Loc. = LCCOMB_X94_Y5_N20; Fanout = 1; COMB Node = 'codeur_bcd:Codeur\|WideOr6~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { codeur_bcd:Codeur|WideOr6~8 codeur_bcd:Codeur|WideOr6~6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/codeur_bcd.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 9.666 ns codeur_bcd:Codeur\|WideOr6~3 4 COMB LCCOMB_X94_Y5_N30 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 9.666 ns; Loc. = LCCOMB_X94_Y5_N30; Fanout = 1; COMB Node = 'codeur_bcd:Codeur\|WideOr6~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { codeur_bcd:Codeur|WideOr6~6 codeur_bcd:Codeur|WideOr6~3 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/codeur_bcd.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.438 ns) 10.515 ns codeur_bcd:Codeur\|WideOr6 5 COMB LCCOMB_X94_Y5_N2 1 " "Info: 5: + IC(0.411 ns) + CELL(0.438 ns) = 10.515 ns; Loc. = LCCOMB_X94_Y5_N2; Fanout = 1; COMB Node = 'codeur_bcd:Codeur\|WideOr6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { codeur_bcd:Codeur|WideOr6~3 codeur_bcd:Codeur|WideOr6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/codeur_bcd.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.599 ns reg_4bits:Registre4bit\|data_out\[0\] 6 REG LCFF_X94_Y5_N3 8 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.599 ns; Loc. = LCFF_X94_Y5_N3; Fanout = 8; REG Node = 'reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { codeur_bcd:Codeur|WideOr6 reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 21.92 % ) " "Info: Total cell delay = 2.323 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.276 ns ( 78.08 % ) " "Info: Total interconnect delay = 8.276 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.599 ns" { data[0] codeur_bcd:Codeur|WideOr6~8 codeur_bcd:Codeur|WideOr6~6 codeur_bcd:Codeur|WideOr6~3 codeur_bcd:Codeur|WideOr6 reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.599 ns" { data[0] {} data[0]~combout {} codeur_bcd:Codeur|WideOr6~8 {} codeur_bcd:Codeur|WideOr6~6 {} codeur_bcd:Codeur|WideOr6~3 {} codeur_bcd:Codeur|WideOr6 {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 7.362ns 0.247ns 0.256ns 0.411ns 0.000ns } { 0.000ns 0.832ns 0.275ns 0.419ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.888 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.888 ns reg_4bits:Registre4bit\|data_out\[0\] 3 REG LCFF_X94_Y5_N3 8 " "Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 2.888 ns; Loc. = LCFF_X94_Y5_N3; Fanout = 8; REG Node = 'reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { clk~clkctrl reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.49 % ) " "Info: Total cell delay = 1.516 ns ( 52.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 47.51 % ) " "Info: Total interconnect delay = 1.372 ns ( 47.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk clk~clkctrl reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk {} clk~combout {} clk~clkctrl {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.599 ns" { data[0] codeur_bcd:Codeur|WideOr6~8 codeur_bcd:Codeur|WideOr6~6 codeur_bcd:Codeur|WideOr6~3 codeur_bcd:Codeur|WideOr6 reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.599 ns" { data[0] {} data[0]~combout {} codeur_bcd:Codeur|WideOr6~8 {} codeur_bcd:Codeur|WideOr6~6 {} codeur_bcd:Codeur|WideOr6~3 {} codeur_bcd:Codeur|WideOr6 {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 7.362ns 0.247ns 0.256ns 0.411ns 0.000ns } { 0.000ns 0.832ns 0.275ns 0.419ns 0.275ns 0.438ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk clk~clkctrl reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk {} clk~combout {} clk~clkctrl {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk max_nb\[2\] reg_4bits:Registre4bit\|data_out\[3\] 14.314 ns register " "Info: tco from clock \"clk\" to destination pin \"max_nb\[2\]\" through register \"reg_4bits:Registre4bit\|data_out\[3\]\" is 14.314 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.888 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.888 ns reg_4bits:Registre4bit\|data_out\[3\] 3 REG LCFF_X94_Y5_N7 8 " "Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 2.888 ns; Loc. = LCFF_X94_Y5_N7; Fanout = 8; REG Node = 'reg_4bits:Registre4bit\|data_out\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { clk~clkctrl reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.49 % ) " "Info: Total cell delay = 1.516 ns ( 52.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 47.51 % ) " "Info: Total interconnect delay = 1.372 ns ( 47.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk clk~clkctrl reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk {} clk~combout {} clk~clkctrl {} reg_4bits:Registre4bit|data_out[3] {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.176 ns + Longest register pin " "Info: + Longest register to pin delay is 11.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_4bits:Registre4bit\|data_out\[3\] 1 REG LCFF_X94_Y5_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y5_N7; Fanout = 8; REG Node = 'reg_4bits:Registre4bit\|data_out\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.529 ns) + CELL(0.149 ns) 5.678 ns seven_sg:Affich1\|Mux4~0 2 COMB LCCOMB_X20_Y1_N18 1 " "Info: 2: + IC(5.529 ns) + CELL(0.149 ns) = 5.678 ns; Loc. = LCCOMB_X20_Y1_N18; Fanout = 1; COMB Node = 'seven_sg:Affich1\|Mux4~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { reg_4bits:Registre4bit|data_out[3] seven_sg:Affich1|Mux4~0 } "NODE_NAME" } } { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/seven_sg.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(2.778 ns) 11.176 ns max_nb\[2\] 3 PIN PIN_AF16 0 " "Info: 3: + IC(2.720 ns) + CELL(2.778 ns) = 11.176 ns; Loc. = PIN_AF16; Fanout = 0; PIN Node = 'max_nb\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.498 ns" { seven_sg:Affich1|Mux4~0 max_nb[2] } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.927 ns ( 26.19 % ) " "Info: Total cell delay = 2.927 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.249 ns ( 73.81 % ) " "Info: Total interconnect delay = 8.249 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.176 ns" { reg_4bits:Registre4bit|data_out[3] seven_sg:Affich1|Mux4~0 max_nb[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.176 ns" { reg_4bits:Registre4bit|data_out[3] {} seven_sg:Affich1|Mux4~0 {} max_nb[2] {} } { 0.000ns 5.529ns 2.720ns } { 0.000ns 0.149ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk clk~clkctrl reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk {} clk~combout {} clk~clkctrl {} reg_4bits:Registre4bit|data_out[3] {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.176 ns" { reg_4bits:Registre4bit|data_out[3] seven_sg:Affich1|Mux4~0 max_nb[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.176 ns" { reg_4bits:Registre4bit|data_out[3] {} seven_sg:Affich1|Mux4~0 {} max_nb[2] {} } { 0.000ns 5.529ns 2.720ns } { 0.000ns 0.149ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_4bits:Registre4bit\|data_out\[0\] data\[1\] clk -2.699 ns register " "Info: th for register \"reg_4bits:Registre4bit\|data_out\[0\]\" (data pin = \"data\[1\]\", clock pin = \"clk\") is -2.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.888 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.888 ns reg_4bits:Registre4bit\|data_out\[0\] 3 REG LCFF_X94_Y5_N3 8 " "Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 2.888 ns; Loc. = LCFF_X94_Y5_N3; Fanout = 8; REG Node = 'reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { clk~clkctrl reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.49 % ) " "Info: Total cell delay = 1.516 ns ( 52.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 47.51 % ) " "Info: Total interconnect delay = 1.372 ns ( 47.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk clk~clkctrl reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk {} clk~combout {} clk~clkctrl {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.853 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns data\[1\] 1 PIN PIN_AE27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AE27; Fanout = 4; PIN Node = 'data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/operative_part.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.767 ns) + CELL(0.150 ns) 5.769 ns codeur_bcd:Codeur\|WideOr6 2 COMB LCCOMB_X94_Y5_N2 1 " "Info: 2: + IC(4.767 ns) + CELL(0.150 ns) = 5.769 ns; Loc. = LCCOMB_X94_Y5_N2; Fanout = 1; COMB Node = 'codeur_bcd:Codeur\|WideOr6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { data[1] codeur_bcd:Codeur|WideOr6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/codeur_bcd.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.853 ns reg_4bits:Registre4bit\|data_out\[0\] 3 REG LCFF_X94_Y5_N3 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.853 ns; Loc. = LCFF_X94_Y5_N3; Fanout = 8; REG Node = 'reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { codeur_bcd:Codeur|WideOr6 reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_OP/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 18.55 % ) " "Info: Total cell delay = 1.086 ns ( 18.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.767 ns ( 81.45 % ) " "Info: Total interconnect delay = 4.767 ns ( 81.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { data[1] codeur_bcd:Codeur|WideOr6 reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { data[1] {} data[1]~combout {} codeur_bcd:Codeur|WideOr6 {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 4.767ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk clk~clkctrl reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk {} clk~combout {} clk~clkctrl {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { data[1] codeur_bcd:Codeur|WideOr6 reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { data[1] {} data[1]~combout {} codeur_bcd:Codeur|WideOr6 {} reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 4.767ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 12:23:20 2020 " "Info: Processing ended: Tue Sep 15 12:23:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
