library verilog;
use verilog.vl_types.all;
entity ROM_D is
    port(
        a               : in     vl_logic_vector(9 downto 0);
        spo             : out    vl_logic_vector(31 downto 0)
    );
end ROM_D;
