$date
	Thu Oct 27 16:06:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! f $end
$var reg 1 " e $end
$var reg 3 # s [2:0] $end
$var reg 8 $ w [0:7] $end
$scope module uut $end
$var wire 1 " e $end
$var wire 1 ! f $end
$var wire 3 % s [2:0] $end
$var wire 1 & t0 $end
$var wire 1 ' t1 $end
$var wire 1 ( t2 $end
$var wire 1 ) t3 $end
$var wire 1 * t4 $end
$var wire 1 + t5 $end
$var wire 1 , t6 $end
$var wire 1 - t7 $end
$var wire 8 . w [0:7] $end
$var wire 8 / y [0:7] $end
$scope module s0 $end
$var wire 1 " E $end
$var wire 3 0 W [2:0] $end
$var reg 8 1 Y [0:7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 1
b0 0
b10000000 /
b10101010 .
0-
0,
0+
0*
0)
0(
0'
1&
b0 %
b10101010 $
b0 #
1"
1!
$end
#20
0!
0&
b1000000 /
b1000000 1
b1 #
b1 %
b1 0
#40
1!
1(
b100000 /
b100000 1
b10 #
b10 %
b10 0
#60
0!
0(
b10000 /
b10000 1
b11 #
b11 %
b11 0
#80
1!
1*
b1000 /
b1000 1
b100 #
b100 %
b100 0
#100
0!
0*
b100 /
b100 1
b101 #
b101 %
b101 0
#120
1!
1,
b10 /
b10 1
b110 #
b110 %
b110 0
#140
0!
0,
b1 /
b1 1
b111 #
b111 %
b111 0
#160
