// Seed: 3463811860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    output tri  id_0,
    inout  tri1 id_1
    , id_4,
    output tri  _id_2
    , id_5
);
  logic [-1 : id_2] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_5,
      id_3,
      id_4
  );
  inout supply1 id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = -1;
endmodule
