#Zynq-eame UltraScale 0
#soceame.wordpress.com
# GitHub: https://github.com/DRubioG/Zynq-eame/tree/main/Zynq-eame_UltraScale_0

#Buttons

#set_property -dict { PACKAGE_PIN F4    IOSTANDARD LVCMOS18 } [get_ports BT_1]; # button 1
#set_property -dict { PACKAGE_PIN H3    IOSTANDARD LVCMOS18 } [get_ports BT_2]; # button 2
#set_property -dict { PACKAGE_PIN G4    IOSTANDARD LVCMOS18 } [get_ports BT_3]; # button 3
#set_property -dict { PACKAGE_PIN H4    IOSTANDARD LVCMOS18 } [get_ports BT_4]; # button 4
#set_property -dict { PACKAGE_PIN G2    IOSTANDARD LVCMOS18 } [get_ports BT_5]; # button 5

#Leds

#set_property -dict { PACKAGE_PIN K3    IOSTANDARD LVCMOS18 } [get_ports LED_1]; # Led 1
#set_property -dict { PACKAGE_PIN K4    IOSTANDARD LVCMOS18 } [get_ports LED_2]; # Led 2
#set_property -dict { PACKAGE_PIN J2    IOSTANDARD LVCMOS18 } [get_ports LED_3]; # Led 3
#set_property -dict { PACKAGE_PIN J3    IOSTANDARD LVCMOS18 } [get_ports LED_4]; # Led 4
#set_property -dict { PACKAGE_PIN L3    IOSTANDARD LVCMOS18 } [get_ports LED_5]; # Led 5

#Switchs

#set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS18 } [get_ports SW_1]; # Switch 1
#set_property -dict { PACKAGE_PIN H5    IOSTANDARD LVCMOS18 } [get_ports SW_2]; # Switch 2
#set_property -dict { PACKAGE_PIN J5    IOSTANDARD LVCMOS18 } [get_ports SW_3]; # Switch 3
#set_property -dict { PACKAGE_PIN J1    IOSTANDARD LVCMOS18 } [get_ports SW_4]; # Switch 4
#set_property -dict { PACKAGE_PIN K1    IOSTANDARD LVCMOS18 } [get_ports SW_5]; # Switch 5
