C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe  -osyn  "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_hdl_.srs"  -top  topshiftRL00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\oscint00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\div00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\packageosc00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\osc00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\packageshiftRL00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\topshiftRL00.vhdl"  -log  "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\syntax.log"  -fileorder  "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe -osyn "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_hdl_.srs" -top topshiftRL00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\oscint00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\div00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\packageosc00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\osc00VHDL\osc00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\packageshiftRL00.vhdl" -lib work "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\topshiftRL00.vhdl" -log "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\syntax.log" -fileorder "C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 1\Practicas\shiftRL00\shiftRL0\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:0
file:..\synwork\shiftRL00_shiftRL0_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542263532|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\osc00VHDL\oscint00.vhdl|io:i|time:1616252947|size:502|exec:0|csum:6E98FC5F4D83EB487731FDF1F4CBC6EB
file:..\..\..\osc00VHDL\div00.vhdl|io:i|time:1616431759|size:3570|exec:0|csum:8B07E3F4CD1F8F49EC9AD036E11AC000
file:..\..\..\osc00VHDL\packageosc00.vhdl|io:i|time:1616431770|size:337|exec:0|csum:3F1EBCEB136C2385A74767C6B4287C89
file:..\..\..\osc00VHDL\osc00.vhdl|io:i|time:1616431783|size:494|exec:0|csum:4AF984309162E91F9EC8A09C9D73183E
file:..\..\shiftRL00.vhdl|io:i|time:1616517067|size:750|exec:0|csum:62D3A884D714D3A0380766B61187CED4
file:..\..\packageshiftRL00.vhdl|io:i|time:1616517058|size:489|exec:0|csum:1835B44654F6E8704566495074D5F09F
file:..\..\topshiftRL00.vhdl|io:i|time:1616517488|size:748|exec:0|csum:ACA0541A49CDFA33708AE4D8EC4D7DAF
file:..\syntax.log|io:o|time:1616517525|size:1195|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe|io:i|time:1603988322|size:6088192|exec:1|csum:65784030B81A37FDBF615E387BAB679B
