{
  "title": "Veryl",
  "product_url": "https://veryl-lang.org/",
  "description": "Veryl is a hardware description language which is designed as a SystemVerilog alternative. It provides optimized syntax for synthesizable RTL, interoperability with SystemVerilog, and productivity by modern development tools.",
  "producthunt_url": "https://www.producthunt.com/products/veryl",
  "crawl_timestamp": "2025-04-06T11:30:09.544247"
}