/*
 * Copyright (c) 2018 iWave Systems Technologies Pvt. Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "fsl-imx8qm.dtsi"

/ {
	model = "iW-RainboW-G27D-i.MX8QM_SMARC";
	compatible = "fsl,imx8qm-iwg27m", "fsl,imx8qm";

        clocks {
		#address-cells = <1>;
                #size-cells = <0>;
	audioclk: ext26Mz {
		compatible = "fixed-clock";
		clock-frequency = <26000000>;
		reg=<0>;
		#clock-cells = <0>;
		};
	};

	chosen {
		bootargs = "console=ttyLP4,115200 earlycon=lpuart32,0x5a0a0000,115200";
		stdout-path = &lpuart4;
	};

	unused_gpios: unused_gpios {
		compatible = "iwave,unused-gpios";
		pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_unused_gpio>;
		status = "okay";              
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_touch: regulator@0 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "touch-en";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_can_en: regulator-can-en {
			compatible = "regulator-fixed";
			regulator-name = "can-en";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			enable-active-high;
		};

		reg_can0_stby: regulator-can-stby0 {
			compatible = "regulator-fixed";
			regulator-name = "can-stby0";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			gpio = <&gpio1 27 GPIO_ACTIVE_LOW>;
		};

		reg_can1_stby: regulator-can-stby1 {
                        compatible = "regulator-fixed";
                        regulator-name = "can-stby1";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
			gpio = <&gpio1 30 GPIO_ACTIVE_LOW>;
                };

		reg_ssd_vmmc: regulator-ssd-vmmc {
			compatible = "regulator-fixed";
			regulator-name = "ssd_vmmc";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 19 GPIO_ACTIVE_HIGH>;
			enable-active-high;
                };

		reg_usb_en: regulator-usb-en {
			compatible = "regulator-fixed";
			regulator-name = "usb_en";
			regulator-min-microvolt = <1200000>;
			regulator-max-microvolt = <1200000>;
			regulator-type = "voltage";
			gpio = <&gpio4 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			regulator-boot-on;
		};

                reg_1p5v: 1p5v {
                        compatible = "regulator-fixed";
                        regulator-name = "1P5V";
                        regulator-min-microvolt = <1500000>;
                        regulator-max-microvolt = <1500000>;
                        regulator-always-on;
                };

                reg_1p8v: 1p8v {
                        compatible = "regulator-fixed";
                        regulator-name = "1P8V";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        regulator-always-on;
                };
	};

/*
        sound: sound {
		compatible = "fsl,imx-audio-sgtl5000";
                model = "sgtl5000-audio";
                ssi-controller = <&sai1>;
                audio-codec = <&codec>;
                audio-routing = "MIC_IN", "Mic Jack",
				"Mic Jack", "Mic Bias",
				"Headphone Jack", "HP_OUT",
				"LINE_IN", "Line In Jack";
	};
*/
	sound-hdmi {
		compatible = "fsl,imx-audio-cdnhdmi";
                model = "imx-audio-hdmi";
                audio-cpu = <&sai_hdmi_tx>;
                constraint-rate = <48000>;
                protocol = <1>;
                status = "disabled";
        };

	/* IWG27M: DT node for SOM Revision */
	iwg27m_common {
		compatible = "iw,iwg27m-com";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_board_cfg>;
		som-rev-gpios = <&gpio1 5 0  &gpio1 13 0  &gpio1 12 0  &gpio1 11 0
				 &gpio0 6 0 &gpio0 7 0 &gpio0 11 0>;
		status = "okay";
	};

        lpspi2: lpspi@5a020000 {
		compatible = "fsl,imx7ulp-spi";
                reg = <0x0 0x5a020000 0x0 0x10000>;
                interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>;
                interrupt-parent = <&gic>;
                clocks = <&clk IMX8QM_SPI2_CLK>,
			 <&clk IMX8QM_SPI2_IPG_CLK>;
                clock-names = "per", "ipg";
                assigned-clocks = <&clk IMX8QM_SPI2_CLK>;
                assigned-clock-rates = <20000000>;
                power-domains = <&pd_dma_lpspi2>;
        };

        lpspi3: lpspi@5a030000 {
                compatible = "fsl,imx7ulp-spi";
                reg = <0x0 0x5a030000 0x0 0x10000>;
                interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;
                interrupt-parent = <&gic>;
                clocks = <&clk IMX8QM_SPI3_CLK>,
                	 <&clk IMX8QM_SPI3_IPG_CLK>;
                clock-names = "per", "ipg";
                assigned-clocks = <&clk IMX8QM_SPI3_CLK>;
                assigned-clock-rates = <20000000>;
                power-domains = <&pd_dma_lpspi3>;
	};

};

&acm {
	status = "okay";
};

&amix {
	status = "okay";
};

&asrc0 {
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>;
	assigned-clock-rates = <786432000>, <49152000>, <24576000>;
	fsl,asrc-rate  = <48000>;
	status = "okay";
};

&asrc1 {
	fsl,asrc-rate = <48000>;
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>;
	assigned-clock-rates = <786432000>, <49152000>, <24576000>;
	status = "okay";
};

&sai_hdmi_tx {
	assigned-clocks = <&clk IMX8QM_ACM_HDMI_TX_SAI0_MCLK_SEL>,
			  <&clk IMX8QM_AUD_PLL1_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV>,
			  <&clk IMX8QM_AUD_SAI_HDMITX0_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <768000000>, <768000000>, <768000000>, <768000000>;
	fsl,sai-asynchronous;
	status = "okay";
};

&sai1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clk IMX8QM_ACM_ESAI0_MCLK_SEL>,
			  <&clk IMX8QM_AUD_PLL0_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			  <&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>,
			  <&clk IMX8QM_AUD_ESAI_0_EXTAL_IPG>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_CLK>;
	assigned-clock-rates = <0>, <786432000>, <49152000>, <24576000>, <49152000>;
	status = "okay";
};

&iomuxc {
	imx8qm-iwg27m {

                pinctrl_sai1: sai1grp {
                        fsl,pins = <
                                SC_P_SAI1_RXD_AUD_SAI1_RXD             		0xc600004c
                                SC_P_SAI1_TXC_AUD_SAI1_TXC              	0xc600004c
                                SC_P_SAI1_TXD_AUD_SAI1_TXD              	0xc600004c
                                SC_P_SAI1_TXFS_AUD_SAI1_TXFS            	0xc600004c
				SC_P_MCLK_OUT0_AUD_ACM_MCLK_OUT0        	0xc600004c	
                        >;
                };

		pinctrl_hp_mic_detect: hp_mic_detect {
                        fsl,pins = <
                                SC_P_SIM0_IO_LSIO_GPIO0_IO02			0x00000021
                                SC_P_SIM0_GPIO0_00_LSIO_GPIO0_IO05		0x00000021
                        >;
                };

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000020
				SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000020
				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000020
				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x06000020
				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x06000020
				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x06000020
				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x06000020
				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x06000020
				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x06000020
				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x06000020
				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x06000020
				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x06000020
				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x06000020
				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x06000020
				SC_P_ENET0_REFCLK_125M_25M_CONN_ENET0_REFCLK_125M_25M	0x06000020
				SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO27        0x06000021
				SC_P_PCIE_CTRL1_CLKREQ_B_LSIO_GPIO4_IO30        0x06000021
				SC_P_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31	        0x06000021
			>;
		};

		pinctrl_fec2: fec2grp {
			fsl,pins = <
				SC_P_ENET1_MDC_CONN_ENET1_MDC			0x06000020
				SC_P_ENET1_MDIO_CONN_ENET1_MDIO			0x06000020
				SC_P_ENET1_RGMII_TX_CTL_CONN_ENET1_RGMII_TX_CTL	0x06000020
				SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC	0x06000020
				SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0	0x06000020
				SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1	0x06000020
				SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2	0x06000020
				SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3	0x06000020
				SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC	0x06000020
				SC_P_ENET1_RGMII_RX_CTL_CONN_ENET1_RGMII_RX_CTL	0x06000020
				SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0	0x06000020
				SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1	0x06000020
				SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2	0x06000020
				SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3	0x06000020
				SC_P_ENET1_REFCLK_125M_25M_CONN_ENET1_REFCLK_125M_25M	0x06000020
				SC_P_MIPI_DSI1_I2C0_SCL_LSIO_GPIO1_IO20	        0x06000021
				SC_P_MIPI_DSI0_I2C0_SCL_LSIO_GPIO1_IO16         0x06000021
				SC_P_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO17		0x06000021	
			>;
		};

		pinctrl_lvds0_lpi2c1: lvds0lpi2c1grp {
			fsl,pins = <
				SC_P_LVDS0_I2C1_SDA_LVDS0_I2C1_SDA		0xc600004c
			>;
		};

		pinctrl_lpi2c1: lpi2c1grp {
			fsl,pins = <
				SC_P_GPT0_CLK_DMA_I2C1_SCL              	0xc600004c
				SC_P_GPT0_CAPTURE_DMA_I2C1_SDA          	0xc600004c
			>;
		};

		pinctrl_lpi2c2: lpi2c2grp {
                        fsl,pins = <
                                SC_P_GPT1_CLK_DMA_I2C2_SCL              	0xc600004c
                                SC_P_GPT1_CAPTURE_DMA_I2C2_SDA          	0xc600004c
                        >;
                };

		pinctrl_lpuart0: lpuart0grp {
			fsl,pins = <
				SC_P_UART0_RX_DMA_UART0_RX			0x06000020
				SC_P_UART0_TX_DMA_UART0_TX			0x06000020
				SC_P_UART0_RTS_B_DMA_UART0_RTS_B		0x06000020
				SC_P_UART0_CTS_B_DMA_UART0_CTS_B        	0x06000020
			>;
		};

		pinctrl_lpuart1: lpuart1grp {
			fsl,pins = <
				SC_P_UART1_RX_DMA_UART1_RX			0x06000020
				SC_P_UART1_TX_DMA_UART1_TX			0x06000020
				SC_P_UART1_CTS_B_DMA_UART1_CTS_B		0x06000020
				SC_P_UART1_RTS_B_DMA_UART1_RTS_B		0x06000020
			>;
		};

		pinctrl_lpuart4: lpuart4grp {
			fsl,pins = <
				SC_P_M40_GPIO0_00_DMA_UART4_RX			0x06000020
				SC_P_M40_GPIO0_01_DMA_UART4_TX			0x06000020
			>;
		};

                pinctrl_sata: sata {
                        fsl,pins = <
                                SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO18		0x00000021
                        >;
                };

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000041
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B		0x00000021
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B		0x00000020
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x06000040
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B		0x00000020
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				SC_P_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO22		0x00000021 /* WP */
				SC_P_MIPI_DSI1_GPIO0_01_LSIO_GPIO1_IO23		0x00000021 /* CD */
				SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO19		0x00000021 /* PWR_EN */
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
				SC_P_USDHC2_VSELECT_CONN_USDHC2_VSELECT		0x00000021
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
				SC_P_USDHC2_VSELECT_CONN_USDHC2_VSELECT		0x00000020
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
				SC_P_USDHC2_VSELECT_CONN_USDHC2_VSELECT		0x00000020
			>;
		};

                pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK			0x06000041
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD			0x00000021
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0		0x00000021
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1		0x00000021
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2		0x00000021
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3		0x00000021
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000021
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK			0x06000040
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD			0x00000020
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0		0x00000020
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1		0x00000020
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2		0x00000020
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3		0x00000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000020
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK			0x06000040
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD			0x00000020
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0		0x00000020
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1		0x00000020
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2		0x00000020
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3		0x00000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT		0x00000020
			>;
		};

		pinctrl_usdhc3_gpio: usdhc3grpgpio {
			fsl,pins = <
				SC_P_ESAI0_TX2_RX3_LSIO_GPIO2_IO28              0x00000021 /* WIFI IRQ */
				SC_P_ESAI0_TX3_RX2_LSIO_GPIO2_IO29              0x00000021 /* WIFI RST */
				SC_P_ESAI0_TX4_RX1_LSIO_GPIO2_IO30              0x00000021 /* WIFI CHIP_EN */
			>;
		};

		pinctrl_board_cfg: brd_cfg {
			fsl,pins = <
				SC_P_LVDS0_GPIO01_LSIO_GPIO1_IO05       	0x00000021
				SC_P_LVDS1_I2C0_SDA_LSIO_GPIO1_IO13     	0x00000021
				SC_P_LVDS1_I2C0_SCL_LSIO_GPIO1_IO12     	0x00000021
				SC_P_LVDS1_GPIO01_LSIO_GPIO1_IO11       	0x00000021
				SC_P_M40_I2C0_SCL_LSIO_GPIO0_IO06       	0x00000021
				SC_P_M40_I2C0_SDA_LSIO_GPIO0_IO07       	0x00000021
				SC_P_M41_I2C0_SDA_LSIO_GPIO0_IO11       	0x00000021
			>;
		};
		
		pinctrl_flexcan1: flexcan0grp {
			fsl,pins = <
				SC_P_FLEXCAN0_TX_DMA_FLEXCAN0_TX		0x00000021
				SC_P_FLEXCAN0_RX_DMA_FLEXCAN0_RX		0x00000021
				SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO1_IO27		0x00000021
			>;
		};

		pinctrl_flexcan2: flexcan1grp {
			fsl,pins = <
				SC_P_FLEXCAN1_TX_DMA_FLEXCAN1_TX		0x00000021
				SC_P_FLEXCAN1_RX_DMA_FLEXCAN1_RX		0x00000021
				SC_P_MIPI_CSI1_GPIO0_00_LSIO_GPIO1_IO30 	0x00000021
			>;
		};

		pinctrl_flexspi0: flexspi0grp {
                        fsl,pins = <
                                SC_P_QSPI0A_DATA0_LSIO_QSPI0A_DATA0     	0x0600004c
                                SC_P_QSPI0A_DATA1_LSIO_QSPI0A_DATA1     	0x0600004c
                                SC_P_QSPI0A_DATA2_LSIO_QSPI0A_DATA2     	0x0600004c
                                SC_P_QSPI0A_DATA3_LSIO_QSPI0A_DATA3     	0x0600004c
                                SC_P_QSPI0A_DQS_LSIO_QSPI0A_DQS         	0x0600004c
                                SC_P_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B     	0x0600004c
                                SC_P_QSPI0A_SCLK_LSIO_QSPI0A_SCLK       	0x0600004c
                                SC_P_QSPI0B_SCLK_LSIO_QSPI0B_SCLK       	0x0600004c
                                SC_P_QSPI0B_DATA0_LSIO_QSPI0B_DATA0     	0x0600004c
                                SC_P_QSPI0B_DATA1_LSIO_QSPI0B_DATA1     	0x0600004c
                                SC_P_QSPI0B_DATA2_LSIO_QSPI0B_DATA2     	0x0600004c
                                SC_P_QSPI0B_DATA3_LSIO_QSPI0B_DATA3     	0x0600004c
                                SC_P_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B     	0x0600004c
                        >;
                };

		pinctrl_lpspi2: lpspi2grp {
			fsl,pins = <
				SC_P_SPI2_SCK_DMA_SPI2_SCK			0x0600004c
				SC_P_SPI2_SDI_DMA_SPI2_SDI			0x0600004c
				SC_P_SPI2_SDO_DMA_SPI2_SDO			0x0600004c
				SC_P_SPI2_CS0_LSIO_GPIO3_IO10   		0x00000021 
				SC_P_ESAI0_TX2_RX3_LSIO_GPIO2_IO28    		0x00000021 
				SC_P_ESAI0_TX3_RX2_LSIO_GPIO2_IO29		0x00000021
			>;
		};

		pinctrl_lpspi3: lpspi3grp {
			fsl,pins = <
				SC_P_SPI3_SCK_DMA_SPI3_SCK			0x0600004c
				SC_P_SPI3_SDO_DMA_SPI3_SDO			0x0600004c
				SC_P_SPI3_SDI_DMA_SPI3_SDI			0x0600004c
				SC_P_SPI3_CS0_LSIO_GPIO2_IO20			0x00000021
				SC_P_SPI3_CS1_DMA_SPI3_CS1			0x0600004c
			>;
		};

		pinctrl_pciea: pcieagrp{
			fsl,pins = <
				SC_P_SIM0_POWER_EN_LSIO_GPIO0_IO04      	0x00000021
				SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28		0x00000021
				SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29		0x00000021
			>;
		};

                pinctrl_pcieb: pciebgrp{
                        fsl,pins = <
				SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28		0x00000021
				SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29		0x00000021
                        >;
                };

		pinctrl_usbotg1: usbotg1 {
			fsl,pins = <
				SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03		0x00000021
			>;
		};

                pinctrl_usbotg3: usbotg3 {
                        fsl,pins = <
                                SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07     	0x00000021
                                SC_P_MIPI_DSI1_I2C0_SDA_LSIO_GPIO1_IO21 	0x00000021
        
                        >;
                };

		pinctrl_type_c: usbtypec {
			fsl,pins = <
				SC_P_SIM0_CLK_LSIO_GPIO0_IO00			0x00000021
				SC_P_USDHC1_STROBE_LSIO_GPIO5_IO23		0x00000021		
			>;
		};

		pinctrl_mipi_csi0_gpio: mipicsi0gpiogrp{
			fsl,pins = <
				SC_P_MIPI_CSI0_GPIO0_01_MIPI_CSI0_GPIO0_IO01	0x00000021
			>;
		};

		pinctrl_mipi_csi1_gpio: mipicsi1gpiogrp{
			fsl,pins = <
				SC_P_MIPI_CSI1_GPIO0_01_MIPI_CSI1_GPIO0_IO01	0x00000021
			>;
		};

		pinctrl_mipi_dsi: mipidsi {
			fsl,pins = <
				SC_P_SIM0_PD_LSIO_GPIO0_IO03            	0x00000021
			>;
		};
                pinctrl_ts_active_iwg27m: touch {
                        fsl,pins = <
                                SC_P_SIM0_RST_LSIO_GPIO0_IO01           	0x00000021
				SC_P_M41_I2C0_SCL_LSIO_GPIO0_IO10               0x18300021
                        >;
                };
		
		pinctrl_unused_gpio: unused_gpiogrp{
                        fsl,pins = <
                                SC_P_M41_GPIO0_00_LSIO_GPIO0_IO12               0x00000021
                                SC_P_M41_GPIO0_01_LSIO_GPIO0_IO13               0x00000021
                                SC_P_LVDS0_GPIO00_LSIO_GPIO1_IO04               0x00000021
                                SC_P_LVDS0_I2C0_SCL_LSIO_GPIO1_IO06             0x00000021
                                SC_P_LVDS0_I2C0_SDA_LSIO_GPIO1_IO07             0x00000021
                                SC_P_LVDS0_I2C1_SCL_LSIO_GPIO1_IO08             0x00000021
                                SC_P_LVDS1_GPIO00_LSIO_GPIO1_IO10               0x00000021
                                SC_P_LVDS1_I2C1_SCL_LSIO_GPIO1_IO14             0x00000021
                                SC_P_LVDS1_I2C1_SDA_LSIO_GPIO1_IO15             0x00000021
                                SC_P_MIPI_CSI1_MCLK_OUT_LSIO_GPIO1_IO29         0x00000021
                                SC_P_MIPI_CSI1_I2C0_SCL_LSIO_GPIO2_IO00         0x00000021
                                SC_P_MIPI_CSI1_I2C0_SDA_LSIO_GPIO2_IO01         0x00000021
                                SC_P_HDMI_TX0_TS_SCL_LSIO_GPIO2_IO02            0x00000021
                                SC_P_HDMI_TX0_TS_SDA_LSIO_GPIO2_IO03            0x00000021
                                SC_P_ESAI1_FSR_LSIO_GPIO2_IO04                  0x00000021
                                SC_P_ESAI1_FST_LSIO_GPIO2_IO05                  0x00000021
                                SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06                 0x00000021
                                SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07                 0x00000021
                                SC_P_ESAI1_TX0_LSIO_GPIO2_IO08                  0x00000021
                                SC_P_ESAI1_TX1_LSIO_GPIO2_IO09                  0x00000021
                                SC_P_ESAI1_TX2_RX3_LSIO_GPIO2_IO10              0x00000021
                                SC_P_ESAI1_TX3_RX2_LSIO_GPIO2_IO11              0x00000021
                                SC_P_ESAI1_TX4_RX1_LSIO_GPIO2_IO12              0x00000021
                                SC_P_ESAI1_TX5_RX0_LSIO_GPIO2_IO13              0x00000021
                                SC_P_SPDIF0_RX_LSIO_GPIO2_IO14                  0x00000021
                                SC_P_SPDIF0_TX_LSIO_GPIO2_IO15                  0x00000021
                                SC_P_SPDIF0_EXT_CLK_LSIO_GPIO2_IO16             0x00000021
                                SC_P_ESAI0_FSR_LSIO_GPIO2_IO22                  0x00000021
                                SC_P_ESAI0_SCKR_LSIO_GPIO2_IO24                 0x00000021
                                SC_P_ESAI0_TX1_LSIO_GPIO2_IO27                  0x00000021
				SC_P_MCLK_IN0_LSIO_GPIO3_IO00                   0x00000021
                                SC_P_SPI0_SCK_LSIO_GPIO3_IO02                   0x00000021
                                SC_P_SPI0_SDO_LSIO_GPIO3_IO03                   0x00000021
                                SC_P_SPI0_SDI_LSIO_GPIO3_IO04                   0x00000021
                                SC_P_SPI0_CS0_LSIO_GPIO3_IO05                   0x00000021
                                SC_P_SPI0_CS1_LSIO_GPIO3_IO06                   0x00000021
                                SC_P_SPI2_CS1_LSIO_GPIO3_IO11                   0x00000021
                                SC_P_SAI1_RXC_LSIO_GPIO3_IO12                   0x00000021
                                SC_P_SAI1_RXFS_LSIO_GPIO3_IO14                  0x00000021
                                SC_P_ADC_IN4_LSIO_GPIO3_IO22                    0x00000021
                                SC_P_ADC_IN5_LSIO_GPIO3_IO23                    0x00000021
                                SC_P_ADC_IN6_LSIO_GPIO3_IO24                    0x00000021
                                SC_P_ADC_IN7_LSIO_GPIO3_IO25                    0x00000021
                                SC_P_MLB_SIG_LSIO_GPIO3_IO26                    0x00000021
                                SC_P_MLB_CLK_LSIO_GPIO3_IO27                    0x00000021
                                SC_P_MLB_DATA_LSIO_GPIO3_IO28                   0x00000021
                                SC_P_FLEXCAN2_RX_LSIO_GPIO4_IO01                0x00000021
                                SC_P_FLEXCAN2_TX_LSIO_GPIO4_IO02                0x00000021
                                SC_P_USB_SS3_TC2_LSIO_GPIO4_IO05                0x00000021
                                SC_P_USDHC2_RESET_B_LSIO_GPIO4_IO09             0x00000021
                                SC_P_USDHC2_WP_LSIO_GPIO4_IO11                  0x00000021
                                SC_P_QSPI1A_SS0_B_LSIO_GPIO4_IO19               0x00000021
                                SC_P_QSPI1A_SS1_B_LSIO_GPIO4_IO20               0x00000021
                                SC_P_QSPI1A_SCLK_LSIO_GPIO4_IO21                0x00000021
                                SC_P_QSPI1A_DQS_LSIO_GPIO4_IO22                 0x00000021
                                SC_P_QSPI1A_DATA3_LSIO_GPIO4_IO23               0x00000021
                                SC_P_QSPI1A_DATA2_LSIO_GPIO4_IO24               0x00000021
                                SC_P_QSPI1A_DATA1_LSIO_GPIO4_IO25               0x00000021
                                SC_P_QSPI1A_DATA0_LSIO_GPIO4_IO26               0x00000021
                                SC_P_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00         0x00000021
                                SC_P_USB_HSIC0_DATA_LSIO_GPIO5_IO01             0x00000021
                                SC_P_USB_HSIC0_STROBE_LSIO_GPIO5_IO02           0x00000021
                                SC_P_USDHC1_DATA4_LSIO_GPIO5_IO19               0x00000021
                                SC_P_USDHC1_DATA5_LSIO_GPIO5_IO20               0x00000021
                                SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21               0x00000021
                                SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22               0x00000021
                        >;
                };
	};
};

&gpio0 {

	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&gpio5 {
	status = "okay";
};

&gpio6 {
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio1 23 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
	cap-sd-highspeed;
	/* IWG27M: Fixed 3.3v for standard SD due to
         * PMIC ERRATA ER021:VSELECT Incorrect Setpoint */
	no-1-8-v;
	vmmc-supply = <&reg_ssd_vmmc>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default","state_100mhz", "state_200mhz";
        pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_gpio>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_gpio>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_gpio>;
	bus-width = <4>;
	non-removable;
	/* IWG27M: Fixed 1.8v for WIFI due to
         * PMIC ERRATA ER021:VSELECT Incorrect Setpoint */
	vmmc-supply = <&reg_3p3v>;
        wifi-host;
	status = "okay";
	wilc_sdio {
                compatible = "atmel-wilc3000";
                status ="okay";
        };
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	srp-disable;
	hnp-disable;
	adp-disable;
	otg-pwr-gpio = <&gpio4 3 GPIO_ACTIVE_LOW>;
	dr_mode = "otg";
	power-polarity-active-high;
	disable-over-current;
	status = "okay";
};

&usbotg3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg3>;
	vusb-supply = <&reg_usb_en>;
	hub-reset-gpio = <&gpio1 21 GPIO_ACTIVE_HIGH>;
	dr_mode = "host";
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii";
	phy-supply = <&reg_3p3v>;
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio4 31 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	fsl,rgmii_txc_dly;
	fsl,rgmii_rxc_dly;
	fsl,ar8031-phy-fixup;
	fsl,mii-exclusive;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		ethphy0: ethernet-phy@0 {
			reg = <0x0>;
			compatible = "ethernet-phy-ieee802.3-c22";
			interrupts-extended = <&gpio4 27 IRQ_TYPE_LEVEL_LOW>;
			at803x,led-act-blind-workaround;
			at803x,eee-disabled;
			at803x,vddio-1p8v;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii";
	phy-supply = <&reg_3p3v>;
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	fsl,rgmii_txc_dly;
	fsl,rgmii_rxc_dly;
	fsl,ar8031-phy-fixup;
	fsl,mii-exclusive;
	status = "okay";

	mdio {
		#address-cells = <1>;
                #size-cells = <0>;
                ethphy1: ethernet-phy@1 {
                        reg = <0x1>;
                        compatible = "ethernet-phy-ieee802.3-c22";
			interrupts-extended = <&gpio1 17 IRQ_TYPE_LEVEL_LOW>;
                        at803x,led-act-blind-workaround;
                        at803x,eee-disabled;
                        at803x,vddio-1p8v;
                };
        };
};

&flexcan1 {
	pinctrl-names = "default";
	compatible = "fsl,iwg27m-flexcan"; 
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can0_stby>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	compatible = "fsl,iwg27m-flexcan";
	xceiver-supply = <&reg_can1_stby>;
	status = "okay";
};

&flexspi0 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexspi0>;
        status = "okay";
	#address-cells = <1>;
        #size-cells = <0>;
        fsl,spi-num-chipselects = <1>;

        flash0: mt35xu512aba@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "micron,mt35xu512aba";
                spi-max-frequency = <50000000>;
                spi-nor,ddr-quad-read-dummy = <8>;
		spi-tx-bus-width = <1>;
	        spi-rx-bus-width = <1>;
        };
};

&lpspi2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_lpspi2>;
	cs-gpios = <&gpio3 10 GPIO_ACTIVE_LOW>;
	#address-cells = <1>;
        #size-cells = <0>;
        fsl,spi-num-chipselects = <1>;
	spi-max-frequency = <20000000>;
        status = "disabled";
};

&lpspi3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_lpspi3>;
        status = "okay";
	cs-gpios = <&gpio2 20 GPIO_ACTIVE_LOW>;
        #address-cells = <1>;
        #size-cells = <0>;

        flash: m25p80@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "jedec,spi-nor", "sst25wf020a";
                spi-max-frequency = <12000000>;
                reg = <0>;
		spi-tx-bus-width = <1>;
	        spi-rx-bus-width = <1>;
		m25p,fast-read;
        	status = "okay";
        };
};

&gpio0_mipi_csi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_mipi_csi0_gpio>;
	status = "okay";
};

&gpio0_mipi_csi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_mipi_csi1_gpio>;
	status = "disabled";
};

&hdmi {
	pinctrl-names = "default";
	compatible = "fsl,imx8qm-hdmi";
	status = "disabled";
};

&i2c0_mipi_csi0 {
        #address-cells = <1>;
        #size-cells = <0>;
        pinctrl-names = "default";
        clock-frequency = <400000>;
        status = "okay";

        imx230@10  {
        	compatible = "sony,imx230";
                reg = <0x10>;
                clocks = <&clk IMX8QM_CLK_DUMMY>;
                clock-names = "capture_mclk";
                mclk = <24000000>;
                mclk_source = <0>;
                pwn-gpios = <&gpio0_mipi_csi0 1 GPIO_ACTIVE_HIGH>;
                virtual-channel;
                port {
                	imx230_0_ep: endpoint {
                        remote-endpoint = <&mipi_csi0_ep>;
                        data-lanes = <1 2 3 4>;
			};
		};
	};
};

&i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	clock-frequency = <400000>;
	status = "okay";

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
	       	reg = <0x0a>;
		pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_hp_mic_detect>;
	       	clocks = <&audioclk 0>;
	       	VDDA-supply = <&reg_1p8v>;
	       	VDDIO-supply = <&reg_1p8v>;
	       	VDDD-supply = <&reg_1p5v>;
	       	power-domains = <&pd_mclk_out0>;
		hp-det-gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
                mic-det-gpios = <&gpio0 5 GPIO_ACTIVE_LOW>;
	       	status = "okay";
	};

	fusb30x@22 {
		compatible = "fairchild,fusb302";
		reg = <0x22>;
		fairchild,int_n = <&gpio0 0 0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_type_c>;
		fairchild,cc = <&gpio5 23 0>;
		status = "okay";
       	};
};

&i2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	clock-frequency = <400000>;
	status = "okay";

	cst148@1a {
                compatible = "hynitron,cst1xx";
                reg = <0x1a>;
                interrupt-parent = <&gpio0>;
                interrupts = <1 2>;
                vdd_ana-supply = <&reg_touch>;
                vcc_i2c-supply = <&reg_touch>;
                hynitron,panel-coords = <0 1080 0 1920>;
                hynitron,display-coords = <0 1080 0 1920>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_ts_active_iwg27m>;
                hynitron,irq-gpio = <&gpio0 1 0>;
                hynitron,rst-gpio = <&gpio0 10 0>;
                report_type = <1>;
        };

	goodix@5d {
		compatible = "goodix,gt1x";
		reg = <0x5d>;
		interrupt-parent = <&gpio0>;
		interrupts = <1 2>;
		vdd_ana-supply = <&reg_touch>;
		vcc_i2c-supply = <&reg_touch>;
		pinctrl-names = "ts_active";
		pinctrl-0 = <&pinctrl_ts_active_iwg27m>;
		goodix,irq-gpio = <&gpio0 1 GPIO_ACTIVE_LOW>;
	};
};

&pd_dma_lpuart4 {
	debug_console;
};

&lpuart0 { /* DATA UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "okay";
};

&lpuart1 { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	device_type = "serial";
	port-number = <1>;
	status = "okay";
};

&lpuart4 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart4>;
	status = "okay";
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	virtual-channel;
	status = "okay";

	/* Camera 0  MIPI CSI-2 (CSIS0) */
        port@0 {
		reg = <0>;
                mipi_csi0_ep: endpoint {
                	remote-endpoint = <&imx230_0_ep>;
                        data-lanes = <1 2 3 4>;
                };
        };
};

&mipi_csi_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	virtual-channel;
	status = "disabled";
};

&isi_0 {
        status = "okay";
};

&gpu_3d0 {
	status = "okay";
};

&gpu_3d1 {
	status = "okay";
};

&imx8_gpu_ss {
	status = "okay";
};

&prg1 {
	status = "okay";
};

&prg2 {
	status = "okay";
};

&prg3 {
	status = "okay";
};

&prg4 {
	status = "okay";
};

&prg5 {
	status = "okay";
};

&prg6 {
	status = "okay";
};

&prg7 {
	status = "okay";
};

&prg8 {
	status = "okay";
};

&prg9 {
	status = "okay";
};

&dpr1_channel1 {
	status = "okay";
};

&dpr1_channel2 {
	status = "okay";
};

&dpr1_channel3 {
	status = "okay";
};

&dpr2_channel1 {
	status = "okay";
};

&dpr2_channel2 {
	status = "okay";
};

&dpr2_channel3 {
	status = "okay";
};

&dpu1 {
	status = "okay";
};

&prg10 {
	status = "okay";
};

&prg11 {
	status = "okay";
};

&prg12 {
	status = "okay";
};

&prg13 {
	status = "okay";
};

&prg14 {
	status = "okay";
};

&prg15 {
	status = "okay";
};

&prg16 {
	status = "okay";
};

&prg17 {
	status = "okay";
};

&prg18 {
	status = "okay";
};

&dpr3_channel1 {
	status = "okay";
};

&dpr3_channel2 {
	status = "okay";
};

&dpr3_channel3 {
	status = "okay";
};

&dpr4_channel1 {
	status = "okay";
};

&dpr4_channel2 {
	status = "okay";
};

&dpr4_channel3 {
	status = "okay";
};

&dpu2 {
	status = "okay";
};

&pciea{
	ext_osc = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pciea>;
	reset-gpio = <&gpio4 29 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&pcieb{
        ext_osc = <1>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pcieb>;
        reset-gpio = <&gpio4 29 GPIO_ACTIVE_LOW>;
        status = "disabled";
};

&intmux_cm40 {
	status = "okay";
};

&rpmsg{
	/*
	 * 64K for one rpmsg instance:
	 * --0xb8000000~0xb800ffff: pingpong
	 */
	vdev-nums = <1>;
	reg = <0x0 0xb8000000 0x0 0x10000>;
	status = "okay";
};

&intmux_cm41 {
	status = "okay";
};

&rpmsg1{
	/*
	 * 64K for one rpmsg instance:
	 * --0xb8100000~0xb810ffff: pingpong
	 */
	vdev-nums = <1>;
	reg = <0x0 0xb8100000 0x0 0x10000>;
	status = "okay";
};

&ldb1_phy {
	status = "disabled";
};

&ldb1 {
	status = "disabled";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "disabled";
		display-timings {
			native-mode = <&timing1>;
			timing1: ldb-svga {
				clock-frequency = <40000000>;
		 		hactive = <800>;
		 		vactive = <600>;
		 		hback-porch = <8>;
		 		hfront-porch = <8>;
		 		vback-porch = <6>;
		 		vfront-porch = <6>;
		 		hsync-len = <8>;
		 		vsync-len = <6>;
	 		};
		};
	};
};

&mipi_dsi_phy1 {
	status = "okay"; 
};

&mipi_dsi1 {
};

&mipi_dsi_bridge1 {
	status = "okay"; 

        panel@0 {
                reg = <0>;
		pinctrl-0 = <&pinctrl_mipi_dsi>;
		reset-gpio = <&gpio0 3 GPIO_ACTIVE_LOW>;
                dsi-lanes = <4>;
                panel-width-mm = <68>;
                panel-height-mm = <121>;
                port {
			panel1_in: endpoint {
				remote-endpoint = <&mipi_bridge1_out>;
			};
                };
        };

        port@1 {
		mipi_bridge1_out: endpoint {
			remote-endpoint = <&panel1_in>;
                };
        };
};

&wdog {
	pinctrl-names = "default";
        status = "okay";
};

&sata {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sata>;
        sata-act-gpios = <&gpio1 18 1>;
        clocks = <&clk IMX8QM_HSIO_SATA_CLK>,
		 <&clk IMX8QM_HSIO_PHY_X1_PCLK>,
		 <&clk IMX8QM_HSIO_SATA_EPCS_TX_CLK>,
		 <&clk IMX8QM_HSIO_SATA_EPCS_RX_CLK>,
		 <&clk IMX8QM_HSIO_PHY_X2_PCLK_0>,
		 <&clk IMX8QM_HSIO_PHY_X2_PCLK_1>,
		 <&clk IMX8QM_CLK_DUMMY>;
	clock-names = "sata", "sata_ref", "epcs_tx", "epcs_rx",
		      "phy_pclk0", "phy_pclk1", "ahb";
	status = "okay";
};

&unused_gpios { 
	gpios = <&gpio0 12 0>,
		<&gpio0 13 0>,
		<&gpio1 4 0>,
		<&gpio1 6 0>,
		<&gpio1 7 0>,
		<&gpio1 8 0>,
		<&gpio1 10 0>,
		<&gpio1 14 0>,
		<&gpio1 15 0>,
		<&gpio1 29 0>,
		<&gpio2 0 0>,
		<&gpio2 1 0>,
		<&gpio2 2 0>,
		<&gpio2 3 0>,
		<&gpio2 4 0>,
		<&gpio2 5 0>,
		<&gpio2 6 0>,
		<&gpio2 7 0>,
		<&gpio2 8 0>,
		<&gpio2 9 0>,
		<&gpio2 10 0>,
		<&gpio2 11 0>,
		<&gpio2 12 0>,
		<&gpio2 13 0>,
		<&gpio2 14 0>,
		<&gpio2 15 0>,
		<&gpio2 16 0>,
		<&gpio2 22 0>,
		<&gpio2 24 0>,
		<&gpio2 27 0>,
		<&gpio3 0 0>,
		<&gpio3 2 0>,
		<&gpio3 3 0>,
		<&gpio3 4 0>,
		<&gpio3 5 0>,
		<&gpio3 6 0>,
		<&gpio3 11 0>,
		<&gpio3 12 0>,
		<&gpio3 14 0>,
		<&gpio3 22 0>,
		<&gpio3 23 0>,
		<&gpio3 24 0>,
		<&gpio3 25 0>,
		<&gpio3 26 0>,
		<&gpio3 27 0>,
		<&gpio3 28 0>,
		<&gpio4 1 0>,
		<&gpio4 2 0>,
		<&gpio4 5 0>,
		<&gpio4 9 0>,
		<&gpio4 11 0>,
		<&gpio4 19 0>,
		<&gpio4 20 0>,
		<&gpio4 21 0>,
		<&gpio4 22 0>,
		<&gpio4 23 0>,
		<&gpio4 24 0>,
		<&gpio4 25 0>,
		<&gpio4 26 0>,
		<&gpio5 0 0>,
		<&gpio5 1 0>,
		<&gpio5 2 0>,
		<&gpio5 19 0>,
		<&gpio5 20 0>,
		<&gpio5 21 0>,
		<&gpio5 22 0>;
};
