{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@186:196@HdlStmAssign", "      end\n    end\n  end\n  \n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr >= dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n      dma_rd_d <= 'd0;\n"], "Clone Blocks": [["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@179:189", "        dma_waddr_rel <= axi_waddr_rel;\n      end\n    end\n  end\n  \n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr == dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@185:195", "        dma_waddr_rel <= adc_waddr_rel;\n      end\n    end\n  end\n  \n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr >= dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@180:190", "      end\n    end\n  end\n  \n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr == dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n      dma_rd_d <= 'd0;\n"]], "Diff Content": {"Delete": [[191, "  assign dma_rd_s = (dma_raddr >= dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n"]], "Add": [[191, "  assign dma_rd_s = (dma_raddr < ADC_ADDR_LIMIT) ?  ((dma_raddr >= dma_waddr_rel_s) ? 1'b0 : dma_wready_s) : dma_wready_s ;\n"]]}}