<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "../../embsysregview.dtd">
<model chipname="STM32F10X_CL">
<chip_description>
STM32F10X_CL register map, field definitions and interpretations. ver. 3.4.0-0
zoteek, Wroclaw University of Technology http://www.pwr.wroc.pl

"Low-density value line devices (LD_VL) are STM32F100xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.

Medium-density value line devices (MD_VL) are STM32F100xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.

High-density value line devices (HD_VL) are STM32F100xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes.

Low-density devices (LD) are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.

Medium-density devices (MD) are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.

High-density devices (HD) are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes.

XL-density (XL) devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 768 Kbytes and 1 Mbyte.

Connectivity line (CL) devices are STM32F105xx and STM32F107xx microcontrollers."
(rm0041 v3, rm0008 v12)
</chip_description>
<group name="ADC" description="">
  <registergroup name="ADC1" description="">
	<register name="ADC_CR1" description="" address="0x40012404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel select bits)" />
		<field bitoffset="5" bitlength="1" name="EOCIE" description="Interrupt enable for EOC" />
		<field bitoffset="6" bitlength="1" name="AWDIE" description="AAnalog Watchdog interrupt enable" />
		<field bitoffset="7" bitlength="1" name="JEOCIE" description="Interrupt enable for injected channels" />
		<field bitoffset="8" bitlength="1" name="SCAN" description="Scan mode" />
		<field bitoffset="9" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel in scan mode" />
		<field bitoffset="10" bitlength="1" name="JAUTO" description="Automatic injected group conversion" />
		<field bitoffset="11" bitlength="1" name="DISCEN" description="Discontinuous mode on regular channels" />
		<field bitoffset="12" bitlength="1" name="JDISCEN" description="Discontinuous mode on injected channels" />
		<field bitoffset="13" bitlength="3" name="DISCNUM" description="DISCNUM[2:0] bits (Discontinuous mode channel count)" />
		<field bitoffset="16" bitlength="4" name="DUALMOD" description="DUALMOD[3:0] bits (Dual mode selection)" />
		<field bitoffset="22" bitlength="1" name="JAWDEN" description="Analog watchdog enable on injected channels" />
		<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable on regular channels" />
	</register>
	<register name="ADC_CR2" description="" address="0x40012408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ADON" description="A/D Converter ON / OFF" />
		<field bitoffset="1" bitlength="1" name="CONT" description="Continuous Conversion" />
		<field bitoffset="2" bitlength="1" name="CAL" description="A/D Calibration" />
		<field bitoffset="3" bitlength="1" name="RSTCAL" description="Reset Calibration" />
		<field bitoffset="8" bitlength="1" name="DMA" description="Direct Memory access mode" />
		<field bitoffset="11" bitlength="1" name="ALIGN" description="Data Alignment" />
		<field bitoffset="12" bitlength="3" name="JEXTSEL" description="JEXTSEL[2:0] bits (External event select for injected group)" />
		<field bitoffset="15" bitlength="1" name="JEXTTRIG" description="External Trigger Conversion mode for injected channels" />
		<field bitoffset="17" bitlength="3" name="EXTSEL" description="EXTSEL[2:0] bits (External Event Select for regular group)" />
		<field bitoffset="20" bitlength="1" name="EXTTRIG" description="External Trigger Conversion mode for regular channels" />
		<field bitoffset="21" bitlength="1" name="JSWSTART" description="Start Conversion of injected channels" />
		<field bitoffset="22" bitlength="1" name="SWSTART" description="Start Conversion of regular channels" />
		<field bitoffset="23" bitlength="1" name="TSVREFE" description="Temperature Sensor and VREFINT Enable" />
	</register>
	<register name="ADC_DR" description="" address="0x4001244c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DATA" description="Regular data" />
		<field bitoffset="16" bitlength="16" name="ADC2DATA" description="ADC2 data" />
	</register>
	<register name="ADC_HTR" description="" address="0x40012424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="HT" description="Analog watchdog high threshold" />
	</register>
	<register name="ADC_JDR1" description="" address="0x4001243c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR2" description="" address="0x40012440" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR3" description="" address="0x40012444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR4" description="" address="0x40012448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JOFR1" description="" address="0x40012414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET1" description="Data offset for injected channel 1" />
	</register>
	<register name="ADC_JOFR2" description="" address="0x40012418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET2" description="Data offset for injected channel 2" />
	</register>
	<register name="ADC_JOFR3" description="" address="0x4001241c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET3" description="Data offset for injected channel 3" />
	</register>
	<register name="ADC_JOFR4" description="" address="0x40012420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET4" description="Data offset for injected channel 4" />
	</register>
	<register name="ADC_JSQR" description="" address="0x40012438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="JSQ1" description="JSQ1[4:0] bits (1st conversion in injected sequence)" />
		<field bitoffset="5" bitlength="5" name="JSQ2" description="JSQ2[4:0] bits (2nd conversion in injected sequence)" />
		<field bitoffset="10" bitlength="5" name="JSQ3" description="JSQ3[4:0] bits (3rd conversion in injected sequence)" />
		<field bitoffset="15" bitlength="5" name="JSQ4" description="JSQ4[4:0] bits (4th conversion in injected sequence)" />
		<field bitoffset="20" bitlength="2" name="JL" description="JL[1:0] bits (Injected Sequence length)" />
	</register>
	<register name="ADC_LTR" description="" address="0x40012428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog low threshold" />
	</register>
	<register name="ADC_SMPR1" description="" address="0x4001240c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMP10" description="SMP10[2:0] bits (Channel 10 Sample time selection)" />
		<field bitoffset="3" bitlength="3" name="SMP11" description="SMP11[2:0] bits (Channel 11 Sample time selection)" />
		<field bitoffset="6" bitlength="3" name="SMP12" description="SMP12[2:0] bits (Channel 12 Sample time selection)" />
		<field bitoffset="9" bitlength="3" name="SMP13" description="SMP13[2:0] bits (Channel 13 Sample time selection)" />
		<field bitoffset="12" bitlength="3" name="SMP14" description="SMP14[2:0] bits (Channel 14 Sample time selection)" />
		<field bitoffset="15" bitlength="3" name="SMP15" description="SMP15[2:0] bits (Channel 15 Sample time selection)" />
		<field bitoffset="18" bitlength="3" name="SMP16" description="SMP16[2:0] bits (Channel 16 Sample time selection)" />
		<field bitoffset="21" bitlength="3" name="SMP17" description="SMP17[2:0] bits (Channel 17 Sample time selection)" />
	</register>
	<register name="ADC_SMPR2" description="" address="0x40012410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMP0" description="SMP0[2:0] bits (Channel 0 Sample time selection)" />
		<field bitoffset="3" bitlength="3" name="SMP1" description="SMP1[2:0] bits (Channel 1 Sample time selection)" />
		<field bitoffset="6" bitlength="3" name="SMP2" description="SMP2[2:0] bits (Channel 2 Sample time selection)" />
		<field bitoffset="9" bitlength="3" name="SMP3" description="SMP3[2:0] bits (Channel 3 Sample time selection)" />
		<field bitoffset="12" bitlength="3" name="SMP4" description="SMP4[2:0] bits (Channel 4 Sample time selection)" />
		<field bitoffset="15" bitlength="3" name="SMP5" description="SMP5[2:0] bits (Channel 5 Sample time selection)" />
		<field bitoffset="18" bitlength="3" name="SMP6" description="SMP6[2:0] bits (Channel 6 Sample time selection)" />
		<field bitoffset="21" bitlength="3" name="SMP7" description="SMP7[2:0] bits (Channel 7 Sample time selection)" />
		<field bitoffset="24" bitlength="3" name="SMP8" description="SMP8[2:0] bits (Channel 8 Sample time selection)" />
		<field bitoffset="27" bitlength="3" name="SMP9" description="SMP9[2:0] bits (Channel 9 Sample time selection)" />
	</register>
	<register name="ADC_SQR1" description="" address="0x4001242c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ13" description="SQ13[4:0] bits (13th conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ14" description="SQ14[4:0] bits (14th conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ15" description="SQ15[4:0] bits (15th conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ16" description="SQ16[4:0] bits (16th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="4" name="L" description="L[3:0] bits (Regular channel sequence length)" />
	</register>
	<register name="ADC_SQR2" description="" address="0x40012430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ7" description="SQ7[4:0] bits (7th conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ8" description="SQ8[4:0] bits (8th conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ9" description="SQ9[4:0] bits (9th conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ10" description="SQ10[4:0] bits (10th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="5" name="SQ11" description="SQ11[4:0] bits (11th conversion in regular sequence)" />
		<field bitoffset="25" bitlength="5" name="SQ12" description="SQ12[4:0] bits (12th conversion in regular sequence)" />
	</register>
	<register name="ADC_SQR3" description="" address="0x40012434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ1" description="SQ1[4:0] bits (1st conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ2" description="SQ2[4:0] bits (2nd conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ3" description="SQ3[4:0] bits (3rd conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ4" description="SQ4[4:0] bits (4th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="5" name="SQ5" description="SQ5[4:0] bits (5th conversion in regular sequence)" />
		<field bitoffset="25" bitlength="5" name="SQ6" description="SQ6[4:0] bits (6th conversion in regular sequence)" />
	</register>
	<register name="ADC_SR" description="" address="0x40012400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="AWD" description="Analog watchdog flag" />
		<field bitoffset="1" bitlength="1" name="EOC" description="End of conversion" />
		<field bitoffset="2" bitlength="1" name="JEOC" description="Injected channel end of conversion" />
		<field bitoffset="3" bitlength="1" name="JSTRT" description="Injected channel Start flag" />
		<field bitoffset="4" bitlength="1" name="STRT" description="Regular channel Start flag" />
	</register>
  </registergroup>
  <registergroup name="ADC2" description="">
	<register name="ADC_CR1" description="" address="0x40012804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel select bits)" />
		<field bitoffset="5" bitlength="1" name="EOCIE" description="Interrupt enable for EOC" />
		<field bitoffset="6" bitlength="1" name="AWDIE" description="AAnalog Watchdog interrupt enable" />
		<field bitoffset="7" bitlength="1" name="JEOCIE" description="Interrupt enable for injected channels" />
		<field bitoffset="8" bitlength="1" name="SCAN" description="Scan mode" />
		<field bitoffset="9" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel in scan mode" />
		<field bitoffset="10" bitlength="1" name="JAUTO" description="Automatic injected group conversion" />
		<field bitoffset="11" bitlength="1" name="DISCEN" description="Discontinuous mode on regular channels" />
		<field bitoffset="12" bitlength="1" name="JDISCEN" description="Discontinuous mode on injected channels" />
		<field bitoffset="13" bitlength="3" name="DISCNUM" description="DISCNUM[2:0] bits (Discontinuous mode channel count)" />
		<field bitoffset="16" bitlength="4" name="DUALMOD" description="DUALMOD[3:0] bits (Dual mode selection)" />
		<field bitoffset="22" bitlength="1" name="JAWDEN" description="Analog watchdog enable on injected channels" />
		<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable on regular channels" />
	</register>
	<register name="ADC_CR2" description="" address="0x40012808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ADON" description="A/D Converter ON / OFF" />
		<field bitoffset="1" bitlength="1" name="CONT" description="Continuous Conversion" />
		<field bitoffset="2" bitlength="1" name="CAL" description="A/D Calibration" />
		<field bitoffset="3" bitlength="1" name="RSTCAL" description="Reset Calibration" />
		<field bitoffset="8" bitlength="1" name="DMA" description="Direct Memory access mode" />
		<field bitoffset="11" bitlength="1" name="ALIGN" description="Data Alignment" />
		<field bitoffset="12" bitlength="3" name="JEXTSEL" description="JEXTSEL[2:0] bits (External event select for injected group)" />
		<field bitoffset="15" bitlength="1" name="JEXTTRIG" description="External Trigger Conversion mode for injected channels" />
		<field bitoffset="17" bitlength="3" name="EXTSEL" description="EXTSEL[2:0] bits (External Event Select for regular group)" />
		<field bitoffset="20" bitlength="1" name="EXTTRIG" description="External Trigger Conversion mode for regular channels" />
		<field bitoffset="21" bitlength="1" name="JSWSTART" description="Start Conversion of injected channels" />
		<field bitoffset="22" bitlength="1" name="SWSTART" description="Start Conversion of regular channels" />
		<field bitoffset="23" bitlength="1" name="TSVREFE" description="Temperature Sensor and VREFINT Enable" />
	</register>
	<register name="ADC_DR" description="" address="0x4001284c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DATA" description="Regular data" />
		<field bitoffset="16" bitlength="16" name="ADC2DATA" description="ADC2 data" />
	</register>
	<register name="ADC_HTR" description="" address="0x40012824" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="HT" description="Analog watchdog high threshold" />
	</register>
	<register name="ADC_JDR1" description="" address="0x4001283c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR2" description="" address="0x40012840" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR3" description="" address="0x40012844" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR4" description="" address="0x40012848" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JOFR1" description="" address="0x40012814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET1" description="Data offset for injected channel 1" />
	</register>
	<register name="ADC_JOFR2" description="" address="0x40012818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET2" description="Data offset for injected channel 2" />
	</register>
	<register name="ADC_JOFR3" description="" address="0x4001281c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET3" description="Data offset for injected channel 3" />
	</register>
	<register name="ADC_JOFR4" description="" address="0x40012820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET4" description="Data offset for injected channel 4" />
	</register>
	<register name="ADC_JSQR" description="" address="0x40012838" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="JSQ1" description="JSQ1[4:0] bits (1st conversion in injected sequence)" />
		<field bitoffset="5" bitlength="5" name="JSQ2" description="JSQ2[4:0] bits (2nd conversion in injected sequence)" />
		<field bitoffset="10" bitlength="5" name="JSQ3" description="JSQ3[4:0] bits (3rd conversion in injected sequence)" />
		<field bitoffset="15" bitlength="5" name="JSQ4" description="JSQ4[4:0] bits (4th conversion in injected sequence)" />
		<field bitoffset="20" bitlength="2" name="JL" description="JL[1:0] bits (Injected Sequence length)" />
	</register>
	<register name="ADC_LTR" description="" address="0x40012828" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog low threshold" />
	</register>
	<register name="ADC_SMPR1" description="" address="0x4001280c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMP10" description="SMP10[2:0] bits (Channel 10 Sample time selection)" />
		<field bitoffset="3" bitlength="3" name="SMP11" description="SMP11[2:0] bits (Channel 11 Sample time selection)" />
		<field bitoffset="6" bitlength="3" name="SMP12" description="SMP12[2:0] bits (Channel 12 Sample time selection)" />
		<field bitoffset="9" bitlength="3" name="SMP13" description="SMP13[2:0] bits (Channel 13 Sample time selection)" />
		<field bitoffset="12" bitlength="3" name="SMP14" description="SMP14[2:0] bits (Channel 14 Sample time selection)" />
		<field bitoffset="15" bitlength="3" name="SMP15" description="SMP15[2:0] bits (Channel 15 Sample time selection)" />
		<field bitoffset="18" bitlength="3" name="SMP16" description="SMP16[2:0] bits (Channel 16 Sample time selection)" />
		<field bitoffset="21" bitlength="3" name="SMP17" description="SMP17[2:0] bits (Channel 17 Sample time selection)" />
	</register>
	<register name="ADC_SMPR2" description="" address="0x40012810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMP0" description="SMP0[2:0] bits (Channel 0 Sample time selection)" />
		<field bitoffset="3" bitlength="3" name="SMP1" description="SMP1[2:0] bits (Channel 1 Sample time selection)" />
		<field bitoffset="6" bitlength="3" name="SMP2" description="SMP2[2:0] bits (Channel 2 Sample time selection)" />
		<field bitoffset="9" bitlength="3" name="SMP3" description="SMP3[2:0] bits (Channel 3 Sample time selection)" />
		<field bitoffset="12" bitlength="3" name="SMP4" description="SMP4[2:0] bits (Channel 4 Sample time selection)" />
		<field bitoffset="15" bitlength="3" name="SMP5" description="SMP5[2:0] bits (Channel 5 Sample time selection)" />
		<field bitoffset="18" bitlength="3" name="SMP6" description="SMP6[2:0] bits (Channel 6 Sample time selection)" />
		<field bitoffset="21" bitlength="3" name="SMP7" description="SMP7[2:0] bits (Channel 7 Sample time selection)" />
		<field bitoffset="24" bitlength="3" name="SMP8" description="SMP8[2:0] bits (Channel 8 Sample time selection)" />
		<field bitoffset="27" bitlength="3" name="SMP9" description="SMP9[2:0] bits (Channel 9 Sample time selection)" />
	</register>
	<register name="ADC_SQR1" description="" address="0x4001282c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ13" description="SQ13[4:0] bits (13th conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ14" description="SQ14[4:0] bits (14th conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ15" description="SQ15[4:0] bits (15th conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ16" description="SQ16[4:0] bits (16th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="4" name="L" description="L[3:0] bits (Regular channel sequence length)" />
	</register>
	<register name="ADC_SQR2" description="" address="0x40012830" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ7" description="SQ7[4:0] bits (7th conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ8" description="SQ8[4:0] bits (8th conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ9" description="SQ9[4:0] bits (9th conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ10" description="SQ10[4:0] bits (10th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="5" name="SQ11" description="SQ11[4:0] bits (11th conversion in regular sequence)" />
		<field bitoffset="25" bitlength="5" name="SQ12" description="SQ12[4:0] bits (12th conversion in regular sequence)" />
	</register>
	<register name="ADC_SQR3" description="" address="0x40012834" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ1" description="SQ1[4:0] bits (1st conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ2" description="SQ2[4:0] bits (2nd conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ3" description="SQ3[4:0] bits (3rd conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ4" description="SQ4[4:0] bits (4th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="5" name="SQ5" description="SQ5[4:0] bits (5th conversion in regular sequence)" />
		<field bitoffset="25" bitlength="5" name="SQ6" description="SQ6[4:0] bits (6th conversion in regular sequence)" />
	</register>
	<register name="ADC_SR" description="" address="0x40012800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="AWD" description="Analog watchdog flag" />
		<field bitoffset="1" bitlength="1" name="EOC" description="End of conversion" />
		<field bitoffset="2" bitlength="1" name="JEOC" description="Injected channel end of conversion" />
		<field bitoffset="3" bitlength="1" name="JSTRT" description="Injected channel Start flag" />
		<field bitoffset="4" bitlength="1" name="STRT" description="Regular channel Start flag" />
	</register>
  </registergroup>
  <registergroup name="ADC3" description="">
	<register name="ADC_CR1" description="" address="0x40013c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel select bits)" />
		<field bitoffset="5" bitlength="1" name="EOCIE" description="Interrupt enable for EOC" />
		<field bitoffset="6" bitlength="1" name="AWDIE" description="AAnalog Watchdog interrupt enable" />
		<field bitoffset="7" bitlength="1" name="JEOCIE" description="Interrupt enable for injected channels" />
		<field bitoffset="8" bitlength="1" name="SCAN" description="Scan mode" />
		<field bitoffset="9" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel in scan mode" />
		<field bitoffset="10" bitlength="1" name="JAUTO" description="Automatic injected group conversion" />
		<field bitoffset="11" bitlength="1" name="DISCEN" description="Discontinuous mode on regular channels" />
		<field bitoffset="12" bitlength="1" name="JDISCEN" description="Discontinuous mode on injected channels" />
		<field bitoffset="13" bitlength="3" name="DISCNUM" description="DISCNUM[2:0] bits (Discontinuous mode channel count)" />
		<field bitoffset="16" bitlength="4" name="DUALMOD" description="DUALMOD[3:0] bits (Dual mode selection)" />
		<field bitoffset="22" bitlength="1" name="JAWDEN" description="Analog watchdog enable on injected channels" />
		<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable on regular channels" />
	</register>
	<register name="ADC_CR2" description="" address="0x40013c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ADON" description="A/D Converter ON / OFF" />
		<field bitoffset="1" bitlength="1" name="CONT" description="Continuous Conversion" />
		<field bitoffset="2" bitlength="1" name="CAL" description="A/D Calibration" />
		<field bitoffset="3" bitlength="1" name="RSTCAL" description="Reset Calibration" />
		<field bitoffset="8" bitlength="1" name="DMA" description="Direct Memory access mode" />
		<field bitoffset="11" bitlength="1" name="ALIGN" description="Data Alignment" />
		<field bitoffset="12" bitlength="3" name="JEXTSEL" description="JEXTSEL[2:0] bits (External event select for injected group)" />
		<field bitoffset="15" bitlength="1" name="JEXTTRIG" description="External Trigger Conversion mode for injected channels" />
		<field bitoffset="17" bitlength="3" name="EXTSEL" description="EXTSEL[2:0] bits (External Event Select for regular group)" />
		<field bitoffset="20" bitlength="1" name="EXTTRIG" description="External Trigger Conversion mode for regular channels" />
		<field bitoffset="21" bitlength="1" name="JSWSTART" description="Start Conversion of injected channels" />
		<field bitoffset="22" bitlength="1" name="SWSTART" description="Start Conversion of regular channels" />
		<field bitoffset="23" bitlength="1" name="TSVREFE" description="Temperature Sensor and VREFINT Enable" />
	</register>
	<register name="ADC_DR" description="" address="0x40013c4c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DATA" description="Regular data" />
		<field bitoffset="16" bitlength="16" name="ADC2DATA" description="ADC2 data" />
	</register>
	<register name="ADC_HTR" description="" address="0x40013c24" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="HT" description="Analog watchdog high threshold" />
	</register>
	<register name="ADC_JDR1" description="" address="0x40013c3c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR2" description="" address="0x40013c40" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR3" description="" address="0x40013c44" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JDR4" description="" address="0x40013c48" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data" />
	</register>
	<register name="ADC_JOFR1" description="" address="0x40013c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET1" description="Data offset for injected channel 1" />
	</register>
	<register name="ADC_JOFR2" description="" address="0x40013c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET2" description="Data offset for injected channel 2" />
	</register>
	<register name="ADC_JOFR3" description="" address="0x40013c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET3" description="Data offset for injected channel 3" />
	</register>
	<register name="ADC_JOFR4" description="" address="0x40013c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="JOFFSET4" description="Data offset for injected channel 4" />
	</register>
	<register name="ADC_JSQR" description="" address="0x40013c38" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="JSQ1" description="JSQ1[4:0] bits (1st conversion in injected sequence)" />
		<field bitoffset="5" bitlength="5" name="JSQ2" description="JSQ2[4:0] bits (2nd conversion in injected sequence)" />
		<field bitoffset="10" bitlength="5" name="JSQ3" description="JSQ3[4:0] bits (3rd conversion in injected sequence)" />
		<field bitoffset="15" bitlength="5" name="JSQ4" description="JSQ4[4:0] bits (4th conversion in injected sequence)" />
		<field bitoffset="20" bitlength="2" name="JL" description="JL[1:0] bits (Injected Sequence length)" />
	</register>
	<register name="ADC_LTR" description="" address="0x40013c28" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog low threshold" />
	</register>
	<register name="ADC_SMPR1" description="" address="0x40013c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMP10" description="SMP10[2:0] bits (Channel 10 Sample time selection)" />
		<field bitoffset="3" bitlength="3" name="SMP11" description="SMP11[2:0] bits (Channel 11 Sample time selection)" />
		<field bitoffset="6" bitlength="3" name="SMP12" description="SMP12[2:0] bits (Channel 12 Sample time selection)" />
		<field bitoffset="9" bitlength="3" name="SMP13" description="SMP13[2:0] bits (Channel 13 Sample time selection)" />
		<field bitoffset="12" bitlength="3" name="SMP14" description="SMP14[2:0] bits (Channel 14 Sample time selection)" />
		<field bitoffset="15" bitlength="3" name="SMP15" description="SMP15[2:0] bits (Channel 15 Sample time selection)" />
		<field bitoffset="18" bitlength="3" name="SMP16" description="SMP16[2:0] bits (Channel 16 Sample time selection)" />
		<field bitoffset="21" bitlength="3" name="SMP17" description="SMP17[2:0] bits (Channel 17 Sample time selection)" />
	</register>
	<register name="ADC_SMPR2" description="" address="0x40013c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMP0" description="SMP0[2:0] bits (Channel 0 Sample time selection)" />
		<field bitoffset="3" bitlength="3" name="SMP1" description="SMP1[2:0] bits (Channel 1 Sample time selection)" />
		<field bitoffset="6" bitlength="3" name="SMP2" description="SMP2[2:0] bits (Channel 2 Sample time selection)" />
		<field bitoffset="9" bitlength="3" name="SMP3" description="SMP3[2:0] bits (Channel 3 Sample time selection)" />
		<field bitoffset="12" bitlength="3" name="SMP4" description="SMP4[2:0] bits (Channel 4 Sample time selection)" />
		<field bitoffset="15" bitlength="3" name="SMP5" description="SMP5[2:0] bits (Channel 5 Sample time selection)" />
		<field bitoffset="18" bitlength="3" name="SMP6" description="SMP6[2:0] bits (Channel 6 Sample time selection)" />
		<field bitoffset="21" bitlength="3" name="SMP7" description="SMP7[2:0] bits (Channel 7 Sample time selection)" />
		<field bitoffset="24" bitlength="3" name="SMP8" description="SMP8[2:0] bits (Channel 8 Sample time selection)" />
		<field bitoffset="27" bitlength="3" name="SMP9" description="SMP9[2:0] bits (Channel 9 Sample time selection)" />
	</register>
	<register name="ADC_SQR1" description="" address="0x40013c2c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ13" description="SQ13[4:0] bits (13th conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ14" description="SQ14[4:0] bits (14th conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ15" description="SQ15[4:0] bits (15th conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ16" description="SQ16[4:0] bits (16th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="4" name="L" description="L[3:0] bits (Regular channel sequence length)" />
	</register>
	<register name="ADC_SQR2" description="" address="0x40013c30" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ7" description="SQ7[4:0] bits (7th conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ8" description="SQ8[4:0] bits (8th conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ9" description="SQ9[4:0] bits (9th conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ10" description="SQ10[4:0] bits (10th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="5" name="SQ11" description="SQ11[4:0] bits (11th conversion in regular sequence)" />
		<field bitoffset="25" bitlength="5" name="SQ12" description="SQ12[4:0] bits (12th conversion in regular sequence)" />
	</register>
	<register name="ADC_SQR3" description="" address="0x40013c34" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="SQ1" description="SQ1[4:0] bits (1st conversion in regular sequence)" />
		<field bitoffset="5" bitlength="5" name="SQ2" description="SQ2[4:0] bits (2nd conversion in regular sequence)" />
		<field bitoffset="10" bitlength="5" name="SQ3" description="SQ3[4:0] bits (3rd conversion in regular sequence)" />
		<field bitoffset="15" bitlength="5" name="SQ4" description="SQ4[4:0] bits (4th conversion in regular sequence)" />
		<field bitoffset="20" bitlength="5" name="SQ5" description="SQ5[4:0] bits (5th conversion in regular sequence)" />
		<field bitoffset="25" bitlength="5" name="SQ6" description="SQ6[4:0] bits (6th conversion in regular sequence)" />
	</register>
	<register name="ADC_SR" description="" address="0x40013c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="AWD" description="Analog watchdog flag" />
		<field bitoffset="1" bitlength="1" name="EOC" description="End of conversion" />
		<field bitoffset="2" bitlength="1" name="JEOC" description="Injected channel end of conversion" />
		<field bitoffset="3" bitlength="1" name="JSTRT" description="Injected channel Start flag" />
		<field bitoffset="4" bitlength="1" name="STRT" description="Regular channel Start flag" />
	</register>
  </registergroup>
</group>
<group name="AFIO" description="">
  <registergroup name="AFIO" description="">
	<register name="AFIO_EVCR" description="" address="0x40010000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="PIN" description="PIN[3:0] bits (Pin selection)">
			<interpretation key="0" text="Pin 0 selected"/>
			<interpretation key="1" text="Pin 1 selected"/>
			<interpretation key="2" text="Pin 2 selected"/>
			<interpretation key="3" text="Pin 3 selected"/>
			<interpretation key="4" text="Pin 4 selected"/>
			<interpretation key="5" text="Pin 5 selected"/>
			<interpretation key="6" text="Pin 6 selected"/>
			<interpretation key="7" text="Pin 7 selected"/>
			<interpretation key="8" text="Pin 8 selected"/>
			<interpretation key="9" text="Pin 9 selected"/>
			<interpretation key="10" text="Pin 10 selected"/>
			<interpretation key="11" text="Pin 11 selected"/>
			<interpretation key="12" text="Pin 12 selected"/>
			<interpretation key="13" text="Pin 13 selected"/>
			<interpretation key="14" text="Pin 14 selected"/>
			<interpretation key="15" text="Pin 15 selected"/>
		</field>
		<field bitoffset="4" bitlength="3" name="PORT" description="PORT[2:0] bits (Port selection)">
			<interpretation key="0" text="Port A selected"/>
			<interpretation key="1" text="Port B selected"/>
			<interpretation key="2" text="Port C selected"/>
			<interpretation key="3" text="Port D selected"/>
			<interpretation key="4" text="Port E selected"/>
		</field>
		<field bitoffset="7" bitlength="1" name="EVOE" description="Event Output Enable" />
	</register>
	<register name="AFIO_EXTICR1" description="" address="0x40010008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="EXTI0" description="EXTI 0 configuration">
			<interpretation key="0" text="PA[0] pin"/>
			<interpretation key="1" text="PB[0] pin"/>
			<interpretation key="2" text="PC[0] pin"/>
			<interpretation key="3" text="PD[0] pin"/>
			<interpretation key="4" text="PE[0] pin"/>
			<interpretation key="5" text="PF[0] pin"/>
			<interpretation key="6" text="PG[0] pin"/>
		</field>
		<field bitoffset="4" bitlength="4" name="EXTI1" description="EXTI 1 configuration">
			<interpretation key="0" text="PA[1] pin"/>
			<interpretation key="1" text="PB[1] pin"/>
			<interpretation key="2" text="PC[1] pin"/>
			<interpretation key="3" text="PD[1] pin"/>
			<interpretation key="4" text="PE[1] pin"/>
			<interpretation key="5" text="PF[1] pin"/>
			<interpretation key="6" text="PG[1] pin"/>
		</field>
		<field bitoffset="8" bitlength="4" name="EXTI2" description="EXTI 2 configuration">
			<interpretation key="0" text="PA[2] pin"/>
			<interpretation key="1" text="PB[2] pin"/>
			<interpretation key="2" text="PC[2] pin"/>
			<interpretation key="3" text="PD[2] pin"/>
			<interpretation key="4" text="PE[2] pin"/>
			<interpretation key="5" text="PF[2] pin"/>
			<interpretation key="6" text="PG[2] pin"/>
		</field>
		<field bitoffset="12" bitlength="4" name="EXTI3" description="EXTI 3 configuration">
			<interpretation key="0" text="PA[3] pin"/>
			<interpretation key="1" text="PB[3] pin"/>
			<interpretation key="2" text="PC[3] pin"/>
			<interpretation key="3" text="PD[3] pin"/>
			<interpretation key="4" text="PE[3] pin"/>
			<interpretation key="5" text="PF[3] pin"/>
			<interpretation key="6" text="PG[3] pin"/>
		</field>
	</register>
	<register name="AFIO_EXTICR2" description="" address="0x4001000c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="EXTI4" description="EXTI 4 configuration">
			<interpretation key="0" text="PA[4] pin"/>
			<interpretation key="1" text="PB[4] pin"/>
			<interpretation key="2" text="PC[4] pin"/>
			<interpretation key="3" text="PD[4] pin"/>
			<interpretation key="4" text="PE[4] pin"/>
			<interpretation key="5" text="PF[4] pin"/>
			<interpretation key="6" text="PG[4] pin"/>
		</field>
		<field bitoffset="4" bitlength="4" name="EXTI5" description="EXTI 5 configuration">
			<interpretation key="0" text="PA[5] pin"/>
			<interpretation key="1" text="PB[5] pin"/>
			<interpretation key="2" text="PC[5] pin"/>
			<interpretation key="3" text="PD[5] pin"/>
			<interpretation key="4" text="PE[5] pin"/>
			<interpretation key="5" text="PF[5] pin"/>
			<interpretation key="6" text="PG[5] pin"/>
		</field>
		<field bitoffset="8" bitlength="4" name="EXTI6" description="EXTI 6 configuration">
			<interpretation key="0" text="PA[6] pin"/>
			<interpretation key="1" text="PB[6] pin"/>
			<interpretation key="2" text="PC[6] pin"/>
			<interpretation key="3" text="PD[6] pin"/>
			<interpretation key="4" text="PE[6] pin"/>
			<interpretation key="5" text="PF[6] pin"/>
			<interpretation key="6" text="PG[6] pin"/>
		</field>
		<field bitoffset="12" bitlength="4" name="EXTI7" description="EXTI 7 configuration">
			<interpretation key="0" text="PA[7] pin"/>
			<interpretation key="1" text="PB[7] pin"/>
			<interpretation key="2" text="PC[7] pin"/>
			<interpretation key="3" text="PD[7] pin"/>
			<interpretation key="4" text="PE[7] pin"/>
			<interpretation key="5" text="PF[7] pin"/>
			<interpretation key="6" text="PG[7] pin"/>
		</field>
	</register>
	<register name="AFIO_EXTICR3" description="" address="0x40010010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="EXTI8" description="EXTI 8 configuration">
			<interpretation key="0" text="PA[8] pin"/>
			<interpretation key="1" text="PB[8] pin"/>
			<interpretation key="2" text="PC[8] pin"/>
			<interpretation key="3" text="PD[8] pin"/>
			<interpretation key="4" text="PE[8] pin"/>
			<interpretation key="5" text="PF[8] pin"/>
			<interpretation key="6" text="PG[8] pin"/>
		</field>
		<field bitoffset="4" bitlength="4" name="EXTI9" description="EXTI 9 configuration">
			<interpretation key="0" text="PA[9] pin"/>
			<interpretation key="1" text="PB[9] pin"/>
			<interpretation key="2" text="PC[9] pin"/>
			<interpretation key="3" text="PD[9] pin"/>
			<interpretation key="4" text="PE[9] pin"/>
			<interpretation key="5" text="PF[9] pin"/>
			<interpretation key="6" text="PG[9] pin"/>
		</field>
		<field bitoffset="8" bitlength="4" name="EXTI10" description="EXTI 10 configuration">
			<interpretation key="0" text="PA[10] pin"/>
			<interpretation key="1" text="PB[10] pin"/>
			<interpretation key="2" text="PC[10] pin"/>
			<interpretation key="3" text="PD[10] pin"/>
			<interpretation key="4" text="PE[10] pin"/>
			<interpretation key="5" text="PF[10] pin"/>
			<interpretation key="6" text="PG[10] pin"/>
		</field>
		<field bitoffset="12" bitlength="4" name="EXTI11" description="EXTI 11 configuration">
			<interpretation key="0" text="PA[11] pin"/>
			<interpretation key="1" text="PB[11] pin"/>
			<interpretation key="2" text="PC[11] pin"/>
			<interpretation key="3" text="PD[11] pin"/>
			<interpretation key="4" text="PE[11] pin"/>
			<interpretation key="5" text="PF[11] pin"/>
			<interpretation key="6" text="PG[11] pin"/>
		</field>
	</register>
	<register name="AFIO_EXTICR4" description="" address="0x40010014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="EXTI12" description="EXTI 12 configuration">
			<interpretation key="0" text="PA[12] pin"/>
			<interpretation key="1" text="PB[12] pin"/>
			<interpretation key="2" text="PC[12] pin"/>
			<interpretation key="3" text="PD[12] pin"/>
			<interpretation key="4" text="PE[12] pin"/>
			<interpretation key="5" text="PF[12] pin"/>
			<interpretation key="6" text="PG[12] pin"/>
		</field>
		<field bitoffset="4" bitlength="4" name="EXTI13" description="EXTI 13 configuration">
			<interpretation key="0" text="PA[13] pin"/>
			<interpretation key="1" text="PB[13] pin"/>
			<interpretation key="2" text="PC[13] pin"/>
			<interpretation key="3" text="PD[13] pin"/>
			<interpretation key="4" text="PE[13] pin"/>
			<interpretation key="5" text="PF[13] pin"/>
			<interpretation key="6" text="PG[13] pin"/>
		</field>
		<field bitoffset="8" bitlength="4" name="EXTI14" description="EXTI 14 configuration">
			<interpretation key="0" text="PA[14] pin"/>
			<interpretation key="1" text="PB[14] pin"/>
			<interpretation key="2" text="PC[14] pin"/>
			<interpretation key="3" text="PD[14] pin"/>
			<interpretation key="4" text="PE[14] pin"/>
			<interpretation key="5" text="PF[14] pin"/>
			<interpretation key="6" text="PG[14] pin"/>
		</field>
		<field bitoffset="12" bitlength="4" name="EXTI15" description="EXTI 15 configuration">
			<interpretation key="0" text="PA[15] pin"/>
			<interpretation key="1" text="PB[15] pin"/>
			<interpretation key="2" text="PC[15] pin"/>
			<interpretation key="3" text="PD[15] pin"/>
			<interpretation key="4" text="PE[15] pin"/>
			<interpretation key="5" text="PF[15] pin"/>
			<interpretation key="6" text="PG[15] pin"/>
		</field>
	</register>
	<register name="AFIO_MAPR" description="" address="0x40010004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SPI1_REMAP" description="SPI1 remapping" />
		<field bitoffset="1" bitlength="1" name="I2C1_REMAP" description="I2C1 remapping" />
		<field bitoffset="2" bitlength="1" name="USART1_REMAP" description="USART1 remapping" />
		<field bitoffset="3" bitlength="1" name="USART2_REMAP" description="USART2 remapping" />
		<field bitoffset="4" bitlength="2" name="USART3_REMAP" description="USART3_REMAP[1:0] bits (USART3 remapping)">
			<interpretation key="0" text="No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14)"/>
			<interpretation key="1" text="Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14)"/>
			<interpretation key="3" text="Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12)"/>
		</field>
		<field bitoffset="6" bitlength="2" name="TIM1_REMAP" description="TIM1_REMAP[1:0] bits (TIM1 remapping)">
			<interpretation key="0" text="No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15)"/>
			<interpretation key="1" text="Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1)"/>
			<interpretation key="3" text="Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12)"/>
		</field>
		<field bitoffset="8" bitlength="2" name="TIM2_REMAP" description="TIM2_REMAP[1:0] bits (TIM2 remapping)">
			<interpretation key="0" text="No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3)"/>
			<interpretation key="1" text="Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3)"/>
			<interpretation key="2" text="Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11)"/>
			<interpretation key="3" text="Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)"/>
		</field>
		<field bitoffset="10" bitlength="2" name="TIM3_REMAP" description="TIM3_REMAP[1:0] bits (TIM3 remapping)">
			<interpretation key="0" text="No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1)"/>
			<interpretation key="2" text="Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)"/>
			<interpretation key="3" text="Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9)"/>
		</field>
		<field bitoffset="12" bitlength="1" name="TIM4_REMAP" description="TIM4_REMAP bit (TIM4 remapping)" />
		<field bitoffset="13" bitlength="2" name="CAN_REMAP" description="CAN_REMAP[1:0] bits (CAN Alternate function remapping)">
			<interpretation key="0" text="CANRX mapped to PA11, CANTX mapped to PA12"/>
			<interpretation key="2" text="CANRX mapped to PB8, CANTX mapped to PB9"/>
			<interpretation key="3" text="CANRX mapped to PD0, CANTX mapped to PD1"/>
		</field>
		<field bitoffset="15" bitlength="1" name="PD01_REMAP" description="Port D0/Port D1 mapping on OSC_IN/OSC_OUT" />
		<field bitoffset="16" bitlength="1" name="TIM5CH4_IREMAP" description="TIM5 Channel4 Internal Remap" />
		<field bitoffset="17" bitlength="1" name="ADC1_ETRGINJ_REMAP" description="ADC 1 External Trigger Injected Conversion remapping" />
		<field bitoffset="18" bitlength="1" name="ADC1_ETRGREG_REMAP" description="ADC 1 External Trigger Regular Conversion remapping" />
		<field bitoffset="19" bitlength="1" name="ADC2_ETRGINJ_REMAP" description="ADC 2 External Trigger Injected Conversion remapping" />
		<field bitoffset="20" bitlength="1" name="ADC2_ETRGREG_REMAP" description="ADC 2 External Trigger Regular Conversion remapping" />
		<field bitoffset="24" bitlength="3" name="SWJ_CFG" description="SWJ_CFG[2:0] bits (Serial Wire JTAG configuration)">
			<interpretation key="0" text="Full SWJ (JTAG-DP + SW-DP) : Reset State"/>
			<interpretation key="1" text="Full SWJ (JTAG-DP + SW-DP) but without JNTRST"/>
			<interpretation key="2" text="JTAG-DP Disabled and SW-DP Enabled"/>
			<interpretation key="4" text="JTAG-DP Disabled and SW-DP Disabled"/>
		</field>
		<field bitoffset="21" bitlength="1" name="ETH_REMAP" description="SPI3_REMAP bit (Ethernet MAC I/O remapping)" />
		<field bitoffset="22" bitlength="1" name="CAN2_REMAP" description="CAN2_REMAP bit (CAN2 I/O remapping)" />
		<field bitoffset="23" bitlength="1" name="MII_RMII_SEL" description="MII_RMII_SEL bit (Ethernet MII or RMII selection)" />
		<field bitoffset="28" bitlength="1" name="SPI3_REMAP" description="SPI3_REMAP bit (SPI3 remapping)" />
		<field bitoffset="29" bitlength="1" name="TIM2ITR1_IREMAP" description="TIM2ITR1_IREMAP bit (TIM2 internal trigger 1 remapping)" />
		<field bitoffset="29" bitlength="1" name="PTP_PPS_REMAP" description="PTP_PPS_REMAP bit (Ethernet PTP PPS remapping)" />
	</register>
	<register name="AFIO_MAPR2" description="" address="0x4001001c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SPI1_REMAP" description="SPI1 remapping" />
		<field bitoffset="1" bitlength="1" name="I2C1_REMAP" description="I2C1 remapping" />
		<field bitoffset="2" bitlength="1" name="USART1_REMAP" description="USART1 remapping" />
		<field bitoffset="3" bitlength="1" name="USART2_REMAP" description="USART2 remapping" />
		<field bitoffset="4" bitlength="2" name="USART3_REMAP" description="USART3_REMAP[1:0] bits (USART3 remapping)">
			<interpretation key="0" text="No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14)"/>
			<interpretation key="1" text="Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14)"/>
			<interpretation key="3" text="Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12)"/>
		</field>
		<field bitoffset="6" bitlength="2" name="TIM1_REMAP" description="TIM1_REMAP[1:0] bits (TIM1 remapping)">
			<interpretation key="0" text="No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15)"/>
			<interpretation key="1" text="Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1)"/>
			<interpretation key="3" text="Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12)"/>
		</field>
		<field bitoffset="8" bitlength="2" name="TIM2_REMAP" description="TIM2_REMAP[1:0] bits (TIM2 remapping)">
			<interpretation key="0" text="No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3)"/>
			<interpretation key="1" text="Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3)"/>
			<interpretation key="2" text="Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11)"/>
			<interpretation key="3" text="Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)"/>
		</field>
		<field bitoffset="10" bitlength="2" name="TIM3_REMAP" description="TIM3_REMAP[1:0] bits (TIM3 remapping)">
			<interpretation key="0" text="No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1)"/>
			<interpretation key="2" text="Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)"/>
			<interpretation key="3" text="Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9)"/>
		</field>
		<field bitoffset="12" bitlength="1" name="TIM4_REMAP" description="TIM4_REMAP bit (TIM4 remapping)" />
		<field bitoffset="13" bitlength="2" name="CAN_REMAP" description="CAN_REMAP[1:0] bits (CAN Alternate function remapping)">
			<interpretation key="0" text="CANRX mapped to PA11, CANTX mapped to PA12"/>
			<interpretation key="2" text="CANRX mapped to PB8, CANTX mapped to PB9"/>
			<interpretation key="3" text="CANRX mapped to PD0, CANTX mapped to PD1"/>
		</field>
		<field bitoffset="15" bitlength="1" name="PD01_REMAP" description="Port D0/Port D1 mapping on OSC_IN/OSC_OUT" />
		<field bitoffset="16" bitlength="1" name="TIM5CH4_IREMAP" description="TIM5 Channel4 Internal Remap" />
		<field bitoffset="17" bitlength="1" name="ADC1_ETRGINJ_REMAP" description="ADC 1 External Trigger Injected Conversion remapping" />
		<field bitoffset="18" bitlength="1" name="ADC1_ETRGREG_REMAP" description="ADC 1 External Trigger Regular Conversion remapping" />
		<field bitoffset="19" bitlength="1" name="ADC2_ETRGINJ_REMAP" description="ADC 2 External Trigger Injected Conversion remapping" />
		<field bitoffset="20" bitlength="1" name="ADC2_ETRGREG_REMAP" description="ADC 2 External Trigger Regular Conversion remapping" />
		<field bitoffset="24" bitlength="3" name="SWJ_CFG" description="SWJ_CFG[2:0] bits (Serial Wire JTAG configuration)">
			<interpretation key="0" text="Full SWJ (JTAG-DP + SW-DP) : Reset State"/>
			<interpretation key="1" text="Full SWJ (JTAG-DP + SW-DP) but without JNTRST"/>
			<interpretation key="2" text="JTAG-DP Disabled and SW-DP Enabled"/>
			<interpretation key="4" text="JTAG-DP Disabled and SW-DP Disabled"/>
		</field>
		<field bitoffset="21" bitlength="1" name="ETH_REMAP" description="SPI3_REMAP bit (Ethernet MAC I/O remapping)" />
		<field bitoffset="22" bitlength="1" name="CAN2_REMAP" description="CAN2_REMAP bit (CAN2 I/O remapping)" />
		<field bitoffset="23" bitlength="1" name="MII_RMII_SEL" description="MII_RMII_SEL bit (Ethernet MII or RMII selection)" />
		<field bitoffset="28" bitlength="1" name="SPI3_REMAP" description="SPI3_REMAP bit (SPI3 remapping)" />
		<field bitoffset="29" bitlength="1" name="TIM2ITR1_IREMAP" description="TIM2ITR1_IREMAP bit (TIM2 internal trigger 1 remapping)" />
		<field bitoffset="29" bitlength="1" name="PTP_PPS_REMAP" description="PTP_PPS_REMAP bit (Ethernet PTP PPS remapping)" />
	</register>
  </registergroup>
</group>
<group name="BKP" description="">
  <registergroup name="BKP" description="">
	<register name="BKP_CR" description="" address="0x40006c30" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="TPE" description="TAMPER pin enable" />
		<field bitoffset="1" bitlength="1" name="TPAL" description="TAMPER pin active level" />
	</register>
	<register name="BKP_CSR" description="" address="0x40006c34" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CTE" description="Clear Tamper event" />
		<field bitoffset="1" bitlength="1" name="CTI" description="Clear Tamper Interrupt" />
		<field bitoffset="2" bitlength="1" name="TPIE" description="TAMPER Pin interrupt enable" />
		<field bitoffset="8" bitlength="1" name="TEF" description="Tamper Event Flag" />
		<field bitoffset="9" bitlength="1" name="TIF" description="Tamper Interrupt Flag" />
	</register>
	<register name="BKP_DR1" description="" address="0x40006c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR10" description="" address="0x40006c28" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR11" description="" address="0x40006c40" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR12" description="" address="0x40006c44" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR13" description="" address="0x40006c48" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR14" description="" address="0x40006c4c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR15" description="" address="0x40006c50" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR16" description="" address="0x40006c54" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR17" description="" address="0x40006c58" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR18" description="" address="0x40006c5c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR19" description="" address="0x40006c60" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR2" description="" address="0x40006c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR20" description="" address="0x40006c64" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR21" description="" address="0x40006c68" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR22" description="" address="0x40006c6c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR23" description="" address="0x40006c70" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR24" description="" address="0x40006c74" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR25" description="" address="0x40006c78" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR26" description="" address="0x40006c7c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR27" description="" address="0x40006c80" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR28" description="" address="0x40006c84" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR29" description="" address="0x40006c88" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR3" description="" address="0x40006c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR30" description="" address="0x40006c8c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR31" description="" address="0x40006c90" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR32" description="" address="0x40006c94" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR33" description="" address="0x40006c98" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR34" description="" address="0x40006c9c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR35" description="" address="0x40006ca0" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR36" description="" address="0x40006ca4" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR37" description="" address="0x40006ca8" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR38" description="" address="0x40006cac" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR39" description="" address="0x40006cb0" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR4" description="" address="0x40006c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR40" description="" address="0x40006cb4" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR41" description="" address="0x40006cb8" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR42" description="" address="0x40006cbc" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR5" description="" address="0x40006c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR6" description="" address="0x40006c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR7" description="" address="0x40006c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR8" description="" address="0x40006c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_DR9" description="" address="0x40006c24" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="D" description="Backup data" />
	</register>
	<register name="BKP_RTCCR" description="" address="0x40006c2c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="7" name="CAL" description="Calibration value" />
		<field bitoffset="7" bitlength="1" name="CCO" description="Calibration Clock Output" />
		<field bitoffset="8" bitlength="1" name="ASOE" description="Alarm or Second Output Enable" />
		<field bitoffset="9" bitlength="1" name="ASOS" description="Alarm or Second Output Selection" />
	</register>
  </registergroup>
</group>
<group name="CEC" description="">
  <registergroup name="CEC" description="">
	<register name="CEC_CFGR" description="" address="0x40007800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Peripheral Enable" />
		<field bitoffset="1" bitlength="1" name="IE" description="Interrupt Enable" />
		<field bitoffset="2" bitlength="1" name="BTEM" description="Bit Timing Error Mode" />
		<field bitoffset="3" bitlength="1" name="BPEM" description="Bit Period Error Mode" />
	</register>
	<register name="CEC_CSR" description="" address="0x40007810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="TSOM" description="Tx Start Of Message" />
		<field bitoffset="1" bitlength="1" name="TEOM" description="Tx End Of Message" />
		<field bitoffset="2" bitlength="1" name="TERR" description="Tx Error" />
		<field bitoffset="3" bitlength="1" name="TBTRF" description="Tx Byte Transfer Request or Block Transfer Finished" />
		<field bitoffset="4" bitlength="1" name="RSOM" description="Rx Start Of Message" />
		<field bitoffset="5" bitlength="1" name="REOM" description="Rx End Of Message" />
		<field bitoffset="6" bitlength="1" name="RERR" description="Rx Error" />
		<field bitoffset="7" bitlength="1" name="RBTF" description="Rx Block Transfer Finished" />
	</register>
	<register name="CEC_ESR" description="" address="0x4000780c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BTE" description="Bit Timing Error" />
		<field bitoffset="1" bitlength="1" name="BPE" description="Bit Period Error" />
		<field bitoffset="2" bitlength="1" name="RBTFE" description="Rx Block Transfer Finished Error" />
		<field bitoffset="3" bitlength="1" name="SBE" description="Start Bit Error" />
		<field bitoffset="4" bitlength="1" name="ACKE" description="Block Acknowledge Error" />
		<field bitoffset="5" bitlength="1" name="LINE" description="Line Error" />
		<field bitoffset="6" bitlength="1" name="TBTFE" description="Tx Block Transfer Finsihed Error" />
	</register>
	<register name="CEC_OAR" description="" address="0x40007804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="OA" description="OA[3:0]: Own Address" />
	</register>
	<register name="CEC_PRES" description="" address="0x40007808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="14" name="PRES" description="Prescaler Counter Value" />
	</register>
	<register name="CEC_RXD" description="" address="0x40007818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="RXD" description="Rx Data register" />
	</register>
	<register name="CEC_TXD" description="" address="0x40007814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="TXD" description="Tx Data register" />
	</register>
  </registergroup>
</group>
<group name="CRC" description="">
  <registergroup name="CRC" description="">
	<register name="CRC_CR" description="" address="0x40023008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RESET" description="RESET bit" />
	</register>
	<register name="CRC_DR" description="" address="0x40023000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="DR" description="Data register bits" />
	</register>
	<register name="CRC_IDR" description="" address="0x40023004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="IDR" description="General-purpose 8-bit data register bits" />
	</register>
  </registergroup>
</group>
<group name="DAC" description="">
  <registergroup name="DAC" description="">
	<register name="DAC_CR" description="" address="0x40007400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN1" description="DAC channel1 enable" />
		<field bitoffset="1" bitlength="1" name="BOFF1" description="DAC channel1 output buffer disable" />
		<field bitoffset="2" bitlength="1" name="TEN1" description="DAC channel1 Trigger enable" />
		<field bitoffset="3" bitlength="3" name="TSEL1" description="TSEL1[2:0] (DAC channel1 Trigger selection)" />
		<field bitoffset="6" bitlength="2" name="WAVE1" description="WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable)" />
		<field bitoffset="8" bitlength="4" name="MAMP1" description="MAMP1[3:0] (DAC channel1 Mask/Amplitude selector)" />
		<field bitoffset="12" bitlength="1" name="DMAEN1" description="DAC channel1 DMA enable" />
		<field bitoffset="16" bitlength="1" name="EN2" description="DAC channel2 enable" />
		<field bitoffset="17" bitlength="1" name="BOFF2" description="DAC channel2 output buffer disable" />
		<field bitoffset="18" bitlength="1" name="TEN2" description="DAC channel2 Trigger enable" />
		<field bitoffset="19" bitlength="3" name="TSEL2" description="TSEL2[2:0] (DAC channel2 Trigger selection)" />
		<field bitoffset="22" bitlength="2" name="WAVE2" description="WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable)" />
		<field bitoffset="24" bitlength="4" name="MAMP2" description="MAMP2[3:0] (DAC channel2 Mask/Amplitude selector)" />
		<field bitoffset="28" bitlength="1" name="DMAEN2" description="DAC channel2 DMA enabled" />
	</register>
	<register name="DAC_DHR12L1" description="" address="0x4000740c" resetvalue="" access="rw">
		<field bitoffset="4" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit Left aligned data" />
	</register>
	<register name="DAC_DHR12L2" description="" address="0x40007418" resetvalue="" access="rw">
		<field bitoffset="4" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit Left aligned data" />
	</register>
	<register name="DAC_DHR12LD" description="" address="0x40007424" resetvalue="" access="rw">
		<field bitoffset="4" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit Left aligned data" />
		<field bitoffset="20" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit Left aligned data" />
	</register>
	<register name="DAC_DHR12R1" description="" address="0x40007408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit Right aligned data" />
	</register>
	<register name="DAC_DHR12R2" description="" address="0x40007414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit Right aligned data" />
	</register>
	<register name="DAC_DHR12RD" description="" address="0x40007420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit Right aligned data" />
		<field bitoffset="16" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit Right aligned data" />
	</register>
	<register name="DAC_DHR8R1" description="" address="0x40007410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DACC1DHR" description="DAC channel1 8-bit Right aligned data" />
	</register>
	<register name="DAC_DHR8R2" description="" address="0x4000741c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DACC2DHR" description="DAC channel2 8-bit Right aligned data" />
	</register>
	<register name="DAC_DHR8RD" description="" address="0x40007428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DACC1DHR" description="DAC channel1 8-bit Right aligned data" />
		<field bitoffset="8" bitlength="8" name="DACC2DHR" description="DAC channel2 8-bit Right aligned data" />
	</register>
	<register name="DAC_DOR1" description="" address="0x4000742c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="DACC1DOR" description="DAC channel1 data output" />
	</register>
	<register name="DAC_DOR2" description="" address="0x40007430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="DACC2DOR" description="DAC channel2 data output" />
	</register>
	<register name="DAC_SWTRIGR" description="" address="0x40007404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SWTRIG1" description="DAC channel1 software trigger" />
		<field bitoffset="1" bitlength="1" name="SWTRIG2" description="DAC channel2 software trigger" />
	</register>
  </registergroup>
</group>
<group name="DBGMCU" description="">
  <registergroup name="DBGMCU" description="">
	<register name="DBGMCU_CR" description="" address="0xe0042004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="DBG_SLEEP" description="Debug Sleep Mode" />
		<field bitoffset="1" bitlength="1" name="DBG_STOP" description="Debug Stop Mode" />
		<field bitoffset="2" bitlength="1" name="DBG_STANDBY" description="Debug Standby mode" />
		<field bitoffset="5" bitlength="1" name="TRACE_IOEN" description="Trace Pin Assignment Control" />
		<field bitoffset="6" bitlength="2" name="TRACE_MODE" description="TRACE_MODE[1:0] bits (Trace Pin Assignment Control)" />
		<field bitoffset="8" bitlength="1" name="DBG_IWDG_STOP" description="Debug Independent Watchdog stopped when Core is halted" />
		<field bitoffset="9" bitlength="1" name="DBG_WWDG_STOP" description="Debug Window Watchdog stopped when Core is halted" />
		<field bitoffset="10" bitlength="1" name="DBG_TIM1_STOP" description="TIM1 counter stopped when core is halted" />
		<field bitoffset="11" bitlength="1" name="DBG_TIM2_STOP" description="TIM2 counter stopped when core is halted" />
		<field bitoffset="12" bitlength="1" name="DBG_TIM3_STOP" description="TIM3 counter stopped when core is halted" />
		<field bitoffset="13" bitlength="1" name="DBG_TIM4_STOP" description="TIM4 counter stopped when core is halted" />
		<field bitoffset="14" bitlength="1" name="DBG_CAN1_STOP" description="Debug CAN1 stopped when Core is halted" />
		<field bitoffset="15" bitlength="1" name="DBG_I2C1_SMBUS_TIMEOUT" description="SMBUS timeout mode stopped when Core is halted" />
		<field bitoffset="16" bitlength="1" name="DBG_I2C2_SMBUS_TIMEOUT" description="SMBUS timeout mode stopped when Core is halted" />
		<field bitoffset="17" bitlength="1" name="DBG_TIM8_STOP" description="TIM8 counter stopped when core is halted" />
		<field bitoffset="18" bitlength="1" name="DBG_TIM5_STOP" description="TIM5 counter stopped when core is halted" />
		<field bitoffset="19" bitlength="1" name="DBG_TIM6_STOP" description="TIM6 counter stopped when core is halted" />
		<field bitoffset="20" bitlength="1" name="DBG_TIM7_STOP" description="TIM7 counter stopped when core is halted" />
		<field bitoffset="21" bitlength="1" name="DBG_CAN2_STOP" description="Debug CAN2 stopped when Core is halted" />
		<field bitoffset="22" bitlength="1" name="DBG_TIM15_STOP" description="Debug TIM15 stopped when Core is halted" />
		<field bitoffset="23" bitlength="1" name="DBG_TIM16_STOP" description="Debug TIM16 stopped when Core is halted" />
		<field bitoffset="24" bitlength="1" name="DBG_TIM17_STOP" description="Debug TIM17 stopped when Core is halted" />
		<field bitoffset="25" bitlength="1" name="DBG_TIM12_STOP" description="Debug TIM12 stopped when Core is halted" />
		<field bitoffset="26" bitlength="1" name="DBG_TIM13_STOP" description="Debug TIM13 stopped when Core is halted" />
		<field bitoffset="27" bitlength="1" name="DBG_TIM14_STOP" description="Debug TIM14 stopped when Core is halted" />
		<field bitoffset="28" bitlength="1" name="DBG_TIM9_STOP" description="Debug TIM9 stopped when Core is halted" />
		<field bitoffset="29" bitlength="1" name="DBG_TIM10_STOP" description="Debug TIM10 stopped when Core is halted" />
		<field bitoffset="30" bitlength="1" name="DBG_TIM11_STOP" description="Debug TIM11 stopped when Core is halted" />
	</register>
	<register name="DBGMCU_IDCODE" description="" address="0xe0042000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="DEV_ID" description="Device Identifier" />
		<field bitoffset="16" bitlength="16" name="REV_ID" description="REV_ID[15:0] bits (Revision Identifier)" />
	</register>
  </registergroup>
</group>
<group name="DMA" description="">
  <registergroup name="DMA1_Channel1" description="">
	<register name="DMA_CCR1" description="" address="0x40020008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits(Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR1" description="" address="0x40020014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR1" description="" address="0x4002000c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR1" description="" address="0x40020010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1_Channel2" description="">
	<register name="DMA_CCR2" description="" address="0x4002001c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="ransfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR2" description="" address="0x40020028" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR2" description="" address="0x40020020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR2" description="" address="0x40020024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1_Channel3" description="">
	<register name="DMA_CCR3" description="" address="0x40020030" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR3" description="" address="0x4002003c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR3" description="" address="0x40020034" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR3" description="" address="0x40020038" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1_Channel4" description="">
	<register name="DMA_CCR4" description="" address="0x40020044" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR4" description="" address="0x40020050" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR4" description="" address="0x40020048" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR4" description="" address="0x4002004c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1_Channel5" description="">
	<register name="DMA_CCR5" description="" address="0x40020058" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode enable" />
	</register>
	<register name="DMA_CMAR5" description="" address="0x40020064" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR5" description="" address="0x4002005c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR5" description="" address="0x40020060" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1_Channel6" description="">
	<register name="DMA_CCR6" description="" address="0x4002006c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR6" description="" address="0x40020078" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR6" description="" address="0x40020070" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR6" description="" address="0x40020074" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1_Channel7" description="">
	<register name="DMA_CCR7" description="" address="0x40020080" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode enable" />
	</register>
	<register name="DMA_CMAR7" description="" address="0x4002008c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR7" description="" address="0x40020084" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR7" description="" address="0x40020088" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA1" description="">
	<register name="DMA_IFCR" description="" address="0x40020004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CGIF1" description="Channel 1 Global interrupt clearr" />
		<field bitoffset="1" bitlength="1" name="CTCIF1" description="Channel 1 Transfer Complete clear" />
		<field bitoffset="2" bitlength="1" name="CHTIF1" description="Channel 1 Half Transfer clear" />
		<field bitoffset="3" bitlength="1" name="CTEIF1" description="Channel 1 Transfer Error clear" />
		<field bitoffset="4" bitlength="1" name="CGIF2" description="Channel 2 Global interrupt clear" />
		<field bitoffset="5" bitlength="1" name="CTCIF2" description="Channel 2 Transfer Complete clear" />
		<field bitoffset="6" bitlength="1" name="CHTIF2" description="Channel 2 Half Transfer clear" />
		<field bitoffset="7" bitlength="1" name="CTEIF2" description="Channel 2 Transfer Error clear" />
		<field bitoffset="8" bitlength="1" name="CGIF3" description="Channel 3 Global interrupt clear" />
		<field bitoffset="9" bitlength="1" name="CTCIF3" description="Channel 3 Transfer Complete clear" />
		<field bitoffset="10" bitlength="1" name="CHTIF3" description="Channel 3 Half Transfer clear" />
		<field bitoffset="11" bitlength="1" name="CTEIF3" description="Channel 3 Transfer Error clear" />
		<field bitoffset="12" bitlength="1" name="CGIF4" description="Channel 4 Global interrupt clear" />
		<field bitoffset="13" bitlength="1" name="CTCIF4" description="Channel 4 Transfer Complete clear" />
		<field bitoffset="14" bitlength="1" name="CHTIF4" description="Channel 4 Half Transfer clear" />
		<field bitoffset="15" bitlength="1" name="CTEIF4" description="Channel 4 Transfer Error clear" />
		<field bitoffset="16" bitlength="1" name="CGIF5" description="Channel 5 Global interrupt clear" />
		<field bitoffset="17" bitlength="1" name="CTCIF5" description="Channel 5 Transfer Complete clear" />
		<field bitoffset="18" bitlength="1" name="CHTIF5" description="Channel 5 Half Transfer clear" />
		<field bitoffset="19" bitlength="1" name="CTEIF5" description="Channel 5 Transfer Error clear" />
		<field bitoffset="20" bitlength="1" name="CGIF6" description="Channel 6 Global interrupt clear" />
		<field bitoffset="21" bitlength="1" name="CTCIF6" description="Channel 6 Transfer Complete clear" />
		<field bitoffset="22" bitlength="1" name="CHTIF6" description="Channel 6 Half Transfer clear" />
		<field bitoffset="23" bitlength="1" name="CTEIF6" description="Channel 6 Transfer Error clear" />
		<field bitoffset="24" bitlength="1" name="CGIF7" description="Channel 7 Global interrupt clear" />
		<field bitoffset="25" bitlength="1" name="CTCIF7" description="Channel 7 Transfer Complete clear" />
		<field bitoffset="26" bitlength="1" name="CHTIF7" description="Channel 7 Half Transfer clear" />
		<field bitoffset="27" bitlength="1" name="CTEIF7" description="Channel 7 Transfer Error clear" />
	</register>
	<register name="DMA_ISR" description="" address="0x40020000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="GIF1" description="Channel 1 Global interrupt flag" />
		<field bitoffset="1" bitlength="1" name="TCIF1" description="Channel 1 Transfer Complete flag" />
		<field bitoffset="2" bitlength="1" name="HTIF1" description="Channel 1 Half Transfer flag" />
		<field bitoffset="3" bitlength="1" name="TEIF1" description="Channel 1 Transfer Error flag" />
		<field bitoffset="4" bitlength="1" name="GIF2" description="Channel 2 Global interrupt flag" />
		<field bitoffset="5" bitlength="1" name="TCIF2" description="Channel 2 Transfer Complete flag" />
		<field bitoffset="6" bitlength="1" name="HTIF2" description="Channel 2 Half Transfer flag" />
		<field bitoffset="7" bitlength="1" name="TEIF2" description="Channel 2 Transfer Error flag" />
		<field bitoffset="8" bitlength="1" name="GIF3" description="Channel 3 Global interrupt flag" />
		<field bitoffset="9" bitlength="1" name="TCIF3" description="Channel 3 Transfer Complete flag" />
		<field bitoffset="10" bitlength="1" name="HTIF3" description="Channel 3 Half Transfer flag" />
		<field bitoffset="11" bitlength="1" name="TEIF3" description="Channel 3 Transfer Error flag" />
		<field bitoffset="12" bitlength="1" name="GIF4" description="Channel 4 Global interrupt flag" />
		<field bitoffset="13" bitlength="1" name="TCIF4" description="Channel 4 Transfer Complete flag" />
		<field bitoffset="14" bitlength="1" name="HTIF4" description="Channel 4 Half Transfer flag" />
		<field bitoffset="15" bitlength="1" name="TEIF4" description="Channel 4 Transfer Error flag" />
		<field bitoffset="16" bitlength="1" name="GIF5" description="Channel 5 Global interrupt flag" />
		<field bitoffset="17" bitlength="1" name="TCIF5" description="Channel 5 Transfer Complete flag" />
		<field bitoffset="18" bitlength="1" name="HTIF5" description="Channel 5 Half Transfer flag" />
		<field bitoffset="19" bitlength="1" name="TEIF5" description="Channel 5 Transfer Error flag" />
		<field bitoffset="20" bitlength="1" name="GIF6" description="Channel 6 Global interrupt flag" />
		<field bitoffset="21" bitlength="1" name="TCIF6" description="Channel 6 Transfer Complete flag" />
		<field bitoffset="22" bitlength="1" name="HTIF6" description="Channel 6 Half Transfer flag" />
		<field bitoffset="23" bitlength="1" name="TEIF6" description="Channel 6 Transfer Error flag" />
		<field bitoffset="24" bitlength="1" name="GIF7" description="Channel 7 Global interrupt flag" />
		<field bitoffset="25" bitlength="1" name="TCIF7" description="Channel 7 Transfer Complete flag" />
		<field bitoffset="26" bitlength="1" name="HTIF7" description="Channel 7 Half Transfer flag" />
		<field bitoffset="27" bitlength="1" name="TEIF7" description="Channel 7 Transfer Error flag" />
	</register>
  </registergroup>
  <registergroup name="DMA2_Channel1" description="">
	<register name="DMA_CCR1" description="" address="0x40020408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits(Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR1" description="" address="0x40020414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR1" description="" address="0x4002040c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR1" description="" address="0x40020410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA2_Channel2" description="">
	<register name="DMA_CCR2" description="" address="0x4002041c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="ransfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR2" description="" address="0x40020428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR2" description="" address="0x40020420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR2" description="" address="0x40020424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA2_Channel3" description="">
	<register name="DMA_CCR3" description="" address="0x40020430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR3" description="" address="0x4002043c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR3" description="" address="0x40020434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR3" description="" address="0x40020438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA2_Channel4" description="">
	<register name="DMA_CCR4" description="" address="0x40020444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode" />
	</register>
	<register name="DMA_CMAR4" description="" address="0x40020450" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR4" description="" address="0x40020448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR4" description="" address="0x4002044c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA2_Channel5" description="">
	<register name="DMA_CCR5" description="" address="0x40020458" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EN" description="Channel enable" />
		<field bitoffset="1" bitlength="1" name="TCIE" description="Transfer complete interrupt enable" />
		<field bitoffset="2" bitlength="1" name="HTIE" description="Half Transfer interrupt enable" />
		<field bitoffset="3" bitlength="1" name="TEIE" description="Transfer error interrupt enable" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Data transfer direction" />
		<field bitoffset="5" bitlength="1" name="CIRC" description="Circular mode" />
		<field bitoffset="6" bitlength="1" name="PINC" description="Peripheral increment mode" />
		<field bitoffset="7" bitlength="1" name="MINC" description="Memory increment mode" />
		<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral size)" />
		<field bitoffset="10" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory size)" />
		<field bitoffset="12" bitlength="2" name="PL" description="PL[1:0] bits (Channel Priority level)" />
		<field bitoffset="14" bitlength="1" name="MEM2MEM" description="Memory to memory mode enable" />
	</register>
	<register name="DMA_CMAR5" description="" address="0x40020464" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="MA" description="Memory Address" />
	</register>
	<register name="DMA_CNDTR5" description="" address="0x4002045c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="NDT" description="Number of data to Transfer" />
	</register>
	<register name="DMA_CPAR5" description="" address="0x40020460" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="PA" description="Peripheral Address" />
	</register>
  </registergroup>
  <registergroup name="DMA2" description="">
	<register name="DMA_IFCR" description="" address="0x40020404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CGIF1" description="Channel 1 Global interrupt clearr" />
		<field bitoffset="1" bitlength="1" name="CTCIF1" description="Channel 1 Transfer Complete clear" />
		<field bitoffset="2" bitlength="1" name="CHTIF1" description="Channel 1 Half Transfer clear" />
		<field bitoffset="3" bitlength="1" name="CTEIF1" description="Channel 1 Transfer Error clear" />
		<field bitoffset="4" bitlength="1" name="CGIF2" description="Channel 2 Global interrupt clear" />
		<field bitoffset="5" bitlength="1" name="CTCIF2" description="Channel 2 Transfer Complete clear" />
		<field bitoffset="6" bitlength="1" name="CHTIF2" description="Channel 2 Half Transfer clear" />
		<field bitoffset="7" bitlength="1" name="CTEIF2" description="Channel 2 Transfer Error clear" />
		<field bitoffset="8" bitlength="1" name="CGIF3" description="Channel 3 Global interrupt clear" />
		<field bitoffset="9" bitlength="1" name="CTCIF3" description="Channel 3 Transfer Complete clear" />
		<field bitoffset="10" bitlength="1" name="CHTIF3" description="Channel 3 Half Transfer clear" />
		<field bitoffset="11" bitlength="1" name="CTEIF3" description="Channel 3 Transfer Error clear" />
		<field bitoffset="12" bitlength="1" name="CGIF4" description="Channel 4 Global interrupt clear" />
		<field bitoffset="13" bitlength="1" name="CTCIF4" description="Channel 4 Transfer Complete clear" />
		<field bitoffset="14" bitlength="1" name="CHTIF4" description="Channel 4 Half Transfer clear" />
		<field bitoffset="15" bitlength="1" name="CTEIF4" description="Channel 4 Transfer Error clear" />
		<field bitoffset="16" bitlength="1" name="CGIF5" description="Channel 5 Global interrupt clear" />
		<field bitoffset="17" bitlength="1" name="CTCIF5" description="Channel 5 Transfer Complete clear" />
		<field bitoffset="18" bitlength="1" name="CHTIF5" description="Channel 5 Half Transfer clear" />
		<field bitoffset="19" bitlength="1" name="CTEIF5" description="Channel 5 Transfer Error clear" />
		<field bitoffset="20" bitlength="1" name="CGIF6" description="Channel 6 Global interrupt clear" />
		<field bitoffset="21" bitlength="1" name="CTCIF6" description="Channel 6 Transfer Complete clear" />
		<field bitoffset="22" bitlength="1" name="CHTIF6" description="Channel 6 Half Transfer clear" />
		<field bitoffset="23" bitlength="1" name="CTEIF6" description="Channel 6 Transfer Error clear" />
		<field bitoffset="24" bitlength="1" name="CGIF7" description="Channel 7 Global interrupt clear" />
		<field bitoffset="25" bitlength="1" name="CTCIF7" description="Channel 7 Transfer Complete clear" />
		<field bitoffset="26" bitlength="1" name="CHTIF7" description="Channel 7 Half Transfer clear" />
		<field bitoffset="27" bitlength="1" name="CTEIF7" description="Channel 7 Transfer Error clear" />
	</register>
	<register name="DMA_ISR" description="" address="0x40020400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="GIF1" description="Channel 1 Global interrupt flag" />
		<field bitoffset="1" bitlength="1" name="TCIF1" description="Channel 1 Transfer Complete flag" />
		<field bitoffset="2" bitlength="1" name="HTIF1" description="Channel 1 Half Transfer flag" />
		<field bitoffset="3" bitlength="1" name="TEIF1" description="Channel 1 Transfer Error flag" />
		<field bitoffset="4" bitlength="1" name="GIF2" description="Channel 2 Global interrupt flag" />
		<field bitoffset="5" bitlength="1" name="TCIF2" description="Channel 2 Transfer Complete flag" />
		<field bitoffset="6" bitlength="1" name="HTIF2" description="Channel 2 Half Transfer flag" />
		<field bitoffset="7" bitlength="1" name="TEIF2" description="Channel 2 Transfer Error flag" />
		<field bitoffset="8" bitlength="1" name="GIF3" description="Channel 3 Global interrupt flag" />
		<field bitoffset="9" bitlength="1" name="TCIF3" description="Channel 3 Transfer Complete flag" />
		<field bitoffset="10" bitlength="1" name="HTIF3" description="Channel 3 Half Transfer flag" />
		<field bitoffset="11" bitlength="1" name="TEIF3" description="Channel 3 Transfer Error flag" />
		<field bitoffset="12" bitlength="1" name="GIF4" description="Channel 4 Global interrupt flag" />
		<field bitoffset="13" bitlength="1" name="TCIF4" description="Channel 4 Transfer Complete flag" />
		<field bitoffset="14" bitlength="1" name="HTIF4" description="Channel 4 Half Transfer flag" />
		<field bitoffset="15" bitlength="1" name="TEIF4" description="Channel 4 Transfer Error flag" />
		<field bitoffset="16" bitlength="1" name="GIF5" description="Channel 5 Global interrupt flag" />
		<field bitoffset="17" bitlength="1" name="TCIF5" description="Channel 5 Transfer Complete flag" />
		<field bitoffset="18" bitlength="1" name="HTIF5" description="Channel 5 Half Transfer flag" />
		<field bitoffset="19" bitlength="1" name="TEIF5" description="Channel 5 Transfer Error flag" />
		<field bitoffset="20" bitlength="1" name="GIF6" description="Channel 6 Global interrupt flag" />
		<field bitoffset="21" bitlength="1" name="TCIF6" description="Channel 6 Transfer Complete flag" />
		<field bitoffset="22" bitlength="1" name="HTIF6" description="Channel 6 Half Transfer flag" />
		<field bitoffset="23" bitlength="1" name="TEIF6" description="Channel 6 Transfer Error flag" />
		<field bitoffset="24" bitlength="1" name="GIF7" description="Channel 7 Global interrupt flag" />
		<field bitoffset="25" bitlength="1" name="TCIF7" description="Channel 7 Transfer Complete flag" />
		<field bitoffset="26" bitlength="1" name="HTIF7" description="Channel 7 Half Transfer flag" />
		<field bitoffset="27" bitlength="1" name="TEIF7" description="Channel 7 Transfer Error flag" />
	</register>
  </registergroup>
</group>
<group name="EXTI" description="">
  <registergroup name="EXTI" description="">
	<register name="EXTI_EMR" description="" address="0x40010404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MR0" description="Event Mask on line 0" />
		<field bitoffset="1" bitlength="1" name="MR1" description="Event Mask on line 1" />
		<field bitoffset="2" bitlength="1" name="MR2" description="Event Mask on line 2" />
		<field bitoffset="3" bitlength="1" name="MR3" description="Event Mask on line 3" />
		<field bitoffset="4" bitlength="1" name="MR4" description="Event Mask on line 4" />
		<field bitoffset="5" bitlength="1" name="MR5" description="Event Mask on line 5" />
		<field bitoffset="6" bitlength="1" name="MR6" description="Event Mask on line 6" />
		<field bitoffset="7" bitlength="1" name="MR7" description="Event Mask on line 7" />
		<field bitoffset="8" bitlength="1" name="MR8" description="Event Mask on line 8" />
		<field bitoffset="9" bitlength="1" name="MR9" description="Event Mask on line 9" />
		<field bitoffset="10" bitlength="1" name="MR10" description="Event Mask on line 10" />
		<field bitoffset="11" bitlength="1" name="MR11" description="Event Mask on line 11" />
		<field bitoffset="12" bitlength="1" name="MR12" description="Event Mask on line 12" />
		<field bitoffset="13" bitlength="1" name="MR13" description="Event Mask on line 13" />
		<field bitoffset="14" bitlength="1" name="MR14" description="Event Mask on line 14" />
		<field bitoffset="15" bitlength="1" name="MR15" description="Event Mask on line 15" />
		<field bitoffset="16" bitlength="1" name="MR16" description="Event Mask on line 16" />
		<field bitoffset="17" bitlength="1" name="MR17" description="Event Mask on line 17" />
		<field bitoffset="18" bitlength="1" name="MR18" description="Event Mask on line 18" />
		<field bitoffset="19" bitlength="1" name="MR19" description="Event Mask on line 19" />
	</register>
	<register name="EXTI_FTSR" description="" address="0x4001040c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="TR0" description="Falling trigger event configuration bit of line 0" />
		<field bitoffset="1" bitlength="1" name="TR1" description="Falling trigger event configuration bit of line 1" />
		<field bitoffset="2" bitlength="1" name="TR2" description="Falling trigger event configuration bit of line 2" />
		<field bitoffset="3" bitlength="1" name="TR3" description="Falling trigger event configuration bit of line 3" />
		<field bitoffset="4" bitlength="1" name="TR4" description="Falling trigger event configuration bit of line 4" />
		<field bitoffset="5" bitlength="1" name="TR5" description="Falling trigger event configuration bit of line 5" />
		<field bitoffset="6" bitlength="1" name="TR6" description="Falling trigger event configuration bit of line 6" />
		<field bitoffset="7" bitlength="1" name="TR7" description="Falling trigger event configuration bit of line 7" />
		<field bitoffset="8" bitlength="1" name="TR8" description="Falling trigger event configuration bit of line 8" />
		<field bitoffset="9" bitlength="1" name="TR9" description="Falling trigger event configuration bit of line 9" />
		<field bitoffset="10" bitlength="1" name="TR10" description="Falling trigger event configuration bit of line 10" />
		<field bitoffset="11" bitlength="1" name="TR11" description="Falling trigger event configuration bit of line 11" />
		<field bitoffset="12" bitlength="1" name="TR12" description="Falling trigger event configuration bit of line 12" />
		<field bitoffset="13" bitlength="1" name="TR13" description="Falling trigger event configuration bit of line 13" />
		<field bitoffset="14" bitlength="1" name="TR14" description="Falling trigger event configuration bit of line 14" />
		<field bitoffset="15" bitlength="1" name="TR15" description="Falling trigger event configuration bit of line 15" />
		<field bitoffset="16" bitlength="1" name="TR16" description="Falling trigger event configuration bit of line 16" />
		<field bitoffset="17" bitlength="1" name="TR17" description="Falling trigger event configuration bit of line 17" />
		<field bitoffset="18" bitlength="1" name="TR18" description="Falling trigger event configuration bit of line 18" />
		<field bitoffset="19" bitlength="1" name="TR19" description="Falling trigger event configuration bit of line 19" />
	</register>
	<register name="EXTI_IMR" description="" address="0x40010400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MR0" description="Interrupt Mask on line 0" />
		<field bitoffset="1" bitlength="1" name="MR1" description="Interrupt Mask on line 1" />
		<field bitoffset="2" bitlength="1" name="MR2" description="Interrupt Mask on line 2" />
		<field bitoffset="3" bitlength="1" name="MR3" description="Interrupt Mask on line 3" />
		<field bitoffset="4" bitlength="1" name="MR4" description="Interrupt Mask on line 4" />
		<field bitoffset="5" bitlength="1" name="MR5" description="Interrupt Mask on line 5" />
		<field bitoffset="6" bitlength="1" name="MR6" description="Interrupt Mask on line 6" />
		<field bitoffset="7" bitlength="1" name="MR7" description="Interrupt Mask on line 7" />
		<field bitoffset="8" bitlength="1" name="MR8" description="Interrupt Mask on line 8" />
		<field bitoffset="9" bitlength="1" name="MR9" description="Interrupt Mask on line 9" />
		<field bitoffset="10" bitlength="1" name="MR10" description="Interrupt Mask on line 10" />
		<field bitoffset="11" bitlength="1" name="MR11" description="Interrupt Mask on line 11" />
		<field bitoffset="12" bitlength="1" name="MR12" description="Interrupt Mask on line 12" />
		<field bitoffset="13" bitlength="1" name="MR13" description="Interrupt Mask on line 13" />
		<field bitoffset="14" bitlength="1" name="MR14" description="Interrupt Mask on line 14" />
		<field bitoffset="15" bitlength="1" name="MR15" description="Interrupt Mask on line 15" />
		<field bitoffset="16" bitlength="1" name="MR16" description="Interrupt Mask on line 16" />
		<field bitoffset="17" bitlength="1" name="MR17" description="Interrupt Mask on line 17" />
		<field bitoffset="18" bitlength="1" name="MR18" description="Interrupt Mask on line 18" />
		<field bitoffset="19" bitlength="1" name="MR19" description="Interrupt Mask on line 19" />
	</register>
	<register name="EXTI_PR" description="" address="0x40010414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PR0" description="Pending bit for line 0" />
		<field bitoffset="1" bitlength="1" name="PR1" description="Pending bit for line 1" />
		<field bitoffset="2" bitlength="1" name="PR2" description="Pending bit for line 2" />
		<field bitoffset="3" bitlength="1" name="PR3" description="Pending bit for line 3" />
		<field bitoffset="4" bitlength="1" name="PR4" description="Pending bit for line 4" />
		<field bitoffset="5" bitlength="1" name="PR5" description="Pending bit for line 5" />
		<field bitoffset="6" bitlength="1" name="PR6" description="Pending bit for line 6" />
		<field bitoffset="7" bitlength="1" name="PR7" description="Pending bit for line 7" />
		<field bitoffset="8" bitlength="1" name="PR8" description="Pending bit for line 8" />
		<field bitoffset="9" bitlength="1" name="PR9" description="Pending bit for line 9" />
		<field bitoffset="10" bitlength="1" name="PR10" description="Pending bit for line 10" />
		<field bitoffset="11" bitlength="1" name="PR11" description="Pending bit for line 11" />
		<field bitoffset="12" bitlength="1" name="PR12" description="Pending bit for line 12" />
		<field bitoffset="13" bitlength="1" name="PR13" description="Pending bit for line 13" />
		<field bitoffset="14" bitlength="1" name="PR14" description="Pending bit for line 14" />
		<field bitoffset="15" bitlength="1" name="PR15" description="Pending bit for line 15" />
		<field bitoffset="16" bitlength="1" name="PR16" description="Pending bit for line 16" />
		<field bitoffset="17" bitlength="1" name="PR17" description="Pending bit for line 17" />
		<field bitoffset="18" bitlength="1" name="PR18" description="Pending bit for line 18" />
		<field bitoffset="19" bitlength="1" name="PR19" description="Pending bit for line 19" />
	</register>
	<register name="EXTI_RTSR" description="" address="0x40010408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="TR0" description="Rising trigger event configuration bit of line 0" />
		<field bitoffset="1" bitlength="1" name="TR1" description="Rising trigger event configuration bit of line 1" />
		<field bitoffset="2" bitlength="1" name="TR2" description="Rising trigger event configuration bit of line 2" />
		<field bitoffset="3" bitlength="1" name="TR3" description="Rising trigger event configuration bit of line 3" />
		<field bitoffset="4" bitlength="1" name="TR4" description="Rising trigger event configuration bit of line 4" />
		<field bitoffset="5" bitlength="1" name="TR5" description="Rising trigger event configuration bit of line 5" />
		<field bitoffset="6" bitlength="1" name="TR6" description="Rising trigger event configuration bit of line 6" />
		<field bitoffset="7" bitlength="1" name="TR7" description="Rising trigger event configuration bit of line 7" />
		<field bitoffset="8" bitlength="1" name="TR8" description="Rising trigger event configuration bit of line 8" />
		<field bitoffset="9" bitlength="1" name="TR9" description="Rising trigger event configuration bit of line 9" />
		<field bitoffset="10" bitlength="1" name="TR10" description="Rising trigger event configuration bit of line 10" />
		<field bitoffset="11" bitlength="1" name="TR11" description="Rising trigger event configuration bit of line 11" />
		<field bitoffset="12" bitlength="1" name="TR12" description="Rising trigger event configuration bit of line 12" />
		<field bitoffset="13" bitlength="1" name="TR13" description="Rising trigger event configuration bit of line 13" />
		<field bitoffset="14" bitlength="1" name="TR14" description="Rising trigger event configuration bit of line 14" />
		<field bitoffset="15" bitlength="1" name="TR15" description="Rising trigger event configuration bit of line 15" />
		<field bitoffset="16" bitlength="1" name="TR16" description="Rising trigger event configuration bit of line 16" />
		<field bitoffset="17" bitlength="1" name="TR17" description="Rising trigger event configuration bit of line 17" />
		<field bitoffset="18" bitlength="1" name="TR18" description="Rising trigger event configuration bit of line 18" />
		<field bitoffset="19" bitlength="1" name="TR19" description="Rising trigger event configuration bit of line 19" />
	</register>
	<register name="EXTI_SWIER" description="" address="0x40010410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SWIER0" description="Software Interrupt on line 0" />
		<field bitoffset="1" bitlength="1" name="SWIER1" description="Software Interrupt on line 1" />
		<field bitoffset="2" bitlength="1" name="SWIER2" description="Software Interrupt on line 2" />
		<field bitoffset="3" bitlength="1" name="SWIER3" description="Software Interrupt on line 3" />
		<field bitoffset="4" bitlength="1" name="SWIER4" description="Software Interrupt on line 4" />
		<field bitoffset="5" bitlength="1" name="SWIER5" description="Software Interrupt on line 5" />
		<field bitoffset="6" bitlength="1" name="SWIER6" description="Software Interrupt on line 6" />
		<field bitoffset="7" bitlength="1" name="SWIER7" description="Software Interrupt on line 7" />
		<field bitoffset="8" bitlength="1" name="SWIER8" description="Software Interrupt on line 8" />
		<field bitoffset="9" bitlength="1" name="SWIER9" description="Software Interrupt on line 9" />
		<field bitoffset="10" bitlength="1" name="SWIER10" description="Software Interrupt on line 10" />
		<field bitoffset="11" bitlength="1" name="SWIER11" description="Software Interrupt on line 11" />
		<field bitoffset="12" bitlength="1" name="SWIER12" description="Software Interrupt on line 12" />
		<field bitoffset="13" bitlength="1" name="SWIER13" description="Software Interrupt on line 13" />
		<field bitoffset="14" bitlength="1" name="SWIER14" description="Software Interrupt on line 14" />
		<field bitoffset="15" bitlength="1" name="SWIER15" description="Software Interrupt on line 15" />
		<field bitoffset="16" bitlength="1" name="SWIER16" description="Software Interrupt on line 16" />
		<field bitoffset="17" bitlength="1" name="SWIER17" description="Software Interrupt on line 17" />
		<field bitoffset="18" bitlength="1" name="SWIER18" description="Software Interrupt on line 18" />
		<field bitoffset="19" bitlength="1" name="SWIER19" description="Software Interrupt on line 19" />
	</register>
  </registergroup>
</group>
<group name="FLASH" description="">
  <registergroup name="FLASH" description="">
	<register name="FLASH_ACR" description="" address="0x40022000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="LATENCY" description="LATENCY[2:0] bits (Latency)" />
		<field bitoffset="3" bitlength="1" name="HLFCYA" description="Flash Half Cycle Access Enable" />
		<field bitoffset="4" bitlength="1" name="PRFTBE" description="Prefetch Buffer Enable" />
		<field bitoffset="5" bitlength="1" name="PRFTBS" description="Prefetch Buffer Status" />
	</register>
	<register name="FLASH_AR" description="" address="0x40022014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="FAR" description="Flash Address" />
	</register>
	<register name="FLASH_CR" description="" address="0x40022010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PG" description="Programming" />
		<field bitoffset="1" bitlength="1" name="PER" description="Page Erase" />
		<field bitoffset="2" bitlength="1" name="MER" description="Mass Erase" />
		<field bitoffset="4" bitlength="1" name="OPTPG" description="Option Byte Programming" />
		<field bitoffset="5" bitlength="1" name="OPTER" description="Option Byte Erase" />
		<field bitoffset="6" bitlength="1" name="STRT" description="Start" />
		<field bitoffset="7" bitlength="1" name="LOCK" description="Lock" />
		<field bitoffset="9" bitlength="1" name="OPTWRE" description="Option Bytes Write Enable" />
		<field bitoffset="10" bitlength="1" name="ERRIE" description="Error Interrupt Enable" />
		<field bitoffset="12" bitlength="1" name="EOPIE" description="End of operation interrupt enable" />
	</register>
	<register name="FLASH_Data0" description="" address="0x1ffff804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="Data0" description="User data storage option byte" />
		<field bitoffset="8" bitlength="8" name="nData0" description="User data storage complemented option byte" />
	</register>
	<register name="FLASH_Data1" description="" address="0x1ffff806" resetvalue="" access="rw">
		<field bitoffset="16" bitlength="8" name="Data1" description="User data storage option byte" />
		<field bitoffset="24" bitlength="8" name="nData1" description="User data storage complemented option byte" />
	</register>
	<register name="FLASH_KEYR" description="" address="0x40022004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="FKEYR" description="FPEC Key" />
	</register>
	<register name="FLASH_OBR" description="" address="0x4002201c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="OPTERR" description="Option Byte Error" />
		<field bitoffset="1" bitlength="1" name="RDPRT" description="Read protection" />
		<field bitoffset="2" bitlength="8" name="USER" description="User Option Bytes" />
		<field bitoffset="2" bitlength="1" name="WDG_SW" description="WDG_SW" />
		<field bitoffset="3" bitlength="1" name="nRST_STOP" description="nRST_STOP" />
		<field bitoffset="4" bitlength="1" name="nRST_STDBY" description="nRST_STDBY" />
		<field bitoffset="5" bitlength="1" name="BFB2" description="BFB2" />
	</register>
	<register name="FLASH_OPTKEYR" description="" address="0x40022008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="OPTKEYR" description="Option Byte Key" />
	</register>
	<register name="FLASH_RDP" description="" address="0x1ffff800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="RDP" description="Read protection option byte" />
		<field bitoffset="8" bitlength="8" name="nRDP" description="Read protection complemented option byte" />
	</register>
	<register name="FLASH_SR" description="" address="0x4002200c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BSY" description="Busy" />
		<field bitoffset="2" bitlength="1" name="PGERR" description="Programming Error" />
		<field bitoffset="4" bitlength="1" name="WRPRTERR" description="Write Protection Error" />
		<field bitoffset="5" bitlength="1" name="EOP" description="End of operation" />
	</register>
	<register name="FLASH_USER" description="" address="0x1ffff802" resetvalue="" access="rw">
		<field bitoffset="16" bitlength="8" name="USER" description="User option byte" />
		<field bitoffset="24" bitlength="8" name="nUSER" description="User complemented option byte" />
	</register>
	<register name="FLASH_WRP0" description="" address="0x1ffff808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="WRP0" description="Flash memory write protection option bytes" />
		<field bitoffset="8" bitlength="8" name="nWRP0" description="Flash memory write protection complemented option bytes" />
	</register>
	<register name="FLASH_WRP1" description="" address="0x1ffff80a" resetvalue="" access="rw">
		<field bitoffset="16" bitlength="8" name="WRP1" description="Flash memory write protection option bytes" />
		<field bitoffset="24" bitlength="8" name="nWRP1" description="Flash memory write protection complemented option bytes" />
	</register>
	<register name="FLASH_WRP2" description="" address="0x1ffff80c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="WRP2" description="Flash memory write protection option bytes" />
		<field bitoffset="8" bitlength="8" name="nWRP2" description="Flash memory write protection complemented option bytes" />
	</register>
	<register name="FLASH_WRP3" description="" address="0x1ffff80e" resetvalue="" access="rw">
		<field bitoffset="16" bitlength="8" name="WRP3" description="Flash memory write protection option bytes" />
		<field bitoffset="24" bitlength="8" name="nWRP3" description="Flash memory write protection complemented option bytes" />
	</register>
	<register name="FLASH_WRPR" description="" address="0x40022020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="WRP" description="Write Protect" />
	</register>
  </registergroup>
</group>
<group name="FSMC" description="">
  <registergroup name="FSMC_Bank1" description="">
	<register name="FSMC_BCR1" description="" address="0xa0000000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit" />
		<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit" />
		<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)" />
		<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)" />
		<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable" />
		<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit" />
		<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit" />
		<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support" />
		<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration" />
		<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit" />
		<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit" />
		<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable" />
		<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Asynchronous wait" />
		<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable" />
	</register>
	<register name="FSMC_BCR2" description="" address="0xa0000008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit" />
		<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit" />
		<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)" />
		<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)" />
		<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable" />
		<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit" />
		<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit" />
		<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support" />
		<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration" />
		<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit" />
		<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit" />
		<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable" />
		<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Asynchronous wait" />
		<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable" />
	</register>
	<register name="FSMC_BCR3" description="" address="0xa0000010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit" />
		<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit" />
		<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)" />
		<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)" />
		<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable" />
		<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit" />
		<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit." />
		<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support" />
		<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration" />
		<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit" />
		<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit" />
		<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable" />
		<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Asynchronous wait" />
		<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable" />
	</register>
	<register name="FSMC_BCR4" description="" address="0xa0000018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit" />
		<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit" />
		<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)" />
		<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)" />
		<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable" />
		<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit" />
		<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit" />
		<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support" />
		<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration" />
		<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit" />
		<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit" />
		<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable" />
		<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Asynchronous wait" />
		<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable" />
	</register>
	<register name="FSMC_BTR1" description="" address="0xa0000004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
	<register name="FSMC_BTR2" description="" address="0xa000000c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
	<register name="FSMC_BTR3" description="" address="0xa0000014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
	<register name="FSMC_BTR4" description="" address="0xa000001c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
  </registergroup>
  <registergroup name="FSMC_Bank1E" description="">
	<register name="FSMC_BWTR1" description="" address="0xa0000104" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
	<register name="FSMC_BWTR2" description="" address="0xa0000108" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
	<register name="FSMC_BWTR3" description="" address="0xa000010c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
	<register name="FSMC_BWTR4" description="" address="0xa0000110" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)" />
		<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)" />
		<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)" />
		<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)" />
		<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)" />
		<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)" />
	</register>
  </registergroup>
  <registergroup name="FSMC_Bank2" description="">
	<register name="FSMC_ECCR2" description="" address="0xa0000074" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="ECC2" description="ECC result" />
	</register>
	<register name="FSMC_PATT2" description="" address="0xa000006c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="ATTSET2" description="ATTSET2[7:0] bits (Attribute memory 2 setup time)" />
		<field bitoffset="8" bitlength="8" name="ATTWAIT2" description="ATTWAIT2[7:0] bits (Attribute memory 2 wait time)" />
		<field bitoffset="16" bitlength="8" name="ATTHOLD2" description="ATTHOLD2[7:0] bits (Attribute memory 2 hold time)" />
		<field bitoffset="24" bitlength="8" name="ATTHIZ2" description="ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time)" />
	</register>
	<register name="FSMC_PCR2" description="" address="0xa0000060" resetvalue="" access="rw">
		<field bitoffset="1" bitlength="1" name="PWAITEN" description="Wait feature enable bit" />
		<field bitoffset="2" bitlength="1" name="PBKEN" description="PC Card/NAND Flash memory bank enable bit" />
		<field bitoffset="3" bitlength="1" name="PTYP" description="Memory type" />
		<field bitoffset="4" bitlength="2" name="PWID" description="PWID[1:0] bits (NAND Flash databus width)" />
		<field bitoffset="6" bitlength="1" name="ECCEN" description="ECC computation logic enable bit" />
		<field bitoffset="9" bitlength="4" name="TCLR" description="TCLR[3:0] bits (CLE to RE delay)" />
		<field bitoffset="13" bitlength="4" name="TAR" description="TAR[3:0] bits (ALE to RE delay)" />
		<field bitoffset="17" bitlength="3" name="ECCPS" description="ECCPS[1:0] bits (ECC page size)" />
	</register>
	<register name="FSMC_PMEM2" description="" address="0xa0000068" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="MEMSET2" description="MEMSET2[7:0] bits (Common memory 2 setup time)" />
		<field bitoffset="8" bitlength="8" name="MEMWAIT2" description="MEMWAIT2[7:0] bits (Common memory 2 wait time)" />
		<field bitoffset="16" bitlength="8" name="MEMHOLD2" description="MEMHOLD2[7:0] bits (Common memory 2 hold time)" />
		<field bitoffset="24" bitlength="8" name="MEMHIZ2" description="MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time)" />
	</register>
	<register name="FSMC_SR2" description="" address="0xa0000064" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IRS" description="Interrupt Rising Edge status" />
		<field bitoffset="1" bitlength="1" name="ILS" description="Interrupt Level status" />
		<field bitoffset="2" bitlength="1" name="IFS" description="Interrupt Falling Edge status" />
		<field bitoffset="3" bitlength="1" name="IREN" description="Interrupt Rising Edge detection Enable bit" />
		<field bitoffset="4" bitlength="1" name="ILEN" description="Interrupt Level detection Enable bit" />
		<field bitoffset="5" bitlength="1" name="IFEN" description="Interrupt Falling Edge detection Enable bit" />
		<field bitoffset="6" bitlength="1" name="FEMPT" description="FIFO empty" />
	</register>
  </registergroup>
  <registergroup name="FSMC_Bank3" description="">
	<register name="FSMC_ECCR3" description="" address="0xa0000094" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="32" name="ECC3" description="ECC result" />
	</register>
	<register name="FSMC_PATT3" description="" address="0xa000008c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="ATTSET3" description="ATTSET3[7:0] bits (Attribute memory 3 setup time)" />
		<field bitoffset="8" bitlength="8" name="ATTWAIT3" description="ATTWAIT3[7:0] bits (Attribute memory 3 wait time)" />
		<field bitoffset="16" bitlength="8" name="ATTHOLD3" description="ATTHOLD3[7:0] bits (Attribute memory 3 hold time)" />
		<field bitoffset="24" bitlength="8" name="ATTHIZ3" description="ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time)" />
	</register>
	<register name="FSMC_PCR3" description="" address="0xa0000080" resetvalue="" access="rw">
		<field bitoffset="1" bitlength="1" name="PWAITEN" description="Wait feature enable bit" />
		<field bitoffset="2" bitlength="1" name="PBKEN" description="PC Card/NAND Flash memory bank enable bit" />
		<field bitoffset="3" bitlength="1" name="PTYP" description="Memory type" />
		<field bitoffset="4" bitlength="2" name="PWID" description="PWID[1:0] bits (NAND Flash databus width)" />
		<field bitoffset="6" bitlength="1" name="ECCEN" description="ECC computation logic enable bit" />
		<field bitoffset="9" bitlength="4" name="TCLR" description="TCLR[3:0] bits (CLE to RE delay)" />
		<field bitoffset="13" bitlength="4" name="TAR" description="TAR[3:0] bits (ALE to RE delay)" />
		<field bitoffset="17" bitlength="3" name="ECCPS" description="ECCPS[2:0] bits (ECC page size)" />
	</register>
	<register name="FSMC_PMEM3" description="" address="0xa0000088" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="MEMSET3" description="MEMSET3[7:0] bits (Common memory 3 setup time)" />
		<field bitoffset="8" bitlength="8" name="MEMWAIT3" description="MEMWAIT3[7:0] bits (Common memory 3 wait time)" />
		<field bitoffset="16" bitlength="8" name="MEMHOLD3" description="MEMHOLD3[7:0] bits (Common memory 3 hold time)" />
		<field bitoffset="24" bitlength="8" name="MEMHIZ3" description="MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time)" />
	</register>
	<register name="FSMC_SR3" description="" address="0xa0000084" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IRS" description="Interrupt Rising Edge status" />
		<field bitoffset="1" bitlength="1" name="ILS" description="Interrupt Level status" />
		<field bitoffset="2" bitlength="1" name="IFS" description="Interrupt Falling Edge status" />
		<field bitoffset="3" bitlength="1" name="IREN" description="Interrupt Rising Edge detection Enable bit" />
		<field bitoffset="4" bitlength="1" name="ILEN" description="Interrupt Level detection Enable bit" />
		<field bitoffset="5" bitlength="1" name="IFEN" description="Interrupt Falling Edge detection Enable bit" />
		<field bitoffset="6" bitlength="1" name="FEMPT" description="FIFO empty" />
	</register>
  </registergroup>
  <registergroup name="FSMC_Bank4" description="">
	<register name="FSMC_PATT4" description="" address="0xa00000ac" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="ATTSET4" description="ATTSET4[7:0] bits (Attribute memory 4 setup time)" />
		<field bitoffset="8" bitlength="8" name="ATTWAIT4" description="ATTWAIT4[7:0] bits (Attribute memory 4 wait time)" />
		<field bitoffset="16" bitlength="8" name="ATTHOLD4" description="ATTHOLD4[7:0] bits (Attribute memory 4 hold time)" />
		<field bitoffset="24" bitlength="8" name="ATTHIZ4" description="ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time)" />
	</register>
	<register name="FSMC_PCR4" description="" address="0xa00000a0" resetvalue="" access="rw">
		<field bitoffset="1" bitlength="1" name="PWAITEN" description="Wait feature enable bit" />
		<field bitoffset="2" bitlength="1" name="PBKEN" description="PC Card/NAND Flash memory bank enable bit" />
		<field bitoffset="3" bitlength="1" name="PTYP" description="Memory type" />
		<field bitoffset="4" bitlength="2" name="PWID" description="PWID[1:0] bits (NAND Flash databus width)" />
		<field bitoffset="6" bitlength="1" name="ECCEN" description="ECC computation logic enable bit" />
		<field bitoffset="9" bitlength="4" name="TCLR" description="TCLR[3:0] bits (CLE to RE delay)" />
		<field bitoffset="13" bitlength="4" name="TAR" description="TAR[3:0] bits (ALE to RE delay)" />
		<field bitoffset="17" bitlength="3" name="ECCPS" description="ECCPS[2:0] bits (ECC page size)" />
	</register>
	<register name="FSMC_PIO4" description="" address="0xa00000b0" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="IOSET4" description="IOSET4[7:0] bits (I/O 4 setup time)" />
		<field bitoffset="8" bitlength="8" name="IOWAIT4" description="IOWAIT4[7:0] bits (I/O 4 wait time)" />
		<field bitoffset="16" bitlength="8" name="IOHOLD4" description="IOHOLD4[7:0] bits (I/O 4 hold time)" />
		<field bitoffset="24" bitlength="8" name="IOHIZ4" description="IOHIZ4[7:0] bits (I/O 4 databus HiZ time)" />
	</register>
	<register name="FSMC_PMEM4" description="" address="0xa00000a8" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="MEMSET4" description="MEMSET4[7:0] bits (Common memory 4 setup time)" />
		<field bitoffset="8" bitlength="8" name="MEMWAIT4" description="MEMWAIT4[7:0] bits (Common memory 4 wait time)" />
		<field bitoffset="16" bitlength="8" name="MEMHOLD4" description="MEMHOLD4[7:0] bits (Common memory 4 hold time)" />
		<field bitoffset="24" bitlength="8" name="MEMHIZ4" description="MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time)" />
	</register>
	<register name="FSMC_SR4" description="" address="0xa00000a4" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IRS" description="Interrupt Rising Edge status" />
		<field bitoffset="1" bitlength="1" name="ILS" description="Interrupt Level status" />
		<field bitoffset="2" bitlength="1" name="IFS" description="Interrupt Falling Edge status" />
		<field bitoffset="3" bitlength="1" name="IREN" description="Interrupt Rising Edge detection Enable bit" />
		<field bitoffset="4" bitlength="1" name="ILEN" description="Interrupt Level detection Enable bit" />
		<field bitoffset="5" bitlength="1" name="IFEN" description="Interrupt Falling Edge detection Enable bit" />
		<field bitoffset="6" bitlength="1" name="FEMPT" description="FIFO empty" />
	</register>
  </registergroup>
</group>
<group name="GPIO" description="">
  <registergroup name="GPIOA" description="">
	<register name="GPIO_BRR" description="" address="0x40010814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40010810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40010804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40010800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40010808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40010818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x4001080c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
  <registergroup name="GPIOB" description="">
	<register name="GPIO_BRR" description="" address="0x40010c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40010c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40010c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40010c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40010c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40010c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x40010c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
  <registergroup name="GPIOC" description="">
	<register name="GPIO_BRR" description="" address="0x40011014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40011010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40011004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40011000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40011008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40011018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x4001100c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
  <registergroup name="GPIOD" description="">
	<register name="GPIO_BRR" description="" address="0x40011414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40011410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40011404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40011400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40011408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40011418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x4001140c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
  <registergroup name="GPIOE" description="">
	<register name="GPIO_BRR" description="" address="0x40011814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40011810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40011804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40011800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40011808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40011818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x4001180c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
  <registergroup name="GPIOF" description="">
	<register name="GPIO_BRR" description="" address="0x40011c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40011c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40011c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40011c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40011c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40011c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x40011c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
  <registergroup name="GPIOG" description="">
	<register name="GPIO_BRR" description="" address="0x40012014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="1" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="2" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="3" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="4" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="5" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="6" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="7" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="8" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="9" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="10" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="11" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="12" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="13" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="14" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="15" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_BSRR" description="" address="0x40012010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="BS0" description="Port x Set bit 0" />
		<field bitoffset="1" bitlength="1" name="BS1" description="Port x Set bit 1" />
		<field bitoffset="2" bitlength="1" name="BS2" description="Port x Set bit 2" />
		<field bitoffset="3" bitlength="1" name="BS3" description="Port x Set bit 3" />
		<field bitoffset="4" bitlength="1" name="BS4" description="Port x Set bit 4" />
		<field bitoffset="5" bitlength="1" name="BS5" description="Port x Set bit 5" />
		<field bitoffset="6" bitlength="1" name="BS6" description="Port x Set bit 6" />
		<field bitoffset="7" bitlength="1" name="BS7" description="Port x Set bit 7" />
		<field bitoffset="8" bitlength="1" name="BS8" description="Port x Set bit 8" />
		<field bitoffset="9" bitlength="1" name="BS9" description="Port x Set bit 9" />
		<field bitoffset="10" bitlength="1" name="BS10" description="Port x Set bit 10" />
		<field bitoffset="11" bitlength="1" name="BS11" description="Port x Set bit 11" />
		<field bitoffset="12" bitlength="1" name="BS12" description="Port x Set bit 12" />
		<field bitoffset="13" bitlength="1" name="BS13" description="Port x Set bit 13" />
		<field bitoffset="14" bitlength="1" name="BS14" description="Port x Set bit 14" />
		<field bitoffset="15" bitlength="1" name="BS15" description="Port x Set bit 15" />
		<field bitoffset="16" bitlength="1" name="BR0" description="Port x Reset bit 0" />
		<field bitoffset="17" bitlength="1" name="BR1" description="Port x Reset bit 1" />
		<field bitoffset="18" bitlength="1" name="BR2" description="Port x Reset bit 2" />
		<field bitoffset="19" bitlength="1" name="BR3" description="Port x Reset bit 3" />
		<field bitoffset="20" bitlength="1" name="BR4" description="Port x Reset bit 4" />
		<field bitoffset="21" bitlength="1" name="BR5" description="Port x Reset bit 5" />
		<field bitoffset="22" bitlength="1" name="BR6" description="Port x Reset bit 6" />
		<field bitoffset="23" bitlength="1" name="BR7" description="Port x Reset bit 7" />
		<field bitoffset="24" bitlength="1" name="BR8" description="Port x Reset bit 8" />
		<field bitoffset="25" bitlength="1" name="BR9" description="Port x Reset bit 9" />
		<field bitoffset="26" bitlength="1" name="BR10" description="Port x Reset bit 10" />
		<field bitoffset="27" bitlength="1" name="BR11" description="Port x Reset bit 11" />
		<field bitoffset="28" bitlength="1" name="BR12" description="Port x Reset bit 12" />
		<field bitoffset="29" bitlength="1" name="BR13" description="Port x Reset bit 13" />
		<field bitoffset="30" bitlength="1" name="BR14" description="Port x Reset bit 14" />
		<field bitoffset="31" bitlength="1" name="BR15" description="Port x Reset bit 15" />
	</register>
	<register name="GPIO_CRH" description="" address="0x40012004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE8" description="MODE8[1:0] bits (Port x mode bits, pin 8)" />
		<field bitoffset="4" bitlength="2" name="MODE9" description="MODE9[1:0] bits (Port x mode bits, pin 9)" />
		<field bitoffset="8" bitlength="2" name="MODE10" description="MODE10[1:0] bits (Port x mode bits, pin 10)" />
		<field bitoffset="12" bitlength="2" name="MODE11" description="MODE11[1:0] bits (Port x mode bits, pin 11)" />
		<field bitoffset="16" bitlength="2" name="MODE12" description="MODE12[1:0] bits (Port x mode bits, pin 12)" />
		<field bitoffset="20" bitlength="2" name="MODE13" description="MODE13[1:0] bits (Port x mode bits, pin 13)" />
		<field bitoffset="24" bitlength="2" name="MODE14" description="MODE14[1:0] bits (Port x mode bits, pin 14)" />
		<field bitoffset="28" bitlength="2" name="MODE15" description="MODE15[1:0] bits (Port x mode bits, pin 15)" />
		<field bitoffset="2" bitlength="2" name="CNF8" description="CNF8[1:0] bits (Port x configuration bits, pin 8)" />
		<field bitoffset="6" bitlength="2" name="CNF9" description="CNF9[1:0] bits (Port x configuration bits, pin 9)" />
		<field bitoffset="10" bitlength="2" name="CNF10" description="CNF10[1:0] bits (Port x configuration bits, pin 10)" />
		<field bitoffset="14" bitlength="2" name="CNF11" description="CNF11[1:0] bits (Port x configuration bits, pin 11)" />
		<field bitoffset="18" bitlength="2" name="CNF12" description="CNF12[1:0] bits (Port x configuration bits, pin 12)" />
		<field bitoffset="22" bitlength="2" name="CNF13" description="CNF13[1:0] bits (Port x configuration bits, pin 13)" />
		<field bitoffset="26" bitlength="2" name="CNF14" description="CNF14[1:0] bits (Port x configuration bits, pin 14)" />
		<field bitoffset="30" bitlength="2" name="CNF15" description="CNF15[1:0] bits (Port x configuration bits, pin 15)" />
	</register>
	<register name="GPIO_CRL" description="" address="0x40012000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="MODE0" description="MODE0[1:0] bits (Port x mode bits, pin 0)" />
		<field bitoffset="4" bitlength="2" name="MODE1" description="MODE1[1:0] bits (Port x mode bits, pin 1)" />
		<field bitoffset="8" bitlength="2" name="MODE2" description="MODE2[1:0] bits (Port x mode bits, pin 2)" />
		<field bitoffset="12" bitlength="2" name="MODE3" description="MODE3[1:0] bits (Port x mode bits, pin 3)" />
		<field bitoffset="16" bitlength="2" name="MODE4" description="MODE4[1:0] bits (Port x mode bits, pin 4)" />
		<field bitoffset="20" bitlength="2" name="MODE5" description="MODE5[1:0] bits (Port x mode bits, pin 5)" />
		<field bitoffset="24" bitlength="2" name="MODE6" description="MODE6[1:0] bits (Port x mode bits, pin 6)" />
		<field bitoffset="28" bitlength="2" name="MODE7" description="MODE7[1:0] bits (Port x mode bits, pin 7)" />
		<field bitoffset="2" bitlength="2" name="CNF0" description="CNF0[1:0] bits (Port x configuration bits, pin 0)" />
		<field bitoffset="6" bitlength="2" name="CNF1" description="CNF1[1:0] bits (Port x configuration bits, pin 1)" />
		<field bitoffset="10" bitlength="2" name="CNF2" description="CNF2[1:0] bits (Port x configuration bits, pin 2)" />
		<field bitoffset="14" bitlength="2" name="CNF3" description="CNF3[1:0] bits (Port x configuration bits, pin 3)" />
		<field bitoffset="18" bitlength="2" name="CNF4" description="CNF4[1:0] bits (Port x configuration bits, pin 4)" />
		<field bitoffset="22" bitlength="2" name="CNF5" description="CNF5[1:0] bits (Port x configuration bits, pin 5)" />
		<field bitoffset="26" bitlength="2" name="CNF6" description="CNF6[1:0] bits (Port x configuration bits, pin 6)" />
		<field bitoffset="30" bitlength="2" name="CNF7" description="CNF7[1:0] bits (Port x configuration bits, pin 7)" />
	</register>
	<register name="GPIO_IDR" description="" address="0x40012008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="IDR0" description="Port input data, bit 0" />
		<field bitoffset="1" bitlength="1" name="IDR1" description="Port input data, bit 1" />
		<field bitoffset="2" bitlength="1" name="IDR2" description="Port input data, bit 2" />
		<field bitoffset="3" bitlength="1" name="IDR3" description="Port input data, bit 3" />
		<field bitoffset="4" bitlength="1" name="IDR4" description="Port input data, bit 4" />
		<field bitoffset="5" bitlength="1" name="IDR5" description="Port input data, bit 5" />
		<field bitoffset="6" bitlength="1" name="IDR6" description="Port input data, bit 6" />
		<field bitoffset="7" bitlength="1" name="IDR7" description="Port input data, bit 7" />
		<field bitoffset="8" bitlength="1" name="IDR8" description="Port input data, bit 8" />
		<field bitoffset="9" bitlength="1" name="IDR9" description="Port input data, bit 9" />
		<field bitoffset="10" bitlength="1" name="IDR10" description="Port input data, bit 10" />
		<field bitoffset="11" bitlength="1" name="IDR11" description="Port input data, bit 11" />
		<field bitoffset="12" bitlength="1" name="IDR12" description="Port input data, bit 12" />
		<field bitoffset="13" bitlength="1" name="IDR13" description="Port input data, bit 13" />
		<field bitoffset="14" bitlength="1" name="IDR14" description="Port input data, bit 14" />
		<field bitoffset="15" bitlength="1" name="IDR15" description="Port input data, bit 15" />
	</register>
	<register name="GPIO_LCKR" description="" address="0x40012018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LCK0" description="Port x Lock bit 0" />
		<field bitoffset="1" bitlength="1" name="LCK1" description="Port x Lock bit 1" />
		<field bitoffset="2" bitlength="1" name="LCK2" description="Port x Lock bit 2" />
		<field bitoffset="3" bitlength="1" name="LCK3" description="Port x Lock bit 3" />
		<field bitoffset="4" bitlength="1" name="LCK4" description="Port x Lock bit 4" />
		<field bitoffset="5" bitlength="1" name="LCK5" description="Port x Lock bit 5" />
		<field bitoffset="6" bitlength="1" name="LCK6" description="Port x Lock bit 6" />
		<field bitoffset="7" bitlength="1" name="LCK7" description="Port x Lock bit 7" />
		<field bitoffset="8" bitlength="1" name="LCK8" description="Port x Lock bit 8" />
		<field bitoffset="9" bitlength="1" name="LCK9" description="Port x Lock bit 9" />
		<field bitoffset="10" bitlength="1" name="LCK10" description="Port x Lock bit 10" />
		<field bitoffset="11" bitlength="1" name="LCK11" description="Port x Lock bit 11" />
		<field bitoffset="12" bitlength="1" name="LCK12" description="Port x Lock bit 12" />
		<field bitoffset="13" bitlength="1" name="LCK13" description="Port x Lock bit 13" />
		<field bitoffset="14" bitlength="1" name="LCK14" description="Port x Lock bit 14" />
		<field bitoffset="15" bitlength="1" name="LCK15" description="Port x Lock bit 15" />
		<field bitoffset="16" bitlength="1" name="LCKK" description="Lock key" />
	</register>
	<register name="GPIO_ODR" description="" address="0x4001200c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ODR0" description="Port output data, bit 0" />
		<field bitoffset="1" bitlength="1" name="ODR1" description="Port output data, bit 1" />
		<field bitoffset="2" bitlength="1" name="ODR2" description="Port output data, bit 2" />
		<field bitoffset="3" bitlength="1" name="ODR3" description="Port output data, bit 3" />
		<field bitoffset="4" bitlength="1" name="ODR4" description="Port output data, bit 4" />
		<field bitoffset="5" bitlength="1" name="ODR5" description="Port output data, bit 5" />
		<field bitoffset="6" bitlength="1" name="ODR6" description="Port output data, bit 6" />
		<field bitoffset="7" bitlength="1" name="ODR7" description="Port output data, bit 7" />
		<field bitoffset="8" bitlength="1" name="ODR8" description="Port output data, bit 8" />
		<field bitoffset="9" bitlength="1" name="ODR9" description="Port output data, bit 9" />
		<field bitoffset="10" bitlength="1" name="ODR10" description="Port output data, bit 10" />
		<field bitoffset="11" bitlength="1" name="ODR11" description="Port output data, bit 11" />
		<field bitoffset="12" bitlength="1" name="ODR12" description="Port output data, bit 12" />
		<field bitoffset="13" bitlength="1" name="ODR13" description="Port output data, bit 13" />
		<field bitoffset="14" bitlength="1" name="ODR14" description="Port output data, bit 14" />
		<field bitoffset="15" bitlength="1" name="ODR15" description="Port output data, bit 15" />
	</register>
  </registergroup>
</group>
<group name="I2C" description="">
  <registergroup name="I2C1" description="">
	<register name="I2C_CCR" description="" address="0x4000541c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="CCR" description="Clock Control Register in Fast/Standard mode (Master mode)" />
		<field bitoffset="14" bitlength="1" name="DUTY" description="Fast Mode Duty Cycle" />
		<field bitoffset="15" bitlength="1" name="FS" description="I2C Master Mode Selection" />
	</register>
	<register name="I2C_CR1" description="" address="0x40005400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Peripheral Enable" />
		<field bitoffset="1" bitlength="1" name="SMBUS" description="SMBus Mode" />
		<field bitoffset="3" bitlength="1" name="SMBTYPE" description="SMBus Type" />
		<field bitoffset="4" bitlength="1" name="ENARP" description="ARP Enable" />
		<field bitoffset="5" bitlength="1" name="ENPEC" description="PEC Enable" />
		<field bitoffset="6" bitlength="1" name="ENGC" description="General Call Enable" />
		<field bitoffset="7" bitlength="1" name="NOSTRETCH" description="Clock Stretching Disable (Slave mode)" />
		<field bitoffset="8" bitlength="1" name="START" description="Start Generation" />
		<field bitoffset="9" bitlength="1" name="STOP" description="Stop Generation" />
		<field bitoffset="10" bitlength="1" name="ACK" description="Acknowledge Enable" />
		<field bitoffset="11" bitlength="1" name="POS" description="Acknowledge/PEC Position (for data reception)" />
		<field bitoffset="12" bitlength="1" name="PEC" description="Packet Error Checking" />
		<field bitoffset="13" bitlength="1" name="ALERT" description="SMBus Alert" />
		<field bitoffset="15" bitlength="1" name="SWRST" description="Software Reset" />
	</register>
	<register name="I2C_CR2" description="" address="0x40005404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="6" name="FREQ" description="FREQ[5:0] bits (Peripheral Clock Frequency)" />
		<field bitoffset="8" bitlength="1" name="ITERREN" description="Error Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="ITEVTEN" description="Event Interrupt Enable" />
		<field bitoffset="10" bitlength="1" name="ITBUFEN" description="Buffer Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="DMAEN" description="DMA Requests Enable" />
		<field bitoffset="12" bitlength="1" name="LAST" description="DMA Last Transfer" />
	</register>
	<register name="I2C_DR" description="" address="0x40005410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DR" description="8-bit Data Register" />
	</register>
	<register name="I2C_OAR1" description="" address="0x40005408" resetvalue="" access="rw">
		<field bitoffset="1" bitlength="7" name="ADD1_7" description="Interface Address" />
		<field bitoffset="8" bitlength="2" name="ADD8_9" description="Interface Address" />
		<field bitoffset="15" bitlength="1" name="ADDMODE" description="Addressing Mode (Slave mode)" />
	</register>
	<register name="I2C_OAR2" description="" address="0x4000540c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ENDUAL" description="Dual addressing mode enable" />
		<field bitoffset="1" bitlength="7" name="ADD2" description="Interface address" />
	</register>
	<register name="I2C_SR1" description="" address="0x40005414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SB" description="Start Bit (Master mode)" />
		<field bitoffset="1" bitlength="1" name="ADDR" description="Address sent (master mode)/matched (slave mode)" />
		<field bitoffset="2" bitlength="1" name="BTF" description="Byte Transfer Finished" />
		<field bitoffset="3" bitlength="1" name="ADD10" description="10-bit header sent (Master mode)" />
		<field bitoffset="4" bitlength="1" name="STOPF" description="Stop detection (Slave mode)" />
		<field bitoffset="6" bitlength="1" name="RXNE" description="Data Register not Empty (receivers)" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Data Register Empty (transmitters)" />
		<field bitoffset="8" bitlength="1" name="BERR" description="Bus Error" />
		<field bitoffset="9" bitlength="1" name="ARLO" description="Arbitration Lost (master mode)" />
		<field bitoffset="10" bitlength="1" name="AF" description="Acknowledge Failure" />
		<field bitoffset="11" bitlength="1" name="OVR" description="Overrun/Underrun" />
		<field bitoffset="12" bitlength="1" name="PECERR" description="PEC Error in reception" />
		<field bitoffset="14" bitlength="1" name="TIMEOUT" description="Timeout or Tlow Error" />
		<field bitoffset="15" bitlength="1" name="SMBALERT" description="SMBus Alert" />
	</register>
	<register name="I2C_SR2" description="" address="0x40005418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MSL" description="Master/Slave" />
		<field bitoffset="1" bitlength="1" name="BUSY" description="Bus Busy" />
		<field bitoffset="2" bitlength="1" name="TRA" description="Transmitter/Receiver" />
		<field bitoffset="4" bitlength="1" name="GENCALL" description="General Call Address (Slave mode)" />
		<field bitoffset="5" bitlength="1" name="SMBDEFAULT" description="SMBus Device Default Address (Slave mode)" />
		<field bitoffset="6" bitlength="1" name="SMBHOST" description="SMBus Host Header (Slave mode)" />
		<field bitoffset="7" bitlength="1" name="DUALF" description="Dual Flag (Slave mode)" />
		<field bitoffset="8" bitlength="8" name="PEC" description="Packet Error Checking Register" />
	</register>
	<register name="I2C_TRISE" description="" address="0x40005420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="6" name="TRISE" description="Maximum Rise Time in Fast/Standard mode (Master mode)" />
	</register>
  </registergroup>
  <registergroup name="I2C2" description="">
	<register name="I2C_CCR" description="" address="0x4000581c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="CCR" description="Clock Control Register in Fast/Standard mode (Master mode)" />
		<field bitoffset="14" bitlength="1" name="DUTY" description="Fast Mode Duty Cycle" />
		<field bitoffset="15" bitlength="1" name="FS" description="I2C Master Mode Selection" />
	</register>
	<register name="I2C_CR1" description="" address="0x40005800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Peripheral Enable" />
		<field bitoffset="1" bitlength="1" name="SMBUS" description="SMBus Mode" />
		<field bitoffset="3" bitlength="1" name="SMBTYPE" description="SMBus Type" />
		<field bitoffset="4" bitlength="1" name="ENARP" description="ARP Enable" />
		<field bitoffset="5" bitlength="1" name="ENPEC" description="PEC Enable" />
		<field bitoffset="6" bitlength="1" name="ENGC" description="General Call Enable" />
		<field bitoffset="7" bitlength="1" name="NOSTRETCH" description="Clock Stretching Disable (Slave mode)" />
		<field bitoffset="8" bitlength="1" name="START" description="Start Generation" />
		<field bitoffset="9" bitlength="1" name="STOP" description="Stop Generation" />
		<field bitoffset="10" bitlength="1" name="ACK" description="Acknowledge Enable" />
		<field bitoffset="11" bitlength="1" name="POS" description="Acknowledge/PEC Position (for data reception)" />
		<field bitoffset="12" bitlength="1" name="PEC" description="Packet Error Checking" />
		<field bitoffset="13" bitlength="1" name="ALERT" description="SMBus Alert" />
		<field bitoffset="15" bitlength="1" name="SWRST" description="Software Reset" />
	</register>
	<register name="I2C_CR2" description="" address="0x40005804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="6" name="FREQ" description="FREQ[5:0] bits (Peripheral Clock Frequency)" />
		<field bitoffset="8" bitlength="1" name="ITERREN" description="Error Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="ITEVTEN" description="Event Interrupt Enable" />
		<field bitoffset="10" bitlength="1" name="ITBUFEN" description="Buffer Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="DMAEN" description="DMA Requests Enable" />
		<field bitoffset="12" bitlength="1" name="LAST" description="DMA Last Transfer" />
	</register>
	<register name="I2C_DR" description="" address="0x40005810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DR" description="8-bit Data Register" />
	</register>
	<register name="I2C_OAR1" description="" address="0x40005808" resetvalue="" access="rw">
		<field bitoffset="1" bitlength="7" name="ADD1_7" description="Interface Address" />
		<field bitoffset="8" bitlength="2" name="ADD8_9" description="Interface Address" />
		<field bitoffset="15" bitlength="1" name="ADDMODE" description="Addressing Mode (Slave mode)" />
	</register>
	<register name="I2C_OAR2" description="" address="0x4000580c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="ENDUAL" description="Dual addressing mode enable" />
		<field bitoffset="1" bitlength="7" name="ADD2" description="Interface address" />
	</register>
	<register name="I2C_SR1" description="" address="0x40005814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SB" description="Start Bit (Master mode)" />
		<field bitoffset="1" bitlength="1" name="ADDR" description="Address sent (master mode)/matched (slave mode)" />
		<field bitoffset="2" bitlength="1" name="BTF" description="Byte Transfer Finished" />
		<field bitoffset="3" bitlength="1" name="ADD10" description="10-bit header sent (Master mode)" />
		<field bitoffset="4" bitlength="1" name="STOPF" description="Stop detection (Slave mode)" />
		<field bitoffset="6" bitlength="1" name="RXNE" description="Data Register not Empty (receivers)" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Data Register Empty (transmitters)" />
		<field bitoffset="8" bitlength="1" name="BERR" description="Bus Error" />
		<field bitoffset="9" bitlength="1" name="ARLO" description="Arbitration Lost (master mode)" />
		<field bitoffset="10" bitlength="1" name="AF" description="Acknowledge Failure" />
		<field bitoffset="11" bitlength="1" name="OVR" description="Overrun/Underrun" />
		<field bitoffset="12" bitlength="1" name="PECERR" description="PEC Error in reception" />
		<field bitoffset="14" bitlength="1" name="TIMEOUT" description="Timeout or Tlow Error" />
		<field bitoffset="15" bitlength="1" name="SMBALERT" description="SMBus Alert" />
	</register>
	<register name="I2C_SR2" description="" address="0x40005818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="MSL" description="Master/Slave" />
		<field bitoffset="1" bitlength="1" name="BUSY" description="Bus Busy" />
		<field bitoffset="2" bitlength="1" name="TRA" description="Transmitter/Receiver" />
		<field bitoffset="4" bitlength="1" name="GENCALL" description="General Call Address (Slave mode)" />
		<field bitoffset="5" bitlength="1" name="SMBDEFAULT" description="SMBus Device Default Address (Slave mode)" />
		<field bitoffset="6" bitlength="1" name="SMBHOST" description="SMBus Host Header (Slave mode)" />
		<field bitoffset="7" bitlength="1" name="DUALF" description="Dual Flag (Slave mode)" />
		<field bitoffset="8" bitlength="8" name="PEC" description="Packet Error Checking Register" />
	</register>
	<register name="I2C_TRISE" description="" address="0x40005820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="6" name="TRISE" description="Maximum Rise Time in Fast/Standard mode (Master mode)" />
	</register>
  </registergroup>
</group>
<group name="IWDG" description="">
  <registergroup name="IWDG" description="">
	<register name="IWDG_KR" description="" address="0x40003000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="KEY" description="Key value (write only, read 0000h)" />
	</register>
	<register name="IWDG_PR" description="" address="0x40003004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="PR" description="PR[2:0] (Prescaler divider)" />
	</register>
	<register name="IWDG_RLR" description="" address="0x40003008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="12" name="RL" description="Watchdog counter reload value" />
	</register>
	<register name="IWDG_SR" description="" address="0x4000300c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PVU" description="Watchdog prescaler value update" />
		<field bitoffset="1" bitlength="1" name="RVU" description="Watchdog counter reload value update" />
	</register>
  </registergroup>
</group>
<group name="PWR" description="">
  <registergroup name="PWR" description="">
	<register name="PWR_CR" description="" address="0x40007000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LPDS" description="Low-Power Deepsleep" />
		<field bitoffset="1" bitlength="1" name="PDDS" description="Power Down Deepsleep" />
		<field bitoffset="2" bitlength="1" name="CWUF" description="Clear Wakeup Flag" />
		<field bitoffset="3" bitlength="1" name="CSBF" description="Clear Standby Flag" />
		<field bitoffset="4" bitlength="1" name="PVDE" description="Power Voltage Detector Enable" />
		<field bitoffset="5" bitlength="3" name="PLS" description="PLS[2:0] bits (PVD Level Selection)">
			<interpretation key="0" text="PVD level 2.2V"/>
			<interpretation key="1" text="PVD level 2.3V"/>
			<interpretation key="2" text="PVD level 2.4V"/>
			<interpretation key="3" text="PVD level 2.5V"/>
			<interpretation key="4" text="PVD level 2.6V"/>
			<interpretation key="5" text="PVD level 2.7V"/>
			<interpretation key="6" text="PVD level 2.8V"/>
			<interpretation key="7" text="PVD level 2.9V"/>
		</field>
		<field bitoffset="8" bitlength="1" name="DBP" description="Disable Backup Domain write protection" />
	</register>
	<register name="PWR_CSR" description="" address="0x40007004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="WUF" description="Wakeup Flag" />
		<field bitoffset="1" bitlength="1" name="SBF" description="Standby Flag" />
		<field bitoffset="2" bitlength="1" name="PVDO" description="PVD Output" />
		<field bitoffset="8" bitlength="1" name="EWUP" description="Enable WKUP pin" />
	</register>
  </registergroup>
</group>
<group name="RCC" description="">
  <registergroup name="RCC" description="">
	<register name="RCC_AHBENR" description="" address="0x40021014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="DMA1EN" description="DMA1 clock enable" />
		<field bitoffset="2" bitlength="1" name="SRAMEN" description="SRAM interface clock enable" />
		<field bitoffset="4" bitlength="1" name="FLITFEN" description="FLITF clock enable" />
		<field bitoffset="6" bitlength="1" name="CRCEN" description="CRC clock enable" />
		<field bitoffset="1" bitlength="1" name="DMA2EN" description="DMA2 clock enable" />
		<field bitoffset="12" bitlength="1" name="OTGFSEN" description="USB OTG FS clock enable" />
		<field bitoffset="14" bitlength="1" name="ETHMACEN" description="ETHERNET MAC clock enable" />
		<field bitoffset="15" bitlength="1" name="ETHMACTXEN" description="ETHERNET MAC Tx clock enable" />
		<field bitoffset="16" bitlength="1" name="ETHMACRXEN" description="ETHERNET MAC Rx clock enable" />
	</register>
	<register name="RCC_AHBRSTR" description="" address="0x40021028" resetvalue="" access="rw">
		<field bitoffset="12" bitlength="1" name="OTGFSRST" description="USB OTG FS reset" />
		<field bitoffset="14" bitlength="1" name="ETHMACRST" description="ETHERNET MAC reset" />
	</register>
	<register name="RCC_APB1ENR" description="" address="0x4002101c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="TIM2EN" description="Timer 2 clock enabled" />
		<field bitoffset="1" bitlength="1" name="TIM3EN" description="Timer 3 clock enable" />
		<field bitoffset="11" bitlength="1" name="WWDGEN" description="Window Watchdog clock enable" />
		<field bitoffset="17" bitlength="1" name="USART2EN" description="USART 2 clock enable" />
		<field bitoffset="21" bitlength="1" name="I2C1EN" description="I2C 1 clock enable" />
		<field bitoffset="25" bitlength="1" name="CAN1EN" description="CAN1 clock enable" />
		<field bitoffset="27" bitlength="1" name="BKPEN" description="Backup interface clock enable" />
		<field bitoffset="28" bitlength="1" name="PWREN" description="Power interface clock enable" />
		<field bitoffset="2" bitlength="1" name="TIM4EN" description="Timer 4 clock enable" />
		<field bitoffset="14" bitlength="1" name="SPI2EN" description="SPI 2 clock enable" />
		<field bitoffset="18" bitlength="1" name="USART3EN" description="USART 3 clock enable" />
		<field bitoffset="22" bitlength="1" name="I2C2EN" description="I2C 2 clock enable" />
		<field bitoffset="3" bitlength="1" name="TIM5EN" description="Timer 5 clock enable" />
		<field bitoffset="4" bitlength="1" name="TIM6EN" description="Timer 6 clock enable" />
		<field bitoffset="5" bitlength="1" name="TIM7EN" description="Timer 7 clock enable" />
		<field bitoffset="15" bitlength="1" name="SPI3EN" description="SPI 3 clock enable" />
		<field bitoffset="19" bitlength="1" name="UART4EN" description="UART 4 clock enable" />
		<field bitoffset="20" bitlength="1" name="UART5EN" description="UART 5 clock enable" />
		<field bitoffset="29" bitlength="1" name="DACEN" description="DAC interface clock enable" />
		<field bitoffset="26" bitlength="1" name="CAN2EN" description="CAN2 clock enable" />
	</register>
	<register name="RCC_APB1RSTR" description="" address="0x40021010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="TIM2RST" description="Timer 2 reset" />
		<field bitoffset="1" bitlength="1" name="TIM3RST" description="Timer 3 reset" />
		<field bitoffset="11" bitlength="1" name="WWDGRST" description="Window Watchdog reset" />
		<field bitoffset="17" bitlength="1" name="USART2RST" description="USART 2 reset" />
		<field bitoffset="21" bitlength="1" name="I2C1RST" description="I2C 1 reset" />
		<field bitoffset="25" bitlength="1" name="CAN1RST" description="CAN1 reset" />
		<field bitoffset="27" bitlength="1" name="BKPRST" description="Backup interface reset" />
		<field bitoffset="28" bitlength="1" name="PWRRST" description="Power interface reset" />
		<field bitoffset="2" bitlength="1" name="TIM4RST" description="Timer 4 reset" />
		<field bitoffset="14" bitlength="1" name="SPI2RST" description="SPI 2 reset" />
		<field bitoffset="18" bitlength="1" name="USART3RST" description="RUSART 3 reset" />
		<field bitoffset="22" bitlength="1" name="I2C2RST" description="I2C 2 reset" />
		<field bitoffset="3" bitlength="1" name="TIM5RST" description="Timer 5 reset" />
		<field bitoffset="4" bitlength="1" name="TIM6RST" description="Timer 6 reset" />
		<field bitoffset="5" bitlength="1" name="TIM7RST" description="Timer 7 reset" />
		<field bitoffset="15" bitlength="1" name="SPI3RST" description="SPI 3 reset" />
		<field bitoffset="19" bitlength="1" name="UART4RST" description="UART 4 reset" />
		<field bitoffset="20" bitlength="1" name="UART5RST" description="UART 5 reset" />
		<field bitoffset="29" bitlength="1" name="DACRST" description="DAC interface reset" />
		<field bitoffset="26" bitlength="1" name="CAN2RST" description="CAN2 reset" />
	</register>
	<register name="RCC_APB2ENR" description="" address="0x40021018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="AFIOEN" description="Alternate Function I/O clock enable" />
		<field bitoffset="2" bitlength="1" name="IOPAEN" description="I/O port A clock enable" />
		<field bitoffset="3" bitlength="1" name="IOPBEN" description="I/O port B clock enable" />
		<field bitoffset="4" bitlength="1" name="IOPCEN" description="I/O port C clock enable" />
		<field bitoffset="5" bitlength="1" name="IOPDEN" description="I/O port D clock enable" />
		<field bitoffset="9" bitlength="1" name="ADC1EN" description="ADC 1 interface clock enable" />
		<field bitoffset="10" bitlength="1" name="ADC2EN" description="ADC 2 interface clock enable" />
		<field bitoffset="11" bitlength="1" name="TIM1EN" description="TIM1 Timer clock enable" />
		<field bitoffset="12" bitlength="1" name="SPI1EN" description="SPI 1 clock enable" />
		<field bitoffset="14" bitlength="1" name="USART1EN" description="USART1 clock enable" />
		<field bitoffset="6" bitlength="1" name="IOPEEN" description="I/O port E clock enable" />
	</register>
	<register name="RCC_APB2RSTR" description="" address="0x4002100c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="AFIORST" description="Alternate Function I/O reset" />
		<field bitoffset="2" bitlength="1" name="IOPARST" description="I/O port A reset" />
		<field bitoffset="3" bitlength="1" name="IOPBRST" description="I/O port B reset" />
		<field bitoffset="4" bitlength="1" name="IOPCRST" description="I/O port C reset" />
		<field bitoffset="5" bitlength="1" name="IOPDRST" description="I/O port D reset" />
		<field bitoffset="9" bitlength="1" name="ADC1RST" description="ADC 1 interface reset" />
		<field bitoffset="10" bitlength="1" name="ADC2RST" description="ADC 2 interface reset" />
		<field bitoffset="11" bitlength="1" name="TIM1RST" description="TIM1 Timer reset" />
		<field bitoffset="12" bitlength="1" name="SPI1RST" description="SPI 1 reset" />
		<field bitoffset="14" bitlength="1" name="USART1RST" description="USART1 reset" />
		<field bitoffset="6" bitlength="1" name="IOPERST" description="I/O port E reset" />
	</register>
	<register name="RCC_BDCR" description="" address="0x40021020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LSEON" description="External Low Speed oscillator enable" />
		<field bitoffset="1" bitlength="1" name="LSERDY" description="External Low Speed oscillator Ready" />
		<field bitoffset="2" bitlength="1" name="LSEBYP" description="External Low Speed oscillator Bypass" />
		<field bitoffset="8" bitlength="2" name="RTCSEL" description="RTCSEL[1:0] bits (RTC clock source selection)">
			<interpretation key="0" text="No clock"/>
			<interpretation key="1" text="LSE oscillator clock used as RTC clock"/>
			<interpretation key="2" text="LSI oscillator clock used as RTC clock"/>
			<interpretation key="3" text="HSE oscillator clock divided by 128 used as RTC clock"/>
		</field>
		<field bitoffset="15" bitlength="1" name="RTCEN" description="RTC clock enable" />
		<field bitoffset="16" bitlength="1" name="BDRST" description="Backup domain software reset" />
	</register>
	<register name="RCC_CFGR" description="" address="0x40021004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="SW" description="SW[1:0] bits (System clock Switch)">
			<interpretation key="0" text="HSI selected as system clock"/>
			<interpretation key="1" text="HSE selected as system clock"/>
			<interpretation key="2" text="PLL selected as system clock"/>
		</field>
		<field bitoffset="2" bitlength="2" name="SWS" description="SWS[1:0] bits (System Clock Switch Status)">
			<interpretation key="0" text="HSI oscillator used as system clock"/>
			<interpretation key="1" text="HSE oscillator used as system clock"/>
			<interpretation key="2" text="PLL used as system clock"/>
		</field>
		<field bitoffset="4" bitlength="4" name="HPRE" description="HPRE[3:0] bits (AHB prescaler)">
			<interpretation key="0" text="SYSCLK not divided"/>
			<interpretation key="8" text="SYSCLK divided by 2"/>
			<interpretation key="9" text="SYSCLK divided by 4"/>
			<interpretation key="10" text="SYSCLK divided by 8"/>
			<interpretation key="11" text="SYSCLK divided by 16"/>
			<interpretation key="12" text="SYSCLK divided by 64"/>
			<interpretation key="13" text="SYSCLK divided by 128"/>
			<interpretation key="14" text="SYSCLK divided by 256"/>
			<interpretation key="15" text="SYSCLK divided by 512"/>
		</field>
		<field bitoffset="11" bitlength="3" name="PPRE2" description="PRE2[2:0] bits (APB2 prescaler)">
			<interpretation key="0" text="HCLK not divided"/>
			<interpretation key="4" text="HCLK divided by 2"/>
			<interpretation key="5" text="HCLK divided by 4"/>
			<interpretation key="6" text="HCLK divided by 8"/>
			<interpretation key="7" text="HCLK divided by 16"/>
		</field>
		<field bitoffset="14" bitlength="2" name="ADCPRE" description="ADCPRE[1:0] bits (ADC prescaler)">
			<interpretation key="0" text="PCLK2 divided by 2"/>
			<interpretation key="1" text="PCLK2 divided by 4"/>
			<interpretation key="2" text="PCLK2 divided by 6"/>
			<interpretation key="3" text="PCLK2 divided by 8"/>
		</field>
		<field bitoffset="16" bitlength="1" name="PLLSRC" description="PLL entry clock source">
			<interpretation key="0" text="HSI clock divided by 2 selected as PLL entry clock source"/>
			<interpretation key="1" text="PREDIV1 clock selected as PLL entry clock source"/>
		</field>
		<field bitoffset="17" bitlength="1" name="PLLXTPRE" description="HSE divider for PLL entry">
			<interpretation key="0" text="PREDIV1 clock not divided for PLL entry"/>
			<interpretation key="1" text="PREDIV1 clock divided by 2 for PLL entry"/>
		</field>
		<field bitoffset="18" bitlength="4" name="PLLMULL" description="PLLMUL[3:0] bits (PLL multiplication factor)">
			<interpretation key="2" text="PLL input clock*4"/>
			<interpretation key="3" text="PLL input clock*5"/>
			<interpretation key="4" text="PLL input clock*6"/>
			<interpretation key="5" text="PLL input clock*7"/>
			<interpretation key="6" text="PLL input clock*8"/>
			<interpretation key="7" text="PLL input clock*9"/>
			<interpretation key="13" text="PLL input clock*6.5"/>
		</field>
		<field bitoffset="22" bitlength="1" name="OTGFSPRE" description="USB OTG FS prescaler" />
		<field bitoffset="24" bitlength="4" name="MCO" description="MCO[3:0] bits (Microcontroller Clock Output)">
			<interpretation key="0" text="No clock"/>
			<interpretation key="4" text="System clock selected as MCO source"/>
			<interpretation key="5" text="HSI clock selected as MCO source"/>
			<interpretation key="6" text="HSE clock selected as MCO source"/>
			<interpretation key="7" text="PLL clock divided by 2 selected as MCO source"/>
			<interpretation key="8" text="PLL2 clock selected as MCO source"/>
			<interpretation key="9" text="PLL3 clock divided by 2 selected as MCO source"/>
			<interpretation key="10" text="XT1 external 3-25 MHz oscillator clock selected as MCO source"/>
			<interpretation key="11" text="PLL3 clock selected as MCO source"/>
		</field>
	</register>
	<register name="RCC_CFGR2" description="" address="0x4002102c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="PREDIV1" description="PREDIV1[3:0] bits">
			<interpretation key="0" text="PREDIV1 input clock not divided"/>
			<interpretation key="1" text="PREDIV1 input clock divided by 2"/>
			<interpretation key="2" text="PREDIV1 input clock divided by 3"/>
			<interpretation key="3" text="PREDIV1 input clock divided by 4"/>
			<interpretation key="4" text="PREDIV1 input clock divided by 5"/>
			<interpretation key="5" text="PREDIV1 input clock divided by 6"/>
			<interpretation key="6" text="PREDIV1 input clock divided by 7"/>
			<interpretation key="7" text="PREDIV1 input clock divided by 8"/>
			<interpretation key="8" text="PREDIV1 input clock divided by 9"/>
			<interpretation key="9" text="PREDIV1 input clock divided by 10"/>
			<interpretation key="10" text="PREDIV1 input clock divided by 11"/>
			<interpretation key="11" text="PREDIV1 input clock divided by 12"/>
			<interpretation key="12" text="PREDIV1 input clock divided by 13"/>
			<interpretation key="13" text="PREDIV1 input clock divided by 14"/>
			<interpretation key="14" text="PREDIV1 input clock divided by 15"/>
			<interpretation key="15" text="PREDIV1 input clock divided by 16"/>
		</field>
		<field bitoffset="4" bitlength="4" name="PREDIV2" description="PREDIV2[3:0] bits">
			<interpretation key="0" text="PREDIV2 input clock not divided"/>
			<interpretation key="1" text="PREDIV2 input clock divided by 2"/>
			<interpretation key="2" text="PREDIV2 input clock divided by 3"/>
			<interpretation key="3" text="PREDIV2 input clock divided by 4"/>
			<interpretation key="4" text="PREDIV2 input clock divided by 5"/>
			<interpretation key="5" text="PREDIV2 input clock divided by 6"/>
			<interpretation key="6" text="PREDIV2 input clock divided by 7"/>
			<interpretation key="7" text="PREDIV2 input clock divided by 8"/>
			<interpretation key="8" text="PREDIV2 input clock divided by 9"/>
			<interpretation key="9" text="PREDIV2 input clock divided by 10"/>
			<interpretation key="10" text="PREDIV2 input clock divided by 11"/>
			<interpretation key="11" text="PREDIV2 input clock divided by 12"/>
			<interpretation key="12" text="PREDIV2 input clock divided by 13"/>
			<interpretation key="13" text="PREDIV2 input clock divided by 14"/>
			<interpretation key="14" text="PREDIV2 input clock divided by 15"/>
			<interpretation key="15" text="PREDIV2 input clock divided by 16"/>
		</field>
		<field bitoffset="8" bitlength="4" name="PLL2MUL" description="PLL2MUL[3:0] bits">
			<interpretation key="6" text="PLL2 input clock * 8"/>
			<interpretation key="7" text="PLL2 input clock * 9"/>
			<interpretation key="8" text="PLL2 input clock * 10"/>
			<interpretation key="9" text="PLL2 input clock * 11"/>
			<interpretation key="10" text="PLL2 input clock * 12"/>
			<interpretation key="11" text="PLL2 input clock * 13"/>
			<interpretation key="12" text="PLL2 input clock * 14"/>
			<interpretation key="14" text="PLL2 input clock * 16"/>
			<interpretation key="15" text="PLL2 input clock * 20"/>
		</field>
		<field bitoffset="12" bitlength="4" name="PLL3MUL" description="PLL3MUL[3:0] bits">
			<interpretation key="6" text="PLL3 input clock * 8"/>
			<interpretation key="7" text="PLL3 input clock * 9"/>
			<interpretation key="8" text="PLL3 input clock * 10"/>
			<interpretation key="9" text="PLL3 input clock * 11"/>
			<interpretation key="10" text="PLL3 input clock * 12"/>
			<interpretation key="11" text="PLL3 input clock * 13"/>
			<interpretation key="12" text="PLL3 input clock * 14"/>
			<interpretation key="14" text="PLL3 input clock * 16"/>
			<interpretation key="15" text="PLL3 input clock * 20"/>
		</field>
		<field bitoffset="16" bitlength="1" name="PREDIV1SRC" description="PREDIV1 entry clock source">
			<interpretation key="1" text="PLL2 selected as PREDIV1 entry clock source"/>
			<interpretation key="0" text="HSE selected as PREDIV1 entry clock source"/>
		</field>
		<field bitoffset="17" bitlength="1" name="I2S2SRC" description="I2S2 entry clock source" />
		<field bitoffset="18" bitlength="1" name="I2S3SRC" description="I2S3 clock source" />
	</register>
	<register name="RCC_CIR" description="" address="0x40021008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LSIRDYF" description="LSI Ready Interrupt flag" />
		<field bitoffset="1" bitlength="1" name="LSERDYF" description="LSE Ready Interrupt flag" />
		<field bitoffset="2" bitlength="1" name="HSIRDYF" description="HSI Ready Interrupt flag" />
		<field bitoffset="3" bitlength="1" name="HSERDYF" description="HSE Ready Interrupt flag" />
		<field bitoffset="4" bitlength="1" name="PLLRDYF" description="PLL Ready Interrupt flag" />
		<field bitoffset="7" bitlength="1" name="CSSF" description="Clock Security System Interrupt flag" />
		<field bitoffset="8" bitlength="1" name="LSIRDYIE" description="LSI Ready Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="LSERDYIE" description="LSE Ready Interrupt Enable" />
		<field bitoffset="10" bitlength="1" name="HSIRDYIE" description="HSI Ready Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="HSERDYIE" description="HSE Ready Interrupt Enable" />
		<field bitoffset="12" bitlength="1" name="PLLRDYIE" description="PLL Ready Interrupt Enable" />
		<field bitoffset="16" bitlength="1" name="LSIRDYC" description="LSI Ready Interrupt Clear" />
		<field bitoffset="17" bitlength="1" name="LSERDYC" description="LSE Ready Interrupt Clear" />
		<field bitoffset="18" bitlength="1" name="HSIRDYC" description="HSI Ready Interrupt Clear" />
		<field bitoffset="19" bitlength="1" name="HSERDYC" description="HSE Ready Interrupt Clear" />
		<field bitoffset="20" bitlength="1" name="PLLRDYC" description="PLL Ready Interrupt Clear" />
		<field bitoffset="23" bitlength="1" name="CSSC" description="Clock Security System Interrupt Clear" />
		<field bitoffset="5" bitlength="1" name="PLL2RDYF" description="PLL2 Ready Interrupt flag" />
		<field bitoffset="6" bitlength="1" name="PLL3RDYF" description="PLL3 Ready Interrupt flag" />
		<field bitoffset="13" bitlength="1" name="PLL2RDYIE" description="PLL2 Ready Interrupt Enable" />
		<field bitoffset="14" bitlength="1" name="PLL3RDYIE" description="PLL3 Ready Interrupt Enable" />
		<field bitoffset="21" bitlength="1" name="PLL2RDYC" description="PLL2 Ready Interrupt Clear" />
		<field bitoffset="22" bitlength="1" name="PLL3RDYC" description="PLL3 Ready Interrupt Clear" />
	</register>
	<register name="RCC_CR" description="" address="0x40021000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="HSION" description="Internal High Speed clock enable" />
		<field bitoffset="1" bitlength="1" name="HSIRDY" description="Internal High Speed clock ready flag" />
		<field bitoffset="3" bitlength="5" name="HSITRIM" description="Internal High Speed clock trimming" />
		<field bitoffset="8" bitlength="8" name="HSICAL" description="Internal High Speed clock Calibration" />
		<field bitoffset="16" bitlength="1" name="HSEON" description="External High Speed clock enable" />
		<field bitoffset="17" bitlength="1" name="HSERDY" description="External High Speed clock ready flag" />
		<field bitoffset="18" bitlength="1" name="HSEBYP" description="External High Speed clock Bypass" />
		<field bitoffset="19" bitlength="1" name="CSSON" description="Clock Security System enable" />
		<field bitoffset="24" bitlength="1" name="PLLON" description="PLL enable" />
		<field bitoffset="25" bitlength="1" name="PLLRDY" description="PLL clock ready flag" />
		<field bitoffset="26" bitlength="1" name="PLL2ON" description="PLL2 enable" />
		<field bitoffset="27" bitlength="1" name="PLL2RDY" description="PLL2 clock ready flag" />
		<field bitoffset="28" bitlength="1" name="PLL3ON" description="PLL3 enable" />
		<field bitoffset="29" bitlength="1" name="PLL3RDY" description="PLL3 clock ready flag" />
	</register>
	<register name="RCC_CSR" description="" address="0x40021024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="LSION" description="Internal Low Speed oscillator enable" />
		<field bitoffset="1" bitlength="1" name="LSIRDY" description="Internal Low Speed oscillator Ready" />
		<field bitoffset="24" bitlength="1" name="RMVF" description="Remove reset flag" />
		<field bitoffset="26" bitlength="1" name="PINRSTF" description="PIN reset flag" />
		<field bitoffset="27" bitlength="1" name="PORRSTF" description="POR/PDR reset flag" />
		<field bitoffset="28" bitlength="1" name="SFTRSTF" description="Software Reset flag" />
		<field bitoffset="29" bitlength="1" name="IWDGRSTF" description="Independent Watchdog reset flag" />
		<field bitoffset="30" bitlength="1" name="WWDGRSTF" description="Window watchdog reset flag" />
		<field bitoffset="31" bitlength="1" name="LPWRRSTF" description="Low-Power reset flag" />
	</register>
  </registergroup>
</group>
<group name="RTC" description="">
  <registergroup name="RTC" description="">
	<register name="RTC_ALRH" description="" address="0x40002820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RTC_ALR" description="RTC Alarm High" />
	</register>
	<register name="RTC_ALRL" description="" address="0x40002824" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RTC_ALR" description="RTC Alarm Low" />
	</register>
	<register name="RTC_CNTH" description="" address="0x40002818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RTC_CNT" description="RTC Counter High" />
	</register>
	<register name="RTC_CNTL" description="" address="0x4000281c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RTC_CNT" description="RTC Counter Low" />
	</register>
	<register name="RTC_CRH" description="" address="0x40002800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SECIE" description="Second Interrupt Enable" />
		<field bitoffset="1" bitlength="1" name="ALRIE" description="Alarm Interrupt Enable" />
		<field bitoffset="2" bitlength="1" name="OWIE" description="OverfloW Interrupt Enable" />
	</register>
	<register name="RTC_CRL" description="" address="0x40002804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SECF" description="Second Flag" />
		<field bitoffset="1" bitlength="1" name="ALRF" description="Alarm Flag" />
		<field bitoffset="2" bitlength="1" name="OWF" description="OverfloW Flag" />
		<field bitoffset="3" bitlength="1" name="RSF" description="Registers Synchronized Flag" />
		<field bitoffset="4" bitlength="1" name="CNF" description="Configuration Flag" />
		<field bitoffset="5" bitlength="1" name="RTOFF" description="RTC operation OFF" />
	</register>
	<register name="RTC_DIVH" description="" address="0x40002810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="RTC_DIV" description="RTC Clock Divider High" />
	</register>
	<register name="RTC_DIVL" description="" address="0x40002814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RTC_DIV" description="RTC Clock Divider Low" />
	</register>
	<register name="RTC_PRLH" description="" address="0x40002808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="PRL" description="RTC Prescaler Reload Value High" />
	</register>
	<register name="RTC_PRLL" description="" address="0x4000280c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PRL" description="RTC Prescaler Reload Value Low" />
	</register>
  </registergroup>
</group>
<group name="bxCAN1" description="Basic Extended CAN1 interface">
	<registergroup name="CAN1_CSR" description="CAN1 control and status registers">
		<register name="CAN1_MCR" description="Master control register" address="0x40006400" resetvalue="0x00010002" access="rw">
			<field bitoffset="0" bitlength="1" name="INRQ" description="Initialization request"/>
			<field bitoffset="1" bitlength="1" name="SLEEP" description="Sleep mode request"/>
			<field bitoffset="2" bitlength="1" name="TXFP" description="Transmit FIFO priority"/>
			<field bitoffset="3" bitlength="1" name="RFLM" description="Receive FIFO locked mode"/>
			<field bitoffset="4" bitlength="1" name="NART" description="No automatic retransmission"/>
			<field bitoffset="5" bitlength="1" name="AWUM" description="Automatic wakeup mode"/>
			<field bitoffset="6" bitlength="1" name="ABOM" description="Automatic bus-off management"/>
			<field bitoffset="7" bitlength="1" name="TTCM" description="Time triggered communication mode"/>
			<field bitoffset="15" bitlength="1" name="RESET" description="bxCAN software master reset"/>
			<field bitoffset="16" bitlength="1" name="DBF" description="Debug freeze"/>
		</register>
		<register name="CAN1_MSR" description="Master status register" address="0x40006404" resetvalue="0x00000C02" access="rw">
			<field bitoffset="0" bitlength="1" name="INAK" description="Initialization acknowledge flag"/>
			<field bitoffset="1" bitlength="1" name="SLAK" description="Sleep acknowledge flag"/>
			<field bitoffset="2" bitlength="1" name="ERRI" description="Error interrupt flag"/>
			<field bitoffset="3" bitlength="1" name="WKUI" description="Wakeup interrupt flag"/>
			<field bitoffset="4" bitlength="1" name="SLAKI" description="Sleep acknowledge interrupt flag"/>
			<field bitoffset="8" bitlength="1" name="TXM" description="Transmit mode flag"/>
			<field bitoffset="9" bitlength="1" name="RXM" description="Receive mode flag"/>
			<field bitoffset="10" bitlength="1" name="SAMP" description="Last sample point flag"/>
			<field bitoffset="11" bitlength="1" name="RX" description="CAN Rx signal flag"/>
		</register>
		<register name="CAN1_TSR" description="Transmit status register" address="0x40006408" resetvalue="0x1C000000" access="rw">
			<field bitoffset="0" bitlength="1" name="RQCP0" description="Request completed mailbox0 flag"/>
			<field bitoffset="1" bitlength="1" name="TXOK0" description="Transmission OK of mailbox0 flag"/>
			<field bitoffset="2" bitlength="1" name="ALST0" description="Arbitration lost for mailbox0 flag"/>
			<field bitoffset="3" bitlength="1" name="TERR0" description="Transmission error of mailbox0 flag"/>
			<field bitoffset="7" bitlength="1" name="ABRQ0" description="Abort request for mailbox0 flag"/>
			<field bitoffset="8" bitlength="1" name="RQCP1" description="Request completed mailbox1 flag"/>
			<field bitoffset="9" bitlength="1" name="TXOK1" description="Transmission OK of mailbox1 flag"/>
			<field bitoffset="10" bitlength="1" name="ALST1" description="Arbitration lost for mailbox1 flag"/>
			<field bitoffset="11" bitlength="1" name="TERR1" description="Transmission error of mailbox1 flag"/>
			<field bitoffset="16" bitlength="1" name="ABRQ1" description="Abort request for mailbox1 flag"/>
			<field bitoffset="17" bitlength="1" name="RQCP2" description="Request completed mailbox2 flag"/>
			<field bitoffset="18" bitlength="1" name="ALST2" description="Arbitration lost for mailbox2 flag"/>
			<field bitoffset="19" bitlength="1" name="TERR2" description="Transmission error of mailbox2 flag"/>
			<field bitoffset="23" bitlength="1" name="ABRQ2" description="Abort request for mailbox2 flag"/>
			<field bitoffset="24" bitlength="2" name="CODE" description="CODE[1:0] bits (Mailbox code)">
				<interpretation key="0" text="Mailbox 0"/>
				<interpretation key="1" text="Mailbox 1"/>
				<interpretation key="2" text="Mailbox 2"/>
				<interpretation key="3" text="Mailbox 3"/>
			</field>
			<field bitoffset="26" bitlength="1" name="TME0" description="Transmit mailbox 0 empty flag"/>
			<field bitoffset="27" bitlength="1" name="TME1" description="Transmit mailbox 1 empty flag"/>
			<field bitoffset="28" bitlength="1" name="TME2" description="Transmit mailbox 2 empty flag"/>
			<field bitoffset="29" bitlength="1" name="LOW0" description="Lowest priority flag for mailbox 0"/>
			<field bitoffset="30" bitlength="1" name="LOW1" description="Lowest priority flag for mailbox 1"/>
			<field bitoffset="31" bitlength="1" name="LOW2" description="Lowest priority flag for mailbox 2"/>
		</register>
		<register name="CAN1_RF0R" description="Receive FIFO 0 register" address="0x4000640C" access="rw">
			<field bitoffset="0" bitlength="2" name="FMP0" description="FMP0[1:0] bits (FIFO 0 message pending)">
				<interpretation key="0" text="0 messages pending"/>
				<interpretation key="1" text="1 message pending"/>
				<interpretation key="2" text="2 messages pending"/>
				<interpretation key="3" text="3 messages pending"/>
			</field>
			<field bitoffset="3" bitlength="1" name="FULL0" description="FIFO 0 full flag"/>
			<field bitoffset="4" bitlength="1" name="FOVR0" description="FIFO 0 overrun flag"/>
			<field bitoffset="5" bitlength="1" name="RFOM0" description="Release FIFO 0 output mailbox"/>
		</register>
		<register name="CAN1_RF1R" description="Receive FIFO 1 register" address="0x40006410" access="rw">
			<field bitoffset="0" bitlength="2" name="FMP1" description="FMP0[1:0] bits (FIFO 1 message pending)">
				<interpretation key="0" text="0 messages pending"/>
				<interpretation key="1" text="1 message pending"/>
				<interpretation key="2" text="2 messages pending"/>
				<interpretation key="3" text="3 messages pending"/>
			</field>
			<field bitoffset="3" bitlength="1" name="FULL1" description="FIFO 1 full flag"/>
			<field bitoffset="4" bitlength="1" name="FOVR1" description="FIFO 1 overrun flag"/>
			<field bitoffset="5" bitlength="1" name="RFOM1" description="Release FIFO 1 output mailbox"/>
		</register>
		<register name="CAN1_IER" description="Interrupt enable register" address="0x40006414" access="rw">
			<field bitoffset="0" bitlength="1" name="TMEIE" description="Transmit mailbox empty interrupt enable"/>
			<field bitoffset="1" bitlength="1" name="FMPIE0" description="FIFO 0 message pending interrupt enable"/>
			<field bitoffset="2" bitlength="1" name="FFIE0" description="FIFO 0 full interrupt enable"/>
			<field bitoffset="3" bitlength="1" name="FOVIE0" description="FIFO 0 overrun interrupt enable"/>
			<field bitoffset="4" bitlength="1" name="FMPIE1" description="FIFO 1 message pending interrupt enable"/>
			<field bitoffset="5" bitlength="1" name="FFIE1" description="FIFO 1 full interrupt enable"/>
			<field bitoffset="6" bitlength="1" name="FOVIE1" description="FIFO 1 overrun interrupt enable"/>
			<field bitoffset="8" bitlength="1" name="EWGIE" description="Error warning interrupt enable"/>
			<field bitoffset="9" bitlength="1" name="EPVIE" description="Error passive interrupt enable"/>
			<field bitoffset="10" bitlength="1" name="BOFIE" description="Bus-off interrupt enable"/>
			<field bitoffset="11" bitlength="1" name="LECIE" description="Last error code interrupt enable"/>
			<field bitoffset="15" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
			<field bitoffset="16" bitlength="1" name="WKUIE" description="Wakeup interrupt enable"/>
			<field bitoffset="17" bitlength="1" name="SLKIE" description="Sleep interrupt enable"/>
		</register>
		<register name="CAN1_ESR" description="Error status register" address="0x40006418" access="rw">
			<field bitoffset="0" bitlength="1" name="EWGF" description="Error warning flag"/>
			<field bitoffset="1" bitlength="1" name="EPVF" description="Error passive flag"/>
			<field bitoffset="2" bitlength="1" name="BOFF" description="Bus-off flag"/>
			<field bitoffset="4" bitlength="3" name="LEC" description="LEC[2:0] bits (Last error code)">
				<interpretation key="0" text="No error"/>
				<interpretation key="1" text="Stuff error"/>
				<interpretation key="2" text="Form error"/>
				<interpretation key="3" text="Acknowledgment error"/>
				<interpretation key="4" text="Bit recessive error"/>
				<interpretation key="5" text="Bit dominant error"/>
				<interpretation key="6" text="CRC error"/>
				<interpretation key="7" text="Set by error"/>
			</field>
			<field bitoffset="16" bitlength="8" name="TEC" description="Least significant byte of the 9-bit transmit error counter"/>
			<field bitoffset="24" bitlength="8" name="REC" description="Receive error counter"/>
		</register>
		<register name="CAN1_BTR" description="Bit timing register" address="0x4000641C" resetvalue="0x01230000" access="rw">
			<field bitoffset="0" bitlength="10" name="BRP" description="BRP[9:0] bits (Baud rate prescaler)"/>
			<field bitoffset="16" bitlength="4" name="TS1" description="TS1[3:0] bits (Time segment 1)"/>
			<field bitoffset="20" bitlength="3" name="TS2" description="TS2[2:0] bits (Time segment 2)"/>
			<field bitoffset="24" bitlength="2" name="SJW" description="SJW[1:0] bits (Resynchronization jump width)"/>
			<field bitoffset="30" bitlength="1" name="LBKM" description="Loop back mode (debug)"/>
			<field bitoffset="31" bitlength="1" name="SILM" description="Silent mode (debug)"/>
		</register>
	</registergroup>
	<registergroup name="CAN1_MBX" description="CAN1 mailbox registers">
		<register name="CAN1_TI0R" description="TX mailbox0 identifier register" address="0x40006580" access="rw">
			<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN1_TDT0R" description="Mailbox0 data length control and time stamp register" address="0x40006584" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN1_TDL0R" description="Mailbox0 data low register" address="0x40006588" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN1_TDH0R" description="Mailbox0 data high register" address="0x4000658C" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN1_TI1R" description="TX mailbox1 identifier register" address="0x40006590" access="rw">
			<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN1_TDT1R" description="Mailbox1 data length control and time stamp register" address="0x40006594" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN1_TDL1R" description="Mailbox1 data low register" address="0x40006598" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN1_TDH1R" description="Mailbox1 data high register" address="0x4000659C" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN1_TI2R" description="TX mailbox2 identifier register" address="0x400065A0" access="rw">
			<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN1_TDT2R" description="Mailbox2 data length control and time stamp register" address="0x400065A4" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN1_TDL2R" description="Mailbox2 data low register" address="0x400065A8" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN1_TDH2R" description="Mailbox2 data high register" address="0x400065AC" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN1_RI0R" description="RX mailbox0 identifier register" address="0x400065B0" access="rw">
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN1_RDT0R" description="Mailbox0 data length control and time stamp register" address="0x400065B4" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN1_RDL0R" description="Mailbox0 data low register" address="0x400065B8" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN1_RDH0R" description="Mailbox0 data high register" address="0x400065BC" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN1_RI1R" description="RX mailbox1 identifier register" address="0x400065C0" access="rw">
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN1_RDT1R" description="Mailbox1 data length control and time stamp register" address="0x400065C4" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN1_RDL1R" description="Mailbox1 data low register" address="0x400065C8" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN1_RDH1R" description="Mailbox1 data high register" address="0x400065CC" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
	</registergroup>
	<registergroup name="CAN_FLT" description="CAN filter registers">
		<register name="CAN_FMR" description="Filter master register" address="0x40006600" resetvalue="0x2A1C0E01" access="rw">
			<field bitoffset="0" bitlength="1" name="FINIT" description="Filter init mode"/>
			<field bitoffset="8" bitlength="6" name="CAN2SB" description="CAN2 start bank"/>
		</register>
		<register name="CAN_FM1R" description="Filter mode register" address="0x40006604" access="rw">
			<field bitoffset="0" bitlength="1" name="FBM0" description="Filter bank 0 mode"/>
			<field bitoffset="1" bitlength="1" name="FBM1" description="Filter bank 1 mode"/>
			<field bitoffset="2" bitlength="1" name="FBM2" description="Filter bank 2 mode"/>
			<field bitoffset="3" bitlength="1" name="FBM3" description="Filter bank 3 mode"/>
			<field bitoffset="4" bitlength="1" name="FBM4" description="Filter bank 4 mode"/>
			<field bitoffset="5" bitlength="1" name="FBM5" description="Filter bank 5 mode"/>
			<field bitoffset="6" bitlength="1" name="FBM6" description="Filter bank 6 mode"/>
			<field bitoffset="7" bitlength="1" name="FBM7" description="Filter bank 7 mode"/>
			<field bitoffset="8" bitlength="1" name="FBM8" description="Filter bank 8 mode"/>
			<field bitoffset="9" bitlength="1" name="FBM9" description="Filter bank 9 mode"/>
			<field bitoffset="10" bitlength="1" name="FBM10" description="Filter bank 10 mode"/>
			<field bitoffset="11" bitlength="1" name="FBM11" description="Filter bank 11 mode"/>
			<field bitoffset="12" bitlength="1" name="FBM12" description="Filter bank 12 mode"/>
			<field bitoffset="13" bitlength="1" name="FBM13" description="Filter bank 13 mode"/>
			<field bitoffset="14" bitlength="1" name="FBM14" description="Filter bank 14 mode"/>
			<field bitoffset="15" bitlength="1" name="FBM15" description="Filter bank 15 mode"/>
			<field bitoffset="16" bitlength="1" name="FBM16" description="Filter bank 16 mode"/>
			<field bitoffset="17" bitlength="1" name="FBM17" description="Filter bank 17 mode"/>
			<field bitoffset="18" bitlength="1" name="FBM18" description="Filter bank 18 mode"/>
			<field bitoffset="19" bitlength="1" name="FBM19" description="Filter bank 19 mode"/>
			<field bitoffset="20" bitlength="1" name="FBM20" description="Filter bank 20 mode"/>
			<field bitoffset="21" bitlength="1" name="FBM21" description="Filter bank 21 mode"/>
			<field bitoffset="22" bitlength="1" name="FBM22" description="Filter bank 22 mode"/>
			<field bitoffset="23" bitlength="1" name="FBM23" description="Filter bank 23 mode"/>
			<field bitoffset="24" bitlength="1" name="FBM24" description="Filter bank 24 mode"/>
			<field bitoffset="25" bitlength="1" name="FBM25" description="Filter bank 25 mode"/>
			<field bitoffset="26" bitlength="1" name="FBM26" description="Filter bank 26 mode"/>
			<field bitoffset="27" bitlength="1" name="FBM27" description="Filter bank 27 mode"/>
		</register>
		<register name="CAN_FS1R" description="Filter scale register" address="0x4000660C" access="rw">
			<field bitoffset="0" bitlength="1" name="FSC0" description="Filter bank 0 scale configuration"/>
			<field bitoffset="1" bitlength="1" name="FSC1" description="Filter bank 1 scale configuration"/>
			<field bitoffset="2" bitlength="1" name="FSC2" description="Filter bank 2 scale configuration"/>
			<field bitoffset="3" bitlength="1" name="FSC3" description="Filter bank 3 scale configuration"/>
			<field bitoffset="4" bitlength="1" name="FSC4" description="Filter bank 4 scale configuration"/>
			<field bitoffset="5" bitlength="1" name="FSC5" description="Filter bank 5 scale configuration"/>
			<field bitoffset="6" bitlength="1" name="FSC6" description="Filter bank 6 scale configuration"/>
			<field bitoffset="7" bitlength="1" name="FSC7" description="Filter bank 7 scale configuration"/>
			<field bitoffset="8" bitlength="1" name="FSC8" description="Filter bank 8 scale configuration"/>
			<field bitoffset="9" bitlength="1" name="FSC9" description="Filter bank 9 scale configuration"/>
			<field bitoffset="10" bitlength="1" name="FSC10" description="Filter bank 10 scale configuration"/>
			<field bitoffset="11" bitlength="1" name="FSC11" description="Filter bank 11 scale configuration"/>
			<field bitoffset="12" bitlength="1" name="FSC12" description="Filter bank 12 scale configuration"/>
			<field bitoffset="13" bitlength="1" name="FSC13" description="Filter bank 13 scale configuration"/>
			<field bitoffset="14" bitlength="1" name="FSC14" description="Filter bank 14 scale configuration"/>
			<field bitoffset="15" bitlength="1" name="FSC15" description="Filter bank 15 scale configuration"/>
			<field bitoffset="16" bitlength="1" name="FSC16" description="Filter bank 16 scale configuration"/>
			<field bitoffset="17" bitlength="1" name="FSC17" description="Filter bank 17 scale configuration"/>
			<field bitoffset="18" bitlength="1" name="FSC18" description="Filter bank 18 scale configuration"/>
			<field bitoffset="19" bitlength="1" name="FSC19" description="Filter bank 19 scale configuration"/>
			<field bitoffset="20" bitlength="1" name="FSC20" description="Filter bank 20 scale configuration"/>
			<field bitoffset="21" bitlength="1" name="FSC21" description="Filter bank 21 scale configuration"/>
			<field bitoffset="22" bitlength="1" name="FSC22" description="Filter bank 22 scale configuration"/>
			<field bitoffset="23" bitlength="1" name="FSC23" description="Filter bank 23 scale configuration"/>
			<field bitoffset="24" bitlength="1" name="FSC24" description="Filter bank 24 scale configuration"/>
			<field bitoffset="25" bitlength="1" name="FSC25" description="Filter bank 25 scale configuration"/>
			<field bitoffset="26" bitlength="1" name="FSC26" description="Filter bank 26 scale configuration"/>
			<field bitoffset="27" bitlength="1" name="FSC27" description="Filter bank 27 scale configuration"/>
		</register>
		<register name="CAN_FFA1R" description="Filter FIFO assignment register" address="0x40006614" access="rw">
			<field bitoffset="0" bitlength="1" name="FFA0" description="Filter bank 0 FIFO assignment"/>
			<field bitoffset="1" bitlength="1" name="FFA1" description="Filter bank 1 FIFO assignment"/>
			<field bitoffset="2" bitlength="1" name="FFA2" description="Filter bank 2 FIFO assignment"/>
			<field bitoffset="3" bitlength="1" name="FFA3" description="Filter bank 3 FIFO assignment"/>
			<field bitoffset="4" bitlength="1" name="FFA4" description="Filter bank 4 FIFO assignment"/>
			<field bitoffset="5" bitlength="1" name="FFA5" description="Filter bank 5 FIFO assignment"/>
			<field bitoffset="6" bitlength="1" name="FFA6" description="Filter bank 6 FIFO assignment"/>
			<field bitoffset="7" bitlength="1" name="FFA7" description="Filter bank 7 FIFO assignment"/>
			<field bitoffset="8" bitlength="1" name="FFA8" description="Filter bank 8 FIFO assignment"/>
			<field bitoffset="9" bitlength="1" name="FFA9" description="Filter bank 9 FIFO assignment"/>
			<field bitoffset="10" bitlength="1" name="FFA10" description="Filter bank 10 FIFO assignment"/>
			<field bitoffset="11" bitlength="1" name="FFA11" description="Filter bank 11 FIFO assignment"/>
			<field bitoffset="12" bitlength="1" name="FFA12" description="Filter bank 12 FIFO assignment"/>
			<field bitoffset="13" bitlength="1" name="FFA13" description="Filter bank 13 FIFO assignment"/>
			<field bitoffset="14" bitlength="1" name="FFA14" description="Filter bank 14 FIFO assignment"/>
			<field bitoffset="15" bitlength="1" name="FFA15" description="Filter bank 15 FIFO assignment"/>
			<field bitoffset="16" bitlength="1" name="FFA16" description="Filter bank 16 FIFO assignment"/>
			<field bitoffset="17" bitlength="1" name="FFA17" description="Filter bank 17 FIFO assignment"/>
			<field bitoffset="18" bitlength="1" name="FFA18" description="Filter bank 18 FIFO assignment"/>
			<field bitoffset="19" bitlength="1" name="FFA19" description="Filter bank 19 FIFO assignment"/>
			<field bitoffset="20" bitlength="1" name="FFA20" description="Filter bank 20 FIFO assignment"/>
			<field bitoffset="21" bitlength="1" name="FFA21" description="Filter bank 21 FIFO assignment"/>
			<field bitoffset="22" bitlength="1" name="FFA22" description="Filter bank 22 FIFO assignment"/>
			<field bitoffset="23" bitlength="1" name="FFA23" description="Filter bank 23 FIFO assignment"/>
			<field bitoffset="24" bitlength="1" name="FFA24" description="Filter bank 24 FIFO assignment"/>
			<field bitoffset="25" bitlength="1" name="FFA25" description="Filter bank 25 FIFO assignment"/>
			<field bitoffset="26" bitlength="1" name="FFA26" description="Filter bank 26 FIFO assignment"/>
			<field bitoffset="27" bitlength="1" name="FFA27" description="Filter bank 27 FIFO assignment"/>
		</register>
		<register name="CAN_FA1R" description="Filter activation register" address="0x4000661C" access="rw">
			<field bitoffset="0" bitlength="1" name="FACT0" description="Filter bank 0 active"/>
			<field bitoffset="1" bitlength="1" name="FACT1" description="Filter bank 1 active"/>
			<field bitoffset="2" bitlength="1" name="FACT2" description="Filter bank 2 active"/>
			<field bitoffset="3" bitlength="1" name="FACT3" description="Filter bank 3 active"/>
			<field bitoffset="4" bitlength="1" name="FACT4" description="Filter bank 4 active"/>
			<field bitoffset="5" bitlength="1" name="FACT5" description="Filter bank 5 active"/>
			<field bitoffset="6" bitlength="1" name="FACT6" description="Filter bank 6 active"/>
			<field bitoffset="7" bitlength="1" name="FACT7" description="Filter bank 7 active"/>
			<field bitoffset="8" bitlength="1" name="FACT8" description="Filter bank 8 active"/>
			<field bitoffset="9" bitlength="1" name="FACT9" description="Filter bank 9 active"/>
			<field bitoffset="10" bitlength="1" name="FACT10" description="Filter bank 10 active"/>
			<field bitoffset="11" bitlength="1" name="FACT11" description="Filter bank 11 active"/>
			<field bitoffset="12" bitlength="1" name="FACT12" description="Filter bank 12 active"/>
			<field bitoffset="13" bitlength="1" name="FACT13" description="Filter bank 13 active"/>
			<field bitoffset="14" bitlength="1" name="FACT14" description="Filter bank 14 active"/>
			<field bitoffset="15" bitlength="1" name="FACT15" description="Filter bank 15 active"/>
			<field bitoffset="16" bitlength="1" name="FACT16" description="Filter bank 16 active"/>
			<field bitoffset="17" bitlength="1" name="FACT17" description="Filter bank 17 active"/>
			<field bitoffset="18" bitlength="1" name="FACT18" description="Filter bank 18 active"/>
			<field bitoffset="19" bitlength="1" name="FACT19" description="Filter bank 19 active"/>
			<field bitoffset="20" bitlength="1" name="FACT20" description="Filter bank 20 active"/>
			<field bitoffset="21" bitlength="1" name="FACT21" description="Filter bank 21 active"/>
			<field bitoffset="22" bitlength="1" name="FACT22" description="Filter bank 22 active"/>
			<field bitoffset="23" bitlength="1" name="FACT23" description="Filter bank 23 active"/>
			<field bitoffset="24" bitlength="1" name="FACT24" description="Filter bank 24 active"/>
			<field bitoffset="25" bitlength="1" name="FACT25" description="Filter bank 25 active"/>
			<field bitoffset="26" bitlength="1" name="FACT26" description="Filter bank 26 active"/>
			<field bitoffset="27" bitlength="1" name="FACT27" description="Filter bank 27 active"/>
		</register>
		<register name="CAN_F0R1" description="Filter bank 0 register 1" address="0x40006640" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F0R2" description="Filter bank 0 register 2" address="0x40006644" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F1R1" description="Filter bank 1 register 1" address="0x40006648" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F1R2" description="Filter bank 1 register 2" address="0x4000664C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F2R1" description="Filter bank 2 register 1" address="0x40006650" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F2R2" description="Filter bank 2 register 2" address="0x40006654" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F3R1" description="Filter bank 3 register 1" address="0x40006658" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F3R2" description="Filter bank 3 register 2" address="0x4000665C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F4R1" description="Filter bank 4 register 1" address="0x40006660" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F4R2" description="Filter bank 4 register 2" address="0x40006664" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F5R1" description="Filter bank 5 register 1" address="0x40006668" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F5R2" description="Filter bank 5 register 2" address="0x4000666C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F6R1" description="Filter bank 6 register 1" address="0x40006670" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F6R2" description="Filter bank 6 register 2" address="0x40006674" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F7R1" description="Filter bank 7 register 1" address="0x40006678" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F7R2" description="Filter bank 7 register 2" address="0x4000667C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F8R1" description="Filter bank 8 register 1" address="0x40006680" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F8R2" description="Filter bank 8 register 2" address="0x40006684" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F9R1" description="Filter bank 9 register 1" address="0x40006688" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F9R2" description="Filter bank 9 register 2" address="0x4000668C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F10R1" description="Filter bank 10 register 1" address="0x40006690" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F10R2" description="Filter bank 10 register 2" address="0x40006694" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F11R1" description="Filter bank 11 register 1" address="0x40006698" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F11R2" description="Filter bank 11 register 2" address="0x4000669C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F12R1" description="Filter bank 12 register 1" address="0x400066A0" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F12R2" description="Filter bank 12 register 2" address="0x400066A4" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F13R1" description="Filter bank 13 register 1" address="0x400066A8" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F13R2" description="Filter bank 13 register 2" address="0x400066AC" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F14R1" description="Filter bank 14 register 1" address="0x400066B0" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F14R2" description="Filter bank 14 register 2" address="0x400066B4" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F15R1" description="Filter bank 15 register 1" address="0x400066B8" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F15R2" description="Filter bank 15 register 2" address="0x400066BC" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F16R1" description="Filter bank 16 register 1" address="0x400066C0" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F16R2" description="Filter bank 16 register 2" address="0x400066C4" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F17R1" description="Filter bank 17 register 1" address="0x400066C8" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F17R2" description="Filter bank 17 register 2" address="0x400066CC" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F18R1" description="Filter bank 18 register 1" address="0x400066D0" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F18R2" description="Filter bank 18 register 2" address="0x400066D4" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F19R1" description="Filter bank 19 register 1" address="0x400066D8" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F19R2" description="Filter bank 19 register 2" address="0x400066DC" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F20R1" description="Filter bank 20 register 1" address="0x400066E0" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F20R2" description="Filter bank 20 register 2" address="0x400066E4" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F21R1" description="Filter bank 21 register 1" address="0x400066E8" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F21R2" description="Filter bank 21 register 2" address="0x400066EC" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F22R1" description="Filter bank 22 register 1" address="0x400066F0" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F22R2" description="Filter bank 22 register 2" address="0x400066F4" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F23R1" description="Filter bank 23 register 1" address="0x400066F8" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F23R2" description="Filter bank 23 register 2" address="0x400066FC" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F24R1" description="Filter bank 24 register 1" address="0x40006700" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F24R2" description="Filter bank 24 register 2" address="0x40006704" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F25R1" description="Filter bank 25 register 1" address="0x40006708" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F25R2" description="Filter bank 25 register 2" address="0x4000670C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F26R1" description="Filter bank 26 register 1" address="0x40006710" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
		</register>
		<register name="CAN_F26R2" description="Filter bank 26 register 2" address="0x40006714" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F27R1" description="Filter bank 27 register 1" address="0x40006718" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
		<register name="CAN_F27R2" description="Filter bank 27 register 2" address="0x4000671C" access="rw">
			<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
		</register>
	</registergroup>
</group>
<group name="bxCAN2" description="Basic Extended CAN2 interface">
	<registergroup name="CAN2_CSR" description="CAN2 control and status registers">
		<register name="CAN2_MCR" description="Master control register" address="0x40006800" resetvalue="0x00010002" access="rw">
			<field bitoffset="0" bitlength="1" name="INRQ" description="Initialization request"/>
			<field bitoffset="1" bitlength="1" name="SLEEP" description="Sleep mode request"/>
			<field bitoffset="2" bitlength="1" name="TXFP" description="Transmit FIFO priority"/>
			<field bitoffset="3" bitlength="1" name="RFLM" description="Receive FIFO locked mode"/>
			<field bitoffset="4" bitlength="1" name="NART" description="No automatic retransmission"/>
			<field bitoffset="5" bitlength="1" name="AWUM" description="Automatic wakeup mode"/>
			<field bitoffset="6" bitlength="1" name="ABOM" description="Automatic bus-off management"/>
			<field bitoffset="7" bitlength="1" name="TTCM" description="Time triggered communication mode"/>
			<field bitoffset="15" bitlength="1" name="RESET" description="bxCAN software master reset"/>
			<field bitoffset="16" bitlength="1" name="DBF" description="Debug freeze"/>
		</register>
		<register name="CAN2_MSR" description="Master status register" address="0x40006804" resetvalue="0x00000C02" access="rw">
			<field bitoffset="0" bitlength="1" name="INAK" description="Initialization acknowledge flag"/>
			<field bitoffset="1" bitlength="1" name="SLAK" description="Sleep acknowledge flag"/>
			<field bitoffset="2" bitlength="1" name="ERRI" description="Error interrupt flag"/>
			<field bitoffset="3" bitlength="1" name="WKUI" description="Wakeup interrupt flag"/>
			<field bitoffset="4" bitlength="1" name="SLAKI" description="Sleep acknowledge interrupt flag"/>
			<field bitoffset="8" bitlength="1" name="TXM" description="Transmit mode flag"/>
			<field bitoffset="9" bitlength="1" name="RXM" description="Receive mode flag"/>
			<field bitoffset="10" bitlength="1" name="SAMP" description="Last sample point flag"/>
			<field bitoffset="11" bitlength="1" name="RX" description="CAN Rx signal flag"/>
		</register>
		<register name="CAN2_TSR" description="Transmit status register" address="0x40006808" resetvalue="0x1C000000" access="rw">
			<field bitoffset="0" bitlength="1" name="RQCP0" description="Request completed mailbox0 flag"/>
			<field bitoffset="1" bitlength="1" name="TXOK0" description="Transmission OK of mailbox0 flag"/>
			<field bitoffset="2" bitlength="1" name="ALST0" description="Arbitration lost for mailbox0 flag"/>
			<field bitoffset="3" bitlength="1" name="TERR0" description="Transmission error of mailbox0 flag"/>
			<field bitoffset="7" bitlength="1" name="ABRQ0" description="Abort request for mailbox0 flag"/>
			<field bitoffset="8" bitlength="1" name="RQCP1" description="Request completed mailbox1 flag"/>
			<field bitoffset="9" bitlength="1" name="TXOK1" description="Transmission OK of mailbox1 flag"/>
			<field bitoffset="10" bitlength="1" name="ALST1" description="Arbitration lost for mailbox1 flag"/>
			<field bitoffset="11" bitlength="1" name="TERR1" description="Transmission error of mailbox1 flag"/>
			<field bitoffset="16" bitlength="1" name="ABRQ1" description="Abort request for mailbox1 flag"/>
			<field bitoffset="17" bitlength="1" name="RQCP2" description="Request completed mailbox2 flag"/>
			<field bitoffset="18" bitlength="1" name="ALST2" description="Arbitration lost for mailbox2 flag"/>
			<field bitoffset="19" bitlength="1" name="TERR2" description="Transmission error of mailbox2 flag"/>
			<field bitoffset="23" bitlength="1" name="ABRQ2" description="Abort request for mailbox2 flag"/>
			<field bitoffset="24" bitlength="2" name="CODE" description="CODE[1:0] bits (Mailbox code)">
				<interpretation key="0" text="Mailbox 0"/>
				<interpretation key="1" text="Mailbox 1"/>
				<interpretation key="2" text="Mailbox 2"/>
				<interpretation key="3" text="Mailbox 3"/>
			</field>
			<field bitoffset="26" bitlength="1" name="TME0" description="Transmit mailbox 0 empty flag"/>
			<field bitoffset="27" bitlength="1" name="TME1" description="Transmit mailbox 1 empty flag"/>
			<field bitoffset="28" bitlength="1" name="TME2" description="Transmit mailbox 2 empty flag"/>
			<field bitoffset="29" bitlength="1" name="LOW0" description="Lowest priority flag for mailbox 0"/>
			<field bitoffset="30" bitlength="1" name="LOW1" description="Lowest priority flag for mailbox 1"/>
			<field bitoffset="31" bitlength="1" name="LOW2" description="Lowest priority flag for mailbox 2"/>
		</register>
		<register name="CAN2_RF0R" description="Receive FIFO 0 register" address="0x4000680C" access="rw">
			<field bitoffset="0" bitlength="2" name="FMP0" description="FMP0[1:0] bits (FIFO 0 message pending)">
				<interpretation key="0" text="0 messages pending"/>
				<interpretation key="1" text="1 message pending"/>
				<interpretation key="2" text="2 messages pending"/>
				<interpretation key="3" text="3 messages pending"/>
			</field>
			<field bitoffset="3" bitlength="1" name="FULL0" description="FIFO 0 full flag"/>
			<field bitoffset="4" bitlength="1" name="FOVR0" description="FIFO 0 overrun flag"/>
			<field bitoffset="5" bitlength="1" name="RFOM0" description="Release FIFO 0 output mailbox"/>
		</register>
		<register name="CAN2_RF1R" description="Receive FIFO 1 register" address="0x40006810" access="rw">
			<field bitoffset="0" bitlength="2" name="FMP1" description="FMP0[1:0] bits (FIFO 1 message pending)">
				<interpretation key="0" text="0 messages pending"/>
				<interpretation key="1" text="1 message pending"/>
				<interpretation key="2" text="2 messages pending"/>
				<interpretation key="3" text="3 messages pending"/>
			</field>
			<field bitoffset="3" bitlength="1" name="FULL1" description="FIFO 1 full flag"/>
			<field bitoffset="4" bitlength="1" name="FOVR1" description="FIFO 1 overrun flag"/>
			<field bitoffset="5" bitlength="1" name="RFOM1" description="Release FIFO 1 output mailbox"/>
		</register>
		<register name="CAN2_IER" description="Interrupt enable register" address="0x40006814" access="rw">
			<field bitoffset="0" bitlength="1" name="TMEIE" description="Transmit mailbox empty interrupt enable"/>
			<field bitoffset="1" bitlength="1" name="FMPIE0" description="FIFO 0 message pending interrupt enable"/>
			<field bitoffset="2" bitlength="1" name="FFIE0" description="FIFO 0 full interrupt enable"/>
			<field bitoffset="3" bitlength="1" name="FOVIE0" description="FIFO 0 overrun interrupt enable"/>
			<field bitoffset="4" bitlength="1" name="FMPIE1" description="FIFO 1 message pending interrupt enable"/>
			<field bitoffset="5" bitlength="1" name="FFIE1" description="FIFO 1 full interrupt enable"/>
			<field bitoffset="6" bitlength="1" name="FOVIE1" description="FIFO 1 overrun interrupt enable"/>
			<field bitoffset="8" bitlength="1" name="EWGIE" description="Error warning interrupt enable"/>
			<field bitoffset="9" bitlength="1" name="EPVIE" description="Error passive interrupt enable"/>
			<field bitoffset="10" bitlength="1" name="BOFIE" description="Bus-off interrupt enable"/>
			<field bitoffset="11" bitlength="1" name="LECIE" description="Last error code interrupt enable"/>
			<field bitoffset="15" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
			<field bitoffset="16" bitlength="1" name="WKUIE" description="Wakeup interrupt enable"/>
			<field bitoffset="17" bitlength="1" name="SLKIE" description="Sleep interrupt enable"/>
		</register>
		<register name="CAN2_ESR" description="Error status register" address="0x40006818" access="rw">
			<field bitoffset="0" bitlength="1" name="EWGF" description="Error warning flag"/>
			<field bitoffset="1" bitlength="1" name="EPVF" description="Error passive flag"/>
			<field bitoffset="2" bitlength="1" name="BOFF" description="Bus-off flag"/>
			<field bitoffset="4" bitlength="3" name="LEC" description="LEC[2:0] bits (Last error code)">
				<interpretation key="0" text="No error"/>
				<interpretation key="1" text="Stuff error"/>
				<interpretation key="2" text="Form error"/>
				<interpretation key="3" text="Acknowledgment error"/>
				<interpretation key="4" text="Bit recessive error"/>
				<interpretation key="5" text="Bit dominant error"/>
				<interpretation key="6" text="CRC error"/>
				<interpretation key="7" text="Set by error"/>
			</field>
			<field bitoffset="16" bitlength="8" name="TEC" description="Least significant byte of the 9-bit transmit error counter"/>
			<field bitoffset="24" bitlength="8" name="REC" description="Receive error counter"/>
		</register>
		<register name="CAN2_BTR" description="Bit timing register" address="0x4000681C" resetvalue="0x01230000" access="rw">
			<field bitoffset="0" bitlength="10" name="BRP" description="BRP[9:0] bits (Baud rate prescaler)"/>
			<field bitoffset="16" bitlength="4" name="TS1" description="TS1[3:0] bits (Time segment 1)"/>
			<field bitoffset="20" bitlength="3" name="TS2" description="TS2[2:0] bits (Time segment 2)"/>
			<field bitoffset="24" bitlength="2" name="SJW" description="SJW[1:0] bits (Resynchronization jump width)"/>
			<field bitoffset="30" bitlength="1" name="LBKM" description="Loop back mode (debug)"/>
			<field bitoffset="31" bitlength="1" name="SILM" description="Silent mode (debug)"/>
		</register>
	</registergroup>
	<registergroup name="CAN2_MBX" description="CAN2 mailbox registers">
		<register name="CAN2_TI0R" description="TX mailbox0 identifier register" address="0x40006980" access="rw">
			<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN2_TDT0R" description="Mailbox0 data length control and time stamp register" address="0x40006984" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN2_TDL0R" description="Mailbox0 data low register" address="0x40006988" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN2_TDH0R" description="Mailbox0 data high register" address="0x4000698C" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN2_TI1R" description="TX mailbox1 identifier register" address="0x40006990" access="rw">
			<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN2_TDT1R" description="Mailbox1 data length control and time stamp register" address="0x40006994" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN2_TDL1R" description="Mailbox1 data low register" address="0x40006998" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN2_TDH1R" description="Mailbox1 data high register" address="0x4000699C" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN2_TI2R" description="TX mailbox2 identifier register" address="0x400069A0" access="rw">
			<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN2_TDT2R" description="Mailbox2 data length control and time stamp register" address="0x400069A4" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN2_TDL2R" description="Mailbox2 data low register" address="0x400069A8" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN2_TDH2R" description="Mailbox2 data high register" address="0x400069AC" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN2_RI0R" description="RX mailbox0 identifier register" address="0x400069B0" access="rw">
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN2_RDT0R" description="Mailbox0 data length control and time stamp register" address="0x400069B4" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN2_RDL0R" description="Mailbox0 data low register" address="0x400069B8" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN2_RDH0R" description="Mailbox0 data high register" address="0x400069BC" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
		<register name="CAN2_RI1R" description="RX mailbox1 identifier register" address="0x400069C0" access="rw">
			<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
			<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
			<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
			<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
		</register>
		<register name="CAN2_RDT1R" description="Mailbox1 data length control and time stamp register" address="0x400069C4" access="rw">
			<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
			<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
			<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
		</register>
		<register name="CAN2_RDL1R" description="Mailbox1 data low register" address="0x400069C8" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
			<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
			<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
			<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
		</register>
		<register name="CAN2_RDH1R" description="Mailbox1 data high register" address="0x400069CC" access="rw">
			<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
			<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
			<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
			<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
		</register>
	</registergroup>
</group>
<group name="ETH" description="Ethernet interface">
	<registergroup name="ETH_MAC" description="ETH MAC registers">
		<register name="ETH_MACCR" description="MAC configuration register" address="0x40028000" resetvalue="0x00008000" access="rw">
			<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
			<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
			<field bitoffset="4" bitlength="1" name="DC" description="Deferral check"/>
			<field bitoffset="5" bitlength="2" name="BL" description="BL[1:0] bits (Back-off limit)">
				<interpretation key="0" text="k = min (n, 10)"/>
				<interpretation key="1" text="k = min (n, 8)"/>
				<interpretation key="2" text="k = min (n, 4)"/>
				<interpretation key="3" text="k = min (n, 1)"/>
			</field>
			<field bitoffset="7" bitlength="1" name="APCS" description="Automatic pad/CRC stripping"/>
			<field bitoffset="9" bitlength="1" name="RD" description="Retry disable"/>
			<field bitoffset="10" bitlength="1" name="IPCO" description="IPv4 checksum offload"/>
			<field bitoffset="11" bitlength="1" name="DM" description="Duplex mode"/>
			<field bitoffset="12" bitlength="1" name="LM" description="Loopback mode"/>
			<field bitoffset="13" bitlength="1" name="ROD" description="Receive own disable"/>
			<field bitoffset="14" bitlength="1" name="FES" description="Fast Ethernet speed"/>
			<field bitoffset="16" bitlength="1" name="CSD" description="Carrier sense disable"/>
			<field bitoffset="17" bitlength="3" name="IFG" description="IFG[2:0] bits (Interframe gap)">
				<interpretation key="0" text="96 bit time"/>
				<interpretation key="1" text="88 bit time"/>
				<interpretation key="2" text="80 bit time"/>
				<interpretation key="3" text="72 bit time"/>
				<interpretation key="4" text="64 bit time"/>
				<interpretation key="5" text="56 bit time"/>
				<interpretation key="6" text="48 bit time"/>
				<interpretation key="7" text="40 bit time"/>
			</field>
			<field bitoffset="22" bitlength="1" name="JD" description="Jabber disable"/>
			<field bitoffset="23" bitlength="1" name="WD" description="Watchdog disable"/>
			<field bitoffset="25" bitlength="1" name="CSTF" description="CRC stripping for Type frames"/>
		</register>
		<register name="ETH_MACFFR" description="MAC frame filter register" address="0x40028004" access="rw">
			<field bitoffset="0" bitlength="1" name="PM" description="Promiscuous mode"/>
			<field bitoffset="1" bitlength="1" name="HU" description="Hash unicast"/>
			<field bitoffset="2" bitlength="1" name="HM" description="Hash multicast"/>
			<field bitoffset="3" bitlength="1" name="DAIF" description="Destination address inverse filtering"/>
			<field bitoffset="4" bitlength="1" name="PAM" description="Pass all multicast"/>
			<field bitoffset="5" bitlength="1" name="BFD" description="Broadcast frames disable"/>
			<field bitoffset="6" bitlength="2" name="PCF" description="PCF[1:0] bits (Pass control frames)">
				<interpretation key="0" text="MAC prevents all control frames from reaching the application"/>
				<interpretation key="1" text="MAC forwards all control frames to application except Pause control frames"/>
				<interpretation key="2" text="MAC forwards all control frames to application even if they fail the address filter"/>
				<interpretation key="3" text="MAC forwards control frames that pass the address filter"/>
			</field>
			<field bitoffset="8" bitlength="1" name="SAIF" description="Source address inverse filtering"/>
			<field bitoffset="9" bitlength="1" name="SAF" description="Source address filter"/>
			<field bitoffset="10" bitlength="1" name="HPF" description="Hash/perfect filter"/>
			<field bitoffset="31" bitlength="1" name="RA" description="Receive all"/>
		</register>
		<register name="ETH_MACHTHR" description="MAC hash table high register" address="0x40028008" access="rw">
			<field bitoffset="0" bitlength="32" name="HTH" description="Hash table high"/>
		</register>
		<register name="ETH_MACHTLR" description="MAC hash table low register" address="0x4002800C" access="rw">
			<field bitoffset="0" bitlength="32" name="HTH" description="Hash table low"/>
		</register>
		<register name="ETH_MACMIIAR" description="MAC MII address register" address="0x40028010" access="rw">
			<field bitoffset="0" bitlength="1" name="MB" description="MII busy"/>
			<field bitoffset="1" bitlength="1" name="MW" description="MII write"/>
			<field bitoffset="2" bitlength="3" name="CR" description="CR[2:0] bits (Clock range)">
				<interpretation key="0" text="HCLK / 42 for HCLK = 60-100 MHz"/>
				<interpretation key="1" text="HCLK / 62 for HCLK = 100-168 MHz"/>
				<interpretation key="2" text="HCLK / 16 for HCLK = 20-35 MHz"/>
				<interpretation key="3" text="HCLK / 26 for HCLK = 35-60 MHz"/>
			</field>
			<field bitoffset="6" bitlength="5" name="MR" description="MII register no"/>
			<field bitoffset="11" bitlength="5" name="PA" description="PHY address"/>
		</register>
		<register name="ETH_MACMIIDR" description="MAC MII data register" address="0x40028014" access="rw">
			<field bitoffset="0" bitlength="16" name="MD" description="MII data"/>
		</register>
		<register name="ETH_MACFCR" description="MAC flow control register" address="0x40028018" access="rw">
			<field bitoffset="0" bitlength="1" name="FCBBPA" description="Flow control busy/back pressure activate"/>
			<field bitoffset="1" bitlength="1" name="TFCE" description="Transmit flow control enable"/>
			<field bitoffset="2" bitlength="1" name="RFCE" description="Receive flow control enable"/>
			<field bitoffset="3" bitlength="1" name="UPFD" description="Unicast pause frame detect"/>
			<field bitoffset="4" bitlength="2" name="PLT" description="PLT[1:0] bits (Pause low threshold)">
				<interpretation key="0" text="Pause time minus 4 slot times"/>
				<interpretation key="1" text="Pause time minus 28 slot times"/>
				<interpretation key="2" text="Pause time minus 144 slot times"/>
				<interpretation key="3" text="Pause time minus 256 slot times"/>
			</field>
			<field bitoffset="7" bitlength="1" name="ZQPD" description="Zero-quanta pause disable"/>
			<field bitoffset="16" bitlength="16" name="PT" description="PT[2:0] bits (Pause time)"/>
		</register>
		<register name="ETH_MACVLANTR" description="MAC VLAN tag register" address="0x4002801C" access="rw">
			<field bitoffset="0" bitlength="16" name="VLANTI" description="VLAN tag identifier (for receive frames)"/>
			<field bitoffset="16" bitlength="1" name="VLANTC" description="12-bit VLAN tag comparison"/>
		</register>
		<register name="ETH_MACRWUFFR" description="MAC remote wakeup frame filter register" address="0x40028028" access="rw">
			<field bitoffset="0" bitlength="31" name="F0BM" description="Filter 0 Byte Mask"/>
		</register>
		<register name="ETH_MACPMTCSR" description="MAC PMT control and status register" address="0x4002802C" access="rw">
			<field bitoffset="0" bitlength="1" name="PD" description="Power down enable"/>
			<field bitoffset="1" bitlength="1" name="MPE" description="Magic packet enable"/>
			<field bitoffset="2" bitlength="1" name="WFE" description="Wakeup frame enable"/>
			<field bitoffset="5" bitlength="1" name="MPR" description="Magic packet received"/>
			<field bitoffset="6" bitlength="1" name="WFR" description="Wakeup frame received"/>
			<field bitoffset="9" bitlength="1" name="GU" description="Global unicast"/>
			<field bitoffset="31" bitlength="1" name="WFFRPR" description="Wakeup frame filter register pointer reset"/>
		</register>
		<register name="ETH_MACDBGR" description="MAC debug register" address="0x40028034" access="r">
			<field bitoffset="0" bitlength="1" name="MMRPEA" description="MAC MII receive protocol engine active"/>
			<field bitoffset="1" bitlength="2" name="MSFRWCS" description="MSFRWCS[1:0] bits (MAC small FIFO read/write controllers status)">
				<interpretation key="1" text="FIFO read active"/>
				<interpretation key="2" text="FIFO write active"/>
			</field>
			<field bitoffset="4" bitlength="1" name="RFWRA" description="Rx FIFO write controller active"/>
			<field bitoffset="5" bitlength="2" name="RFRCS" description="RFRCS[1:0] bits (Rx FIFO read controller status)">
				<interpretation key="0" text="IDLE state"/>
				<interpretation key="1" text="Reading frame data"/>
				<interpretation key="2" text="Reading frame status (or time-stamp)"/>
				<interpretation key="3" text="Flushing the frame data and status"/>
			</field>
			<field bitoffset="8" bitlength="2" name="RFFL" description="RFFL[1:0] bits (Rx FIFO fill level">
				<interpretation key="0" text="RxFIFO empty"/>
				<interpretation key="1" text="RxFIFO fill-level below flow-control de-activate threshold"/>
				<interpretation key="2" text="RxFIFO fill-level above flow-control activate threshold"/>
				<interpretation key="3" text="RxFIFO full"/>
			</field>
			<field bitoffset="16" bitlength="1" name="MMTEA" description="MAC MII transmit engine active"/>
			<field bitoffset="17" bitlength="2" name="MTFCS" description="MTFCS[1:0] bits (MAC transmit frame controller status)">
				<interpretation key="0" text="Idle"/>
				<interpretation key="1" text="Waiting for Status of previous frame or IFG/backoff period to be over"/>
				<interpretation key="2" text="Generating and transmitting a Pause control frame (in full duplex mode)"/>
				<interpretation key="3" text="Transferring input frame for transmission"/>
			</field>
			<field bitoffset="19" bitlength="1" name="MTP" description="MAC transmitter in pause"/>
			<field bitoffset="20" bitlength="2" name="TFRS" description="TFRS[1:0] bits (Tx FIFO read status)">
				<interpretation key="0" text="Idle"/>
				<interpretation key="1" text="Read state (transferring data to the MAC transmitter)"/>
				<interpretation key="2" text="Waiting for TxStatus from MAC transmitter"/>
				<interpretation key="3" text="Writing the received TxStatus/flushing the TxFIFO"/>
			</field>
			<field bitoffset="22" bitlength="1" name="TFWA" description="Tx FIFO write active"/>
			<field bitoffset="24" bitlength="1" name="TFNE" description="Tx FIFO not empty"/>
			<field bitoffset="25" bitlength="1" name="TFF" description="Tx FIFO full"/>
		</register>
		<register name="ETH_MACSR" description="MAC interrupt status register" address="0x40028038" access="rw">
			<field bitoffset="3" bitlength="1" name="PMTS" description="PMT status"/>
			<field bitoffset="4" bitlength="1" name="MMCS" description="MMC status"/>
			<field bitoffset="5" bitlength="1" name="MMCRS" description="MMC receive status"/>
			<field bitoffset="6" bitlength="1" name="MMCTS" description="MMC transmit status"/>
			<field bitoffset="9" bitlength="1" name="TSTS" description="Time stamp trigger status"/>
		</register>
		<register name="ETH_MACIMR" description="MAC interrupt mask register" address="0x4002803C" access="rw">
			<field bitoffset="3" bitlength="1" name="PMTIM" description="PMT interrupt mask"/>
			<field bitoffset="9" bitlength="1" name="TSTIM" description="Time stamp trigger interrupt mask"/>
		</register>
		<register name="ETH_MACA0HR" description="MAC address 0 high register" address="0x40028040" resetvalue="0x1000FFFF" access="rw">
			<field bitoffset="0" bitlength="16" name="MACA0H" description="MAC address0 high [47:32]"/>
			<field bitoffset="31" bitlength="1" name="MO" description="Always 1"/>
		</register>
		<register name="ETH_MACA0LR" description="MAC address 0 low register" address="0x40028044" resetvalue="0xFFFFFFFF" access="rw">
			<field bitoffset="0" bitlength="32" name="MACA0L" description="MAC address0 low [31:0]"/>
		</register>
		<register name="ETH_MACA1HR" description="MAC address 1 high register" address="0x40028048" resetvalue="0x0000FFFF" access="rw">
			<field bitoffset="0" bitlength="16" name="MACA1H" description="MAC address1 high [47:32]"/>
			<field bitoffset="24" bitlength="6" name="MBC" description="MBC[5:0] bits (Mask byte control">
				<interpretation key="1" text="ETH_MACA1LR [7:0]"/>
				<interpretation key="2" text="ETH_MACA1LR [15:8]"/>
				<interpretation key="4" text="ETH_MACA1LR [23:16]"/>
				<interpretation key="8" text="ETH_MACA1LR [31:24]"/>
				<interpretation key="16" text="ETH_MACA1HR [7:0]"/>
				<interpretation key="32" text="ETH_MACA1HR [15:8]"/>
			</field>
			<field bitoffset="30" bitlength="1" name="SA" description="Source address"/>
			<field bitoffset="31" bitlength="1" name="AE" description="Address enable"/>
		</register>
		<register name="ETH_MACA1LR" description="MAC address 1 low register" address="0x4002804C" resetvalue="0xFFFFFFFF" access="rw">
			<field bitoffset="0" bitlength="32" name="MACA1L" description="MAC address1 low [31:0]"/>
		</register>
		<register name="ETH_MACA2HR" description="MAC address 2 high register" address="0x40028050" resetvalue="0x0000FFFF" access="rw">
			<field bitoffset="0" bitlength="16" name="MACA2H" description="MAC address2 high [47:32]"/>
			<field bitoffset="24" bitlength="6" name="MBC" description="MBC[5:0] bits (Mask byte control">
				<interpretation key="1" text="ETH_MACA2LR [7:0]"/>
				<interpretation key="2" text="ETH_MACA2LR [15:8]"/>
				<interpretation key="4" text="ETH_MACA2LR [23:16]"/>
				<interpretation key="8" text="ETH_MACA2LR [31:24]"/>
				<interpretation key="16" text="ETH_MACA2HR [7:0]"/>
				<interpretation key="32" text="ETH_MACA2HR [15:8]"/>
			</field>
			<field bitoffset="30" bitlength="1" name="SA" description="Source address"/>
			<field bitoffset="31" bitlength="1" name="AE" description="Address enable"/>
		</register>
		<register name="ETH_MACA2LR" description="MAC address 2 low register" address="0x40028054" resetvalue="0xFFFFFFFF" access="rw">
			<field bitoffset="0" bitlength="32" name="MACA2L" description="MAC address2 low [31:0]"/>
		</register>
		<register name="ETH_MACA3HR" description="MAC address 3 high register" address="0x40028058" resetvalue="0x0000FFFF" access="rw">
			<field bitoffset="0" bitlength="16" name="MACA3H" description="MAC address3 high [47:32]"/>
			<field bitoffset="24" bitlength="6" name="MBC" description="MBC[5:0] bits (Mask byte control">
				<interpretation key="1" text="ETH_MACA3LR [7:0]"/>
				<interpretation key="2" text="ETH_MACA3LR [15:8]"/>
				<interpretation key="4" text="ETH_MACA3LR [23:16]"/>
				<interpretation key="8" text="ETH_MACA3LR [31:24]"/>
				<interpretation key="16" text="ETH_MACA3HR [7:0]"/>
				<interpretation key="32" text="ETH_MACA3HR [15:8]"/>
			</field>
			<field bitoffset="30" bitlength="1" name="SA" description="Source address"/>
			<field bitoffset="31" bitlength="1" name="AE" description="Address enable"/>
		</register>
		<register name="ETH_MACA3LR" description="MAC address 3 low register" address="0x4002805C" resetvalue="0xFFFFFFFF" access="rw">
			<field bitoffset="0" bitlength="32" name="MACA3L" description="MAC address3 low [31:0]"/>
		</register>
	</registergroup>
	<registergroup name="ETH_MMC" description="ETH MMC registers">
		<register name="ETH_MMCCR" description="MMC control register" address="0x40028100" access="rw">
			<field bitoffset="0" bitlength="1" name="CR" description="Counter reset"/>
			<field bitoffset="1" bitlength="1" name="CSR" description="Counter stop rollover"/>
			<field bitoffset="2" bitlength="1" name="ROR" description="Reset on read"/>
			<field bitoffset="3" bitlength="1" name="MCF" description="MMC counter freeze"/>
			<field bitoffset="4" bitlength="1" name="MCP" description="MMC counter preset"/>
			<field bitoffset="5" bitlength="1" name="MCFHP" description="MMC counter Full-Half preset"/>
		</register>
		<register name="ETH_MMCRIR" description="MMC receive interrupt register" address="0x40028104" access="r">
			<field bitoffset="5" bitlength="1" name="RFCES" description="Received frames CRC error status"/>
			<field bitoffset="6" bitlength="1" name="RFAES" description="Received frames alignment error status"/>
			<field bitoffset="17" bitlength="1" name="RGUFS" description="Received good unicast frames status"/>
		</register>
		<register name="ETH_MMCTIR" description="MMC transmit interrupt register" address="0x40028108" access="r">
			<field bitoffset="14" bitlength="1" name="TGFSCS" description="Transmitted good frames single collision status"/>
			<field bitoffset="15" bitlength="1" name="TGFMSCS" description="Transmitted good frames more single collision status"/>
			<field bitoffset="21" bitlength="1" name="TGFS" description="Transmitted good frames status"/>
		</register>
		<register name="ETH_MMCRIMR" description="MMC receive interrupt mask register" address="0x4002810C" access="rw">
			<field bitoffset="5" bitlength="1" name="RFCEM" description="Received frame CRC error mask"/>
			<field bitoffset="6" bitlength="1" name="RFAEM" description="Received frames alignment error mask"/>
			<field bitoffset="17" bitlength="1" name="RGUFM" description="Received good unicast frames mask"/>
		</register>
		<register name="ETH_MMCTIMR" description="MMC transmit interrupt mask register" address="0x40028110" access="rw">
			<field bitoffset="14" bitlength="1" name="TGFSCM" description="Transmitted good frames single collision mask"/>
			<field bitoffset="15" bitlength="1" name="TGFMSCM" description="Transmitted good frames more single collision mask"/>
			<field bitoffset="21" bitlength="1" name="TGFM" description="Transmitted good frames mask"/>
		</register>
		<register name="ETH_MMCTGFSCCR" description="MMC transmitted good frames after a single collision counter register" address="0x4002814C" access="r">
			<field bitoffset="0" bitlength="32" name="TGFSCC" description="Transmitted good frames single collision counter"/>
		</register>
		<register name="ETH_MMCTGFMSCCR" description="MMC transmitted good frames after more than a single collision counter register" address="0x40028150" access="r">
			<field bitoffset="0" bitlength="32" name="TGFMSCC" description="Transmitted good frames more than single collision counter"/>
		</register>
		<register name="ETH_MMCTGFCR" description="MMC transmitted good frames counter register" address="0x40028168" access="r">
			<field bitoffset="0" bitlength="32" name="TGFC" description="Transmitted good frames counter"/>
		</register>
		<register name="ETH_MMCRFCECR" description="MMC received frames with CRC error counter register" address="0x40028194" access="r">
			<field bitoffset="0" bitlength="32" name="RFCEC" description="Received frames CRC error counter"/>
		</register>
		<register name="ETH_MMCRFAECR" description="MMC received frames with alignment error counter register" address="0x40028198" access="r">
			<field bitoffset="0" bitlength="32" name="RFAEC" description="Received frames alignment error counter"/>
		</register>
		<register name="ETH_MMCRGUFCR" description="MMC received good unicast frames counter register" address="0x400281C4" access="r">
			<field bitoffset="0" bitlength="32" name="RGUFC" description="Received good unicast frames counter"/>
		</register>
	</registergroup>
	<registergroup name="ETH_PTP" description="ETH IEEE 1588 time stamp registers">
		<register name="ETH_PTPTSCR" description="PTP time stamp control register" address="0x40028700" resetvalue="0x00002000" access="rw">
			<field bitoffset="0" bitlength="1" name="TSE" description="Time stamp enable"/>
			<field bitoffset="1" bitlength="1" name="TSFCU" description="Time stamp fine/coarse update"/>
			<field bitoffset="2" bitlength="1" name="TSSTI" description="Time stamp system time initialize"/>
			<field bitoffset="3" bitlength="1" name="TSSTU" description="Time stamp system time update"/>
			<field bitoffset="4" bitlength="1" name="TSITE" description="Time stamp interrupt trigger enable"/>
			<field bitoffset="5" bitlength="1" name="TSARU" description="Time stamp addend register update"/>
			<field bitoffset="8" bitlength="1" name="TSSARFE" description="Time stamp snapshot for all received frames enable"/>
			<field bitoffset="9" bitlength="1" name="TSSSR" description="Time stamp subsecond rollover: digital/binary rollover control"/>
			<field bitoffset="10" bitlength="1" name="TSPTPPSV2E" description="Time stamp PTP packet snooping for version2 format enable"/>
			<field bitoffset="11" bitlength="1" name="TSSPTPOEFE" description="Time stamp snapshot for PTP over ethernet frames enable"/>
			<field bitoffset="12" bitlength="1" name="TSSIPV6FE" description="Time stamp snapshot for IPv6 frames enable"/>
			<field bitoffset="13" bitlength="1" name="TSSIPV4FE" description="Time stamp snapshot for IPv4 frames enable"/>
			<field bitoffset="14" bitlength="1" name="TSSEME" description="Time stamp snapshot for event message enable"/>
			<field bitoffset="15" bitlength="1" name="TSSMRME" description="Time stamp snapshot for message relevant to master enable"/>
			<field bitoffset="16" bitlength="2" name="TSCNT" description="TSCNT[1:0] bits (Time stamp clock node type)">
				<interpretation key="0" text="Ordinary clock"/>
				<interpretation key="1" text="Boundary clock"/>
				<interpretation key="2" text="End-to-end transparent clock"/>
				<interpretation key="3" text="Peer-to-peer transparent clock"/>
			</field>
			<field bitoffset="18" bitlength="1" name="TSPFFMAE" description="Time stamp PTP frame filtering MAC address enable"/>
		</register>
		<register name="ETH_PTPSSIR" description="PTP subsecond increment register" address="0x40028704" access="rw">
			<field bitoffset="0" bitlength="8" name="STSSI" description="System time subsecond increment"/>
		</register>
		<register name="ETH_PTPTSHR" description="PTP time stamp high register" address="0x40028708" access="r">
			<field bitoffset="0" bitlength="32" name="STS" description="System time seconds"/>
		</register>
		<register name="ETH_PTPTSLR" description="PTP time stamp low register" address="0x4002870C" access="r">
			<field bitoffset="0" bitlength="31" name="STSS" description="System time subseconds"/>
			<field bitoffset="31" bitlength="1" name="STPNS" description="System time positive/negative sign"/>
		</register>
		<register name="ETH_PTPTSHUR" description="PTP time stamp high update register" address="0x40028710" access="rw">
			<field bitoffset="0" bitlength="32" name="TSUS" description="Time stamp update seconds"/>
		</register>
		<register name="ETH_PTPTSLUR" description="PTP time stamp low update register" address="0x40028714" access="rw">
			<field bitoffset="0" bitlength="31" name="TSUSS" description="Time stamp update subseconds"/>
			<field bitoffset="31" bitlength="1" name="TSUPNS" description="Time stamp update positive/negative sign"/>
		</register>
		<register name="ETH_PTPTSAR" description="PTP time stamp addend register" address="0x40028718" access="rw">
			<field bitoffset="0" bitlength="32" name="TSA" description="Time stamp addend"/>
		</register>
		<register name="ETH_PTPTTHR" description="PTP target time high register" address="0x4002871C" access="rw">
			<field bitoffset="0" bitlength="32" name="TTSH" description="Target time stamp high"/>
		</register>
		<register name="ETH_PTPTTLR" description="PTP target time low register" address="0x40028720" access="rw">
			<field bitoffset="0" bitlength="32" name="TTSL" description="Target time stamp low"/>
		</register>
		<register name="ETH_PTPTSSR" description="PTP time stamp status register" address="0x40028728" access="r">
			<field bitoffset="0" bitlength="1" name="TSSO" description="Time stamp second overflow"/>
			<field bitoffset="1" bitlength="1" name="TSTTR" description="Time stamp target time reached"/>
		</register>
		<register name="ETH_PTPPPSCR" description="PTP PPS control register" address="0x4002872C" access="rw">
			<field bitoffset="0" bitlength="4" name="PPSFREQ" description="MCO[3:0] bits (PPS frequency selection)">
				<interpretation key="0" text="1 Hz with a pulse width of 125 ms for binary rollover"/>
				<interpretation key="1" text="2 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="2" text="4 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="3" text="8 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="4" text="16 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="5" text="32 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="6" text="64 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="7" text="128 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="8" text="256 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="9" text="512 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="10" text="1024 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="11" text="2048 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="12" text="4096 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="13" text="8192 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="14" text="16384 Hz with 50% duty cycle for binary rollover"/>
				<interpretation key="15" text="32768 Hz with 50% duty cycle for binary rollover"/>
			</field>
		</register>
	</registergroup>
	<registergroup name="ETH_DMA" description="ETH DMA registers">
		<register name="ETH_DMABMR" description="DMA bus mode register" address="0x40029000" resetvalue="0x00002101" access="rw">
			<field bitoffset="0" bitlength="1" name="SR" description="Software reset"/>
			<field bitoffset="1" bitlength="1" name="DA" description="DMA arbitration"/>
			<field bitoffset="2" bitlength="5" name="DSL" description="Descriptor skip length"/>
			<field bitoffset="7" bitlength="1" name="EDFE" description="Enhanced descriptor format enable"/>
			<field bitoffset="8" bitlength="6" name="PBL" description="PBL[5:0] bits (Programmable burst length)">
				<interpretation key="1" text="1 DMA beat"/>
				<interpretation key="2" text="2 DMA beats"/>
				<interpretation key="4" text="4 DMA beats"/>
				<interpretation key="8" text="8 DMA beats"/>
				<interpretation key="16" text="16 DMA beats"/>
				<interpretation key="32" text="32 DMA beats"/>
			</field>
			<field bitoffset="14" bitlength="2" name="RTPR" description="RTPR[1:0] bits (Rx Tx priority ratio)">
				<interpretation key="0" text="1:1"/>
				<interpretation key="1" text="2:1"/>
				<interpretation key="2" text="3:1"/>
				<interpretation key="3" text="4:1"/>
			</field>
			<field bitoffset="16" bitlength="1" name="FB" description="Fixed burst"/>
			<field bitoffset="17" bitlength="6" name="RDP" description="RDP[5:0] bits (Rx DMA PBL)">
				<interpretation key="1" text="1 DMA beat"/>
				<interpretation key="2" text="2 DMA beats"/>
				<interpretation key="4" text="4 DMA beats"/>
				<interpretation key="8" text="8 DMA beats"/>
				<interpretation key="16" text="16 DMA beats"/>
				<interpretation key="32" text="32 DMA beats"/>
			</field>
			<field bitoffset="23" bitlength="1" name="USP" description="Use separate PBL"/>
			<field bitoffset="24" bitlength="1" name="FPM" description="4 x PBL mod"/>
			<field bitoffset="25" bitlength="1" name="AAB" description="Address-aligned beats"/>
			<field bitoffset="26" bitlength="1" name="MB" description="Mixed burst"/>
		</register>
		<register name="ETH_DMATPDR" description="DMA transmit poll demand register" address="0x40029004" access="rw">
			<field bitoffset="0" bitlength="32" name="TPD" description="Transmit poll demand"/>
		</register>
		<register name="ETH_DMARPDR" description="DMA receive poll demand register" address="0x40029008" access="rw">
			<field bitoffset="0" bitlength="32" name="RPD" description="Receive poll demand"/>
		</register>
		<register name="ETH_DMARDLAR" description="DMA receive descriptor list address register" address="0x4002900C" access="rw">
			<field bitoffset="0" bitlength="32" name="SRL" description="Start of receive list"/>
		</register>
		<register name="ETH_DMATDLAR" description="DMA transmit descriptor list address register" address="0x40029010" access="rw">
			<field bitoffset="0" bitlength="32" name="STL" description="Start of transmit list"/>
		</register>
		<register name="ETH_DMATSR" description="DMA status register" address="0x40029014" access="rw">
			<field bitoffset="0" bitlength="1" name="TS" description="Transmit status"/>
			<field bitoffset="1" bitlength="1" name="TPSS" description="Transmit process stopped status"/>
			<field bitoffset="2" bitlength="1" name="TBUS" description="Transmit buffer unavailable status"/>
			<field bitoffset="3" bitlength="1" name="TJTS" description="Transmit jabber timeout status"/>
			<field bitoffset="4" bitlength="1" name="ROS" description="Receive overflow status"/>
			<field bitoffset="5" bitlength="1" name="TUS" description="Transmit underflow status"/>
			<field bitoffset="6" bitlength="1" name="RS" description="Receive status"/>
			<field bitoffset="7" bitlength="1" name="RBUS" description="Receive buffer unavailable status"/>
			<field bitoffset="8" bitlength="1" name="RPSS" description="Receive process stopped status"/>
			<field bitoffset="9" bitlength="1" name="RWTS" description="Receive watchdog timeout status"/>
			<field bitoffset="10" bitlength="1" name="ETS" description="Early transmit status"/>
			<field bitoffset="13" bitlength="1" name="FBES" description="Fatal bus error status"/>
			<field bitoffset="14" bitlength="1" name="ERS" description="Early receive status"/>
			<field bitoffset="15" bitlength="1" name="AIS" description="Abnormal interrupt summary"/>
			<field bitoffset="16" bitlength="1" name="NIS" description="Normal interrupt summary"/>
			<field bitoffset="17" bitlength="3" name="RPS" description="RPS[2:0] bits (Receive process state)">
				<interpretation key="0" text="Stopped: Reset/Stop receive command issued"/>
				<interpretation key="1" text="Running: Fetching receive transfer descriptor"/>
				<interpretation key="2" text="Reserved for future use"/>
				<interpretation key="3" text="Running: Waiting for receive packet"/>
				<interpretation key="4" text="Suspended: Receive descriptor unavailable"/>
				<interpretation key="5" text="Running: Closing receive descriptor"/>
				<interpretation key="6" text="Reserved for future use"/>
				<interpretation key="7" text="Running: Transferring the receive packet data from receive buffer to host memory"/>
			</field>
			<field bitoffset="20" bitlength="3" name="TPS" description="TPS[2:0] bits (Transmit process state)">
				<interpretation key="0" text="Stopped: Reset/Stop transmit command issued"/>
				<interpretation key="1" text="Running: Fetching transmit transfer descriptor"/>
				<interpretation key="2" text="Running; Waiting for status"/>
				<interpretation key="3" text="Running; Reading Data from host memory buffer and queuing it to transmit buffer"/>
				<interpretation key="4" text="Reserved for future use"/>
				<interpretation key="5" text="Reserved for future use"/>
				<interpretation key="6" text="Suspended; Transmit descriptor unavailable/transmit buffer underflow"/>
				<interpretation key="7" text="Running; Closing transmit descriptor"/>
			</field>
			<field bitoffset="23" bitlength="3" name="EBS" description="EBS[2:0] bits (Error bits status)">
				<interpretation key="0" text="Error during data transfer by RxDMA"/>
				<interpretation key="1" text="Error during data transfer by TxDMA"/>
				<interpretation key="2" text="Error during read/write transfer"/>
				<interpretation key="4" text="Error during descriptor/data buffer access"/>
			</field>
			<field bitoffset="27" bitlength="1" name="MMCS" description="MMC status"/>
			<field bitoffset="28" bitlength="1" name="PMTS" description="PMT status"/>
			<field bitoffset="29" bitlength="1" name="TSTS" description="Time stamp trigger status"/>
		</register>
		<register name="ETH_DMAOMR" description="DMA operation mode register" address="0x40029018" access="rw">
			<field bitoffset="1" bitlength="1" name="SR" description="Start/stop receive"/>
			<field bitoffset="2" bitlength="1" name="OSF" description="Operate on second frame"/>
			<field bitoffset="3" bitlength="2" name="RTC" description="RTC[1:0] bits (Receive threshold control)">
				<interpretation key="0" text="64"/>
				<interpretation key="1" text="32"/>
				<interpretation key="2" text="96"/>
				<interpretation key="3" text="128"/>
			</field>
			<field bitoffset="6" bitlength="1" name="FUGF" description="Forward undersized good frames"/>
			<field bitoffset="7" bitlength="1" name="FEF" description="Forward error frames"/>
			<field bitoffset="13" bitlength="1" name="ST" description="Start/stop transmission"/>
			<field bitoffset="14" bitlength="3" name="TTC" description="TTC[2:0] bits (Transmit threshold control)">
				<interpretation key="0" text="64"/>
				<interpretation key="1" text="128"/>
				<interpretation key="2" text="192"/>
				<interpretation key="3" text="256"/>
				<interpretation key="4" text="40"/>
				<interpretation key="5" text="32"/>
				<interpretation key="6" text="24"/>
				<interpretation key="7" text="16"/>
			</field>
			<field bitoffset="20" bitlength="1" name="FTF" description="Flush transmit FIFO"/>
			<field bitoffset="21" bitlength="1" name="TSF" description="Transmit store and forward"/>
			<field bitoffset="24" bitlength="1" name="DFRF" description="Disable flushing of received frames"/>
			<field bitoffset="25" bitlength="1" name="RSF" description="Receive store and forward"/>
			<field bitoffset="26" bitlength="1" name="DTCEFD" description="Dropping of TCPIP checksum error frames disable"/>
		</register>
		<register name="ETH_DMAIER" description="DMA interrupt enable register" address="0x4002901C" access="rw">
			<field bitoffset="0" bitlength="1" name="TIE" description="Transmit interrupt enable"/>
			<field bitoffset="1" bitlength="1" name="TPSIE" description="Transmit process stopped interrupt enable"/>
			<field bitoffset="2" bitlength="1" name="TBUIE" description="Transmit buffer unavailable interrupt enable"/>
			<field bitoffset="3" bitlength="1" name="TJTIE" description="Transmit jabber timeout interrupt enable"/>
			<field bitoffset="4" bitlength="1" name="ROIE" description="Receive overflow interrupt enable"/>
			<field bitoffset="5" bitlength="1" name="TUIE" description="Transmit underflow interrupt enable"/>
			<field bitoffset="6" bitlength="1" name="RIE" description="Receive interrupt enable"/>
			<field bitoffset="7" bitlength="1" name="RBUIE" description="Receive buffer unavailable interrupt enable"/>
			<field bitoffset="8" bitlength="1" name="RPSIE" description="Receive process stopped interrupt enable"/>
			<field bitoffset="9" bitlength="1" name="RWTIE" description="Receive watchdog timeout interrupt enable"/>
			<field bitoffset="10" bitlength="1" name="ETIE" description="Early transmit interrupt enable"/>
			<field bitoffset="13" bitlength="1" name="FBEIE" description="Fatal bus error interrupt enable"/>
			<field bitoffset="14" bitlength="1" name="ERIE" description="Early receive interrupt enable"/>
			<field bitoffset="15" bitlength="1" name="AISE" description="Abnormal interrupt summary"/>
			<field bitoffset="16" bitlength="1" name="NISE" description="Normal interrupt summary enable"/>
		</register>
		<register name="ETH_DMAMFBOCR" description="DMA missed frame and buffer overflow counter register" address="0x40029020" access="r">
			<field bitoffset="0" bitlength="16" name="MFC" description="Missed frames by the controller counter"/>
			<field bitoffset="16" bitlength="1" name="OMFC" description="Overflow bit for missed frame counter"/>
			<field bitoffset="17" bitlength="11" name="MFA" description="Missed frames by the application counter"/>
			<field bitoffset="16" bitlength="1" name="OFOC" description="Overflow bit for FIFO overflow counter"/>
		</register>
		<register name="ETH_DMARSWTR" description="DMA receive status watchdog timer register" address="0x40029024" access="rw">
			<field bitoffset="0" bitlength="8" name="RSWTC" description="Receive status (RS) watchdog timer count"/>
		</register>
		<register name="ETH_DMACHTDR" description="DMA current host transmit descriptor register" address="0x40029048" access="r">
			<field bitoffset="0" bitlength="32" name="HTDAP" description="Host transmit descriptor address pointer"/>
		</register>
		<register name="ETH_DMACHRDR" description="DMA current host receive descriptor register" address="0x4002904C" access="r">
			<field bitoffset="0" bitlength="32" name="HRDAP" description="Host receive descriptor address pointer"/>
		</register>
		<register name="ETH_DMACHTBAR" description="DMA current host transmit buffer address register" address="0x40029050" access="r">
			<field bitoffset="0" bitlength="32" name="HTBAP" description="Host transmit descriptor buffer pointer"/>
		</register>
		<register name="ETH_DMACHRBAR" description="DMA current host receive buffer address register" address="0x40029054" access="r">
			<field bitoffset="0" bitlength="32" name="HRBAP" description="Host receive buffer address pointer"/>
		</register>
	</registergroup>
</group>
<group name="OTG_FS_HST" description="USB host full-speed interface">
	<registergroup name="OTG_FS_GLOB" description="OTG_FS global registers">
		<register name="OTG_FS_GOTGCTL" description="OTG_FS control and status register" address="0x50000000" resetvalue="0x00000800" access="rw">
			<field bitoffset="10" bitlength="1" name="HSHNPEN" description="Host set HNP enable"/>
			<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
			<field bitoffset="17" bitlength="3" name="DBCT" description="Long/short debounce time"/>
			<field bitoffset="18" bitlength="1" name="ASVLD" description="A-session valid"/>
		</register>
		<register name="OTG_FS_GOTGINT" description="OTG_FS interrupt register" address="0x50000004" access="rw">
			<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
			<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
			<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
			<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
			<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
			<field bitoffset="19" bitlength="1" name="DBCDNE" description="Debounce done"/>
		</register>
		<register name="OTG_FS_GAHBCFG" description="OTG_FS AHB configuration register" address="0x50000008" access="rw">
			<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
			<field bitoffset="8" bitlength="1" name="PTXFELVL" description="Periodic TxFIFO empty level"/>
		</register>
		<register name="OTG_FS_GUSBCFG" description="OTG_FS USB configuration register" address="0x5000000C" resetvalue="0x00000A00" access="rw">
			<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
			<field bitoffset="7" bitlength="1" name="PHYSEL" description="FS serial transceiver select"/>
			<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
			<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
			<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
			<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
			<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
		</register>
		<register name="OTG_FS_GRSTCTL" description="OTG_FS reset register" address="0x50000010" resetvalue="0x20000000" access="rw">
			<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
			<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
			<field bitoffset="2" bitlength="1" name="FCRST" description="Host frame counter reset"/>
			<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
			<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
			<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
				<interpretation key="0" text="Non-periodic TxFIFO flush in host mode"/>
				<interpretation key="1" text="Periodic TxFIFO flush in host mode"/>
				<interpretation key="32" text="Flush all the transmit FIFOs in host mode"/>
			</field>
			<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
		</register>
		<register name="OTG_FS_GINTSTS" description="OTG_FS core interrupt register" address="0x50000014" resetvalue="0x04000020" access="rw">
			<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
			<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
			<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
			<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
			<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
			<field bitoffset="5" bitlength="1" name="NPTXFE" description="Non-periodic TxFIFO empty"/>
			<field bitoffset="21" bitlength="1" name="IPXFR" description="Incomplete periodic transfer"/>
			<field bitoffset="24" bitlength="1" name="HPRTINT" description="Host port interrupt"/>
			<field bitoffset="25" bitlength="1" name="HCINT" description="Host channels interrupt"/>
			<field bitoffset="26" bitlength="1" name="PTXFE" description="Periodic TxFIFO empty"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
			<field bitoffset="29" bitlength="1" name="DISCINT" description="Disconnect detected interrupt"/>
			<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
			<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
		</register>
		<register name="OTG_FS_GINTMSK" description="OTG_FS interrupt mask register" address="0x50000018" access="rw">
			<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
			<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
			<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
			<field bitoffset="5" bitlength="1" name="NPTXFEM" description="Non-periodic TxFIFO empt masky"/>
			<field bitoffset="21" bitlength="1" name="IPXFRM" description="Incomplete periodic transfer mask"/>
			<field bitoffset="24" bitlength="1" name="HPRTIM" description="Host port interrupt mask"/>
			<field bitoffset="25" bitlength="1" name="HCIM" description="Host channels interrupt mask"/>
			<field bitoffset="26" bitlength="1" name="PTXFEM" description="Periodic TxFIFO empty mask"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
			<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
			<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
		</register>
		<register name="OTG_FS_GRXSTSR" description="OTG_FS receive status debug read register" address="0x5000001C" access="r">
			<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
				<interpretation key="0" text="Channel 0"/>
				<interpretation key="1" text="Channel 1"/>
				<interpretation key="2" text="Channel 2"/>
				<interpretation key="3" text="Channel 3"/>
				<interpretation key="4" text="Channel 4"/>
				<interpretation key="5" text="Channel 5"/>
				<interpretation key="6" text="Channel 6"/>
				<interpretation key="7" text="Channel 7"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="2" text="IN data packet received"/>
				<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
				<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
				<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
			</field>
		</register>
		<register name="OTG_FS_GRXSTSP" description="OTG_FS OTG status read/pop register" address="0x50000020" access="r">
			<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
				<interpretation key="0" text="Channel 0"/>
				<interpretation key="1" text="Channel 1"/>
				<interpretation key="2" text="Channel 2"/>
				<interpretation key="3" text="Channel 3"/>
				<interpretation key="4" text="Channel 4"/>
				<interpretation key="5" text="Channel 5"/>
				<interpretation key="6" text="Channel 6"/>
				<interpretation key="7" text="Channel 7"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="2" text="IN data packet received"/>
				<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
				<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
				<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
			</field>
		</register>
		<register name="OTG_FS_GRXFSIZ" description="OTG_FS receive FIFO size register" address="0x50000024" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
		</register>
		<register name="OTG_FS_HNPTXFSIZ" description="OTG_FS host non-periodic transmit FIFO size register" address="0x50000028" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="NPTXFSA" description="Non-periodic transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="NPTXFD" description="Non-periodic TxFIFO depth"/>
		</register>
		<register name="OTG_FS_HNPTXSTS" description="OTG_FS non-periodic transmit FIFO/queue status register" address="0x5000002C" resetvalue="0x00080200" access="r">
			<field bitoffset="0" bitlength="16" name="NPTXFSAV" description="Non-periodic TxFIFO space available"/>
			<field bitoffset="16" bitlength="8" name="NPTQXSAV" description="Non-periodic transmit request queue space available"/>
			<field bitoffset="24" bitlength="7" name="NPTXQTOP" description="Top of the non-periodic transmit request queue"/>
		</register>
		<register name="OTG_FS_GCCFG" description="OTG_FS general core configuration register" address="0x50000038" access="rw">
			<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
			<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
			<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
			<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
			<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
		</register>
		<register name="OTG_FS_CID" description="OTG_FS core ID register" address="0x5000003C" resetvalue="0x00001100" access="rw">
			<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
		</register>
		<register name="OTG_FS_HPTXFSIZ" description="OTG_FS host periodic transmit FIFO size register" address="0x50000100" resetvalue="0x02000600" access="rw">
			<field bitoffset="0" bitlength="16" name="PTXSA" description="Host periodic TxFIFO start address"/>
			<field bitoffset="16" bitlength="16" name="PTXFD" description="Host periodic TxFIFO depth"/>
		</register>
	</registergroup>
	<registergroup name="OTG_FS_HMD" description="OTG_FS host mode registers">
		<register name="OTG_FS_HCFG" description="OTG_FS host configuration register" address="0x50000400" access="rw">
			<field bitoffset="0" bitlength="2" name="FSLSPCS" description="FSLSPCS[1:0] bits (FS/LS PHY clock select)">
				<interpretation key="1" text="Select 48 MHz PHY clock frequency (FS/LS)"/>
				<interpretation key="2" text="Select 6 MHz PHY clock frequency (LS only)"/>
			</field>
			<field bitoffset="2" bitlength="1" name="FSLSS" description="FS-/LS-only support"/>
		</register>
		<register name="OTG_FS_HFNUM" description="OTG_FS host frame number/frame time remaining register" address="0x50000408" resetvalue="0x00003FFF" access="r">
			<field bitoffset="0" bitlength="16" name="FRNUM" description="Frame number"/>
			<field bitoffset="16" bitlength="16" name="FTREM" description="Frame time remaining"/>
		</register>
		<register name="OTG_FS_HPTXSTS" description="OTG_FS host periodic transmit FIFO/queue status register" address="0x50000410" resetvalue="0x00080100" access="rw">
			<field bitoffset="0" bitlength="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available"/>
			<field bitoffset="16" bitlength="8" name="PTXQSAV" description="Periodic transmit request queue space available"/>
			<field bitoffset="24" bitlength="8" name="PTXQTOP" description="Top of the periodic transmit request queue"/>
		</register>
		<register name="OTG_FS_HAINT" description="OTG_FS host all channels interrupt register" address="0x50000414" access="r">
			<field bitoffset="0" bitlength="16" name="HAINT" description="Channel interrupts"/>
		</register>
		<register name="OTG_FS_HAINTMSK" description="OTG_FS host all channels interrupt mask register" address="0x50000418" access="rw">
			<field bitoffset="0" bitlength="16" name="HAINTM" description="Channel interrupts mask"/>
		</register>
		<register name="OTG_FS_HPRT" description="OTG_FS USB host port control and status register" address="0x50000440" access="rw">
			<field bitoffset="0" bitlength="1" name="PCSTS" description="Port connect status"/>
			<field bitoffset="1" bitlength="1" name="PCDET" description="Port connect detected"/>
			<field bitoffset="2" bitlength="1" name="PENA" description="Port enable"/>
			<field bitoffset="3" bitlength="1" name="PENCHNG" description="Port enable/disable change"/>
			<field bitoffset="4" bitlength="1" name="POCA" description="Port overcurrent activ"/>
			<field bitoffset="5" bitlength="1" name="POCCHNG" description="Port overcurrent change"/>
			<field bitoffset="6" bitlength="1" name="PRES" description="Port resume"/>
			<field bitoffset="7" bitlength="1" name="PSUSP" description="Port suspend"/>
			<field bitoffset="8" bitlength="1" name="PRST" description="Port reset"/>
			<field bitoffset="10" bitlength="2" name="PLSTS" description="PLSTS[1:0] bits (Port line status)">
				<interpretation key="2" text="Logic level of OTG_FS_FS_DP"/>
				<interpretation key="3" text="Logic level of OTG_FS_FS_DM"/>
			</field>
			<field bitoffset="12" bitlength="1" name="PPWR" description="Port power"/>
			<field bitoffset="13" bitlength="4" name="PTCTL" description="PTCTL[3:0] bits (Port test control)">
				<interpretation key="0" text="Test mode disabled"/>
				<interpretation key="1" text="Test_J mode"/>
				<interpretation key="2" text="Test_K mode"/>
				<interpretation key="3" text="Test_SE0_NAK mode"/>
				<interpretation key="4" text="Test_Packet mode"/>
				<interpretation key="5" text="Test_Force_Enable"/>
			</field>
			<field bitoffset="17" bitlength="2" name="PSPD" description="PLSTS[1:0] bits (Port speed)">
				<interpretation key="1" text="Full speed"/>
				<interpretation key="2" text="Low speed"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR0" description="OTG_FS host channel-0 characteristics register" address="0x50000500" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT0" description="OTG_FS host channel-0 interrupt register" address="0x50000508" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK0" description="OTG_FS host channel-0 interrupt mask register" address="0x5000050C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ0" description="OTG_FS host channel-0 transfer size register" address="0x50000510" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR1" description="OTG_FS host channel-1 characteristics register" address="0x50000520" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT1" description="OTG_FS host channel-1 interrupt register" address="0x50000528" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK1" description="OTG_FS host channel-1 interrupt mask register" address="0x5000052C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ1" description="OTG_FS host channel-1 transfer size register" address="0x50000530" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR2" description="OTG_FS host channel-2 characteristics register" address="0x50000540" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT2" description="OTG_FS host channel-2 interrupt register" address="0x50000548" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK2" description="OTG_FS host channel-2 interrupt mask register" address="0x5000054C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ2" description="OTG_FS host channel-2 transfer size register" address="0x50000550" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR3" description="OTG_FS host channel-3 characteristics register" address="0x50000560" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT3" description="OTG_FS host channel-3 interrupt register" address="0x50000568" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK3" description="OTG_FS host channel-3 interrupt mask register" address="0x5000056C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ3" description="OTG_FS host channel-3 transfer size register" address="0x50000570" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR4" description="OTG_FS host channel-4 characteristics register" address="0x50000580" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT4" description="OTG_FS host channel-4 interrupt register" address="0x50000588" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK4" description="OTG_FS host channel-4 interrupt mask register" address="0x5000058C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ4" description="OTG_FS host channel-4 transfer size register" address="0x50000590" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR5" description="OTG_FS host channel-5 characteristics register" address="0x500005A0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT5" description="OTG_FS host channel-5 interrupt register" address="0x500005A8" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK5" description="OTG_FS host channel-5 interrupt mask register" address="0x500005AC" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ5" description="OTG_FS host channel-5 transfer size register" address="0x500005B0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR6" description="OTG_FS host channel-6 characteristics register" address="0x500005C0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT6" description="OTG_FS host channel-6 interrupt register" address="0x500005C8" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK6" description="OTG_FS host channel-6 interrupt mask register" address="0x500005CC" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ6" description="OTG_FS host channel-6 transfer size register" address="0x500005D0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
		<register name="OTG_FS_HCCHAR7" description="OTG_FS host channel-7 characteristics register" address="0x500005E0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_FS_HCINT7" description="OTG_FS host channel-7 interrupt register" address="0x500005E8" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_FS_HCINTMSK7" description="OTG_FS host channel-7 interrupt mask register" address="0x500005EC" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_FS_HCTSIZ7" description="OTG_FS host channel-7 transfer size register" address="0x500005F0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
		</register>
	</registergroup>
	<registergroup name="OTG_FS_PCK" description="OTG_FS power and clock register">
		<register name="OTG_FS_PCGCCTL" description="OTG_FS power and clock gating control register" address="0x50000E00" access="rw">
			<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
			<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
			<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
		</register>
	</registergroup>
</group>
<group name="OTG_FS_DEV" description="USB device full-speed interface">
	<registergroup name="OTG_FS_GLOB" description="OTG_FS global registers">
		<register name="OTG_FS_GOTGCTL" description="OTG_FS control and status register" address="0x50000000" resetvalue="0x00000800" access="rw">
			<field bitoffset="0" bitlength="1" name="SRQSCS" description="Session request success"/>
			<field bitoffset="1" bitlength="1" name="SRQ" description="Session request"/>
			<field bitoffset="8" bitlength="1" name="HNGSCS" description="Host negotiation success"/>
			<field bitoffset="9" bitlength="1" name="HNPRQ" description="HNP request"/>
			<field bitoffset="11" bitlength="1" name="DHNPEN" description="Device HNP enable"/>
			<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
			<field bitoffset="19" bitlength="1" name="BSVLD" description="B-session valid"/>
		</register>
		<register name="OTG_FS_GOTGINT" description="OTG_FS interrupt register" address="0x50000004" access="rw">
			<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
			<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
			<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
			<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
			<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
		</register>
		<register name="OTG_FS_GAHBCFG" description="OTG_FS AHB configuration register" address="0x50000008" access="rw">
			<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXFELVL" description="TxFIFO empty level"/>
		</register>
		<register name="OTG_FS_GUSBCFG" description="OTG_FS USB configuration register" address="0x5000000C" resetvalue="0x00000A00" access="rw">
			<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
			<field bitoffset="7" bitlength="1" name="PHYSEL" description="FS serial transceiver select"/>
			<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
			<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
			<field bitoffset="10" bitlength="4" name="TRDT" description="TRDT[3:0] bits (USB turnaround time)"/>
			<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
			<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
			<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
		</register>
		<register name="OTG_FS_GRSTCTL" description="OTG_FS reset register" address="0x50000010" resetvalue="0x20000000" access="rw">
			<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
			<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
			<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
			<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
			<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
				<interpretation key="0" text="Tx FIFO 0 flush in device mode"/>
				<interpretation key="1" text="Tx FIFO 1 flush in device mode"/>
				<interpretation key="2" text="Tx FIFO 2 flush in device mode"/>
				<interpretation key="3" text="Tx FIFO 3 flush in device mode"/>
				<interpretation key="4" text="Tx FIFO 4 flush in device mode"/>
				<interpretation key="5" text="Tx FIFO 5 flush in device mode"/>
				<interpretation key="6" text="Tx FIFO 6 flush in device mode"/>
				<interpretation key="7" text="Tx FIFO 7 flush in device mode"/>
				<interpretation key="8" text="Tx FIFO 8 flush in device mode"/>
				<interpretation key="9" text="Tx FIFO 9 flush in device mode"/>
				<interpretation key="10" text="Tx FIFO 10 flush in device mode"/>
				<interpretation key="11" text="Tx FIFO 11 flush in device mode"/>
				<interpretation key="12" text="Tx FIFO 12 flush in device mode"/>
				<interpretation key="13" text="Tx FIFO 13 flush in device mode"/>
				<interpretation key="14" text="Tx FIFO 14 flush in device mode"/>
				<interpretation key="15" text="Tx FIFO 15 flush in device mode"/>
				<interpretation key="32" text="Flush all the transmit FIFOs in device mode"/>
			</field>
			<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
		</register>
		<register name="OTG_FS_GINTSTS" description="OTG_FS core interrupt register" address="0x50000014" resetvalue="0x04000020" access="rw">
			<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
			<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
			<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
			<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
			<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
			<field bitoffset="6" bitlength="1" name="GINAKEFF" description="Global IN non-periodic NAK effective"/>
			<field bitoffset="7" bitlength="1" name="GONAKEFF" description="Global OUT NAK effective"/>
			<field bitoffset="10" bitlength="1" name="ESUSP" description="Early suspend"/>
			<field bitoffset="11" bitlength="1" name="USBSUSP" description="USB suspend"/>
			<field bitoffset="12" bitlength="1" name="USBRST" description="USB reset"/>
			<field bitoffset="13" bitlength="1" name="ENUMDNE" description="Enumeration done"/>
			<field bitoffset="14" bitlength="1" name="ISOODRP" description="Isochronous OUT packet dropped interrupt"/>
			<field bitoffset="15" bitlength="1" name="EOPF" description="End of periodic frame interrupt"/>
			<field bitoffset="18" bitlength="1" name="IEPINT" description="TIN endpoint interrupt"/>
			<field bitoffset="19" bitlength="1" name="OEPINT" description="OUT endpoint interrupt"/>
			<field bitoffset="20" bitlength="1" name="IISOIXFR" description="Incomplete isochronous IN transfer"/>
			<field bitoffset="21" bitlength="1" name="INCOMPISOOUT" description="Incomplete isochronous OUT transfer"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
			<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
			<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
		</register>
		<register name="OTG_FS_GINTMSK" description="OTG_FS interrupt mask register" address="0x50000018" access="rw">
			<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
			<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
			<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
			<field bitoffset="6" bitlength="1" name="GINAKEFFM" description="Global IN non-periodic NAK effective mask"/>
			<field bitoffset="7" bitlength="1" name="GONAKEFFM" description="Global OUT NAK effective mask"/>
			<field bitoffset="10" bitlength="1" name="ESUSPM" description="Early suspend mask"/>
			<field bitoffset="11" bitlength="1" name="USBSUSPM" description="USB suspend mask"/>
			<field bitoffset="12" bitlength="1" name="USBRSTM" description="USB reset mask"/>
			<field bitoffset="13" bitlength="1" name="ENUMDNEM" description="Enumeration done mask"/>
			<field bitoffset="14" bitlength="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt mask"/>
			<field bitoffset="15" bitlength="1" name="EOPFM" description="End of periodic frame interrupt mask"/>
			<field bitoffset="17" bitlength="1" name="EPMISM" description="Endpoint mismatch interrupt mask"/>
			<field bitoffset="18" bitlength="1" name="IEPINTM" description="TIN endpoint interrupt mask"/>
			<field bitoffset="19" bitlength="1" name="OEPINTM" description="OUT endpoint interrupt mask"/>
			<field bitoffset="20" bitlength="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer mask"/>
			<field bitoffset="21" bitlength="1" name="IISOOXFRM" description="Incomplete isochronous OUT transfer mask"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
			<field bitoffset="29" bitlength="1" name="DISCINTM" description="Disconnect detected interrupt mask"/>
			<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
			<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
		</register>
		<register name="OTG_FS_GRXSTSR" description="OTG_FS receive status debug read register" address="0x5000001C" access="r">
			<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
				<interpretation key="0" text="Endpoint 0"/>
				<interpretation key="1" text="Endpoint 1"/>
				<interpretation key="2" text="Endpoint 2"/>
				<interpretation key="3" text="Endpoint 3"/>
				<interpretation key="4" text="Endpoint 4"/>
				<interpretation key="5" text="Endpoint 5"/>
				<interpretation key="6" text="Endpoint 6"/>
				<interpretation key="7" text="Endpoint 7"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
				<interpretation key="2" text="OUT data packet received"/>
				<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
				<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
				<interpretation key="6" text="SETUP data packet received"/>
			</field>
			<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits ( Frame number)"/>
		</register>
		<register name="OTG_FS_GRXSTSP" description="OTG_FS OTG status read/pop register" address="0x50000020" access="r">
			<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
				<interpretation key="0" text="Endpoint 0"/>
				<interpretation key="1" text="Endpoint 1"/>
				<interpretation key="2" text="Endpoint 2"/>
				<interpretation key="3" text="Endpoint 3"/>
				<interpretation key="4" text="Endpoint 4"/>
				<interpretation key="5" text="Endpoint 5"/>
				<interpretation key="6" text="Endpoint 6"/>
				<interpretation key="7" text="Endpoint 7"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
				<interpretation key="2" text="OUT data packet received"/>
				<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
				<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
				<interpretation key="6" text="SETUP data packet received"/>
			</field>
			<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits ( Frame number)"/>
		</register>
		<register name="OTG_FS_GRXFSIZ" description="OTG_FS receive FIFO size register" address="0x50000024" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
		</register>
		<register name="OTG_FS_DIEPTXF0" description="OTG_FS endpoint 0 transmit FIFO size register" address="0x50000028" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="TX0FSA" description="Endpoint 0 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="TX0FD" description="Endpoint 0 TxFIFO depth"/>
		</register>
		<register name="OTG_FS_GCCFG" description="OTG_FS general core configuration register" address="0x50000038" access="rw">
			<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
			<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
			<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
			<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
			<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
		</register>
		<register name="OTG_FS_CID" description="OTG_FS core ID register" address="0x5000003C" resetvalue="0x00001100" access="rw">
			<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
		</register>
		<register name="OTG_FS_DIEPTXF1" description="OTG_FS device IN endpoint transmit FIFO1 size register" address="0x50000104" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO1 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_FS_DIEPTXF2" description="OTG_FS device IN endpoint transmit FIFO2 size register" address="0x50000108" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO2 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_FS_DIEPTXF3" description="OTG_FS device IN endpoint transmit FIFO3 size register" address="0x5000010C" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO3 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
	</registergroup>
	<registergroup name="OTG_FS_DMD" description="OTG_FS device mode registers">
		<register name="OTG_FS_DCFG" description="OTG_FS device configuration register" address="0x50000800" resetvalue="0x02200000" access="rw">
			<field bitoffset="0" bitlength="2" name="DSPD" description="DSPD[1:0] bits (Device speed)">
				<interpretation key="3" text="Full speed (USB 1.1 transceiver clock is 48 MHz)"/>
			</field>
			<field bitoffset="2" bitlength="1" name="NZLSOHSK" description="Non-zero-length status OUT handshake"/>
			<field bitoffset="4" bitlength="7" name="DAD">
				<description>Device address
From 'STM32F40xxx 41xxx Errata_2':
When the application writes to the DAD/PFIVL bitfields
in the OTG_FS_DCFG register, and then reads the newly
written bitfield values, the read values may not be correct.
The values written by the application, however, are correctly
retained by the core, and the normal operation of the device
is not affected.
Workaround
Do not read from the OTG_FS_DCFG register's DAD/PFIVL
bitfields just after programming them.</description>
			</field>
			<field bitoffset="11" bitlength="2" name="PFIVL" description="PFIVL[1:0] bits (Periodic frame interval)">
				<interpretation key="0" text="80% of the frame interval"/>
				<interpretation key="1" text="85% of the frame interval"/>
				<interpretation key="2" text="90% of the frame interval"/>
				<interpretation key="3" text="95% of the frame interval"/>
			</field>
		</register>
		<register name="OTG_FS_DCTL" description="OTG_FS device control register" address="0x50000804" access="rw">
			<field bitoffset="0" bitlength="1" name="RWUSIG" description="Remote wakeup signaling"/>
			<field bitoffset="1" bitlength="1" name="SDIS" description="Soft disconnect"/>
			<field bitoffset="2" bitlength="1" name="GINSTS" description="Global IN NAK status"/>
			<field bitoffset="3" bitlength="1" name="GONSTS" description="Global OUT NAK status"/>
			<field bitoffset="4" bitlength="3" name="TCTL" description="TCTL[2:0] bits (Test control)">
				<interpretation key="0" text="Test mode disabled"/>
				<interpretation key="1" text="Test_J mode"/>
				<interpretation key="2" text="Test_K mode"/>
				<interpretation key="3" text="Test_SE0_NAK mode"/>
				<interpretation key="4" text="Test_Packet mode"/>
				<interpretation key="5" text="Test_Force_Enable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="SGINAK" description="Set global IN NAK"/>
			<field bitoffset="8" bitlength="1" name="CGINAK" description="Clear global IN NAK"/>
			<field bitoffset="9" bitlength="1" name="SGONAK" description="Set global OUT NAK"/>
			<field bitoffset="10" bitlength="1" name="CGONAK" description="Clear global OUT NAK"/>
			<field bitoffset="11" bitlength="1" name="POPRGDNE" description="Power-on programming done"/>
		</register>
		<register name="OTG_FS_DSTS" description="OTG_FS device status register" address="0x50000808" resetvalue="0x00000010" access="r">
			<field bitoffset="0" bitlength="1" name="SUSPSTS" description="Suspend status"/>
			<field bitoffset="1" bitlength="2" name="ENUMSPD" description="ENUMSPD[1:0] bits (Enumerated speed)">
				<interpretation key="3" text="Full speed (PHY clock is running at 48 MHz)"/>
			</field>
			<field bitoffset="3" bitlength="1" name="EERR" description="Erratic error"/>
			<field bitoffset="8" bitlength="14" name="FNSOF" description="Frame number of the received SOF"/>
		</register>
		<register name="OTG_FS_DIEPMSK" description="OTG_FS device IN endpoint common interrupt mask register" address="0x50000810" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="TOM" description="Timeout condition mask (Non-isochronous endpoints)"/>
			<field bitoffset="4" bitlength="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask"/>
			<field bitoffset="5" bitlength="1" name="INEPNMM" description="IN token received with EP mismatch mask"/>
			<field bitoffset="6" bitlength="1" name="INEPNEM" description="IN endpoint NAK effective mask"/>
		</register>
		<register name="OTG_FS_DOEPMSK" description="OTG_FS device OUT endpoint common interrupt mask register" address="0x50000814" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="STUPM" description="SETUP phase done mask"/>
			<field bitoffset="4" bitlength="1" name="OTEPDM" description="OUT token received when endpoint disabled mask"/>
		</register>
		<register name="OTG_FS_DAINT" description="OTG_FS device all endpoints interrupt register" address="0x50000818" access="r">
			<field bitoffset="0" bitlength="16" name="IEPINT" description="IN endpoint interrupt bits"/>
			<field bitoffset="16" bitlength="16" name="OEPINT" description="OUT endpoint interrupt bits"/>
		</register>
		<register name="OTG_FS_DAINTMSK" description="OTG_FS device all endpoints interrupt mask register" address="0x5000081C" access="rw">
			<field bitoffset="0" bitlength="16" name="IEPM" description="IN EP interrupt mask bits"/>
			<field bitoffset="16" bitlength="16" name="OEPM" description="OUT EP interrupt mask bits"/>
		</register>
		<register name="OTG_FS_DVBUSDIS" description="OTG_FS device Vbus discharge time register" address="0x50000828" resetvalue="0x000017D7" access="rw">
			<field bitoffset="0" bitlength="16" name="VBUSDT" description="Device Vbus discharge time"/>
		</register>
		<register name="OTG_FS_DVBUSPULSE" description="OTG_FS device Vbus pulsing time register" address="0x5000082C" resetvalue="0x000005B8" access="rw">
			<field bitoffset="0" bitlength="12" name="DVBUSP" description="Device Vbus pulsing time"/>
		</register>
		<register name="OTG_FS_DIEPEMPMSK" description="OTG_FS device IN endpoint FIFO empty interrupt mask register" address="0x50000834" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits"/>
		</register>
		<register name="OTG_FS_DIEPCTL0" description="OTG_FS device control IN endpoint 0 control register" address="0x50000900" access="rw">
			<field bitoffset="0" bitlength="2" name="MPSIZ" description="Maximum packet size">
				<interpretation key="0" text="64 bytes"/>
				<interpretation key="1" text="32 bytes"/>
				<interpretation key="2" text="16 bytes"/>
				<interpretation key="3" text="8 bytes"/>
			</field>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DIEPINT0" description="OTG_FS device IN endpoint 0 interrupt register" address="0x50000908" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
		</register>
		<register name="OTG_FS_DIEPTSIZ0" description="OTG_FS device IN endpoint 0 transfer size register" address="0x50000910" access="rw">
			<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="2" name="PKTCNT" description="Packet count"/>
		</register>
		<register name="OTG_FS_DTXFSTS0" description="OTG_FS device IN endpoint 0 transmit FIFO status register" address="0x50000918" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_FS_DIEPCTL1" description="OTG_FS device control IN endpoint 1 control register" address="0x50000920" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DIEPINT1" description="OTG_FS device IN endpoint 1 interrupt register" address="0x50000928" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
		</register>
		<register name="OTG_FS_DIEPTSIZ1" description="OTG_FS device IN endpoint 1 transfer size register" address="0x50000930" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_FS_DTXFSTS1" description="OTG_FS device IN endpoint 1 transmit FIFO status register" address="0x50000938" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_FS_DIEPCTL2" description="OTG_FS device control IN endpoint 2 control register" address="0x50000940" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DIEPINT2" description="OTG_FS device IN endpoint 2 interrupt register" address="0x50000948" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
		</register>
		<register name="OTG_FS_DIEPTSIZ2" description="OTG_FS device IN endpoint 2 transfer size register" address="0x50000950" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_FS_DTXFSTS2" description="OTG_FS device IN endpoint 2 transmit FIFO status register" address="0x50000958" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_FS_DIEPCTL3" description="OTG_FS device control IN endpoint 3 control register" address="0x50000960" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DIEPINT3" description="OTG_FS device IN endpoint 3 interrupt register" address="0x50000968" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
		</register>
		<register name="OTG_FS_DIEPTSIZ3" description="OTG_FS device IN endpoint 3 transfer size register" address="0x50000970" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_FS_DTXFSTS3" description="OTG_FS device IN endpoint 3 transmit FIFO status register" address="0x50000978" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_FS_DOEPCTL0" description="OTG_FS device control OUT endpoint 0 control register" address="0x50000B00" resetvalue="0x00008000" access="rw">
			<field bitoffset="0" bitlength="2" name="MPSIZ" description="Maximum packet size">
				<interpretation key="0" text="64 bytes"/>
				<interpretation key="1" text="32 bytes"/>
				<interpretation key="2" text="16 bytes"/>
				<interpretation key="3" text="8 bytes"/>
			</field>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DOEPINT0" description="OTG_FS device OUT endpoint 0 interrupt register" address="0x50000B08" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
		</register>
		<register name="OTG_FS_DOEPTSIZ0" description="OTG_FS device OUT endpoint 0 transfer size register" address="0x50000B10" access="rw">
			<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="1" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_FS_DOEPCTL1" description="OTG_FS device control OUT endpoint 1 control register" address="0x50000B20" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DOEPINT1" description="OTG_FS device OUT endpoint 1 interrupt register" address="0x50000B28" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
		</register>
		<register name="OTG_FS_DOEPTSIZ1" description="OTG_FS device OUT endpoint 1 transfer size register" address="0x50000B30" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_FS_DOEPCTL2" description="OTG_FS device control OUT endpoint 2 control register" address="0x50000B40" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DOEPINT2" description="OTG_FS device OUT endpoint 2 interrupt register" address="0x50000B48" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
		</register>
		<register name="OTG_FS_DOEPTSIZ2" description="OTG_FS device OUT endpoint 2 transfer size register" address="0x50000B50" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_FS_DOEPCTL3" description="OTG_FS device control OUT endpoint 3 control register" address="0x50000B60" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_FS_DOEPINT3" description="OTG_FS device OUT endpoint 3 interrupt register" address="0x50000B68" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
		</register>
		<register name="OTG_FS_DOEPTSIZ3" description="OTG_FS device OUT endpoint 3 transfer size register" address="0x50000B70" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
	</registergroup>
	<registergroup name="OTG_FS_PCK" description="OTG_FS power and clock register">
		<register name="OTG_FS_PCGCCTL" description="OTG_FS power and clock gating control register" address="0x50000E00" access="rw">
			<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
			<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
			<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
		</register>
	</registergroup>
</group>
<group name="OTG_HS_HST" description="USB host high-speed interface">
	<registergroup name="OTG_HS_GLOB" description="OTG_HS global registers">
		<register name="OTG_HS_GOTGCTL" description="OTG_HS control and status register" address="0x40040000" resetvalue="0x00000800" access="rw">
			<field bitoffset="10" bitlength="1" name="HSHNPEN" description="Host set HNP enable"/>
			<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
			<field bitoffset="17" bitlength="3" name="DBCT" description="Long/short debounce time"/>
			<field bitoffset="18" bitlength="1" name="ASVLD" description="A-session valid"/>
		</register>
		<register name="OTG_HS_GOTGINT" description="OTG_HS interrupt register" address="0x40040004" access="rw">
			<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
			<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
			<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
			<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
			<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
			<field bitoffset="19" bitlength="1" name="DBCDNE" description="Debounce done"/>
		</register>
		<register name="OTG_HS_GAHBCFG" description="OTG_HS AHB configuration register" address="0x40040008" access="rw">
			<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
			<field bitoffset="1" bitlength="4" name="HBSTLEN" description="HBSTLEN[3:0] bits (Burst length/type)">
				<interpretation key="0" text="Single"/>
				<interpretation key="1" text="INCR"/>
				<interpretation key="3" text="INCR4"/>
				<interpretation key="5" text="INCR8"/>
				<interpretation key="7" text="INCR16"/>
			</field>
			<field bitoffset="5" bitlength="1" name="DMAEN" description="DMA enable"/>
			<field bitoffset="8" bitlength="1" name="PTXFELVL" description="Periodic TxFIFO empty level"/>
		</register>
		<register name="OTG_HS_GUSBCFG" description="OTG_HS USB configuration register" address="0x4004000C" resetvalue="0x00000A00" access="rw">
			<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
			<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
			<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
			<field bitoffset="15" bitlength="1" name="PHYLPCS" description="PHY low-power clock select"/>
			<field bitoffset="17" bitlength="1" name="ULPIFSLS" description="ULPI FS/LS select"/>
			<field bitoffset="18" bitlength="1" name="ULPIAR" description="ULPI LPI auto-resume"/>
			<field bitoffset="19" bitlength="1" name="ULPICSM" description="ULPI LPI clock SuspendM"/>
			<field bitoffset="20" bitlength="1" name="ULPIEVBUSD" description="ULPI external Vbus drive"/>
			<field bitoffset="21" bitlength="1" name="ULPIEVBUSI" description="ULPI external Vbus indicator"/>
			<field bitoffset="22" bitlength="1" name="TSDPS" description="TermSel DLine pulsing selection"/>
			<field bitoffset="23" bitlength="1" name="PCCI" description="Indicator complement"/>
			<field bitoffset="24" bitlength="1" name="PTCI" description="Indicator pass through"/>
			<field bitoffset="25" bitlength="1" name="ULPIIPD" description="ULPI interface protect disable"/>
			<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
			<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
			<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
		</register>
		<register name="OTG_HS_GRSTCTL" description="OTG_HS reset register" address="0x40040010" resetvalue="0x20000000" access="rw">
			<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
			<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
			<field bitoffset="2" bitlength="1" name="FCRST" description="Host frame counter reset"/>
			<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
			<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
			<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
				<interpretation key="0" text="Non-periodic TxFIFO flush in host mode"/>
				<interpretation key="1" text="Periodic TxFIFO flush in host mode"/>
				<interpretation key="32" text="Flush all the transmit FIFOs in host mode"/>
			</field>
			<field bitoffset="30" bitlength="1" name="DMAREQ" description="DMA request signal"/>
			<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
		</register>
		<register name="OTG_HS_GINTSTS" description="OTG_HS core interrupt register" address="0x40040014" resetvalue="0x04000020" access="rw">
			<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
			<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
			<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
			<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
			<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
			<field bitoffset="5" bitlength="1" name="NPTXFE" description="Non-periodic TxFIFO empty"/>
			<field bitoffset="21" bitlength="1" name="IPXFR" description="Incomplete periodic transfer"/>
			<field bitoffset="22" bitlength="1" name="DATAFSUSP" description="Data fetch suspended"/>
			<field bitoffset="24" bitlength="1" name="HPRTINT" description="Host port interrupt"/>
			<field bitoffset="25" bitlength="1" name="HCINT" description="Host channels interrupt"/>
			<field bitoffset="26" bitlength="1" name="PTXFE" description="Periodic TxFIFO empty"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
			<field bitoffset="29" bitlength="1" name="DISCINT" description="Disconnect detected interrupt"/>
			<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
			<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
		</register>
		<register name="OTG_HS_GINTMSK" description="OTG_HS interrupt mask register" address="0x40040018" access="rw">
			<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
			<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
			<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
			<field bitoffset="5" bitlength="1" name="NPTXFEM" description="Non-periodic TxFIFO empt masky"/>
			<field bitoffset="21" bitlength="1" name="IPXFRM" description="Incomplete periodic transfer mask"/>
			<field bitoffset="24" bitlength="1" name="HPRTIM" description="Host port interrupt mask"/>
			<field bitoffset="25" bitlength="1" name="HCIM" description="Host channels interrupt mask"/>
			<field bitoffset="26" bitlength="1" name="PTXFEM" description="Periodic TxFIFO empty mask"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
			<field bitoffset="29" bitlength="1" name="DISCINTM" description="Disconnect detected interrupt mask"/>
			<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
			<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
		</register>
		<register name="OTG_HS_GRXSTSR" description="OTG_HS receive status debug read register" address="0x4004001C" access="r">
			<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
				<interpretation key="0" text="Channel 0"/>
				<interpretation key="1" text="Channel 1"/>
				<interpretation key="2" text="Channel 2"/>
				<interpretation key="3" text="Channel 3"/>
				<interpretation key="4" text="Channel 4"/>
				<interpretation key="5" text="Channel 5"/>
				<interpretation key="6" text="Channel 6"/>
				<interpretation key="7" text="Channel 7"/>
				<interpretation key="8" text="Channel 8"/>
				<interpretation key="9" text="Channel 9"/>
				<interpretation key="10" text="Channel 10"/>
				<interpretation key="11" text="Channel 11"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="2" text="IN data packet received"/>
				<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
				<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
				<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
			</field>
		</register>
		<register name="OTG_HS_GRXSTSP" description="OTG_HS OTG status read/pop register" address="0x40040020" access="r">
			<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
				<interpretation key="0" text="Channel 0"/>
				<interpretation key="1" text="Channel 1"/>
				<interpretation key="2" text="Channel 2"/>
				<interpretation key="3" text="Channel 3"/>
				<interpretation key="4" text="Channel 4"/>
				<interpretation key="5" text="Channel 5"/>
				<interpretation key="6" text="Channel 6"/>
				<interpretation key="7" text="Channel 7"/>
				<interpretation key="8" text="Channel 8"/>
				<interpretation key="9" text="Channel 9"/>
				<interpretation key="10" text="Channel 10"/>
				<interpretation key="11" text="Channel 11"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="2" text="IN data packet received"/>
				<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
				<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
				<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
			</field>
		</register>
		<register name="OTG_HS_GRXFSIZ" description="OTG_HS receive FIFO size register" address="0x40040024" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
		</register>
		<register name="OTG_HS_GNPTXFSIZ" description="OTG_HS host non-periodic transmit FIFO size register" address="0x40040028" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="NPTXFSA" description="Non-periodic transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="NPTXFD" description="Non-periodic TxFIFO depth"/>
		</register>
		<register name="OTG_HS_GNPTXSTS" description="OTG_HS non-periodic transmit FIFO/queue status register" address="0x4004002C" resetvalue="0x00080200" access="r">
			<field bitoffset="0" bitlength="16" name="NPTXFSAV" description="Non-periodic TxFIFO space available"/>
			<field bitoffset="16" bitlength="8" name="NPTQXSAV" description="Non-periodic transmit request queue space available"/>
			<field bitoffset="24" bitlength="7" name="NPTXQTOP" description="Top of the non-periodic transmit request queue"/>
		</register>
		<register name="OTG_HS_GCCFG" description="OTG_HS general core configuration register" address="0x40040038" access="rw">
			<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
			<field bitoffset="17" bitlength="1" name="I2CPADEN" description="I2C bus connection for ext I2C PHY enable"/>
			<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
			<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
			<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
			<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
		</register>
		<register name="OTG_HS_CID" description="OTG_HS core ID register" address="0x4004003C" resetvalue="0x00001200" access="rw">
			<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
		</register>
		<register name="OTG_HS_HPTXFSIZ" description="OTG_HS host periodic transmit FIFO size register" address="0x40040100" resetvalue="0x02000600" access="rw">
			<field bitoffset="0" bitlength="16" name="PTXSA" description="Host periodic TxFIFO start address"/>
			<field bitoffset="16" bitlength="16" name="PTXFD" description="Host periodic TxFIFO depth"/>
		</register>
	</registergroup>
	<registergroup name="OTG_HS_HMD" description="OTG_HS host mode registers">
		<register name="OTG_HS_HCFG" description="OTG_HS host configuration register" address="0x40040400" access="rw">
			<field bitoffset="0" bitlength="2" name="FSLSPCS" description="FSLSPCS[1:0] bits (FS/LS PHY clock select)">
				<interpretation key="1" text="Select 48 MHz PHY clock frequency (FS/LS)"/>
			</field>
			<field bitoffset="2" bitlength="1" name="FSLSS" description="FS-/LS-only support"/>
		</register>
		<register name="OTG_HS_HFIR" description="OTG_HS host frame interval register" address="0x40040404" resetvalue="0x0000EA60" access="rw">
			<field bitoffset="0" bitlength="16" name="FRIVL" description="Frame interval"/>
		</register>
		<register name="OTG_HS_HFNUM" description="OTG_HS host frame number/frame time remaining register" address="0x40040408" resetvalue="0x00003FFF" access="r">
			<field bitoffset="0" bitlength="16" name="FRNUM" description="Frame number"/>
			<field bitoffset="16" bitlength="16" name="FTREM" description="Frame time remaining"/>
		</register>
		<register name="OTG_HS_HPTXSTS" description="OTG_HS host periodic transmit FIFO/queue status register" address="0x40040410" resetvalue="0x00080100" access="rw">
			<field bitoffset="0" bitlength="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available"/>
			<field bitoffset="16" bitlength="8" name="PTXQSAV" description="Periodic transmit request queue space available"/>
			<field bitoffset="24" bitlength="8" name="PTXQTOP" description="Top of the periodic transmit request queue"/>
		</register>
		<register name="OTG_HS_HAINT" description="OTG_HS host all channels interrupt register" address="0x40040414" access="r">
			<field bitoffset="0" bitlength="16" name="HAINT" description="Channel interrupts"/>
		</register>
		<register name="OTG_HS_HAINTMSK" description="OTG_HS host all channels interrupt mask register" address="0x40040418" access="rw">
			<field bitoffset="0" bitlength="16" name="HAINTM" description="Channel interrupts mask"/>
		</register>
		<register name="OTG_HS_HPRT" description="OTG_HS USB host port control and status register" address="0x40040440" access="rw">
			<field bitoffset="0" bitlength="1" name="PCSTS" description="Port connect status"/>
			<field bitoffset="1" bitlength="1" name="PCDET" description="Port connect detected"/>
			<field bitoffset="2" bitlength="1" name="PENA" description="Port enable"/>
			<field bitoffset="3" bitlength="1" name="PENCHNG" description="Port enable/disable change"/>
			<field bitoffset="4" bitlength="1" name="POCA" description="Port overcurrent activ"/>
			<field bitoffset="5" bitlength="1" name="POCCHNG" description="Port overcurrent change"/>
			<field bitoffset="6" bitlength="1" name="PRES" description="Port resume"/>
			<field bitoffset="7" bitlength="1" name="PSUSP" description="Port suspend"/>
			<field bitoffset="8" bitlength="1" name="PRST" description="Port reset"/>
			<field bitoffset="10" bitlength="2" name="PLSTS" description="PLSTS[1:0] bits (Port line status)">
				<interpretation key="2" text="Logic level of OTG_HS_FS_DP"/>
				<interpretation key="3" text="Logic level of OTG_HS_FS_DM"/>
			</field>
			<field bitoffset="12" bitlength="1" name="PPWR" description="Port power"/>
			<field bitoffset="13" bitlength="4" name="PTCTL" description="PTCTL[3:0] bits (Port test control)">
				<interpretation key="0" text="Test mode disabled"/>
				<interpretation key="1" text="Test_J mode"/>
				<interpretation key="2" text="Test_K mode"/>
				<interpretation key="3" text="Test_SE0_NAK mode"/>
				<interpretation key="4" text="Test_Packet mode"/>
				<interpretation key="5" text="Test_Force_Enable"/>
			</field>
			<field bitoffset="17" bitlength="2" name="PSPD" description="PLSTS[1:0] bits (Port speed)">
				<interpretation key="0" text="High speed"/>
				<interpretation key="1" text="Full speed"/>
				<interpretation key="2" text="Low speed"/>
			</field>
		</register>
		<register name="OTG_HS_HCCHAR0" description="OTG_HS host channel-0 characteristics register" address="0x40040500" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT0" description="OTG_HS host channel-0 split control register" address="0x40040504" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT0" description="OTG_HS host channel-0 interrupt register" address="0x40040508" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK0" description="OTG_HS host channel-0 interrupt mask register" address="0x4004050C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ0" description="OTG_HS host channel-0 transfer size register" address="0x40040510" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA0" description="OTG_HS host channel-0 DMA address register" address="0x40040514" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR1" description="OTG_HS host channel-1 characteristics register" address="0x40040520" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT1" description="OTG_HS host channel-1 split control register" address="0x40040524" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT1" description="OTG_HS host channel-1 interrupt register" address="0x40040528" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK1" description="OTG_HS host channel-1 interrupt mask register" address="0x4004052C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ1" description="OTG_HS host channel-1 transfer size register" address="0x40040530" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA1" description="OTG_HS host channel-1 DMA address register" address="0x40040534" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR2" description="OTG_HS host channel-2 characteristics register" address="0x40040540" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT2" description="OTG_HS host channel-2 split control register" address="0x40040544" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT2" description="OTG_HS host channel-2 interrupt register" address="0x40040548" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK2" description="OTG_HS host channel-2 interrupt mask register" address="0x4004054C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ2" description="OTG_HS host channel-2 transfer size register" address="0x40040550" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA2" description="OTG_HS host channel-2 DMA address register" address="0x40040554" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR3" description="OTG_HS host channel-3 characteristics register" address="0x40040560" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT3" description="OTG_HS host channel-3 split control register" address="0x40040564" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT3" description="OTG_HS host channel-3 interrupt register" address="0x40040568" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK3" description="OTG_HS host channel-3 interrupt mask register" address="0x4004056C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ3" description="OTG_HS host channel-3 transfer size register" address="0x40040570" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA3" description="OTG_HS host channel-3 DMA address register" address="0x40040574" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR4" description="OTG_HS host channel-4 characteristics register" address="0x40040580" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT4" description="OTG_HS host channel-4 split control register" address="0x40040584" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT4" description="OTG_HS host channel-4 interrupt register" address="0x40040588" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK4" description="OTG_HS host channel-4 interrupt mask register" address="0x4004058C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ4" description="OTG_HS host channel-4 transfer size register" address="0x40040590" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA4" description="OTG_HS host channel-4 DMA address register" address="0x40040594" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR5" description="OTG_HS host channel-5 characteristics register" address="0x400405A0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT5" description="OTG_HS host channel-5 split control register" address="0x400405A4" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT5" description="OTG_HS host channel-5 interrupt register" address="0x400405A8" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK5" description="OTG_HS host channel-5 interrupt mask register" address="0x400405AC" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ5" description="OTG_HS host channel-5 transfer size register" address="0x400405B0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA5" description="OTG_HS host channel-5 DMA address register" address="0x400405B4" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR6" description="OTG_HS host channel-6 characteristics register" address="0x400405C0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT6" description="OTG_HS host channel-6 split control register" address="0x400405C4" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT6" description="OTG_HS host channel-6 interrupt register" address="0x400405C8" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK6" description="OTG_HS host channel-6 interrupt mask register" address="0x400405CC" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ6" description="OTG_HS host channel-6 transfer size register" address="0x400405D0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA6" description="OTG_HS host channel-6 DMA address register" address="0x400405D4" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR7" description="OTG_HS host channel-7 characteristics register" address="0x400405E0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT7" description="OTG_HS host channel-7 split control register" address="0x400405E4" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT7" description="OTG_HS host channel-7 interrupt register" address="0x400405E8" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK7" description="OTG_HS host channel-7 interrupt mask register" address="0x400405EC" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ7" description="OTG_HS host channel-7 transfer size register" address="0x400405F0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA7" description="OTG_HS host channel-7 DMA address register" address="0x400405F4" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR8" description="OTG_HS host channel-8 characteristics register" address="0x40040600" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT8" description="OTG_HS host channel-8 split control register" address="0x40040604" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT8" description="OTG_HS host channel-8 interrupt register" address="0x40040608" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK8" description="OTG_HS host channel-8 interrupt mask register" address="0x4004060C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ8" description="OTG_HS host channel-8 transfer size register" address="0x40040610" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA8" description="OTG_HS host channel-8 DMA address register" address="0x40040614" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR9" description="OTG_HS host channel-9 characteristics register" address="0x40040620" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT9" description="OTG_HS host channel-9 split control register" address="0x40040624" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT9" description="OTG_HS host channel-9 interrupt register" address="0x40040628" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK9" description="OTG_HS host channel-9 interrupt mask register" address="0x4004062C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ9" description="OTG_HS host channel-9 transfer size register" address="0x40040630" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA9" description="OTG_HS host channel-9 DMA address register" address="0x40040634" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR10" description="OTG_HS host channel-10 characteristics register" address="0x40040640" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT10" description="OTG_HS host channel-10 split control register" address="0x40040644" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT10" description="OTG_HS host channel-10 interrupt register" address="0x40040648" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK10" description="OTG_HS host channel-10 interrupt mask register" address="0x4004064C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ10" description="OTG_HS host channel-10 transfer size register" address="0x40040650" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA10" description="OTG_HS host channel-10 DMA address register" address="0x40040654" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_HCCHAR11" description="OTG_HS host channel-11 characteristics register" address="0x40040660" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
			<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
			<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
				<interpretation key="1" text="1 transaction"/>
				<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
				<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
			</field>
			<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
			<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
			<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
		</register>
		<register name="OTG_HS_HCSPLT11" description="OTG_HS host channel-11 split control register" address="0x40040664" access="rw">
			<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
			<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
			<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
				<interpretation key="0" text="Mid"/>
				<interpretation key="1" text="End"/>
				<interpretation key="2" text="Begin"/>
				<interpretation key="3" text="All"/>
			</field>
			<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
			<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
		</register>
		<register name="OTG_HS_HCINT11" description="OTG_HS host channel-11 interrupt register" address="0x40040668" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
			<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
			<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
			<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
			<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
			<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
			<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
			<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
			<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
		</register>
		<register name="OTG_HS_HCINTMSK11" description="OTG_HS host channel-11 interrupt mask register" address="0x4004066C" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
			<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
			<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
			<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
			<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
			<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
			<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
			<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
			<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
		</register>
		<register name="OTG_HS_HCTSIZ11" description="OTG_HS host channel-11 transfer size register" address="0x40040670" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
			</field>
			<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
		</register>
		<register name="OTG_HS_HCDMA11" description="OTG_HS host channel-11 DMA address register" address="0x40040674" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
	</registergroup>
	<registergroup name="OTG_HS_PCK" description="OTG_HS power and clock register">
		<register name="OTG_HS_PCGCCTL" description="OTG_HS power and clock gating control register" address="0x40040E00" access="rw">
			<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
			<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
			<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
		</register>
	</registergroup>
</group>
<group name="OTG_HS_DEV" description="USB device high-speed interface">
	<registergroup name="OTG_HS_GLOB" description="OTG_HS global registers">
		<register name="OTG_HS_GOTGCTL" description="OTG_HS control and status register" address="0x40040000" resetvalue="0x00000800" access="rw">
			<field bitoffset="0" bitlength="1" name="SRQSCS" description="Session request success"/>
			<field bitoffset="1" bitlength="1" name="SRQ" description="Session request"/>
			<field bitoffset="8" bitlength="1" name="HNGSCS" description="Host negotiation success"/>
			<field bitoffset="9" bitlength="1" name="HNPRQ" description="HNP request"/>
			<field bitoffset="11" bitlength="1" name="DHNPEN" description="Device HNP enable"/>
			<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
			<field bitoffset="19" bitlength="1" name="BSVLD" description="B-session valid"/>
		</register>
		<register name="OTG_HS_GOTGINT" description="OTG_HS interrupt register" address="0x40040004" access="rw">
			<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
			<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
			<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
			<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
			<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
		</register>
		<register name="OTG_HS_GAHBCFG" description="OTG_HS AHB configuration register" address="0x40040008" access="rw">
			<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
			<field bitoffset="1" bitlength="4" name="HBSTLEN" description="HBSTLEN[3:0] bits (Burst length/type)">
				<interpretation key="0" text="Single"/>
				<interpretation key="1" text="INCR"/>
				<interpretation key="3" text="INCR4"/>
				<interpretation key="5" text="INCR8"/>
				<interpretation key="7" text="INCR16"/>
			</field>
			<field bitoffset="5" bitlength="1" name="DMAEN" description="DMA enable"/>
			<field bitoffset="7" bitlength="1" name="TXFELVL" description="TxFIFO empty level"/>
		</register>
		<register name="OTG_HS_GUSBCFG" description="OTG_HS USB configuration register" address="0x4004000C" resetvalue="0x00000A00" access="rw">
			<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
			<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
			<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
			<field bitoffset="10" bitlength="4" name="TRDT" description="TRDT[3:0] bits (USB turnaround time)"/>
			<field bitoffset="15" bitlength="1" name="PHYLPCS" description="PHY low-power clock select"/>
			<field bitoffset="17" bitlength="1" name="ULPIFSLS" description="ULPI FS/LS select"/>
			<field bitoffset="18" bitlength="1" name="ULPIAR" description="ULPI LPI auto-resume"/>
			<field bitoffset="19" bitlength="1" name="ULPICSM" description="ULPI LPI clock SuspendM"/>
			<field bitoffset="20" bitlength="1" name="ULPIEVBUSD" description="ULPI external Vbus drive"/>
			<field bitoffset="21" bitlength="1" name="ULPIEVBUSI" description="ULPI external Vbus indicator"/>
			<field bitoffset="22" bitlength="1" name="TSDPS" description="TermSel DLine pulsing selection"/>
			<field bitoffset="23" bitlength="1" name="PCCI" description="Indicator complement"/>
			<field bitoffset="24" bitlength="1" name="PTCI" description="Indicator pass through"/>
			<field bitoffset="25" bitlength="1" name="ULPIIPD" description="ULPI interface protect disable"/>
			<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
			<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
			<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
		</register>
		<register name="OTG_HS_GRSTCTL" description="OTG_HS reset register" address="0x40040010" resetvalue="0x20000000" access="rw">
			<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
			<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
			<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
			<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
			<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
				<interpretation key="0" text="Tx FIFO 0 flush in device mode"/>
				<interpretation key="1" text="Tx FIFO 1 flush in device mode"/>
				<interpretation key="2" text="Tx FIFO 2 flush in device mode"/>
				<interpretation key="3" text="Tx FIFO 3 flush in device mode"/>
				<interpretation key="4" text="Tx FIFO 4 flush in device mode"/>
				<interpretation key="5" text="Tx FIFO 5 flush in device mode"/>
				<interpretation key="6" text="Tx FIFO 6 flush in device mode"/>
				<interpretation key="7" text="Tx FIFO 7 flush in device mode"/>
				<interpretation key="8" text="Tx FIFO 8 flush in device mode"/>
				<interpretation key="9" text="Tx FIFO 9 flush in device mode"/>
				<interpretation key="10" text="Tx FIFO 10 flush in device mode"/>
				<interpretation key="11" text="Tx FIFO 11 flush in device mode"/>
				<interpretation key="12" text="Tx FIFO 12 flush in device mode"/>
				<interpretation key="13" text="Tx FIFO 13 flush in device mode"/>
				<interpretation key="14" text="Tx FIFO 14 flush in device mode"/>
				<interpretation key="15" text="Tx FIFO 15 flush in device mode"/>
				<interpretation key="32" text="Flush all the transmit FIFOs in device mode"/>
			</field>
			<field bitoffset="30" bitlength="1" name="DMAREQ" description="DMA request signal"/>
			<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
		</register>
		<register name="OTG_HS_GINTSTS" description="OTG_HS core interrupt register" address="0x40040014" resetvalue="0x04000020" access="rw">
			<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
			<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
			<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
			<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
			<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
			<field bitoffset="6" bitlength="1" name="GINAKEFF" description="Global IN non-periodic NAK effective"/>
			<field bitoffset="7" bitlength="1" name="GONAKEFF" description="Global OUT NAK effective"/>
			<field bitoffset="10" bitlength="1" name="ESUSP" description="Early suspend"/>
			<field bitoffset="11" bitlength="1" name="USBSUSP" description="USB suspend"/>
			<field bitoffset="12" bitlength="1" name="USBRST" description="USB reset"/>
			<field bitoffset="13" bitlength="1" name="ENUMDNE" description="Enumeration done"/>
			<field bitoffset="14" bitlength="1" name="ISOODRP" description="Isochronous OUT packet dropped interrupt"/>
			<field bitoffset="15" bitlength="1" name="EOPF" description="End of periodic frame interrupt"/>
			<field bitoffset="18" bitlength="1" name="IEPINT" description="TIN endpoint interrupt"/>
			<field bitoffset="19" bitlength="1" name="OEPINT" description="OUT endpoint interrupt"/>
			<field bitoffset="20" bitlength="1" name="IISOIXFR" description="Incomplete isochronous IN transfer"/>
			<field bitoffset="21" bitlength="1" name="INCOMPISOOUT" description="Incomplete isochronous OUT transfer"/>
			<field bitoffset="22" bitlength="1" name="DATAFSUSP" description="Data fetch suspended"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
			<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
			<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
		</register>
		<register name="OTG_HS_GINTMSK" description="OTG_HS interrupt mask register" address="0x40040018" access="rw">
			<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
			<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
			<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
			<field bitoffset="6" bitlength="1" name="GINAKEFFM" description="Global IN non-periodic NAK effective mask"/>
			<field bitoffset="7" bitlength="1" name="GONAKEFFM" description="Global OUT NAK effective mask"/>
			<field bitoffset="10" bitlength="1" name="ESUSPM" description="Early suspend mask"/>
			<field bitoffset="11" bitlength="1" name="USBSUSPM" description="USB suspend mask"/>
			<field bitoffset="12" bitlength="1" name="USBRSTM" description="USB reset mask"/>
			<field bitoffset="13" bitlength="1" name="ENUMDNEM" description="Enumeration done mask"/>
			<field bitoffset="14" bitlength="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt mask"/>
			<field bitoffset="15" bitlength="1" name="EOPFM" description="End of periodic frame interrupt mask"/>
			<field bitoffset="17" bitlength="1" name="EPMISM" description="Endpoint mismatch interrupt mask"/>
			<field bitoffset="18" bitlength="1" name="IEPINTM" description="TIN endpoint interrupt mask"/>
			<field bitoffset="19" bitlength="1" name="OEPINTM" description="OUT endpoint interrupt mask"/>
			<field bitoffset="20" bitlength="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer mask"/>
			<field bitoffset="21" bitlength="1" name="IISOOXFRM" description="Incomplete isochronous OUT transfer mask"/>
			<field bitoffset="22" bitlength="1" name="FSUSPM" description="Data fetch suspended mask"/>
			<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
			<field bitoffset="29" bitlength="1" name="DISCINTM" description="Disconnect detected interrupt mask"/>
			<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
			<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
		</register>
		<register name="OTG_HS_GRXSTSR" description="OTG_HS receive status debug read register" address="0x4004001C" access="r">
			<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
				<interpretation key="0" text="Endpoint 0"/>
				<interpretation key="1" text="Endpoint 1"/>
				<interpretation key="2" text="Endpoint 2"/>
				<interpretation key="3" text="Endpoint 3"/>
				<interpretation key="4" text="Endpoint 4"/>
				<interpretation key="5" text="Endpoint 5"/>
				<interpretation key="6" text="Endpoint 6"/>
				<interpretation key="7" text="Endpoint 7"/>
				<interpretation key="8" text="Endpoint 8"/>
				<interpretation key="9" text="Endpoint 9"/>
				<interpretation key="10" text="Endpoint 10"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
				<interpretation key="2" text="OUT data packet received"/>
				<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
				<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
				<interpretation key="6" text="SETUP data packet received"/>
			</field>
			<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits (Frame number)"/>
		</register>
		<register name="OTG_HS_GRXSTSP" description="OTG_HS OTG status read/pop register" address="0x40040020" access="r">
			<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
				<interpretation key="0" text="Endpoint 0"/>
				<interpretation key="1" text="Endpoint 1"/>
				<interpretation key="2" text="Endpoint 2"/>
				<interpretation key="3" text="Endpoint 3"/>
				<interpretation key="4" text="Endpoint 4"/>
				<interpretation key="5" text="Endpoint 5"/>
				<interpretation key="6" text="Endpoint 6"/>
				<interpretation key="7" text="Endpoint 7"/>
				<interpretation key="8" text="Endpoint 8"/>
				<interpretation key="9" text="Endpoint 9"/>
				<interpretation key="10" text="Endpoint 10"/>
			</field>
			<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
			<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
				<interpretation key="0" text="DATA0"/>
				<interpretation key="1" text="DATA1"/>
				<interpretation key="2" text="DATA2"/>
				<interpretation key="3" text="MDATA"/>
			</field>
			<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
				<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
				<interpretation key="2" text="OUT data packet received"/>
				<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
				<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
				<interpretation key="6" text="SETUP data packet received"/>
			</field>
			<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits (Frame number)"/>
		</register>
		<register name="OTG_HS_GRXFSIZ" description="OTG_HS receive FIFO size register" address="0x40040024" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
		</register>
		<register name="OTG_HS_TX0FSIZ" description="OTG_HS endpoint 0 transmit FIFO size register" address="0x40040028" resetvalue="0x00000200" access="rw">
			<field bitoffset="0" bitlength="16" name="TX0FSA" description="Endpoint 0 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="TX0FD" description="Endpoint 0 TxFIFO depth"/>
		</register>
		<register name="OTG_HS_GI2CCTL" description="OTG_HS I2C access register" address="0x40040030" access="rw">
			<field bitoffset="0" bitlength="8" name="RWDATA" description="I2C read/write data"/>
			<field bitoffset="8" bitlength="8" name="REGADDR" description="I2C register address"/>
			<field bitoffset="16" bitlength="7" name="ADDR" description="I2C address"/>
			<field bitoffset="23" bitlength="1" name="I2CEN" description="I2C enable"/>
			<field bitoffset="24" bitlength="1" name="ACK" description="I2C ACK"/>
			<field bitoffset="26" bitlength="2" name="I2CDEVADR" description="I2C device address"/>
			<field bitoffset="28" bitlength="1" name="I2CDATSE0" description="I2C DatSe0 USB mode"/>
			<field bitoffset="30" bitlength="1" name="RW" description="I2C read/write indicator"/>
			<field bitoffset="31" bitlength="1" name="BSYDNE" description="I2C busy/done"/>
		</register>
		<register name="OTG_HS_GCCFG" description="OTG_HS general core configuration register" address="0x40040038" access="rw">
			<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
			<field bitoffset="17" bitlength="1" name="I2CPADEN" description="I2C bus connection for ext I2C PHY enable"/>
			<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
			<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
			<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
			<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
		</register>
		<register name="OTG_HS_CID" description="OTG_HS core ID register" address="0x4004003C" resetvalue="0x00001200" access="rw">
			<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
		</register>
		<register name="OTG_HS_DIEPTXF1" description="OTG_HS device IN endpoint transmit FIFO1 size register" address="0x40040104" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO1 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_HS_DIEPTXF2" description="OTG_HS device IN endpoint transmit FIFO2 size register" address="0x40040108" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO2 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_HS_DIEPTXF3" description="OTG_HS device IN endpoint transmit FIFO3 size register" address="0x4004010C" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO3 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_HS_DIEPTXF4" description="OTG_HS device IN endpoint transmit FIFO4 size register" address="0x40040110" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO4 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_HS_DIEPTXF5" description="OTG_HS device IN endpoint transmit FIFO5 size register" address="0x40040114" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO5 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_HS_DIEPTXF6" description="OTG_HS device IN endpoint transmit FIFO6 size register" address="0x40040118" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO6 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
		<register name="OTG_HS_DIEPTXF7" description="OTG_HS device IN endpoint transmit FIFO7 size register" address="0x4004011C" resetvalue="0x02000400" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO7 transmit RAM start address"/>
			<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
		</register>
	</registergroup>
	<registergroup name="OTG_HS_DMD" description="OTG_HS device mode registers">
		<register name="OTG_HS_DCFG" description="OTG_HS device configuration register" address="0x40040800" resetvalue="0x02200000" access="rw">
			<field bitoffset="0" bitlength="2" name="DSPD" description="DSPD[1:0] bits (Device speed)">
				<interpretation key="0" text="High speed"/>
				<interpretation key="3" text="Full speed (USB 1.1 transceiver clock is 48 MHz)"/>
			</field>
			<field bitoffset="2" bitlength="1" name="NZLSOHSK" description="Non-zero-length status OUT handshake"/>
			<field bitoffset="4" bitlength="7" name="DAD" description="Device address"/>
			<field bitoffset="11" bitlength="2" name="PFIVL" description="PFIVL[1:0] bits (Periodic frame interval)">
				<interpretation key="0" text="80% of the frame interval"/>
				<interpretation key="1" text="85% of the frame interval"/>
				<interpretation key="2" text="90% of the frame interval"/>
				<interpretation key="3" text="95% of the frame interval"/>
			</field>
			<field bitoffset="24" bitlength="2" name="PERSCHIVL" description="PERSCHIVL[1:0] bits (Periodic scheduling interval)">
				<interpretation key="0" text="25% of (micro)frame"/>
				<interpretation key="1" text="50% of (micro)frame"/>
				<interpretation key="2" text="75% of (micro)frame"/>
			</field>
		</register>
		<register name="OTG_HS_DCTL" description="OTG_HS device control register" address="0x40040804" access="rw">
			<field bitoffset="0" bitlength="1" name="RWUSIG" description="Remote wakeup signaling"/>
			<field bitoffset="1" bitlength="1" name="SDIS" description="Soft disconnect"/>
			<field bitoffset="2" bitlength="1" name="GINSTS" description="Global IN NAK status"/>
			<field bitoffset="3" bitlength="1" name="GONSTS" description="Global OUT NAK status"/>
			<field bitoffset="4" bitlength="3" name="TCTL" description="TCTL[2:0] bits (Test control)">
				<interpretation key="0" text="Test mode disabled"/>
				<interpretation key="1" text="Test_J mode"/>
				<interpretation key="2" text="Test_K mode"/>
				<interpretation key="3" text="Test_SE0_NAK mode"/>
				<interpretation key="4" text="Test_Packet mode"/>
				<interpretation key="5" text="Test_Force_Enable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="SGINAK" description="Set global IN NAK"/>
			<field bitoffset="8" bitlength="1" name="CGINAK" description="Clear global IN NAK"/>
			<field bitoffset="9" bitlength="1" name="SGONAK" description="Set global OUT NAK"/>
			<field bitoffset="10" bitlength="1" name="CGONAK" description="Clear global OUT NAK"/>
			<field bitoffset="11" bitlength="1" name="POPRGDNE" description="Power-on programming done"/>
		</register>
		<register name="OTG_HS_DSTS" description="OTG_HS device status register" address="0x40040808" resetvalue="0x00000010" access="r">
			<field bitoffset="0" bitlength="1" name="SUSPSTS" description="Suspend status"/>
			<field bitoffset="1" bitlength="2" name="ENUMSPD" description="ENUMSPD[1:0] bits (Enumerated speed)">
				<interpretation key="0" text="Highl speed"/>
				<interpretation key="3" text="Full speed (PHY clock is running at 48 MHz)"/>
			</field>
			<field bitoffset="3" bitlength="1" name="EERR" description="Erratic error"/>
			<field bitoffset="8" bitlength="14" name="FNSOF" description="Frame number of the received SOF"/>
		</register>
		<register name="OTG_HS_DIEPMSK" description="OTG_HS device IN endpoint common interrupt mask register" address="0x40040810" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
			<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="TOM" description="Timeout condition mask (Non-isochronous endpoints)"/>
			<field bitoffset="4" bitlength="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask"/>
			<field bitoffset="5" bitlength="1" name="INEPNMM" description="IN token received with EP mismatch mask"/>
			<field bitoffset="6" bitlength="1" name="INEPNEM" description="IN endpoint NAK effective mask"/>
			<field bitoffset="8" bitlength="1" name="TXFURM" description="FIFO underrun mask"/>
			<field bitoffset="9" bitlength="1" name="BIM" description="Buffer not available interrupt mask"/>
		</register>
		<register name="OTG_HS_DAINT" description="OTG_HS device all endpoints interrupt register" address="0x40040818" access="r">
			<field bitoffset="0" bitlength="16" name="IEPINT" description="IN endpoint interrupt bits"/>
			<field bitoffset="16" bitlength="16" name="OEPINT" description="OUT endpoint interrupt bits"/>
		</register>
		<register name="OTG_HS_DAINTMSK" description="OTG_HS device all endpoints interrupt mask register" address="0x4004081C" access="rw">
			<field bitoffset="0" bitlength="16" name="IEPM" description="IN EP interrupt mask bits"/>
			<field bitoffset="16" bitlength="16" name="OEPM" description="OUT EP interrupt mask bits"/>
		</register>
		<register name="OTG_HS_DVBUSDIS" description="OTG_HS device Vbus discharge time register" address="0x40040828" resetvalue="0x000017D7" access="rw">
			<field bitoffset="0" bitlength="16" name="VBUSDT" description="Device Vbus discharge time"/>
		</register>
		<register name="OTG_HS_DVBUSPULSE" description="OTG_HS device Vbus pulsing time register" address="0x4004082C" resetvalue="0x000005B8" access="rw">
			<field bitoffset="0" bitlength="12" name="DVBUSP" description="Device Vbus pulsing time"/>
		</register>
		<register name="OTG_HS_DTHRCTL" description="OTG_HS device threshold control register" address="0x40040830" access="rw">
			<field bitoffset="0" bitlength="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold enable"/>
			<field bitoffset="1" bitlength="1" name="ISOTHREN" description="Isochronous IN endpoints threshold enable"/>
			<field bitoffset="2" bitlength="9" name="TXTHRLEN" description="Transmit threshold length"/>
			<field bitoffset="16" bitlength="1" name="RXTHREN" description="Receive threshold enable"/>
			<field bitoffset="17" bitlength="9" name="RXTHRLEN" description="Receive threshold length"/>
			<field bitoffset="27" bitlength="1" name="ARPEN" description="Arbiter parking enable"/>
		</register>
		<register name="OTG_HS_DIEPEMPMSK" description="OTG_HS device IN endpoint FIFO empty interrupt mask register" address="0x40040834" access="rw">
			<field bitoffset="0" bitlength="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits"/>
		</register>
		<register name="OTG_HS_DEACHINT" description="OTG_HS device each endpoint interrupt register" address="0x40040838" access="rw">
			<field bitoffset="1" bitlength="1" name="IEP1INT" description="IN endpoint 1 interrupt bit"/>
			<field bitoffset="17" bitlength="1" name="OEP1INT" description="OUT endpoint 1 interrupt bit"/>
		</register>
		<register name="OTG_HS_DEACHINTMSK" description="OTG_HS device each endpoint interrupt mask register" address="0x4004083C" access="rw">
			<field bitoffset="1" bitlength="1" name="IEP1INTM" description="IN endpoint 1 interrupt mask bit"/>
			<field bitoffset="17" bitlength="1" name="OEP1INTM" description="OUT endpoint 1 interrupt mask bit"/>
		</register>
		<register name="OTG_HS_DIEPEACHMSK1" description="OTG_HS device each IN endpoint 1 interrupt mask register" address="0x40040840" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed interrupt mask"/>
			<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
			<field bitoffset="3" bitlength="1" name="TOM" description="Timeout condition mask (Non-isochronous endpoints)"/>
			<field bitoffset="4" bitlength="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask"/>
			<field bitoffset="5" bitlength="1" name="INEPNMM" description="IN token received with EP mismatch mask"/>
			<field bitoffset="6" bitlength="1" name="INEPNEM" description="IN endpoint NAK effective mask"/>
			<field bitoffset="8" bitlength="1" name="TXFURM" description="FIFO underrun mask"/>
			<field bitoffset="9" bitlength="1" name="BIM" description="Buffer not available interrupt mask"/>
			<field bitoffset="13" bitlength="1" name="NAKM" description="NAK interrupt mask"/>
		</register>
		<register name="OTG_HS_DOEPEACHMSK1" description="OTG_HS device each OUT endpoint 1 interrupt mask register" address="0x40040880" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed interrupt mask"/>
			<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
			<field bitoffset="2" bitlength="1" name="AHBERRM" description="AHB error mask"/>
			<field bitoffset="8" bitlength="1" name="OPEM" description="OUT packet error mask"/>
			<field bitoffset="9" bitlength="1" name="BIM" description="Buffer not available interrupt mask"/>
			<field bitoffset="12" bitlength="1" name="BERRM" description="Bubble error interrupt mask"/>
			<field bitoffset="13" bitlength="1" name="NAKM" description="NAK interrupt mask"/>
			<field bitoffset="14" bitlength="1" name="NYETM" description="NYET interrupt mask"/>
		</register>
		<register name="OTG_HS_DIEPCTL0" description="OTG_HS device control IN endpoint 0 control register" address="0x40040900" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DIEPINT0" description="OTG_HS device IN endpoint 0 interrupt register" address="0x40040908" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
			<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
			<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
			<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
			<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
		</register>
		<register name="OTG_HS_DIEPTSIZ0" description="OTG_HS device IN endpoint 0 transfer size register" address="0x40040910" access="rw">
			<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="2" name="PKTCNT" description="Packet count"/>
		</register>
		<register name="OTG_HS_DTXFSTS0" description="OTG_HS device IN endpoint 0 transmit FIFO status register" address="0x40040918" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_HS_DIEPCTL1" description="OTG_HS device control IN endpoint 1 control register" address="0x40040920" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DIEPINT1" description="OTG_HS device IN endpoint 1 interrupt register" address="0x40040928" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
			<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
			<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
			<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
			<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
		</register>
		<register name="OTG_HS_DIEPTSIZ1" description="OTG_HS device IN endpoint 1 transfer size register" address="0x40040930" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DIEPDMA1" description="OTG_HS device IN endpoint 1 DMA address register" address="0x40040934" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DTXFSTS1" description="OTG_HS device IN endpoint 1 transmit FIFO status register" address="0x40040938" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_HS_DIEPCTL2" description="OTG_HS device control IN endpoint 2 control register" address="0x40040940" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DIEPINT2" description="OTG_HS device IN endpoint 2 interrupt register" address="0x40040948" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
			<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
			<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
			<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
			<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
		</register>
		<register name="OTG_HS_DIEPTSIZ2" description="OTG_HS device IN endpoint 2 transfer size register" address="0x40040950" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DIEPDMA2" description="OTG_HS device IN endpoint 2 DMA address register" address="0x40040954" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DTXFSTS2" description="OTG_HS device IN endpoint 2 transmit FIFO status register" address="0x40040958" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_HS_DIEPCTL3" description="OTG_HS device control IN endpoint 3 control register" address="0x40040960" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DIEPINT3" description="OTG_HS device IN endpoint 3 interrupt register" address="0x40040968" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
			<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
			<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
			<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
			<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
		</register>
		<register name="OTG_HS_DIEPTSIZ3" description="OTG_HS device IN endpoint 3 transfer size register" address="0x40040970" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DIEPDMA3" description="OTG_HS device IN endpoint 3 DMA address register" address="0x40040974" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DTXFSTS3" description="OTG_HS device IN endpoint 3 transmit FIFO status register" address="0x40040978" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_HS_DIEPCTL4" description="OTG_HS device control IN endpoint 4 control register" address="0x40040980" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DIEPINT4" description="OTG_HS device IN endpoint 4 interrupt register" address="0x40040988" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
			<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
			<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
			<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
			<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
		</register>
		<register name="OTG_HS_DIEPTSIZ4" description="OTG_HS device IN endpoint 4 transfer size register" address="0x40040990" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DIEPDMA4" description="OTG_HS device IN endpoint 4 DMA address register" address="0x40040994" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DTXFSTS4" description="OTG_HS device IN endpoint 4 transmit FIFO status register" address="0x40040998" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_HS_DIEPCTL5" description="OTG_HS device control IN endpoint 5 control register" address="0x400409A0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DIEPINT5" description="OTG_HS device IN endpoint 5 interrupt register" address="0x400409A8" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
			<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
			<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
			<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
			<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
			<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
			<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
			<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
		</register>
		<register name="OTG_HS_DIEPTSIZ5" description="OTG_HS device IN endpoint 5 transfer size register" address="0x400409B0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DIEPDMA5" description="OTG_HS device IN endpoint 5 DMA address register" address="0x400409B4" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DTXFSTS5" description="OTG_HS device IN endpoint 5 transmit FIFO status register" address="0x400409B78" access="r">
			<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
		</register>
		<register name="OTG_HS_DOEPCTL0" description="OTG_HS device control OUT endpoint 0 control register" address="0x40040B00" resetvalue="0x00008000" access="rw">
			<field bitoffset="0" bitlength="2" name="MPSIZ" description="Maximum packet size">
				<interpretation key="0" text="64 bytes"/>
				<interpretation key="1" text="32 bytes"/>
				<interpretation key="2" text="16 bytes"/>
				<interpretation key="3" text="8 bytes"/>
			</field>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DOEPINT0" description="OTG_HS device OUT endpoint 0 interrupt register" address="0x40040B08" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
		</register>
		<register name="OTG_HS_DOEPTSIZ0" description="OTG_HS device OUT endpoint 0 transfer size register" address="0x40040B10" access="rw">
			<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="1" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DOEPCTL1" description="OTG_HS device control OUT endpoint 1 control register" address="0x40040B20" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DOEPINT1" description="OTG_HS device OUT endpoint 1 interrupt register" address="0x40040B28" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
		</register>
		<register name="OTG_HS_DOEPTSIZ1" description="OTG_HS device OUT endpoint 1 transfer size register" address="0x40040B30" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DOEPDMA1" description="OTG_HS device OUT endpoint 1 DMA address register" address="0x40040B34" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DOEPCTL2" description="OTG_HS device control OUT endpoint 2 control register" address="0x40040B40" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DOEPINT2" description="OTG_HS device OUT endpoint 2 interrupt register" address="0x40040B48" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
		</register>
		<register name="OTG_HS_DOEPTSIZ2" description="OTG_HS device OUT endpoint 2 transfer size register" address="0x40040B50" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DOEPDMA2" description="OTG_HS device OUT endpoint 2 DMA address register" address="0x40040B54" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DOEPCTL3" description="OTG_HS device control OUT endpoint 3 control register" address="0x40040B60" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DOEPINT3" description="OTG_HS device OUT endpoint 3 interrupt register" address="0x40040B68" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
		</register>
		<register name="OTG_HS_DOEPTSIZ3" description="OTG_HS device OUT endpoint 3 transfer size register" address="0x40040B70" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DOEPDMA3" description="OTG_HS device OUT endpoint 3 DMA address register" address="0x40040B74" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DOEPCTL4" description="OTG_HS device control OUT endpoint 4 control register" address="0x40040B80" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DOEPINT4" description="OTG_HS device OUT endpoint 4 interrupt register" address="0x40040B88" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
		</register>
		<register name="OTG_HS_DOEPTSIZ4" description="OTG_HS device OUT endpoint 4 transfer size register" address="0x40040B90" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DOEPDMA4" description="OTG_HS device OUT endpoint 4 DMA address register" address="0x40040B94" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
		<register name="OTG_HS_DOEPCTL5" description="OTG_HS device control OUT endpoint 5 control register" address="0x40040BA0" access="rw">
			<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
			<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
			<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
			<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
			<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
				<interpretation key="0" text="Control"/>
				<interpretation key="1" text="Isochronous"/>
				<interpretation key="2" text="Bulk"/>
				<interpretation key="3" text="Interrupt"/>
			</field>
			<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
			<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
			<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
			<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
			<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
			<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
			<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
			<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
		</register>
		<register name="OTG_HS_DOEPINT5" description="OTG_HS device OUT endpoint 5 interrupt register" address="0x40040BA8" resetvalue="0x00000080" access="rw">
			<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
			<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
			<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
			<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
			<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
		</register>
		<register name="OTG_HS_DOEPTSIZ5" description="OTG_HS device OUT endpoint 5 transfer size register" address="0x40040BB0" access="rw">
			<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
			<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
			<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
				<interpretation key="1" text="1 packet"/>
				<interpretation key="2" text="2 packets"/>
				<interpretation key="3" text="3 packets"/>
			</field>
		</register>
		<register name="OTG_HS_DOEPDMA5" description="OTG_HS device OUT endpoint 5 DMA address register" address="0x40040BB4" access="rw">
			<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
		</register>
	</registergroup>
	<registergroup name="OTG_HS_PCK" description="OTG_HS power and clock register">
		<register name="OTG_HS_PCGCCTL" description="OTG_HS power and clock gating control register" address="0x40040E00" access="rw">
			<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
			<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
			<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
		</register>
	</registergroup>
</group>
<group name="SPI" description="">
  <registergroup name="SPI1" description="">
	<register name="SPI_CR1" description="" address="0x40013000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="1" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="2" bitlength="1" name="MSTR" description="Master Selection" />
		<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (Baud Rate Control)" />
		<field bitoffset="6" bitlength="1" name="SPE" description="SPI Enable" />
		<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame Format" />
		<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select" />
		<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management" />
		<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only" />
		<field bitoffset="11" bitlength="1" name="DFF" description="Data Frame Format" />
		<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next" />
		<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable" />
		<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode" />
		<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable" />
	</register>
	<register name="SPI_CR2" description="" address="0x40013004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx Buffer DMA Enable" />
		<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx Buffer DMA Enable" />
		<field bitoffset="2" bitlength="1" name="SSOE" description="SS Output Enable" />
		<field bitoffset="5" bitlength="1" name="ERRIE" description="Error Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer Not Empty Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer Empty Interrupt Enable" />
	</register>
	<register name="SPI_CRCPR" description="" address="0x40013010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register" />
	</register>
	<register name="SPI_DR" description="" address="0x4001300c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DR" description="Data Register" />
	</register>
	<register name="SPI_I2SCFGR" description="" address="0x4001301c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
		<field bitoffset="1" bitlength="2" name="DATLEN" description="DATLEN[1:0] bits (Data length to be transferred)" />
		<field bitoffset="3" bitlength="1" name="CKPOL" description="steady state clock polarity" />
		<field bitoffset="4" bitlength="2" name="I2SSTD" description="I2SSTD[1:0] bits (I2S standard selection)" />
		<field bitoffset="7" bitlength="1" name="PCMSYNC" description="PCM frame synchronization" />
		<field bitoffset="8" bitlength="2" name="I2SCFG" description="I2SCFG[1:0] bits (I2S configuration mode)" />
		<field bitoffset="10" bitlength="1" name="I2SE" description="I2S Enable" />
		<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection" />
	</register>
	<register name="SPI_I2SPR" description="" address="0x40013020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="I2SDIV" description="I2S Linear prescaler" />
		<field bitoffset="8" bitlength="1" name="ODD" description="Odd factor for the prescaler" />
		<field bitoffset="9" bitlength="1" name="MCKOE" description="Master Clock Output Enable" />
	</register>
	<register name="SPI_RXCRCR" description="" address="0x40013014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC Register" />
	</register>
	<register name="SPI_SR" description="" address="0x40013008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer Not Empty" />
		<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer Empty" />
		<field bitoffset="2" bitlength="1" name="CHSIDE" description="Channel side" />
		<field bitoffset="3" bitlength="1" name="UDR" description="Underrun flag" />
		<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC Error flag" />
		<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault" />
		<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag" />
		<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag" />
	</register>
	<register name="SPI_TXCRCR" description="" address="0x40013018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC Register" />
	</register>
  </registergroup>
  <registergroup name="SPI2" description="">
	<register name="SPI_CR1" description="" address="0x40003800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="1" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="2" bitlength="1" name="MSTR" description="Master Selection" />
		<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (Baud Rate Control)" />
		<field bitoffset="6" bitlength="1" name="SPE" description="SPI Enable" />
		<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame Format" />
		<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select" />
		<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management" />
		<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only" />
		<field bitoffset="11" bitlength="1" name="DFF" description="Data Frame Format" />
		<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next" />
		<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable" />
		<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode" />
		<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable" />
	</register>
	<register name="SPI_CR2" description="" address="0x40003804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx Buffer DMA Enable" />
		<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx Buffer DMA Enable" />
		<field bitoffset="2" bitlength="1" name="SSOE" description="SS Output Enable" />
		<field bitoffset="5" bitlength="1" name="ERRIE" description="Error Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer Not Empty Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer Empty Interrupt Enable" />
	</register>
	<register name="SPI_CRCPR" description="" address="0x40003810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register" />
	</register>
	<register name="SPI_DR" description="" address="0x4000380c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DR" description="Data Register" />
	</register>
	<register name="SPI_I2SCFGR" description="" address="0x4000381c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
		<field bitoffset="1" bitlength="2" name="DATLEN" description="DATLEN[1:0] bits (Data length to be transferred)" />
		<field bitoffset="3" bitlength="1" name="CKPOL" description="steady state clock polarity" />
		<field bitoffset="4" bitlength="2" name="I2SSTD" description="I2SSTD[1:0] bits (I2S standard selection)" />
		<field bitoffset="7" bitlength="1" name="PCMSYNC" description="PCM frame synchronization" />
		<field bitoffset="8" bitlength="2" name="I2SCFG" description="I2SCFG[1:0] bits (I2S configuration mode)" />
		<field bitoffset="10" bitlength="1" name="I2SE" description="I2S Enable" />
		<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection" />
	</register>
	<register name="SPI_I2SPR" description="" address="0x40003820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="I2SDIV" description="I2S Linear prescaler" />
		<field bitoffset="8" bitlength="1" name="ODD" description="Odd factor for the prescaler" />
		<field bitoffset="9" bitlength="1" name="MCKOE" description="Master Clock Output Enable" />
	</register>
	<register name="SPI_RXCRCR" description="" address="0x40003814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC Register" />
	</register>
	<register name="SPI_SR" description="" address="0x40003808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer Not Empty" />
		<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer Empty" />
		<field bitoffset="2" bitlength="1" name="CHSIDE" description="Channel side" />
		<field bitoffset="3" bitlength="1" name="UDR" description="Underrun flag" />
		<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC Error flag" />
		<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault" />
		<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag" />
		<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag" />
	</register>
	<register name="SPI_TXCRCR" description="" address="0x40003818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC Register" />
	</register>
  </registergroup>
  <registergroup name="SPI3" description="">
	<register name="SPI_CR1" description="" address="0x40003c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="1" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="2" bitlength="1" name="MSTR" description="Master Selection" />
		<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (Baud Rate Control)" />
		<field bitoffset="6" bitlength="1" name="SPE" description="SPI Enable" />
		<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame Format" />
		<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select" />
		<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management" />
		<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only" />
		<field bitoffset="11" bitlength="1" name="DFF" description="Data Frame Format" />
		<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next" />
		<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable" />
		<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode" />
		<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable" />
	</register>
	<register name="SPI_CR2" description="" address="0x40003c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx Buffer DMA Enable" />
		<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx Buffer DMA Enable" />
		<field bitoffset="2" bitlength="1" name="SSOE" description="SS Output Enable" />
		<field bitoffset="5" bitlength="1" name="ERRIE" description="Error Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer Not Empty Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer Empty Interrupt Enable" />
	</register>
	<register name="SPI_CRCPR" description="" address="0x40003c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register" />
	</register>
	<register name="SPI_DR" description="" address="0x40003c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DR" description="Data Register" />
	</register>
	<register name="SPI_I2SCFGR" description="" address="0x40003c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
		<field bitoffset="1" bitlength="2" name="DATLEN" description="DATLEN[1:0] bits (Data length to be transferred)" />
		<field bitoffset="3" bitlength="1" name="CKPOL" description="steady state clock polarity" />
		<field bitoffset="4" bitlength="2" name="I2SSTD" description="I2SSTD[1:0] bits (I2S standard selection)" />
		<field bitoffset="7" bitlength="1" name="PCMSYNC" description="PCM frame synchronization" />
		<field bitoffset="8" bitlength="2" name="I2SCFG" description="I2SCFG[1:0] bits (I2S configuration mode)" />
		<field bitoffset="10" bitlength="1" name="I2SE" description="I2S Enable" />
		<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection" />
	</register>
	<register name="SPI_I2SPR" description="" address="0x40003c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="I2SDIV" description="I2S Linear prescaler" />
		<field bitoffset="8" bitlength="1" name="ODD" description="Odd factor for the prescaler" />
		<field bitoffset="9" bitlength="1" name="MCKOE" description="Master Clock Output Enable" />
	</register>
	<register name="SPI_RXCRCR" description="" address="0x40003c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC Register" />
	</register>
	<register name="SPI_SR" description="" address="0x40003c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer Not Empty" />
		<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer Empty" />
		<field bitoffset="2" bitlength="1" name="CHSIDE" description="Channel side" />
		<field bitoffset="3" bitlength="1" name="UDR" description="Underrun flag" />
		<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC Error flag" />
		<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault" />
		<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag" />
		<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag" />
	</register>
	<register name="SPI_TXCRCR" description="" address="0x40003c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC Register" />
	</register>
  </registergroup>
</group>
<group name="TIM" description="">
  <registergroup name="TIM10" description="">
	<register name="TIM_ARR" description="" address="0x4001502c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40015044" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40015020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40015018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4001501c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40015034" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40015038" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4001503c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40015040" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40015024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40015000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40015004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40015048" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4001500c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4001504c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40015014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40015028" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40015030" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40015008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40015010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM11" description="">
	<register name="TIM_ARR" description="" address="0x4001542c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40015444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40015420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40015418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4001541c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40015434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40015438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4001543c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40015440" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40015424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40015400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40015404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40015448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4001540c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4001544c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40015414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40015428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40015430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40015408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40015410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM12" description="">
	<register name="TIM_ARR" description="" address="0x4000182c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40001844" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40001820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40001818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000181c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40001834" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40001838" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000183c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40001840" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40001824" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40001800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40001804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40001848" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000180c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000184c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40001814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40001828" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40001830" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40001808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40001810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM13" description="">
	<register name="TIM_ARR" description="" address="0x40001c2c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40001c44" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40001c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40001c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x40001c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40001c34" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40001c38" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x40001c3c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40001c40" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40001c24" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40001c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40001c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40001c48" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x40001c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x40001c4c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40001c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40001c28" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40001c30" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40001c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40001c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM14" description="">
	<register name="TIM_ARR" description="" address="0x4000202c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40002044" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40002020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40002018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000201c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40002034" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40002038" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000203c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40002040" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40002024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40002000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40002004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40002048" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000200c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000204c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40002014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40002028" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40002030" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40002008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40002010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM15" description="">
	<register name="TIM_ARR" description="" address="0x4001402c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40014044" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40014020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40014018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4001401c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40014034" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40014038" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4001403c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40014040" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40014024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40014000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40014004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40014048" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4001400c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4001404c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40014014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40014028" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40014030" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40014008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40014010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM16" description="">
	<register name="TIM_ARR" description="" address="0x4001442c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40014444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40014420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40014418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4001441c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40014434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40014438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4001443c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40014440" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40014424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40014400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40014404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40014448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4001440c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4001444c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40014414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40014428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40014430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40014408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40014410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM17" description="">
	<register name="TIM_ARR" description="" address="0x4001482c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40014844" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40014820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40014818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4001481c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40014834" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40014838" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4001483c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40014840" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40014824" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40014800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40014804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40014848" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4001480c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4001484c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40014814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40014828" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40014830" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40014808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40014810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM1" description="">
	<register name="TIM_ARR" description="" address="0x40012c2c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40012c44" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40012c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40012c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x40012c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40012c34" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40012c38" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x40012c3c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40012c40" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40012c24" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40012c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40012c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40012c48" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x40012c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x40012c4c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40012c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40012c28" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40012c30" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40012c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40012c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM2" description="">
	<register name="TIM_ARR" description="" address="0x4000002c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40000044" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40000020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40000018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000001c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40000034" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40000038" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000003c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40000040" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40000024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40000000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40000004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40000048" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000000c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000004c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40000014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40000028" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40000030" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40000008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40000010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM3" description="">
	<register name="TIM_ARR" description="" address="0x4000042c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40000444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40000420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40000418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000041c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40000434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40000438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000043c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40000440" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40000424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40000400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40000404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40000448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000040c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000044c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40000414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40000428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40000430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40000408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40000410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM4" description="">
	<register name="TIM_ARR" description="" address="0x4000082c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40000844" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40000820" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40000818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000081c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40000834" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40000838" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000083c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40000840" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40000824" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40000800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40000804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40000848" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000080c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000084c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40000814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40000828" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40000830" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40000808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40000810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM5" description="">
	<register name="TIM_ARR" description="" address="0x40000c2c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40000c44" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40000c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40000c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x40000c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40000c34" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40000c38" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x40000c3c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40000c40" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40000c24" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40000c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40000c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40000c48" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x40000c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x40000c4c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40000c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40000c28" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40000c30" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40000c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40000c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM6" description="">
	<register name="TIM_ARR" description="" address="0x4000102c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40001044" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40001020" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40001018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000101c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40001034" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40001038" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000103c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40001040" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40001024" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40001000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40001004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40001048" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000100c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000104c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40001014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40001028" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40001030" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40001008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40001010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM7" description="">
	<register name="TIM_ARR" description="" address="0x4000142c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40001444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40001420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40001418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4000141c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40001434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40001438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4000143c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40001440" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40001424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40001400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40001404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40001448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4000140c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4000144c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40001414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40001428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40001430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40001408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40001410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM8" description="">
	<register name="TIM_ARR" description="" address="0x4001342c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40013444" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40013420" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40013418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x4001341c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40013434" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40013438" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x4001343c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40013440" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40013424" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40013400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40013404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40013448" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x4001340c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x4001344c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40013414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40013428" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40013430" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40013408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40013410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
  <registergroup name="TIM9" description="">
	<register name="TIM_ARR" description="" address="0x40014c2c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="ARR" description="actual auto-reload Value" />
	</register>
	<register name="TIM_BDTR" description="" address="0x40014c44" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-Time Generator set-up)" />
		<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock Configuration)" />
		<field bitoffset="10" bitlength="1" name="OSSI" description="Off-State Selection for Idle mode" />
		<field bitoffset="11" bitlength="1" name="OSSR" description="Off-State Selection for Run mode" />
		<field bitoffset="12" bitlength="1" name="BKE" description="Break enable" />
		<field bitoffset="13" bitlength="1" name="BKP" description="Break Polarity" />
		<field bitoffset="14" bitlength="1" name="AOE" description="Automatic Output enable" />
		<field bitoffset="15" bitlength="1" name="MOE" description="Main Output enable" />
	</register>
	<register name="TIM_CCER" description="" address="0x40014c20" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CC1E" description="Capture/Compare 1 output enable" />
		<field bitoffset="1" bitlength="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
		<field bitoffset="2" bitlength="1" name="CC1NE" description="Capture/Compare 1 Complementary output enable" />
		<field bitoffset="3" bitlength="1" name="CC1NP" description="Capture/Compare 1 Complementary output Polarity" />
		<field bitoffset="4" bitlength="1" name="CC2E" description="Capture/Compare 2 output enable" />
		<field bitoffset="5" bitlength="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
		<field bitoffset="6" bitlength="1" name="CC2NE" description="Capture/Compare 2 Complementary output enable" />
		<field bitoffset="7" bitlength="1" name="CC2NP" description="Capture/Compare 2 Complementary output Polarity" />
		<field bitoffset="8" bitlength="1" name="CC3E" description="Capture/Compare 3 output enable" />
		<field bitoffset="9" bitlength="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
		<field bitoffset="10" bitlength="1" name="CC3NE" description="Capture/Compare 3 Complementary output enable" />
		<field bitoffset="11" bitlength="1" name="CC3NP" description="Capture/Compare 3 Complementary output Polarity" />
		<field bitoffset="12" bitlength="1" name="CC4E" description="Capture/Compare 4 output enable" />
		<field bitoffset="13" bitlength="1" name="CC4P" description="Capture/Compare 4 output Polarity" />
		<field bitoffset="15" bitlength="1" name="CC4NP" description="Capture/Compare 4 Complementary output Polarity" />
	</register>
	<register name="TIM_CCMR1" description="" address="0x40014c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC1FE" description="Output Compare 1 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC1PE" description="Output Compare 1 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output Compare 1 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC1CE" description="Output Compare 1Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC2FE" description="Output Compare 2 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC2PE" description="Output Compare 2 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output Compare 2 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC2CE" description="Output Compare 2 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input Capture 1 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input Capture 2 Filter)" />
	</register>
	<register name="TIM_CCMR2" description="" address="0x40014c1c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" />
		<field bitoffset="2" bitlength="1" name="OC3FE" description="Output Compare 3 Fast enable" />
		<field bitoffset="3" bitlength="1" name="OC3PE" description="Output Compare 3 Preload enable" />
		<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output Compare 3 Mode)" />
		<field bitoffset="7" bitlength="1" name="OC3CE" description="Output Compare 3 Clear Enable" />
		<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" />
		<field bitoffset="10" bitlength="1" name="OC4FE" description="Output Compare 4 Fast enable" />
		<field bitoffset="11" bitlength="1" name="OC4PE" description="Output Compare 4 Preload enable" />
		<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output Compare 4 Mode)" />
		<field bitoffset="15" bitlength="1" name="OC4CE" description="Output Compare 4 Clear Enable" />
		<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" />
		<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input Capture 3 Filter)" />
		<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" />
		<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input Capture 4 Filter)" />
	</register>
	<register name="TIM_CCR1" description="" address="0x40014c34" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR1" description="Capture/Compare 1 Value" />
	</register>
	<register name="TIM_CCR2" description="" address="0x40014c38" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR2" description="Capture/Compare 2 Value" />
	</register>
	<register name="TIM_CCR3" description="" address="0x40014c3c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR3" description="Capture/Compare 3 Value" />
	</register>
	<register name="TIM_CCR4" description="" address="0x40014c40" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CCR4" description="Capture/Compare 4 Value" />
	</register>
	<register name="TIM_CNT" description="" address="0x40014c24" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="CNT" description="Counter Value" />
	</register>
	<register name="TIM_CR1" description="" address="0x40014c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable" />
		<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable" />
		<field bitoffset="2" bitlength="1" name="URS" description="Update request source" />
		<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode" />
		<field bitoffset="4" bitlength="1" name="DIR" description="Direction" />
		<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)" />
		<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable" />
		<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)" />
	</register>
	<register name="TIM_CR2" description="" address="0x40014c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="CCPC" description="Capture/Compare Preloaded Control" />
		<field bitoffset="2" bitlength="1" name="CCUS" description="Capture/Compare Control Update Selection" />
		<field bitoffset="3" bitlength="1" name="CCDS" description="Capture/Compare DMA Selection" />
		<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master Mode Selection)" />
		<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 Selection" />
		<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)" />
		<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)" />
		<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)" />
		<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)" />
		<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)" />
		<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)" />
		<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)" />
	</register>
	<register name="TIM_DCR" description="" address="0x40014c48" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA Base Address)" />
		<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA Burst Length)" />
	</register>
	<register name="TIM_DIER" description="" address="0x40014c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable" />
		<field bitoffset="1" bitlength="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
		<field bitoffset="2" bitlength="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
		<field bitoffset="3" bitlength="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
		<field bitoffset="4" bitlength="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
		<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable" />
		<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable" />
		<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable" />
		<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable" />
		<field bitoffset="9" bitlength="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
		<field bitoffset="10" bitlength="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
		<field bitoffset="11" bitlength="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
		<field bitoffset="12" bitlength="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
		<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable" />
		<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable" />
	</register>
	<register name="TIM_DMAR" description="" address="0x40014c4c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses" />
	</register>
	<register name="TIM_EGR" description="" address="0x40014c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UG" description="Update Generation" />
		<field bitoffset="1" bitlength="1" name="CC1G" description="Capture/Compare 1 Generation" />
		<field bitoffset="2" bitlength="1" name="CC2G" description="Capture/Compare 2 Generation" />
		<field bitoffset="3" bitlength="1" name="CC3G" description="Capture/Compare 3 Generation" />
		<field bitoffset="4" bitlength="1" name="CC4G" description="Capture/Compare 4 Generation" />
		<field bitoffset="5" bitlength="1" name="COMG" description="Capture/Compare Control Update Generation" />
		<field bitoffset="6" bitlength="1" name="TG" description="Trigger Generation" />
		<field bitoffset="7" bitlength="1" name="BG" description="Break Generation" />
	</register>
	<register name="TIM_PSC" description="" address="0x40014c28" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler Value" />
	</register>
	<register name="TIM_RCR" description="" address="0x40014c30" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="REP" description="Repetition Counter Value" />
	</register>
	<register name="TIM_SMCR" description="" address="0x40014c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)" />
		<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)" />
		<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode" />
		<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)" />
		<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)" />
		<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable" />
		<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity" />
	</register>
	<register name="TIM_SR" description="" address="0x40014c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt Flag" />
		<field bitoffset="1" bitlength="1" name="CC1IF" description="Capture/Compare 1 interrupt Flag" />
		<field bitoffset="2" bitlength="1" name="CC2IF" description="Capture/Compare 2 interrupt Flag" />
		<field bitoffset="3" bitlength="1" name="CC3IF" description="Capture/Compare 3 interrupt Flag" />
		<field bitoffset="4" bitlength="1" name="CC4IF" description="Capture/Compare 4 interrupt Flag" />
		<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt Flag" />
		<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt Flag" />
		<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt Flag" />
		<field bitoffset="9" bitlength="1" name="CC1OF" description="Capture/Compare 1 Overcapture Flag" />
		<field bitoffset="10" bitlength="1" name="CC2OF" description="Capture/Compare 2 Overcapture Flag" />
		<field bitoffset="11" bitlength="1" name="CC3OF" description="Capture/Compare 3 Overcapture Flag" />
		<field bitoffset="12" bitlength="1" name="CC4OF" description="Capture/Compare 4 Overcapture Flag" />
	</register>
  </registergroup>
</group>
<group name="USART" description="">
  <registergroup name="USART4" description="">
	<register name="USART_BRR" description="" address="0x40004c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV" />
		<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV" />
	</register>
	<register name="USART_CR1" description="" address="0x40004c0c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SBK" description="Send Break" />
		<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup" />
		<field bitoffset="2" bitlength="1" name="RE" description="Receiver Enable" />
		<field bitoffset="3" bitlength="1" name="TE" description="Transmitter Enable" />
		<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE Interrupt Enable" />
		<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission Complete Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="PE Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="PEIE" description="PE Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="PS" description="Parity Selection" />
		<field bitoffset="10" bitlength="1" name="PCE" description="Parity Control Enable" />
		<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method" />
		<field bitoffset="12" bitlength="1" name="M" description="Word length" />
		<field bitoffset="13" bitlength="1" name="UE" description="USART Enable" />
		<field bitoffset="15" bitlength="1" name="OVER8" description="USART Oversmapling 8-bits" />
	</register>
	<register name="USART_CR2" description="" address="0x40004c10" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node" />
		<field bitoffset="5" bitlength="1" name="LBDL" description="LIN Break Detection Length" />
		<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN Break Detection Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="LBCL" description="Last Bit Clock pulse" />
		<field bitoffset="9" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="10" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock Enable" />
		<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)" />
		<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable" />
	</register>
	<register name="USART_CR3" description="" address="0x40004c14" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EIE" description="Error Interrupt Enable" />
		<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode Enable" />
		<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA Low-Power" />
		<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-Duplex Selection" />
		<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable" />
		<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable" />
		<field bitoffset="6" bitlength="1" name="DMAR" description="DMA Enable Receiver" />
		<field bitoffset="7" bitlength="1" name="DMAT" description="DMA Enable Transmitter" />
		<field bitoffset="8" bitlength="1" name="RTSE" description="RTS Enable" />
		<field bitoffset="9" bitlength="1" name="CTSE" description="CTS Enable" />
		<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="ONEBIT" description="One Bit method" />
	</register>
	<register name="USART_DR" description="" address="0x40004c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="9" name="DR" description="Data value" />
	</register>
	<register name="USART_GTPR" description="" address="0x40004c18" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)" />
		<field bitoffset="8" bitlength="8" name="GT" description="Guard time value" />
	</register>
	<register name="USART_SR" description="" address="0x40004c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Parity Error" />
		<field bitoffset="1" bitlength="1" name="FE" description="Framing Error" />
		<field bitoffset="2" bitlength="1" name="NE" description="Noise Error Flag" />
		<field bitoffset="3" bitlength="1" name="ORE" description="OverRun Error" />
		<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected" />
		<field bitoffset="5" bitlength="1" name="RXNE" description="Read Data Register Not Empty" />
		<field bitoffset="6" bitlength="1" name="TC" description="Transmission Complete" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Transmit Data Register Empty" />
		<field bitoffset="8" bitlength="1" name="LBD" description="LIN Break Detection Flag" />
		<field bitoffset="9" bitlength="1" name="CTS" description="CTS Flag" />
	</register>
  </registergroup>
  <registergroup name="USART5" description="">
	<register name="USART_BRR" description="" address="0x40005008" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV" />
		<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV" />
	</register>
	<register name="USART_CR1" description="" address="0x4000500c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SBK" description="Send Break" />
		<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup" />
		<field bitoffset="2" bitlength="1" name="RE" description="Receiver Enable" />
		<field bitoffset="3" bitlength="1" name="TE" description="Transmitter Enable" />
		<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE Interrupt Enable" />
		<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission Complete Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="PE Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="PEIE" description="PE Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="PS" description="Parity Selection" />
		<field bitoffset="10" bitlength="1" name="PCE" description="Parity Control Enable" />
		<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method" />
		<field bitoffset="12" bitlength="1" name="M" description="Word length" />
		<field bitoffset="13" bitlength="1" name="UE" description="USART Enable" />
		<field bitoffset="15" bitlength="1" name="OVER8" description="USART Oversmapling 8-bits" />
	</register>
	<register name="USART_CR2" description="" address="0x40005010" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node" />
		<field bitoffset="5" bitlength="1" name="LBDL" description="LIN Break Detection Length" />
		<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN Break Detection Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="LBCL" description="Last Bit Clock pulse" />
		<field bitoffset="9" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="10" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock Enable" />
		<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)" />
		<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable" />
	</register>
	<register name="USART_CR3" description="" address="0x40005014" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EIE" description="Error Interrupt Enable" />
		<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode Enable" />
		<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA Low-Power" />
		<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-Duplex Selection" />
		<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable" />
		<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable" />
		<field bitoffset="6" bitlength="1" name="DMAR" description="DMA Enable Receiver" />
		<field bitoffset="7" bitlength="1" name="DMAT" description="DMA Enable Transmitter" />
		<field bitoffset="8" bitlength="1" name="RTSE" description="RTS Enable" />
		<field bitoffset="9" bitlength="1" name="CTSE" description="CTS Enable" />
		<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="ONEBIT" description="One Bit method" />
	</register>
	<register name="USART_DR" description="" address="0x40005004" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="9" name="DR" description="Data value" />
	</register>
	<register name="USART_GTPR" description="" address="0x40005018" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)" />
		<field bitoffset="8" bitlength="8" name="GT" description="Guard time value" />
	</register>
	<register name="USART_SR" description="" address="0x40005000" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Parity Error" />
		<field bitoffset="1" bitlength="1" name="FE" description="Framing Error" />
		<field bitoffset="2" bitlength="1" name="NE" description="Noise Error Flag" />
		<field bitoffset="3" bitlength="1" name="ORE" description="OverRun Error" />
		<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected" />
		<field bitoffset="5" bitlength="1" name="RXNE" description="Read Data Register Not Empty" />
		<field bitoffset="6" bitlength="1" name="TC" description="Transmission Complete" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Transmit Data Register Empty" />
		<field bitoffset="8" bitlength="1" name="LBD" description="LIN Break Detection Flag" />
		<field bitoffset="9" bitlength="1" name="CTS" description="CTS Flag" />
	</register>
  </registergroup>
  <registergroup name="USART1" description="">
	<register name="USART_BRR" description="" address="0x40013808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV" />
		<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV" />
	</register>
	<register name="USART_CR1" description="" address="0x4001380c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SBK" description="Send Break" />
		<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup" />
		<field bitoffset="2" bitlength="1" name="RE" description="Receiver Enable" />
		<field bitoffset="3" bitlength="1" name="TE" description="Transmitter Enable" />
		<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE Interrupt Enable" />
		<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission Complete Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="PE Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="PEIE" description="PE Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="PS" description="Parity Selection" />
		<field bitoffset="10" bitlength="1" name="PCE" description="Parity Control Enable" />
		<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method" />
		<field bitoffset="12" bitlength="1" name="M" description="Word length" />
		<field bitoffset="13" bitlength="1" name="UE" description="USART Enable" />
		<field bitoffset="15" bitlength="1" name="OVER8" description="USART Oversmapling 8-bits" />
	</register>
	<register name="USART_CR2" description="" address="0x40013810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node" />
		<field bitoffset="5" bitlength="1" name="LBDL" description="LIN Break Detection Length" />
		<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN Break Detection Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="LBCL" description="Last Bit Clock pulse" />
		<field bitoffset="9" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="10" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock Enable" />
		<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)" />
		<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable" />
	</register>
	<register name="USART_CR3" description="" address="0x40013814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EIE" description="Error Interrupt Enable" />
		<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode Enable" />
		<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA Low-Power" />
		<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-Duplex Selection" />
		<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable" />
		<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable" />
		<field bitoffset="6" bitlength="1" name="DMAR" description="DMA Enable Receiver" />
		<field bitoffset="7" bitlength="1" name="DMAT" description="DMA Enable Transmitter" />
		<field bitoffset="8" bitlength="1" name="RTSE" description="RTS Enable" />
		<field bitoffset="9" bitlength="1" name="CTSE" description="CTS Enable" />
		<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="ONEBIT" description="One Bit method" />
	</register>
	<register name="USART_DR" description="" address="0x40013804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="9" name="DR" description="Data value" />
	</register>
	<register name="USART_GTPR" description="" address="0x40013818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)" />
		<field bitoffset="8" bitlength="8" name="GT" description="Guard time value" />
	</register>
	<register name="USART_SR" description="" address="0x40013800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Parity Error" />
		<field bitoffset="1" bitlength="1" name="FE" description="Framing Error" />
		<field bitoffset="2" bitlength="1" name="NE" description="Noise Error Flag" />
		<field bitoffset="3" bitlength="1" name="ORE" description="OverRun Error" />
		<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected" />
		<field bitoffset="5" bitlength="1" name="RXNE" description="Read Data Register Not Empty" />
		<field bitoffset="6" bitlength="1" name="TC" description="Transmission Complete" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Transmit Data Register Empty" />
		<field bitoffset="8" bitlength="1" name="LBD" description="LIN Break Detection Flag" />
		<field bitoffset="9" bitlength="1" name="CTS" description="CTS Flag" />
	</register>
  </registergroup>
  <registergroup name="USART2" description="">
	<register name="USART_BRR" description="" address="0x40004408" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV" />
		<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV" />
	</register>
	<register name="USART_CR1" description="" address="0x4000440c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SBK" description="Send Break" />
		<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup" />
		<field bitoffset="2" bitlength="1" name="RE" description="Receiver Enable" />
		<field bitoffset="3" bitlength="1" name="TE" description="Transmitter Enable" />
		<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE Interrupt Enable" />
		<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission Complete Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="PE Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="PEIE" description="PE Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="PS" description="Parity Selection" />
		<field bitoffset="10" bitlength="1" name="PCE" description="Parity Control Enable" />
		<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method" />
		<field bitoffset="12" bitlength="1" name="M" description="Word length" />
		<field bitoffset="13" bitlength="1" name="UE" description="USART Enable" />
		<field bitoffset="15" bitlength="1" name="OVER8" description="USART Oversmapling 8-bits" />
	</register>
	<register name="USART_CR2" description="" address="0x40004410" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node" />
		<field bitoffset="5" bitlength="1" name="LBDL" description="LIN Break Detection Length" />
		<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN Break Detection Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="LBCL" description="Last Bit Clock pulse" />
		<field bitoffset="9" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="10" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock Enable" />
		<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)" />
		<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable" />
	</register>
	<register name="USART_CR3" description="" address="0x40004414" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EIE" description="Error Interrupt Enable" />
		<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode Enable" />
		<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA Low-Power" />
		<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-Duplex Selection" />
		<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable" />
		<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable" />
		<field bitoffset="6" bitlength="1" name="DMAR" description="DMA Enable Receiver" />
		<field bitoffset="7" bitlength="1" name="DMAT" description="DMA Enable Transmitter" />
		<field bitoffset="8" bitlength="1" name="RTSE" description="RTS Enable" />
		<field bitoffset="9" bitlength="1" name="CTSE" description="CTS Enable" />
		<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="ONEBIT" description="One Bit method" />
	</register>
	<register name="USART_DR" description="" address="0x40004404" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="9" name="DR" description="Data value" />
	</register>
	<register name="USART_GTPR" description="" address="0x40004418" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)" />
		<field bitoffset="8" bitlength="8" name="GT" description="Guard time value" />
	</register>
	<register name="USART_SR" description="" address="0x40004400" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Parity Error" />
		<field bitoffset="1" bitlength="1" name="FE" description="Framing Error" />
		<field bitoffset="2" bitlength="1" name="NE" description="Noise Error Flag" />
		<field bitoffset="3" bitlength="1" name="ORE" description="OverRun Error" />
		<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected" />
		<field bitoffset="5" bitlength="1" name="RXNE" description="Read Data Register Not Empty" />
		<field bitoffset="6" bitlength="1" name="TC" description="Transmission Complete" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Transmit Data Register Empty" />
		<field bitoffset="8" bitlength="1" name="LBD" description="LIN Break Detection Flag" />
		<field bitoffset="9" bitlength="1" name="CTS" description="CTS Flag" />
	</register>
  </registergroup>
  <registergroup name="USART3" description="">
	<register name="USART_BRR" description="" address="0x40004808" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV" />
		<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV" />
	</register>
	<register name="USART_CR1" description="" address="0x4000480c" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="SBK" description="Send Break" />
		<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup" />
		<field bitoffset="2" bitlength="1" name="RE" description="Receiver Enable" />
		<field bitoffset="3" bitlength="1" name="TE" description="Transmitter Enable" />
		<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE Interrupt Enable" />
		<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE Interrupt Enable" />
		<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission Complete Interrupt Enable" />
		<field bitoffset="7" bitlength="1" name="TXEIE" description="PE Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="PEIE" description="PE Interrupt Enable" />
		<field bitoffset="9" bitlength="1" name="PS" description="Parity Selection" />
		<field bitoffset="10" bitlength="1" name="PCE" description="Parity Control Enable" />
		<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method" />
		<field bitoffset="12" bitlength="1" name="M" description="Word length" />
		<field bitoffset="13" bitlength="1" name="UE" description="USART Enable" />
		<field bitoffset="15" bitlength="1" name="OVER8" description="USART Oversmapling 8-bits" />
	</register>
	<register name="USART_CR2" description="" address="0x40004810" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node" />
		<field bitoffset="5" bitlength="1" name="LBDL" description="LIN Break Detection Length" />
		<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN Break Detection Interrupt Enable" />
		<field bitoffset="8" bitlength="1" name="LBCL" description="Last Bit Clock pulse" />
		<field bitoffset="9" bitlength="1" name="CPHA" description="Clock Phase" />
		<field bitoffset="10" bitlength="1" name="CPOL" description="Clock Polarity" />
		<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock Enable" />
		<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)" />
		<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable" />
	</register>
	<register name="USART_CR3" description="" address="0x40004814" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EIE" description="Error Interrupt Enable" />
		<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode Enable" />
		<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA Low-Power" />
		<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-Duplex Selection" />
		<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable" />
		<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable" />
		<field bitoffset="6" bitlength="1" name="DMAR" description="DMA Enable Receiver" />
		<field bitoffset="7" bitlength="1" name="DMAT" description="DMA Enable Transmitter" />
		<field bitoffset="8" bitlength="1" name="RTSE" description="RTS Enable" />
		<field bitoffset="9" bitlength="1" name="CTSE" description="CTS Enable" />
		<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS Interrupt Enable" />
		<field bitoffset="11" bitlength="1" name="ONEBIT" description="One Bit method" />
	</register>
	<register name="USART_DR" description="" address="0x40004804" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="9" name="DR" description="Data value" />
	</register>
	<register name="USART_GTPR" description="" address="0x40004818" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)" />
		<field bitoffset="8" bitlength="8" name="GT" description="Guard time value" />
	</register>
	<register name="USART_SR" description="" address="0x40004800" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="PE" description="Parity Error" />
		<field bitoffset="1" bitlength="1" name="FE" description="Framing Error" />
		<field bitoffset="2" bitlength="1" name="NE" description="Noise Error Flag" />
		<field bitoffset="3" bitlength="1" name="ORE" description="OverRun Error" />
		<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected" />
		<field bitoffset="5" bitlength="1" name="RXNE" description="Read Data Register Not Empty" />
		<field bitoffset="6" bitlength="1" name="TC" description="Transmission Complete" />
		<field bitoffset="7" bitlength="1" name="TXE" description="Transmit Data Register Empty" />
		<field bitoffset="8" bitlength="1" name="LBD" description="LIN Break Detection Flag" />
		<field bitoffset="9" bitlength="1" name="CTS" description="CTS Flag" />
	</register>
  </registergroup>
</group>
<group name="WWDG" description="">
  <registergroup name="WWDG" description="">
	<register name="WWDG_CFR" description="" address="0x40002c04" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="7" name="W" description="W[6:0] bits (7-bit window value)" />
		<field bitoffset="7" bitlength="2" name="WDGTB" description="WDGTB[1:0] bits (Timer Base)" />
		<field bitoffset="9" bitlength="1" name="EWI" description="Early Wakeup Interrupt" />
	</register>
	<register name="WWDG_CR" description="" address="0x40002c00" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="7" name="T" description="T[6:0] bits (7-Bit counter (MSB to LSB))" />
		<field bitoffset="7" bitlength="1" name="WDGA" description="Activation bit" />
	</register>
	<register name="WWDG_SR" description="" address="0x40002c08" resetvalue="" access="rw">
		<field bitoffset="0" bitlength="1" name="EWIF" description="Early Wakeup Interrupt Flag" />
	</register>
  </registergroup>
</group>
</model>
