# Reading D:/Xilinx/modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# add_test.ucdb     tb.f            tinyalu_dut         transcript  
# dut.f             tb_classes      tinyalu_macros.svh  vsim.wlf    
# random_test.ucdb  tinyalu.ucdb    tinyalu_pkg.sv      work        
# run.do            tinyalu_bfm.sv  top.sv                          
do run.do
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 19:03:41 on Mar 26,2024
# vcom -reportprogress 300 -f dut.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_cycle
# -- Compiling architecture add_and_xor of single_cycle
# -- Compiling entity three_cycle
# -- Compiling architecture mult of three_cycle
# -- Compiling entity tinyalu
# -- Compiling architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# End time: 19:03:41 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 19:03:41 on Mar 26,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package tinyalu_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) tinyalu_pkg.sv(18): Using implicit +incdir+D:/Xilinx/modelsim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:03:41 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 19:03:41 on Mar 26,2024
# vopt -reportprogress 300 top -o top_optimized "+acc" "+cover=sbfec+tinyalu(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package tinyalu_pkg
# -- Loading interface tinyalu_bfm
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity tinyalu
# -- Loading architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# -- Loading architecture add_and_xor of single_cycle
# -- Loading architecture mult of three_cycle
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 9 design-units (inlining 0/2 module instances, 0/3 architecture instances):
# -- Optimizing architecture add_and_xor of single_cycle
# -- Optimizing architecture mult of three_cycle
# -- Optimizing architecture rtl of tinyalu
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package tinyalu_pkg(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# Optimized design name is top_optimized
# End time: 19:03:43 on Mar 26,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=random_test" 
# Start time: 19:03:44 on Mar 26,2024
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 42800: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 42800 ns  Iteration: 56  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** Warning: (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# End time: 19:03:58 on Mar 26,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage "+UVM_TESTNAME=add_test" 
# Start time: 19:03:59 on Mar 26,2024
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test add_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40540: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40540 ns  Iteration: 56  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** Warning: (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# Model Technology ModelSim SE-64 vcover 2019.2 Coverage Utility 2019.04 Apr 17 2019
# Start time: 19:04:10 on Mar 26,2024
# vcover merge tinyalu.ucdb random_test.ucdb add_test.ucdb 
# Model Technology ModelSim SE-64 vcover 2019.2 Coverage Utility 2019.04 Apr 17 2019
# Merging file random_test.ucdb
# Merging file add_test.ucdb
# Writing merged result to tinyalu.ucdb
# 
# End time: 19:04:10 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcover 2019.2 Coverage Utility 2019.04 Apr 17 2019
# Start time: 19:04:11 on Mar 26,2024
# vcover report tinyalu.ucdb -cvg -details 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /tinyalu_pkg
# === Design Unit: work.tinyalu_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      2        na        na   100.00%
#         Coverpoints/Crosses          5        na        na        na
#             Covergroup Bins         40        40         0   100.00%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /tinyalu_pkg/coverage/op_cov                    100.00%        100          -    Covered              
#     covered/total bins:                                    21         21          -                      
#     missing/total bins:                                     0         21          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                21         21          -                      
#         missing/total bins:                                 0         21          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/tinyalu_pkg::coverage::op_cov  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                    21         21          -                      
#     missing/total bins:                                     0         21          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                21         21          -                      
#         missing/total bins:                                 0         21          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin single_cycle[no_op]                           216          1          -    Covered              
#         bin single_cycle[add_op]                         2286          1          -    Covered              
#         bin single_cycle[and_op]                          226          1          -    Covered              
#         bin single_cycle[xor_op]                          258          1          -    Covered              
#         bin single_cycle[rst_op]                          468          1          -    Covered              
#         bin multi_cycle                                   713          1          -    Covered              
#         bin opn_rst[add_op=>rst_op]                        31          1          -    Covered              
#         bin opn_rst[no_op=>rst_op]                         59          1          -    Covered              
#         bin rst_opn[rst_op=>add_op]                        30          1          -    Covered              
#         bin rst_opn[rst_op=>no_op]                         64          1          -    Covered              
#         bin sngl_mul[xor_op=>mul_op]                       19          1          -    Covered              
#         bin sngl_mul[and_op=>mul_op]                       14          1          -    Covered              
#         bin sngl_mul[add_op=>mul_op]                       14          1          -    Covered              
#         bin sngl_mul[no_op=>mul_op]                        25          1          -    Covered              
#         bin mul_sngl[mul_op=>xor_op]                       24          1          -    Covered              
#         bin mul_sngl[mul_op=>and_op]                       15          1          -    Covered              
#         bin mul_sngl[mul_op=>add_op]                       19          1          -    Covered              
#         bin mul_sngl[mul_op=>no_op]                        11          1          -    Covered              
#         bin twoops[add_op[*2]]                           2177          1          -    Covered              
#         bin twoops[no_op[*2]]                              60          1          -    Covered              
#         bin manymult                                      503          1          -    Covered              
#  TYPE /tinyalu_pkg/coverage/zeros_or_ones_on_ops      100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         ignore_bin null_ops                               684                     -    Occurred             
#         bin auto[add_op]                                 2286          1          -    Covered              
#         bin auto[and_op]                                  226          1          -    Covered              
#         bin auto[xor_op]                                  258          1          -    Covered              
#         bin auto[mul_op]                                  713          1          -    Covered              
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                        1105          1          -    Covered              
#         bin others                                       2019          1          -    Covered              
#         bin ones                                         1043          1          -    Covered              
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                        1056          1          -    Covered              
#         bin others                                       2114          1          -    Covered              
#         bin ones                                          997          1          -    Covered              
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin add_00                                    990          1          -    Covered              
#             bin add_FF                                   1008          1          -    Covered              
#             bin and_00                                    108          1          -    Covered              
#             bin and_FF                                     94          1          -    Covered              
#             bin xor_00                                    122          1          -    Covered              
#             bin xor_FF                                    122          1          -    Covered              
#             bin mul_00                                    364          1          -    Covered              
#             bin mul_FF                                    260          1          -    Covered              
#             bin mul_max                                    32          1          -    Covered              
#         Illegal and Ignore Bins:
#             ignore_bin others_only                        853                     -    Occurred             
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /tinyalu_pkg/coverage/op_cov                    100.00%        100          -    Covered              
#     covered/total bins:                                    21         21          -                      
#     missing/total bins:                                     0         21          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                21         21          -                      
#         missing/total bins:                                 0         21          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/tinyalu_pkg::coverage::op_cov  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                    21         21          -                      
#     missing/total bins:                                     0         21          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                21         21          -                      
#         missing/total bins:                                 0         21          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin single_cycle[no_op]                           216          1          -    Covered              
#         bin single_cycle[add_op]                         2286          1          -    Covered              
#         bin single_cycle[and_op]                          226          1          -    Covered              
#         bin single_cycle[xor_op]                          258          1          -    Covered              
#         bin single_cycle[rst_op]                          468          1          -    Covered              
#         bin multi_cycle                                   713          1          -    Covered              
#         bin opn_rst[add_op=>rst_op]                        31          1          -    Covered              
#         bin opn_rst[no_op=>rst_op]                         59          1          -    Covered              
#         bin rst_opn[rst_op=>add_op]                        30          1          -    Covered              
#         bin rst_opn[rst_op=>no_op]                         64          1          -    Covered              
#         bin sngl_mul[xor_op=>mul_op]                       19          1          -    Covered              
#         bin sngl_mul[and_op=>mul_op]                       14          1          -    Covered              
#         bin sngl_mul[add_op=>mul_op]                       14          1          -    Covered              
#         bin sngl_mul[no_op=>mul_op]                        25          1          -    Covered              
#         bin mul_sngl[mul_op=>xor_op]                       24          1          -    Covered              
#         bin mul_sngl[mul_op=>and_op]                       15          1          -    Covered              
#         bin mul_sngl[mul_op=>add_op]                       19          1          -    Covered              
#         bin mul_sngl[mul_op=>no_op]                        11          1          -    Covered              
#         bin twoops[add_op[*2]]                           2177          1          -    Covered              
#         bin twoops[no_op[*2]]                              60          1          -    Covered              
#         bin manymult                                      503          1          -    Covered              
#  TYPE /tinyalu_pkg/coverage/zeros_or_ones_on_ops      100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         ignore_bin null_ops                               684                     -    Occurred             
#         bin auto[add_op]                                 2286          1          -    Covered              
#         bin auto[and_op]                                  226          1          -    Covered              
#         bin auto[xor_op]                                  258          1          -    Covered              
#         bin auto[mul_op]                                  713          1          -    Covered              
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                        1105          1          -    Covered              
#         bin others                                       2019          1          -    Covered              
#         bin ones                                         1043          1          -    Covered              
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                        1056          1          -    Covered              
#         bin others                                       2114          1          -    Covered              
#         bin ones                                          997          1          -    Covered              
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin add_00                                    990          1          -    Covered              
#             bin add_FF                                   1008          1          -    Covered              
#             bin and_00                                    108          1          -    Covered              
#             bin and_FF                                     94          1          -    Covered              
#             bin xor_00                                    122          1          -    Covered              
#             bin xor_FF                                    122          1          -    Covered              
#             bin mul_00                                    364          1          -    Covered              
#             bin mul_FF                                    260          1          -    Covered              
#             bin mul_max                                    32          1          -    Covered              
#         Illegal and Ignore Bins:
#             ignore_bin others_only                        853                     -    Occurred             
# 
# TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2
# 
# Total Coverage By Instance (filtered view): 100.00%
# 
# End time: 19:04:11 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:35 on Mar 26,2024, Elapsed time: 0:02:36
# Errors: 8, Warnings: 1
