<profile>

<section name = "Vitis HLS Report for 'accelerator_360_Pipeline_VITIS_LOOP_176_7'" level="0">
<item name = "Date">Sat Apr 12 12:19:20 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.518 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_176_7">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 105, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 38, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_27_4_5_1_1_U1551">sparsemux_27_4_5_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln176_1_fu_393_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln176_2_fu_337_p2">+, 0, 0, 21, 14, 8</column>
<column name="add_ln176_fu_328_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln177_fu_357_p2">+, 0, 0, 18, 11, 11</column>
<column name="icmp_ln176_1_fu_399_p2">icmp, 0, 0, 14, 7, 4</column>
<column name="icmp_ln176_fu_322_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln176_fu_405_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_37">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_phi_mul_load">9, 2, 14, 28</column>
<column name="i_fu_112">9, 2, 7, 14</column>
<column name="phi_mul_fu_108">9, 2, 14, 28</column>
<column name="phi_urem_fu_104">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_37_reg_516">7, 0, 7, 0</column>
<column name="i_fu_112">7, 0, 7, 0</column>
<column name="phi_mul_fu_108">14, 0, 14, 0</column>
<column name="phi_urem_fu_104">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7, return value</column>
<column name="mul_ln177">in, 11, ap_none, mul_ln177, scalar</column>
<column name="input_0_0_address0">out, 11, ap_memory, input_0_0, array</column>
<column name="input_0_0_ce0">out, 1, ap_memory, input_0_0, array</column>
<column name="input_0_0_q0">in, 5, ap_memory, input_0_0, array</column>
<column name="input_1_0_address0">out, 11, ap_memory, input_1_0, array</column>
<column name="input_1_0_ce0">out, 1, ap_memory, input_1_0, array</column>
<column name="input_1_0_q0">in, 5, ap_memory, input_1_0, array</column>
<column name="input_2_0_address0">out, 11, ap_memory, input_2_0, array</column>
<column name="input_2_0_ce0">out, 1, ap_memory, input_2_0, array</column>
<column name="input_2_0_q0">in, 5, ap_memory, input_2_0, array</column>
<column name="input_3_0_address0">out, 11, ap_memory, input_3_0, array</column>
<column name="input_3_0_ce0">out, 1, ap_memory, input_3_0, array</column>
<column name="input_3_0_q0">in, 5, ap_memory, input_3_0, array</column>
<column name="input_4_0_address0">out, 11, ap_memory, input_4_0, array</column>
<column name="input_4_0_ce0">out, 1, ap_memory, input_4_0, array</column>
<column name="input_4_0_q0">in, 5, ap_memory, input_4_0, array</column>
<column name="input_5_0_address0">out, 11, ap_memory, input_5_0, array</column>
<column name="input_5_0_ce0">out, 1, ap_memory, input_5_0, array</column>
<column name="input_5_0_q0">in, 5, ap_memory, input_5_0, array</column>
<column name="input_6_0_address0">out, 11, ap_memory, input_6_0, array</column>
<column name="input_6_0_ce0">out, 1, ap_memory, input_6_0, array</column>
<column name="input_6_0_q0">in, 5, ap_memory, input_6_0, array</column>
<column name="input_7_0_address0">out, 11, ap_memory, input_7_0, array</column>
<column name="input_7_0_ce0">out, 1, ap_memory, input_7_0, array</column>
<column name="input_7_0_q0">in, 5, ap_memory, input_7_0, array</column>
<column name="input_8_0_address0">out, 11, ap_memory, input_8_0, array</column>
<column name="input_8_0_ce0">out, 1, ap_memory, input_8_0, array</column>
<column name="input_8_0_q0">in, 5, ap_memory, input_8_0, array</column>
<column name="input_9_0_address0">out, 11, ap_memory, input_9_0, array</column>
<column name="input_9_0_ce0">out, 1, ap_memory, input_9_0, array</column>
<column name="input_9_0_q0">in, 5, ap_memory, input_9_0, array</column>
<column name="input_10_0_address0">out, 11, ap_memory, input_10_0, array</column>
<column name="input_10_0_ce0">out, 1, ap_memory, input_10_0, array</column>
<column name="input_10_0_q0">in, 5, ap_memory, input_10_0, array</column>
<column name="input_11_0_address0">out, 11, ap_memory, input_11_0, array</column>
<column name="input_11_0_ce0">out, 1, ap_memory, input_11_0, array</column>
<column name="input_11_0_q0">in, 5, ap_memory, input_11_0, array</column>
<column name="input_12_0_address0">out, 11, ap_memory, input_12_0, array</column>
<column name="input_12_0_ce0">out, 1, ap_memory, input_12_0, array</column>
<column name="input_12_0_q0">in, 5, ap_memory, input_12_0, array</column>
<column name="input_ref_0_address0">out, 6, ap_memory, input_ref_0, array</column>
<column name="input_ref_0_ce0">out, 1, ap_memory, input_ref_0, array</column>
<column name="input_ref_0_we0">out, 1, ap_memory, input_ref_0, array</column>
<column name="input_ref_0_d0">out, 22, ap_memory, input_ref_0, array</column>
</table>
</item>
</section>
</profile>
