
---------- Begin Simulation Statistics ----------
host_inst_rate                                 374850                       # Simulator instruction rate (inst/s)
host_mem_usage                                 364212                       # Number of bytes of host memory used
host_seconds                                    53.36                       # Real time elapsed on the host
host_tick_rate                              447340906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023869                       # Number of seconds simulated
sim_ticks                                 23868520000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4697438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37454.916913                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 33800.779665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4269395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16032315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.091123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               428043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            292471                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4582405500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135571                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75477.187492                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 72774.004806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2085640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15246240919                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              201998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           129795                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5254501469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72203                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 39843.553434                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  37.999988                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           95547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3806932000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6985076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49645.270576                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 47344.263329                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6355035                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31278555919                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.090198                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                630041                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             422266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   9836906969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207774                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996248                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.157803                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6985076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49645.270576                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 47344.263329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6355035                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31278555919                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.090198                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               630041                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            422266                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   9836906969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029745                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207774                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167879                       # number of replacements
system.cpu.dcache.sampled_refs                 168903                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.157803                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6418312                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525128755000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72165                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13704731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66915.824916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65589.130435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13704434                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       19874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  297                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        64700                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59326.554113                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       323500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13704731                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66915.824916                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65589.130435                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13704434                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        19874000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   297                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207416                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.197053                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13704731                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66915.824916                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65589.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13704434                       # number of overall hits
system.cpu.icache.overall_miss_latency       19874000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  297                       # number of overall misses
system.cpu.icache.overall_mshr_hits                66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15085500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.197053                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13704434                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53271.830922                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2698910770                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 50663                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     86959.092549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 71927.085213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           73                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2892085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.997810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      33258                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2392151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.997810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 33258                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       77318.923452                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63363.325663                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          89897                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3549402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.338034                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        45906                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1576                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2808769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.326414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   44328                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    58524.117360                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 42783.404507                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2274949490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1663076500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72165                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72165                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.877564                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169134                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        81368.905058                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   67034.265202                       # average overall mshr miss latency
system.l2.demand_hits                           89970                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6441488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.468055                       # miss rate for demand accesses
system.l2.demand_misses                         79164                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5200920500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.458725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    77586                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.275491                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.194824                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4513.650006                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3191.997330                       # Average occupied blocks per context
system.l2.overall_accesses                     169134                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       81368.905058                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  61597.605205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          89970                       # number of overall hits
system.l2.overall_miss_latency             6441488000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.468055                       # miss rate for overall accesses
system.l2.overall_misses                        79164                       # number of overall misses
system.l2.overall_mshr_hits                      1576                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        7899831270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.758269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  128249                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.912263                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         46218                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           94                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        51150                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            50663                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          393                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          75973                       # number of replacements
system.l2.sampled_refs                          85400                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7705.647336                       # Cycle average of tags in use
system.l2.total_refs                           160344                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42580                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31970860                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2011914                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2097153                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50591                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2105311                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2120838                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7556                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       217484                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13926977                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.720761                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.750187                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10995723     78.95%     78.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738288      5.30%     84.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       577152      4.14%     88.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       486998      3.50%     91.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       395718      2.84%     94.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        84462      0.61%     95.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78680      0.56%     95.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       352472      2.53%     98.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       217484      1.56%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13926977                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50484                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8345306                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.576618                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.576618                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1203161                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7565                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25188076                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8395131                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4269673                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1495423                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59011                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5159205                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4969790                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189415                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3959404                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3772436                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186968                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199801                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197354                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2447                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2120838                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3700191                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8911983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32174511                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        988552                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.134518                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3700340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2019470                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.040730                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15422400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.086219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.210089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10210635     66.21%     66.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584427      3.79%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49695      0.32%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37700      0.24%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         569077      3.69%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43230      0.28%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         703945      4.56%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1128062      7.31%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2095629     13.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15422400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                343779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1033738                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73698                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.075106                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6448894                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336595                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7713425                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15283639                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812953                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6270653                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.969394                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15486641                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62328                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        448596                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5339111                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       111165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1856695                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18520976                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5112299                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       315008                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16950308                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1495423                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10753                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1437473                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1592                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        65100                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2395218                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       560308                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        65100                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.634269                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.634269                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8830943     51.15%     51.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4046      0.02%     51.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867473      5.02%     56.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     56.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020513      5.91%     62.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          659      0.00%     62.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5187292     30.04%     92.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350937      7.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17265318                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55662                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003224                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          772      1.39%      1.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          891      1.60%      2.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42943     77.15%     80.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     80.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     80.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10532     18.92%     99.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          515      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15422400                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.119496                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.809068                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9677007     62.75%     62.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1681231     10.90%     73.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       736648      4.78%     78.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1292706      8.38%     86.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       908214      5.89%     92.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       256607      1.66%     94.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       780256      5.06%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82602      0.54%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7129      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15422400                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.095086                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18447278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17265318                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8383448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11489                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3845713                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3700221                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3700191                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986726                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1000158                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5339111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1856695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               15766179                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       932981                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21426                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8488732                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12961                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35153636                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24688176                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17131508                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4232457                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1495423                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       272806                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10092045                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       473709                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  7681                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
