<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv</a>
time_elapsed: 0.089s
ram usage: 11600 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker c1(event clk, logic[7:0] a, b);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:1</a>: syntax error, unexpected IDENTIFIER
checker c1(event clk, logic[7:0] a, b);
        ^~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:1</a>: Unsupported: event data types
checker c1(event clk, logic[7:0] a, b);
           ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:1</a>: syntax error, unexpected logic, expecting IDENTIFIER or do or final
checker c1(event clk, logic[7:0] a, b);
                      ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
checker c1(event clk, logic[7:0] a, b);
                                     ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:3</a>: syntax error, unexpected always_ff
  always_ff @(clk) begin
  ^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:10</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:14</a>: syntax error, unexpected posedge, expecting &#39;)&#39;
  c1 check_outside(posedge clk, in1, in2);
                   ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:19</a>: syntax error, unexpected IDENTIFIER
      c1 check_inside(posedge clk, in1, v1);
         ^~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p489.sv:26</a>: syntax error, unexpected IDENTIFIER
        c1 check_loop(posedge clk, in1, in_array[v1]);
           ^~~~~~~~~~
%Error: Exiting due to 10 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>