{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427277043479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427277043479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 17:50:43 2015 " "Processing started: Wed Mar 25 17:50:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427277043479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427277043479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427277043480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427277044027 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(40) " "Verilog HDL warning at FPGA2MCU.v(40): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427277044095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(63) " "Verilog HDL warning at FPGA2MCU.v(63): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427277044096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427277044098 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427277044098 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427277044098 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427277044098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427277044098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427277044102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427277044102 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1427277044107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427277044156 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT0 " "Pin \"INT0\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427277044161 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Pin \"INT4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427277044162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF BUFF:inst3 " "Elaborating entity \"BUFF\" for hierarchy \"BUFF:inst3\"" {  } { { "FPGA_EP2C.bdf" "inst3" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 336 168 416 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427277044180 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(59) " "Verilog HDL Always Construct warning at FPGA2MCU.v(59): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427277044182 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044183 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044183 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044183 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044183 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044183 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044183 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044184 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044184 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044184 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044184 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044184 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044184 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044185 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044185 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044185 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044185 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst1 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst1\"" {  } { { "FPGA_EP2C.bdf" "inst1" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 128 576 752 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427277044188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 128 320 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427277044193 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR FPGA2MCU.v(9) " "Verilog HDL Always Construct warning at FPGA2MCU.v(9): inferring latch(es) for variable \"ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427277044196 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[0\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[0\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044196 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[1\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[1\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044196 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[2\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[2\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044196 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[3\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[3\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044196 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[4\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[4\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044197 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[5\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[5\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044197 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[6\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[6\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044197 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[7\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[7\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044197 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[8\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[8\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044197 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[9\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[9\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044197 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[10\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[10\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044198 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[11\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[11\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044198 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[12\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[12\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044198 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[13\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[13\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044198 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[14\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[14\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044198 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[15\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[15\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044199 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[16\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[16\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044199 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[17\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[17\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044199 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[18\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[18\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044199 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst2 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst2\"" {  } { { "FPGA_EP2C.bdf" "inst2" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 336 528 776 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427277044201 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FPGA2MCU.v(41) " "Verilog HDL warning at FPGA2MCU.v(41): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 41 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(36) " "Verilog HDL Always Construct warning at FPGA2MCU.v(36): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "FINISH FPGA2MCU.v(36) " "Verilog HDL warning at FPGA2MCU.v(36): assignments to FINISH create a combinational loop" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044203 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044204 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044204 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044204 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044204 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044205 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044205 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044205 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044205 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044206 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044206 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044206 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427277044206 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[0\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[1\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[2\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[2\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[3\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[3\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[4\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[4\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[5\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[5\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[6\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[6\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[7\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[7\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[8\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[8\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[9\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[9\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[10\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[10\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[11\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[11\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[12\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[12\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[13\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[13\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[14\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[14\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[15\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[15\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427277044538 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1427277044538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT0 GND " "Pin \"INT0\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427277044966 "|FPGA_EP2C|INT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT4 GND " "Pin \"INT4\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427277044966 "|FPGA_EP2C|INT4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427277044966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/FPGA/FPGA_EP2C/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file E:/WORKSPACE/FPGA/FPGA_EP2C/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427277045098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427277045269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427277045269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427277045345 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427277045345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1427277045345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427277045345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427277045345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427277045397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 17:50:45 2015 " "Processing ended: Wed Mar 25 17:50:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427277045397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427277045397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427277045397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427277045397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427277046831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427277046831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 17:50:46 2015 " "Processing started: Wed Mar 25 17:50:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427277046831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1427277046831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1427277046832 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1427277046959 ""}
{ "Info" "0" "" "Project  = FPGA_EP2C" {  } {  } 0 0 "Project  = FPGA_EP2C" 0 0 "Fitter" 0 0 1427277046960 ""}
{ "Info" "0" "" "Revision = FPGA_EP2C" {  } {  } 0 0 "Revision = FPGA_EP2C" 0 0 "Fitter" 0 0 1427277046960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427277047071 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427277047087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427277047132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427277047132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427277047226 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427277047535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427277047535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427277047535 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427277047535 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/FPGA/FPGA_EP2C/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427277047537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/FPGA/FPGA_EP2C/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427277047537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/FPGA/FPGA_EP2C/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427277047537 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427277047537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427277047752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427277047753 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427277047755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427277047766 ""}  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NWE } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 288 40 208 304 "NWE" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/FPGA/FPGA_EP2C/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427277047766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427277047837 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427277047838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427277047838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427277047839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427277047840 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427277047840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427277047840 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427277047840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427277047856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427277047856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427277047856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427277047878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427277048377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427277048450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427277048464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427277048800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427277048800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427277048880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "E:/WORKSPACE/FPGA/FPGA_EP2C/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427277049388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427277049388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427277049440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427277049443 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1427277049443 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427277049443 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427277049449 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427277049452 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[15\] 0 " "Pin \"AD_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[14\] 0 " "Pin \"AD_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[13\] 0 " "Pin \"AD_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[12\] 0 " "Pin \"AD_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[11\] 0 " "Pin \"AD_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[10\] 0 " "Pin \"AD_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[9\] 0 " "Pin \"AD_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[8\] 0 " "Pin \"AD_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[7\] 0 " "Pin \"AD_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[6\] 0 " "Pin \"AD_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[5\] 0 " "Pin \"AD_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[4\] 0 " "Pin \"AD_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[3\] 0 " "Pin \"AD_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[2\] 0 " "Pin \"AD_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[1\] 0 " "Pin \"AD_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[0\] 0 " "Pin \"AD_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT0 0 " "Pin \"INT0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT4 0 " "Pin \"INT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427277049456 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1427277049456 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427277049558 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427277049577 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427277049660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427277049853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/FPGA/FPGA_EP2C/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/FPGA/FPGA_EP2C/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427277050001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427277050194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 17:50:50 2015 " "Processing ended: Wed Mar 25 17:50:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427277050194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427277050194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427277050194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427277050194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1427277051454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427277051455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 17:50:51 2015 " "Processing started: Wed Mar 25 17:50:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427277051455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1427277051455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1427277051455 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1427277052100 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1427277052123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427277052544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 17:50:52 2015 " "Processing ended: Wed Mar 25 17:50:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427277052544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427277052544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427277052544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1427277052544 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1427277053189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1427277053974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427277053975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 17:50:53 2015 " "Processing started: Wed Mar 25 17:50:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427277053975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427277053975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427277053975 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1427277054106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427277054286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427277054337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427277054337 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1427277055988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427277055989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NWE NWE " "create_clock -period 1.000 -name NWE NWE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427277055990 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427277055990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1427277055992 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1427277056004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.235 " "Worst-case setup slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235         0.000 NWE  " "    0.235         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427277056018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 NWE  " "    0.499         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427277056024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427277056031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427277056037 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427277056038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -27.169 NWE  " "   -1.941       -27.169 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427277056043 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427277056117 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1427277056120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.665 " "Worst-case setup slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 NWE  " "    0.665         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427277056154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 NWE  " "    0.215         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427277056167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427277056176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427277056185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427277056186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 NWE  " "   -1.380       -18.380 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427277056195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427277056195 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427277056275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427277056368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427277056370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427277056512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 17:50:56 2015 " "Processing ended: Wed Mar 25 17:50:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427277056512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427277056512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427277056512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427277056512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427277057779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427277057780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 17:50:57 2015 " "Processing started: Wed Mar 25 17:50:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427277057780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427277057780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427277057780 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "FPGA_EP2C.vo\", \"FPGA_EP2C_fast.vo FPGA_EP2C_v.sdo FPGA_EP2C_v_fast.sdo E:/WORKSPACE/FPGA/FPGA_EP2C/simulation/modelsim/ simulation " "Generated files \"FPGA_EP2C.vo\", \"FPGA_EP2C_fast.vo\", \"FPGA_EP2C_v.sdo\" and \"FPGA_EP2C_v_fast.sdo\" in directory \"E:/WORKSPACE/FPGA/FPGA_EP2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1427277058300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427277058362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 17:50:58 2015 " "Processing ended: Wed Mar 25 17:50:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427277058362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427277058362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427277058362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427277058362 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427277059069 ""}
