// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cnn_convolutional_layer (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        pad_img_address0,
        pad_img_ce0,
        pad_img_d0,
        pad_img_q0,
        pad_img_we0,
        pad_img_address1,
        pad_img_ce1,
        pad_img_d1,
        pad_img_q1,
        pad_img_we1,
        pad_img_address2,
        pad_img_ce2,
        pad_img_d2,
        pad_img_q2,
        pad_img_we2,
        pad_img_address3,
        pad_img_ce3,
        pad_img_d3,
        pad_img_q3,
        pad_img_we3,
        pad_img_address4,
        pad_img_ce4,
        pad_img_d4,
        pad_img_q4,
        pad_img_we4,
        pad_img_address5,
        pad_img_ce5,
        pad_img_d5,
        pad_img_q5,
        pad_img_we5,
        pad_img_address6,
        pad_img_ce6,
        pad_img_d6,
        pad_img_q6,
        pad_img_we6,
        pad_img_address7,
        pad_img_ce7,
        pad_img_d7,
        pad_img_q7,
        pad_img_we7,
        pad_img_address8,
        pad_img_ce8,
        pad_img_d8,
        pad_img_q8,
        pad_img_we8,
        pad_img_address9,
        pad_img_ce9,
        pad_img_d9,
        pad_img_q9,
        pad_img_we9,
        pad_img_address10,
        pad_img_ce10,
        pad_img_d10,
        pad_img_q10,
        pad_img_we10,
        pad_img_address11,
        pad_img_ce11,
        pad_img_d11,
        pad_img_q11,
        pad_img_we11,
        pad_img_address12,
        pad_img_ce12,
        pad_img_d12,
        pad_img_q12,
        pad_img_we12,
        pad_img_address13,
        pad_img_ce13,
        pad_img_d13,
        pad_img_q13,
        pad_img_we13,
        pad_img_address14,
        pad_img_ce14,
        pad_img_d14,
        pad_img_q14,
        pad_img_we14,
        pad_img_address15,
        pad_img_ce15,
        pad_img_d15,
        pad_img_q15,
        pad_img_we15,
        pad_img_address16,
        pad_img_ce16,
        pad_img_d16,
        pad_img_q16,
        pad_img_we16,
        pad_img1_address0,
        pad_img1_ce0,
        pad_img1_d0,
        pad_img1_q0,
        pad_img1_we0,
        pad_img1_address1,
        pad_img1_ce1,
        pad_img1_d1,
        pad_img1_q1,
        pad_img1_we1,
        pad_img1_address2,
        pad_img1_ce2,
        pad_img1_d2,
        pad_img1_q2,
        pad_img1_we2,
        pad_img1_address3,
        pad_img1_ce3,
        pad_img1_d3,
        pad_img1_q3,
        pad_img1_we3,
        pad_img1_address4,
        pad_img1_ce4,
        pad_img1_d4,
        pad_img1_q4,
        pad_img1_we4,
        pad_img1_address5,
        pad_img1_ce5,
        pad_img1_d5,
        pad_img1_q5,
        pad_img1_we5,
        pad_img1_address6,
        pad_img1_ce6,
        pad_img1_d6,
        pad_img1_q6,
        pad_img1_we6,
        pad_img1_address7,
        pad_img1_ce7,
        pad_img1_d7,
        pad_img1_q7,
        pad_img1_we7,
        pad_img1_address8,
        pad_img1_ce8,
        pad_img1_d8,
        pad_img1_q8,
        pad_img1_we8,
        pad_img1_address9,
        pad_img1_ce9,
        pad_img1_d9,
        pad_img1_q9,
        pad_img1_we9,
        pad_img1_address10,
        pad_img1_ce10,
        pad_img1_d10,
        pad_img1_q10,
        pad_img1_we10,
        pad_img1_address11,
        pad_img1_ce11,
        pad_img1_d11,
        pad_img1_q11,
        pad_img1_we11,
        pad_img1_address12,
        pad_img1_ce12,
        pad_img1_d12,
        pad_img1_q12,
        pad_img1_we12,
        pad_img1_address13,
        pad_img1_ce13,
        pad_img1_d13,
        pad_img1_q13,
        pad_img1_we13,
        pad_img1_address14,
        pad_img1_ce14,
        pad_img1_d14,
        pad_img1_q14,
        pad_img1_we14,
        pad_img1_address15,
        pad_img1_ce15,
        pad_img1_d15,
        pad_img1_q15,
        pad_img1_we15,
        pad_img1_address16,
        pad_img1_ce16,
        pad_img1_d16,
        pad_img1_q16,
        pad_img1_we16,
        pad_img2_address0,
        pad_img2_ce0,
        pad_img2_d0,
        pad_img2_q0,
        pad_img2_we0,
        pad_img2_address1,
        pad_img2_ce1,
        pad_img2_d1,
        pad_img2_q1,
        pad_img2_we1,
        pad_img2_address2,
        pad_img2_ce2,
        pad_img2_d2,
        pad_img2_q2,
        pad_img2_we2,
        pad_img2_address3,
        pad_img2_ce3,
        pad_img2_d3,
        pad_img2_q3,
        pad_img2_we3,
        pad_img2_address4,
        pad_img2_ce4,
        pad_img2_d4,
        pad_img2_q4,
        pad_img2_we4,
        pad_img2_address5,
        pad_img2_ce5,
        pad_img2_d5,
        pad_img2_q5,
        pad_img2_we5,
        pad_img2_address6,
        pad_img2_ce6,
        pad_img2_d6,
        pad_img2_q6,
        pad_img2_we6,
        pad_img2_address7,
        pad_img2_ce7,
        pad_img2_d7,
        pad_img2_q7,
        pad_img2_we7,
        pad_img2_address8,
        pad_img2_ce8,
        pad_img2_d8,
        pad_img2_q8,
        pad_img2_we8,
        pad_img2_address9,
        pad_img2_ce9,
        pad_img2_d9,
        pad_img2_q9,
        pad_img2_we9,
        pad_img2_address10,
        pad_img2_ce10,
        pad_img2_d10,
        pad_img2_q10,
        pad_img2_we10,
        pad_img2_address11,
        pad_img2_ce11,
        pad_img2_d11,
        pad_img2_q11,
        pad_img2_we11,
        pad_img2_address12,
        pad_img2_ce12,
        pad_img2_d12,
        pad_img2_q12,
        pad_img2_we12,
        pad_img2_address13,
        pad_img2_ce13,
        pad_img2_d13,
        pad_img2_q13,
        pad_img2_we13,
        pad_img2_address14,
        pad_img2_ce14,
        pad_img2_d14,
        pad_img2_q14,
        pad_img2_we14,
        pad_img2_address15,
        pad_img2_ce15,
        pad_img2_d15,
        pad_img2_q15,
        pad_img2_we15,
        pad_img2_address16,
        pad_img2_ce16,
        pad_img2_d16,
        pad_img2_q16,
        pad_img2_we16,
        pad_img3_address0,
        pad_img3_ce0,
        pad_img3_d0,
        pad_img3_q0,
        pad_img3_we0,
        pad_img3_address1,
        pad_img3_ce1,
        pad_img3_d1,
        pad_img3_q1,
        pad_img3_we1,
        pad_img3_address2,
        pad_img3_ce2,
        pad_img3_d2,
        pad_img3_q2,
        pad_img3_we2,
        pad_img3_address3,
        pad_img3_ce3,
        pad_img3_d3,
        pad_img3_q3,
        pad_img3_we3,
        pad_img3_address4,
        pad_img3_ce4,
        pad_img3_d4,
        pad_img3_q4,
        pad_img3_we4,
        pad_img3_address5,
        pad_img3_ce5,
        pad_img3_d5,
        pad_img3_q5,
        pad_img3_we5,
        pad_img3_address6,
        pad_img3_ce6,
        pad_img3_d6,
        pad_img3_q6,
        pad_img3_we6,
        pad_img3_address7,
        pad_img3_ce7,
        pad_img3_d7,
        pad_img3_q7,
        pad_img3_we7,
        pad_img3_address8,
        pad_img3_ce8,
        pad_img3_d8,
        pad_img3_q8,
        pad_img3_we8,
        pad_img3_address9,
        pad_img3_ce9,
        pad_img3_d9,
        pad_img3_q9,
        pad_img3_we9,
        pad_img3_address10,
        pad_img3_ce10,
        pad_img3_d10,
        pad_img3_q10,
        pad_img3_we10,
        pad_img3_address11,
        pad_img3_ce11,
        pad_img3_d11,
        pad_img3_q11,
        pad_img3_we11,
        pad_img3_address12,
        pad_img3_ce12,
        pad_img3_d12,
        pad_img3_q12,
        pad_img3_we12,
        pad_img3_address13,
        pad_img3_ce13,
        pad_img3_d13,
        pad_img3_q13,
        pad_img3_we13,
        pad_img3_address14,
        pad_img3_ce14,
        pad_img3_d14,
        pad_img3_q14,
        pad_img3_we14,
        pad_img3_address15,
        pad_img3_ce15,
        pad_img3_d15,
        pad_img3_q15,
        pad_img3_we15,
        pad_img3_address16,
        pad_img3_ce16,
        pad_img3_d16,
        pad_img3_q16,
        pad_img3_we16,
        pad_img4_address0,
        pad_img4_ce0,
        pad_img4_d0,
        pad_img4_q0,
        pad_img4_we0,
        pad_img4_address1,
        pad_img4_ce1,
        pad_img4_d1,
        pad_img4_q1,
        pad_img4_we1,
        pad_img4_address2,
        pad_img4_ce2,
        pad_img4_d2,
        pad_img4_q2,
        pad_img4_we2,
        pad_img4_address3,
        pad_img4_ce3,
        pad_img4_d3,
        pad_img4_q3,
        pad_img4_we3,
        pad_img4_address4,
        pad_img4_ce4,
        pad_img4_d4,
        pad_img4_q4,
        pad_img4_we4,
        pad_img4_address5,
        pad_img4_ce5,
        pad_img4_d5,
        pad_img4_q5,
        pad_img4_we5,
        pad_img4_address6,
        pad_img4_ce6,
        pad_img4_d6,
        pad_img4_q6,
        pad_img4_we6,
        pad_img4_address7,
        pad_img4_ce7,
        pad_img4_d7,
        pad_img4_q7,
        pad_img4_we7,
        pad_img4_address8,
        pad_img4_ce8,
        pad_img4_d8,
        pad_img4_q8,
        pad_img4_we8,
        pad_img4_address9,
        pad_img4_ce9,
        pad_img4_d9,
        pad_img4_q9,
        pad_img4_we9,
        pad_img4_address10,
        pad_img4_ce10,
        pad_img4_d10,
        pad_img4_q10,
        pad_img4_we10,
        pad_img4_address11,
        pad_img4_ce11,
        pad_img4_d11,
        pad_img4_q11,
        pad_img4_we11,
        pad_img4_address12,
        pad_img4_ce12,
        pad_img4_d12,
        pad_img4_q12,
        pad_img4_we12,
        pad_img4_address13,
        pad_img4_ce13,
        pad_img4_d13,
        pad_img4_q13,
        pad_img4_we13,
        pad_img4_address14,
        pad_img4_ce14,
        pad_img4_d14,
        pad_img4_q14,
        pad_img4_we14,
        pad_img4_address15,
        pad_img4_ce15,
        pad_img4_d15,
        pad_img4_q15,
        pad_img4_we15,
        pad_img4_address16,
        pad_img4_ce16,
        pad_img4_d16,
        pad_img4_q16,
        pad_img4_we16,
        pad_img5_address0,
        pad_img5_ce0,
        pad_img5_d0,
        pad_img5_q0,
        pad_img5_we0,
        pad_img5_address1,
        pad_img5_ce1,
        pad_img5_d1,
        pad_img5_q1,
        pad_img5_we1,
        pad_img5_address2,
        pad_img5_ce2,
        pad_img5_d2,
        pad_img5_q2,
        pad_img5_we2,
        pad_img5_address3,
        pad_img5_ce3,
        pad_img5_d3,
        pad_img5_q3,
        pad_img5_we3,
        pad_img5_address4,
        pad_img5_ce4,
        pad_img5_d4,
        pad_img5_q4,
        pad_img5_we4,
        pad_img5_address5,
        pad_img5_ce5,
        pad_img5_d5,
        pad_img5_q5,
        pad_img5_we5,
        pad_img5_address6,
        pad_img5_ce6,
        pad_img5_d6,
        pad_img5_q6,
        pad_img5_we6,
        pad_img5_address7,
        pad_img5_ce7,
        pad_img5_d7,
        pad_img5_q7,
        pad_img5_we7,
        pad_img5_address8,
        pad_img5_ce8,
        pad_img5_d8,
        pad_img5_q8,
        pad_img5_we8,
        pad_img5_address9,
        pad_img5_ce9,
        pad_img5_d9,
        pad_img5_q9,
        pad_img5_we9,
        pad_img5_address10,
        pad_img5_ce10,
        pad_img5_d10,
        pad_img5_q10,
        pad_img5_we10,
        pad_img5_address11,
        pad_img5_ce11,
        pad_img5_d11,
        pad_img5_q11,
        pad_img5_we11,
        pad_img5_address12,
        pad_img5_ce12,
        pad_img5_d12,
        pad_img5_q12,
        pad_img5_we12,
        pad_img5_address13,
        pad_img5_ce13,
        pad_img5_d13,
        pad_img5_q13,
        pad_img5_we13,
        pad_img5_address14,
        pad_img5_ce14,
        pad_img5_d14,
        pad_img5_q14,
        pad_img5_we14,
        pad_img5_address15,
        pad_img5_ce15,
        pad_img5_d15,
        pad_img5_q15,
        pad_img5_we15,
        pad_img5_address16,
        pad_img5_ce16,
        pad_img5_d16,
        pad_img5_q16,
        pad_img5_we16,
        pad_img6_address0,
        pad_img6_ce0,
        pad_img6_d0,
        pad_img6_q0,
        pad_img6_we0,
        pad_img6_address1,
        pad_img6_ce1,
        pad_img6_d1,
        pad_img6_q1,
        pad_img6_we1,
        pad_img6_address2,
        pad_img6_ce2,
        pad_img6_d2,
        pad_img6_q2,
        pad_img6_we2,
        pad_img6_address3,
        pad_img6_ce3,
        pad_img6_d3,
        pad_img6_q3,
        pad_img6_we3,
        pad_img6_address4,
        pad_img6_ce4,
        pad_img6_d4,
        pad_img6_q4,
        pad_img6_we4,
        pad_img6_address5,
        pad_img6_ce5,
        pad_img6_d5,
        pad_img6_q5,
        pad_img6_we5,
        pad_img6_address6,
        pad_img6_ce6,
        pad_img6_d6,
        pad_img6_q6,
        pad_img6_we6,
        pad_img6_address7,
        pad_img6_ce7,
        pad_img6_d7,
        pad_img6_q7,
        pad_img6_we7,
        pad_img6_address8,
        pad_img6_ce8,
        pad_img6_d8,
        pad_img6_q8,
        pad_img6_we8,
        pad_img6_address9,
        pad_img6_ce9,
        pad_img6_d9,
        pad_img6_q9,
        pad_img6_we9,
        pad_img6_address10,
        pad_img6_ce10,
        pad_img6_d10,
        pad_img6_q10,
        pad_img6_we10,
        pad_img6_address11,
        pad_img6_ce11,
        pad_img6_d11,
        pad_img6_q11,
        pad_img6_we11,
        pad_img6_address12,
        pad_img6_ce12,
        pad_img6_d12,
        pad_img6_q12,
        pad_img6_we12,
        pad_img6_address13,
        pad_img6_ce13,
        pad_img6_d13,
        pad_img6_q13,
        pad_img6_we13,
        pad_img6_address14,
        pad_img6_ce14,
        pad_img6_d14,
        pad_img6_q14,
        pad_img6_we14,
        pad_img6_address15,
        pad_img6_ce15,
        pad_img6_d15,
        pad_img6_q15,
        pad_img6_we15,
        pad_img6_address16,
        pad_img6_ce16,
        pad_img6_d16,
        pad_img6_q16,
        pad_img6_we16,
        pad_img7_address0,
        pad_img7_ce0,
        pad_img7_d0,
        pad_img7_q0,
        pad_img7_we0,
        pad_img7_address1,
        pad_img7_ce1,
        pad_img7_d1,
        pad_img7_q1,
        pad_img7_we1,
        pad_img7_address2,
        pad_img7_ce2,
        pad_img7_d2,
        pad_img7_q2,
        pad_img7_we2,
        pad_img7_address3,
        pad_img7_ce3,
        pad_img7_d3,
        pad_img7_q3,
        pad_img7_we3,
        pad_img7_address4,
        pad_img7_ce4,
        pad_img7_d4,
        pad_img7_q4,
        pad_img7_we4,
        pad_img7_address5,
        pad_img7_ce5,
        pad_img7_d5,
        pad_img7_q5,
        pad_img7_we5,
        pad_img7_address6,
        pad_img7_ce6,
        pad_img7_d6,
        pad_img7_q6,
        pad_img7_we6,
        pad_img7_address7,
        pad_img7_ce7,
        pad_img7_d7,
        pad_img7_q7,
        pad_img7_we7,
        pad_img7_address8,
        pad_img7_ce8,
        pad_img7_d8,
        pad_img7_q8,
        pad_img7_we8,
        pad_img7_address9,
        pad_img7_ce9,
        pad_img7_d9,
        pad_img7_q9,
        pad_img7_we9,
        pad_img7_address10,
        pad_img7_ce10,
        pad_img7_d10,
        pad_img7_q10,
        pad_img7_we10,
        pad_img7_address11,
        pad_img7_ce11,
        pad_img7_d11,
        pad_img7_q11,
        pad_img7_we11,
        pad_img7_address12,
        pad_img7_ce12,
        pad_img7_d12,
        pad_img7_q12,
        pad_img7_we12,
        pad_img7_address13,
        pad_img7_ce13,
        pad_img7_d13,
        pad_img7_q13,
        pad_img7_we13,
        pad_img7_address14,
        pad_img7_ce14,
        pad_img7_d14,
        pad_img7_q14,
        pad_img7_we14,
        pad_img7_address15,
        pad_img7_ce15,
        pad_img7_d15,
        pad_img7_q15,
        pad_img7_we15,
        pad_img7_address16,
        pad_img7_ce16,
        pad_img7_d16,
        pad_img7_q16,
        pad_img7_we16,
        weight_buf_0_address0,
        weight_buf_0_ce0,
        weight_buf_0_d0,
        weight_buf_0_q0,
        weight_buf_0_we0,
        weight_buf_0_address1,
        weight_buf_0_ce1,
        weight_buf_0_d1,
        weight_buf_0_q1,
        weight_buf_0_we1,
        weight_buf_1_address0,
        weight_buf_1_ce0,
        weight_buf_1_d0,
        weight_buf_1_q0,
        weight_buf_1_we0,
        weight_buf_1_address1,
        weight_buf_1_ce1,
        weight_buf_1_d1,
        weight_buf_1_q1,
        weight_buf_1_we1,
        weight_buf_2_address0,
        weight_buf_2_ce0,
        weight_buf_2_d0,
        weight_buf_2_q0,
        weight_buf_2_we0,
        weight_buf_2_address1,
        weight_buf_2_ce1,
        weight_buf_2_d1,
        weight_buf_2_q1,
        weight_buf_2_we1,
        weight_buf_3_address0,
        weight_buf_3_ce0,
        weight_buf_3_d0,
        weight_buf_3_q0,
        weight_buf_3_we0,
        weight_buf_3_address1,
        weight_buf_3_ce1,
        weight_buf_3_d1,
        weight_buf_3_q1,
        weight_buf_3_we1,
        weight_buf_4_address0,
        weight_buf_4_ce0,
        weight_buf_4_d0,
        weight_buf_4_q0,
        weight_buf_4_we0,
        weight_buf_4_address1,
        weight_buf_4_ce1,
        weight_buf_4_d1,
        weight_buf_4_q1,
        weight_buf_4_we1,
        weight_buf_5_address0,
        weight_buf_5_ce0,
        weight_buf_5_d0,
        weight_buf_5_q0,
        weight_buf_5_we0,
        weight_buf_5_address1,
        weight_buf_5_ce1,
        weight_buf_5_d1,
        weight_buf_5_q1,
        weight_buf_5_we1,
        weight_buf_6_address0,
        weight_buf_6_ce0,
        weight_buf_6_d0,
        weight_buf_6_q0,
        weight_buf_6_we0,
        weight_buf_6_address1,
        weight_buf_6_ce1,
        weight_buf_6_d1,
        weight_buf_6_q1,
        weight_buf_6_we1,
        weight_buf_7_address0,
        weight_buf_7_ce0,
        weight_buf_7_d0,
        weight_buf_7_q0,
        weight_buf_7_we0,
        weight_buf_7_address1,
        weight_buf_7_ce1,
        weight_buf_7_d1,
        weight_buf_7_q1,
        weight_buf_7_we1,
        biases_buf_0,
        biases_buf_1,
        biases_buf_2,
        biases_buf_3,
        biases_buf_4,
        biases_buf_5,
        biases_buf_6,
        biases_buf_7,
        conv_to_pool_streams_0_din,
        conv_to_pool_streams_0_full_n,
        conv_to_pool_streams_0_write,
        conv_to_pool_streams_1_din,
        conv_to_pool_streams_1_full_n,
        conv_to_pool_streams_1_write,
        conv_to_pool_streams_2_din,
        conv_to_pool_streams_2_full_n,
        conv_to_pool_streams_2_write,
        conv_to_pool_streams_3_din,
        conv_to_pool_streams_3_full_n,
        conv_to_pool_streams_3_write,
        conv_to_pool_streams_4_din,
        conv_to_pool_streams_4_full_n,
        conv_to_pool_streams_4_write,
        conv_to_pool_streams_5_din,
        conv_to_pool_streams_5_full_n,
        conv_to_pool_streams_5_write,
        conv_to_pool_streams_6_din,
        conv_to_pool_streams_6_full_n,
        conv_to_pool_streams_6_write,
        conv_to_pool_streams_7_din,
        conv_to_pool_streams_7_full_n,
        conv_to_pool_streams_7_write,
        ap_clk,
        ap_rst,
        biases_buf_0_ap_vld,
        ap_done,
        biases_buf_1_ap_vld,
        biases_buf_2_ap_vld,
        biases_buf_3_ap_vld,
        biases_buf_4_ap_vld,
        biases_buf_5_ap_vld,
        biases_buf_6_ap_vld,
        biases_buf_7_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
output  [9:0] pad_img_address0;
output   pad_img_ce0;
output  [31:0] pad_img_d0;
input  [31:0] pad_img_q0;
output   pad_img_we0;
output  [9:0] pad_img_address1;
output   pad_img_ce1;
output  [31:0] pad_img_d1;
input  [31:0] pad_img_q1;
output   pad_img_we1;
output  [9:0] pad_img_address2;
output   pad_img_ce2;
output  [31:0] pad_img_d2;
input  [31:0] pad_img_q2;
output   pad_img_we2;
output  [9:0] pad_img_address3;
output   pad_img_ce3;
output  [31:0] pad_img_d3;
input  [31:0] pad_img_q3;
output   pad_img_we3;
output  [9:0] pad_img_address4;
output   pad_img_ce4;
output  [31:0] pad_img_d4;
input  [31:0] pad_img_q4;
output   pad_img_we4;
output  [9:0] pad_img_address5;
output   pad_img_ce5;
output  [31:0] pad_img_d5;
input  [31:0] pad_img_q5;
output   pad_img_we5;
output  [9:0] pad_img_address6;
output   pad_img_ce6;
output  [31:0] pad_img_d6;
input  [31:0] pad_img_q6;
output   pad_img_we6;
output  [9:0] pad_img_address7;
output   pad_img_ce7;
output  [31:0] pad_img_d7;
input  [31:0] pad_img_q7;
output   pad_img_we7;
output  [9:0] pad_img_address8;
output   pad_img_ce8;
output  [31:0] pad_img_d8;
input  [31:0] pad_img_q8;
output   pad_img_we8;
output  [9:0] pad_img_address9;
output   pad_img_ce9;
output  [31:0] pad_img_d9;
input  [31:0] pad_img_q9;
output   pad_img_we9;
output  [9:0] pad_img_address10;
output   pad_img_ce10;
output  [31:0] pad_img_d10;
input  [31:0] pad_img_q10;
output   pad_img_we10;
output  [9:0] pad_img_address11;
output   pad_img_ce11;
output  [31:0] pad_img_d11;
input  [31:0] pad_img_q11;
output   pad_img_we11;
output  [9:0] pad_img_address12;
output   pad_img_ce12;
output  [31:0] pad_img_d12;
input  [31:0] pad_img_q12;
output   pad_img_we12;
output  [9:0] pad_img_address13;
output   pad_img_ce13;
output  [31:0] pad_img_d13;
input  [31:0] pad_img_q13;
output   pad_img_we13;
output  [9:0] pad_img_address14;
output   pad_img_ce14;
output  [31:0] pad_img_d14;
input  [31:0] pad_img_q14;
output   pad_img_we14;
output  [9:0] pad_img_address15;
output   pad_img_ce15;
output  [31:0] pad_img_d15;
input  [31:0] pad_img_q15;
output   pad_img_we15;
output  [9:0] pad_img_address16;
output   pad_img_ce16;
output  [31:0] pad_img_d16;
input  [31:0] pad_img_q16;
output   pad_img_we16;
output  [9:0] pad_img1_address0;
output   pad_img1_ce0;
output  [31:0] pad_img1_d0;
input  [31:0] pad_img1_q0;
output   pad_img1_we0;
output  [9:0] pad_img1_address1;
output   pad_img1_ce1;
output  [31:0] pad_img1_d1;
input  [31:0] pad_img1_q1;
output   pad_img1_we1;
output  [9:0] pad_img1_address2;
output   pad_img1_ce2;
output  [31:0] pad_img1_d2;
input  [31:0] pad_img1_q2;
output   pad_img1_we2;
output  [9:0] pad_img1_address3;
output   pad_img1_ce3;
output  [31:0] pad_img1_d3;
input  [31:0] pad_img1_q3;
output   pad_img1_we3;
output  [9:0] pad_img1_address4;
output   pad_img1_ce4;
output  [31:0] pad_img1_d4;
input  [31:0] pad_img1_q4;
output   pad_img1_we4;
output  [9:0] pad_img1_address5;
output   pad_img1_ce5;
output  [31:0] pad_img1_d5;
input  [31:0] pad_img1_q5;
output   pad_img1_we5;
output  [9:0] pad_img1_address6;
output   pad_img1_ce6;
output  [31:0] pad_img1_d6;
input  [31:0] pad_img1_q6;
output   pad_img1_we6;
output  [9:0] pad_img1_address7;
output   pad_img1_ce7;
output  [31:0] pad_img1_d7;
input  [31:0] pad_img1_q7;
output   pad_img1_we7;
output  [9:0] pad_img1_address8;
output   pad_img1_ce8;
output  [31:0] pad_img1_d8;
input  [31:0] pad_img1_q8;
output   pad_img1_we8;
output  [9:0] pad_img1_address9;
output   pad_img1_ce9;
output  [31:0] pad_img1_d9;
input  [31:0] pad_img1_q9;
output   pad_img1_we9;
output  [9:0] pad_img1_address10;
output   pad_img1_ce10;
output  [31:0] pad_img1_d10;
input  [31:0] pad_img1_q10;
output   pad_img1_we10;
output  [9:0] pad_img1_address11;
output   pad_img1_ce11;
output  [31:0] pad_img1_d11;
input  [31:0] pad_img1_q11;
output   pad_img1_we11;
output  [9:0] pad_img1_address12;
output   pad_img1_ce12;
output  [31:0] pad_img1_d12;
input  [31:0] pad_img1_q12;
output   pad_img1_we12;
output  [9:0] pad_img1_address13;
output   pad_img1_ce13;
output  [31:0] pad_img1_d13;
input  [31:0] pad_img1_q13;
output   pad_img1_we13;
output  [9:0] pad_img1_address14;
output   pad_img1_ce14;
output  [31:0] pad_img1_d14;
input  [31:0] pad_img1_q14;
output   pad_img1_we14;
output  [9:0] pad_img1_address15;
output   pad_img1_ce15;
output  [31:0] pad_img1_d15;
input  [31:0] pad_img1_q15;
output   pad_img1_we15;
output  [9:0] pad_img1_address16;
output   pad_img1_ce16;
output  [31:0] pad_img1_d16;
input  [31:0] pad_img1_q16;
output   pad_img1_we16;
output  [9:0] pad_img2_address0;
output   pad_img2_ce0;
output  [31:0] pad_img2_d0;
input  [31:0] pad_img2_q0;
output   pad_img2_we0;
output  [9:0] pad_img2_address1;
output   pad_img2_ce1;
output  [31:0] pad_img2_d1;
input  [31:0] pad_img2_q1;
output   pad_img2_we1;
output  [9:0] pad_img2_address2;
output   pad_img2_ce2;
output  [31:0] pad_img2_d2;
input  [31:0] pad_img2_q2;
output   pad_img2_we2;
output  [9:0] pad_img2_address3;
output   pad_img2_ce3;
output  [31:0] pad_img2_d3;
input  [31:0] pad_img2_q3;
output   pad_img2_we3;
output  [9:0] pad_img2_address4;
output   pad_img2_ce4;
output  [31:0] pad_img2_d4;
input  [31:0] pad_img2_q4;
output   pad_img2_we4;
output  [9:0] pad_img2_address5;
output   pad_img2_ce5;
output  [31:0] pad_img2_d5;
input  [31:0] pad_img2_q5;
output   pad_img2_we5;
output  [9:0] pad_img2_address6;
output   pad_img2_ce6;
output  [31:0] pad_img2_d6;
input  [31:0] pad_img2_q6;
output   pad_img2_we6;
output  [9:0] pad_img2_address7;
output   pad_img2_ce7;
output  [31:0] pad_img2_d7;
input  [31:0] pad_img2_q7;
output   pad_img2_we7;
output  [9:0] pad_img2_address8;
output   pad_img2_ce8;
output  [31:0] pad_img2_d8;
input  [31:0] pad_img2_q8;
output   pad_img2_we8;
output  [9:0] pad_img2_address9;
output   pad_img2_ce9;
output  [31:0] pad_img2_d9;
input  [31:0] pad_img2_q9;
output   pad_img2_we9;
output  [9:0] pad_img2_address10;
output   pad_img2_ce10;
output  [31:0] pad_img2_d10;
input  [31:0] pad_img2_q10;
output   pad_img2_we10;
output  [9:0] pad_img2_address11;
output   pad_img2_ce11;
output  [31:0] pad_img2_d11;
input  [31:0] pad_img2_q11;
output   pad_img2_we11;
output  [9:0] pad_img2_address12;
output   pad_img2_ce12;
output  [31:0] pad_img2_d12;
input  [31:0] pad_img2_q12;
output   pad_img2_we12;
output  [9:0] pad_img2_address13;
output   pad_img2_ce13;
output  [31:0] pad_img2_d13;
input  [31:0] pad_img2_q13;
output   pad_img2_we13;
output  [9:0] pad_img2_address14;
output   pad_img2_ce14;
output  [31:0] pad_img2_d14;
input  [31:0] pad_img2_q14;
output   pad_img2_we14;
output  [9:0] pad_img2_address15;
output   pad_img2_ce15;
output  [31:0] pad_img2_d15;
input  [31:0] pad_img2_q15;
output   pad_img2_we15;
output  [9:0] pad_img2_address16;
output   pad_img2_ce16;
output  [31:0] pad_img2_d16;
input  [31:0] pad_img2_q16;
output   pad_img2_we16;
output  [9:0] pad_img3_address0;
output   pad_img3_ce0;
output  [31:0] pad_img3_d0;
input  [31:0] pad_img3_q0;
output   pad_img3_we0;
output  [9:0] pad_img3_address1;
output   pad_img3_ce1;
output  [31:0] pad_img3_d1;
input  [31:0] pad_img3_q1;
output   pad_img3_we1;
output  [9:0] pad_img3_address2;
output   pad_img3_ce2;
output  [31:0] pad_img3_d2;
input  [31:0] pad_img3_q2;
output   pad_img3_we2;
output  [9:0] pad_img3_address3;
output   pad_img3_ce3;
output  [31:0] pad_img3_d3;
input  [31:0] pad_img3_q3;
output   pad_img3_we3;
output  [9:0] pad_img3_address4;
output   pad_img3_ce4;
output  [31:0] pad_img3_d4;
input  [31:0] pad_img3_q4;
output   pad_img3_we4;
output  [9:0] pad_img3_address5;
output   pad_img3_ce5;
output  [31:0] pad_img3_d5;
input  [31:0] pad_img3_q5;
output   pad_img3_we5;
output  [9:0] pad_img3_address6;
output   pad_img3_ce6;
output  [31:0] pad_img3_d6;
input  [31:0] pad_img3_q6;
output   pad_img3_we6;
output  [9:0] pad_img3_address7;
output   pad_img3_ce7;
output  [31:0] pad_img3_d7;
input  [31:0] pad_img3_q7;
output   pad_img3_we7;
output  [9:0] pad_img3_address8;
output   pad_img3_ce8;
output  [31:0] pad_img3_d8;
input  [31:0] pad_img3_q8;
output   pad_img3_we8;
output  [9:0] pad_img3_address9;
output   pad_img3_ce9;
output  [31:0] pad_img3_d9;
input  [31:0] pad_img3_q9;
output   pad_img3_we9;
output  [9:0] pad_img3_address10;
output   pad_img3_ce10;
output  [31:0] pad_img3_d10;
input  [31:0] pad_img3_q10;
output   pad_img3_we10;
output  [9:0] pad_img3_address11;
output   pad_img3_ce11;
output  [31:0] pad_img3_d11;
input  [31:0] pad_img3_q11;
output   pad_img3_we11;
output  [9:0] pad_img3_address12;
output   pad_img3_ce12;
output  [31:0] pad_img3_d12;
input  [31:0] pad_img3_q12;
output   pad_img3_we12;
output  [9:0] pad_img3_address13;
output   pad_img3_ce13;
output  [31:0] pad_img3_d13;
input  [31:0] pad_img3_q13;
output   pad_img3_we13;
output  [9:0] pad_img3_address14;
output   pad_img3_ce14;
output  [31:0] pad_img3_d14;
input  [31:0] pad_img3_q14;
output   pad_img3_we14;
output  [9:0] pad_img3_address15;
output   pad_img3_ce15;
output  [31:0] pad_img3_d15;
input  [31:0] pad_img3_q15;
output   pad_img3_we15;
output  [9:0] pad_img3_address16;
output   pad_img3_ce16;
output  [31:0] pad_img3_d16;
input  [31:0] pad_img3_q16;
output   pad_img3_we16;
output  [9:0] pad_img4_address0;
output   pad_img4_ce0;
output  [31:0] pad_img4_d0;
input  [31:0] pad_img4_q0;
output   pad_img4_we0;
output  [9:0] pad_img4_address1;
output   pad_img4_ce1;
output  [31:0] pad_img4_d1;
input  [31:0] pad_img4_q1;
output   pad_img4_we1;
output  [9:0] pad_img4_address2;
output   pad_img4_ce2;
output  [31:0] pad_img4_d2;
input  [31:0] pad_img4_q2;
output   pad_img4_we2;
output  [9:0] pad_img4_address3;
output   pad_img4_ce3;
output  [31:0] pad_img4_d3;
input  [31:0] pad_img4_q3;
output   pad_img4_we3;
output  [9:0] pad_img4_address4;
output   pad_img4_ce4;
output  [31:0] pad_img4_d4;
input  [31:0] pad_img4_q4;
output   pad_img4_we4;
output  [9:0] pad_img4_address5;
output   pad_img4_ce5;
output  [31:0] pad_img4_d5;
input  [31:0] pad_img4_q5;
output   pad_img4_we5;
output  [9:0] pad_img4_address6;
output   pad_img4_ce6;
output  [31:0] pad_img4_d6;
input  [31:0] pad_img4_q6;
output   pad_img4_we6;
output  [9:0] pad_img4_address7;
output   pad_img4_ce7;
output  [31:0] pad_img4_d7;
input  [31:0] pad_img4_q7;
output   pad_img4_we7;
output  [9:0] pad_img4_address8;
output   pad_img4_ce8;
output  [31:0] pad_img4_d8;
input  [31:0] pad_img4_q8;
output   pad_img4_we8;
output  [9:0] pad_img4_address9;
output   pad_img4_ce9;
output  [31:0] pad_img4_d9;
input  [31:0] pad_img4_q9;
output   pad_img4_we9;
output  [9:0] pad_img4_address10;
output   pad_img4_ce10;
output  [31:0] pad_img4_d10;
input  [31:0] pad_img4_q10;
output   pad_img4_we10;
output  [9:0] pad_img4_address11;
output   pad_img4_ce11;
output  [31:0] pad_img4_d11;
input  [31:0] pad_img4_q11;
output   pad_img4_we11;
output  [9:0] pad_img4_address12;
output   pad_img4_ce12;
output  [31:0] pad_img4_d12;
input  [31:0] pad_img4_q12;
output   pad_img4_we12;
output  [9:0] pad_img4_address13;
output   pad_img4_ce13;
output  [31:0] pad_img4_d13;
input  [31:0] pad_img4_q13;
output   pad_img4_we13;
output  [9:0] pad_img4_address14;
output   pad_img4_ce14;
output  [31:0] pad_img4_d14;
input  [31:0] pad_img4_q14;
output   pad_img4_we14;
output  [9:0] pad_img4_address15;
output   pad_img4_ce15;
output  [31:0] pad_img4_d15;
input  [31:0] pad_img4_q15;
output   pad_img4_we15;
output  [9:0] pad_img4_address16;
output   pad_img4_ce16;
output  [31:0] pad_img4_d16;
input  [31:0] pad_img4_q16;
output   pad_img4_we16;
output  [9:0] pad_img5_address0;
output   pad_img5_ce0;
output  [31:0] pad_img5_d0;
input  [31:0] pad_img5_q0;
output   pad_img5_we0;
output  [9:0] pad_img5_address1;
output   pad_img5_ce1;
output  [31:0] pad_img5_d1;
input  [31:0] pad_img5_q1;
output   pad_img5_we1;
output  [9:0] pad_img5_address2;
output   pad_img5_ce2;
output  [31:0] pad_img5_d2;
input  [31:0] pad_img5_q2;
output   pad_img5_we2;
output  [9:0] pad_img5_address3;
output   pad_img5_ce3;
output  [31:0] pad_img5_d3;
input  [31:0] pad_img5_q3;
output   pad_img5_we3;
output  [9:0] pad_img5_address4;
output   pad_img5_ce4;
output  [31:0] pad_img5_d4;
input  [31:0] pad_img5_q4;
output   pad_img5_we4;
output  [9:0] pad_img5_address5;
output   pad_img5_ce5;
output  [31:0] pad_img5_d5;
input  [31:0] pad_img5_q5;
output   pad_img5_we5;
output  [9:0] pad_img5_address6;
output   pad_img5_ce6;
output  [31:0] pad_img5_d6;
input  [31:0] pad_img5_q6;
output   pad_img5_we6;
output  [9:0] pad_img5_address7;
output   pad_img5_ce7;
output  [31:0] pad_img5_d7;
input  [31:0] pad_img5_q7;
output   pad_img5_we7;
output  [9:0] pad_img5_address8;
output   pad_img5_ce8;
output  [31:0] pad_img5_d8;
input  [31:0] pad_img5_q8;
output   pad_img5_we8;
output  [9:0] pad_img5_address9;
output   pad_img5_ce9;
output  [31:0] pad_img5_d9;
input  [31:0] pad_img5_q9;
output   pad_img5_we9;
output  [9:0] pad_img5_address10;
output   pad_img5_ce10;
output  [31:0] pad_img5_d10;
input  [31:0] pad_img5_q10;
output   pad_img5_we10;
output  [9:0] pad_img5_address11;
output   pad_img5_ce11;
output  [31:0] pad_img5_d11;
input  [31:0] pad_img5_q11;
output   pad_img5_we11;
output  [9:0] pad_img5_address12;
output   pad_img5_ce12;
output  [31:0] pad_img5_d12;
input  [31:0] pad_img5_q12;
output   pad_img5_we12;
output  [9:0] pad_img5_address13;
output   pad_img5_ce13;
output  [31:0] pad_img5_d13;
input  [31:0] pad_img5_q13;
output   pad_img5_we13;
output  [9:0] pad_img5_address14;
output   pad_img5_ce14;
output  [31:0] pad_img5_d14;
input  [31:0] pad_img5_q14;
output   pad_img5_we14;
output  [9:0] pad_img5_address15;
output   pad_img5_ce15;
output  [31:0] pad_img5_d15;
input  [31:0] pad_img5_q15;
output   pad_img5_we15;
output  [9:0] pad_img5_address16;
output   pad_img5_ce16;
output  [31:0] pad_img5_d16;
input  [31:0] pad_img5_q16;
output   pad_img5_we16;
output  [9:0] pad_img6_address0;
output   pad_img6_ce0;
output  [31:0] pad_img6_d0;
input  [31:0] pad_img6_q0;
output   pad_img6_we0;
output  [9:0] pad_img6_address1;
output   pad_img6_ce1;
output  [31:0] pad_img6_d1;
input  [31:0] pad_img6_q1;
output   pad_img6_we1;
output  [9:0] pad_img6_address2;
output   pad_img6_ce2;
output  [31:0] pad_img6_d2;
input  [31:0] pad_img6_q2;
output   pad_img6_we2;
output  [9:0] pad_img6_address3;
output   pad_img6_ce3;
output  [31:0] pad_img6_d3;
input  [31:0] pad_img6_q3;
output   pad_img6_we3;
output  [9:0] pad_img6_address4;
output   pad_img6_ce4;
output  [31:0] pad_img6_d4;
input  [31:0] pad_img6_q4;
output   pad_img6_we4;
output  [9:0] pad_img6_address5;
output   pad_img6_ce5;
output  [31:0] pad_img6_d5;
input  [31:0] pad_img6_q5;
output   pad_img6_we5;
output  [9:0] pad_img6_address6;
output   pad_img6_ce6;
output  [31:0] pad_img6_d6;
input  [31:0] pad_img6_q6;
output   pad_img6_we6;
output  [9:0] pad_img6_address7;
output   pad_img6_ce7;
output  [31:0] pad_img6_d7;
input  [31:0] pad_img6_q7;
output   pad_img6_we7;
output  [9:0] pad_img6_address8;
output   pad_img6_ce8;
output  [31:0] pad_img6_d8;
input  [31:0] pad_img6_q8;
output   pad_img6_we8;
output  [9:0] pad_img6_address9;
output   pad_img6_ce9;
output  [31:0] pad_img6_d9;
input  [31:0] pad_img6_q9;
output   pad_img6_we9;
output  [9:0] pad_img6_address10;
output   pad_img6_ce10;
output  [31:0] pad_img6_d10;
input  [31:0] pad_img6_q10;
output   pad_img6_we10;
output  [9:0] pad_img6_address11;
output   pad_img6_ce11;
output  [31:0] pad_img6_d11;
input  [31:0] pad_img6_q11;
output   pad_img6_we11;
output  [9:0] pad_img6_address12;
output   pad_img6_ce12;
output  [31:0] pad_img6_d12;
input  [31:0] pad_img6_q12;
output   pad_img6_we12;
output  [9:0] pad_img6_address13;
output   pad_img6_ce13;
output  [31:0] pad_img6_d13;
input  [31:0] pad_img6_q13;
output   pad_img6_we13;
output  [9:0] pad_img6_address14;
output   pad_img6_ce14;
output  [31:0] pad_img6_d14;
input  [31:0] pad_img6_q14;
output   pad_img6_we14;
output  [9:0] pad_img6_address15;
output   pad_img6_ce15;
output  [31:0] pad_img6_d15;
input  [31:0] pad_img6_q15;
output   pad_img6_we15;
output  [9:0] pad_img6_address16;
output   pad_img6_ce16;
output  [31:0] pad_img6_d16;
input  [31:0] pad_img6_q16;
output   pad_img6_we16;
output  [9:0] pad_img7_address0;
output   pad_img7_ce0;
output  [31:0] pad_img7_d0;
input  [31:0] pad_img7_q0;
output   pad_img7_we0;
output  [9:0] pad_img7_address1;
output   pad_img7_ce1;
output  [31:0] pad_img7_d1;
input  [31:0] pad_img7_q1;
output   pad_img7_we1;
output  [9:0] pad_img7_address2;
output   pad_img7_ce2;
output  [31:0] pad_img7_d2;
input  [31:0] pad_img7_q2;
output   pad_img7_we2;
output  [9:0] pad_img7_address3;
output   pad_img7_ce3;
output  [31:0] pad_img7_d3;
input  [31:0] pad_img7_q3;
output   pad_img7_we3;
output  [9:0] pad_img7_address4;
output   pad_img7_ce4;
output  [31:0] pad_img7_d4;
input  [31:0] pad_img7_q4;
output   pad_img7_we4;
output  [9:0] pad_img7_address5;
output   pad_img7_ce5;
output  [31:0] pad_img7_d5;
input  [31:0] pad_img7_q5;
output   pad_img7_we5;
output  [9:0] pad_img7_address6;
output   pad_img7_ce6;
output  [31:0] pad_img7_d6;
input  [31:0] pad_img7_q6;
output   pad_img7_we6;
output  [9:0] pad_img7_address7;
output   pad_img7_ce7;
output  [31:0] pad_img7_d7;
input  [31:0] pad_img7_q7;
output   pad_img7_we7;
output  [9:0] pad_img7_address8;
output   pad_img7_ce8;
output  [31:0] pad_img7_d8;
input  [31:0] pad_img7_q8;
output   pad_img7_we8;
output  [9:0] pad_img7_address9;
output   pad_img7_ce9;
output  [31:0] pad_img7_d9;
input  [31:0] pad_img7_q9;
output   pad_img7_we9;
output  [9:0] pad_img7_address10;
output   pad_img7_ce10;
output  [31:0] pad_img7_d10;
input  [31:0] pad_img7_q10;
output   pad_img7_we10;
output  [9:0] pad_img7_address11;
output   pad_img7_ce11;
output  [31:0] pad_img7_d11;
input  [31:0] pad_img7_q11;
output   pad_img7_we11;
output  [9:0] pad_img7_address12;
output   pad_img7_ce12;
output  [31:0] pad_img7_d12;
input  [31:0] pad_img7_q12;
output   pad_img7_we12;
output  [9:0] pad_img7_address13;
output   pad_img7_ce13;
output  [31:0] pad_img7_d13;
input  [31:0] pad_img7_q13;
output   pad_img7_we13;
output  [9:0] pad_img7_address14;
output   pad_img7_ce14;
output  [31:0] pad_img7_d14;
input  [31:0] pad_img7_q14;
output   pad_img7_we14;
output  [9:0] pad_img7_address15;
output   pad_img7_ce15;
output  [31:0] pad_img7_d15;
input  [31:0] pad_img7_q15;
output   pad_img7_we15;
output  [9:0] pad_img7_address16;
output   pad_img7_ce16;
output  [31:0] pad_img7_d16;
input  [31:0] pad_img7_q16;
output   pad_img7_we16;
output  [3:0] weight_buf_0_address0;
output   weight_buf_0_ce0;
output  [31:0] weight_buf_0_d0;
input  [31:0] weight_buf_0_q0;
output   weight_buf_0_we0;
output  [3:0] weight_buf_0_address1;
output   weight_buf_0_ce1;
output  [31:0] weight_buf_0_d1;
input  [31:0] weight_buf_0_q1;
output   weight_buf_0_we1;
output  [3:0] weight_buf_1_address0;
output   weight_buf_1_ce0;
output  [31:0] weight_buf_1_d0;
input  [31:0] weight_buf_1_q0;
output   weight_buf_1_we0;
output  [3:0] weight_buf_1_address1;
output   weight_buf_1_ce1;
output  [31:0] weight_buf_1_d1;
input  [31:0] weight_buf_1_q1;
output   weight_buf_1_we1;
output  [3:0] weight_buf_2_address0;
output   weight_buf_2_ce0;
output  [31:0] weight_buf_2_d0;
input  [31:0] weight_buf_2_q0;
output   weight_buf_2_we0;
output  [3:0] weight_buf_2_address1;
output   weight_buf_2_ce1;
output  [31:0] weight_buf_2_d1;
input  [31:0] weight_buf_2_q1;
output   weight_buf_2_we1;
output  [3:0] weight_buf_3_address0;
output   weight_buf_3_ce0;
output  [31:0] weight_buf_3_d0;
input  [31:0] weight_buf_3_q0;
output   weight_buf_3_we0;
output  [3:0] weight_buf_3_address1;
output   weight_buf_3_ce1;
output  [31:0] weight_buf_3_d1;
input  [31:0] weight_buf_3_q1;
output   weight_buf_3_we1;
output  [3:0] weight_buf_4_address0;
output   weight_buf_4_ce0;
output  [31:0] weight_buf_4_d0;
input  [31:0] weight_buf_4_q0;
output   weight_buf_4_we0;
output  [3:0] weight_buf_4_address1;
output   weight_buf_4_ce1;
output  [31:0] weight_buf_4_d1;
input  [31:0] weight_buf_4_q1;
output   weight_buf_4_we1;
output  [3:0] weight_buf_5_address0;
output   weight_buf_5_ce0;
output  [31:0] weight_buf_5_d0;
input  [31:0] weight_buf_5_q0;
output   weight_buf_5_we0;
output  [3:0] weight_buf_5_address1;
output   weight_buf_5_ce1;
output  [31:0] weight_buf_5_d1;
input  [31:0] weight_buf_5_q1;
output   weight_buf_5_we1;
output  [3:0] weight_buf_6_address0;
output   weight_buf_6_ce0;
output  [31:0] weight_buf_6_d0;
input  [31:0] weight_buf_6_q0;
output   weight_buf_6_we0;
output  [3:0] weight_buf_6_address1;
output   weight_buf_6_ce1;
output  [31:0] weight_buf_6_d1;
input  [31:0] weight_buf_6_q1;
output   weight_buf_6_we1;
output  [3:0] weight_buf_7_address0;
output   weight_buf_7_ce0;
output  [31:0] weight_buf_7_d0;
input  [31:0] weight_buf_7_q0;
output   weight_buf_7_we0;
output  [3:0] weight_buf_7_address1;
output   weight_buf_7_ce1;
output  [31:0] weight_buf_7_d1;
input  [31:0] weight_buf_7_q1;
output   weight_buf_7_we1;
input  [31:0] biases_buf_0;
input  [31:0] biases_buf_1;
input  [31:0] biases_buf_2;
input  [31:0] biases_buf_3;
input  [31:0] biases_buf_4;
input  [31:0] biases_buf_5;
input  [31:0] biases_buf_6;
input  [31:0] biases_buf_7;
output  [31:0] conv_to_pool_streams_0_din;
input   conv_to_pool_streams_0_full_n;
output   conv_to_pool_streams_0_write;
output  [31:0] conv_to_pool_streams_1_din;
input   conv_to_pool_streams_1_full_n;
output   conv_to_pool_streams_1_write;
output  [31:0] conv_to_pool_streams_2_din;
input   conv_to_pool_streams_2_full_n;
output   conv_to_pool_streams_2_write;
output  [31:0] conv_to_pool_streams_3_din;
input   conv_to_pool_streams_3_full_n;
output   conv_to_pool_streams_3_write;
output  [31:0] conv_to_pool_streams_4_din;
input   conv_to_pool_streams_4_full_n;
output   conv_to_pool_streams_4_write;
output  [31:0] conv_to_pool_streams_5_din;
input   conv_to_pool_streams_5_full_n;
output   conv_to_pool_streams_5_write;
output  [31:0] conv_to_pool_streams_6_din;
input   conv_to_pool_streams_6_full_n;
output   conv_to_pool_streams_6_write;
output  [31:0] conv_to_pool_streams_7_din;
input   conv_to_pool_streams_7_full_n;
output   conv_to_pool_streams_7_write;
input   ap_clk;
input   ap_rst;
input   biases_buf_0_ap_vld;
output   ap_done;
input   biases_buf_1_ap_vld;
input   biases_buf_2_ap_vld;
input   biases_buf_3_ap_vld;
input   biases_buf_4_ap_vld;
input   biases_buf_5_ap_vld;
input   biases_buf_6_ap_vld;
input   biases_buf_7_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    convolution_U0_ap_start;
wire    convolution_U0_ap_done;
wire    convolution_U0_ap_continue;
wire    convolution_U0_ap_idle;
wire    convolution_U0_ap_ready;
wire   [9:0] convolution_U0_pad_img_address0;
wire    convolution_U0_pad_img_ce0;
wire   [9:0] convolution_U0_pad_img_address1;
wire    convolution_U0_pad_img_ce1;
wire   [3:0] convolution_U0_weight_buf_address0;
wire    convolution_U0_weight_buf_ce0;
wire   [3:0] convolution_U0_weight_buf_address1;
wire    convolution_U0_weight_buf_ce1;
wire   [31:0] convolution_U0_conv_to_pool_streams_0_din;
wire    convolution_U0_conv_to_pool_streams_0_write;
wire    ap_sync_continue;
wire    convolution_1_U0_ap_start;
wire    convolution_1_U0_ap_done;
wire    convolution_1_U0_ap_continue;
wire    convolution_1_U0_ap_idle;
wire    convolution_1_U0_ap_ready;
wire   [9:0] convolution_1_U0_pad_img_address0;
wire    convolution_1_U0_pad_img_ce0;
wire   [9:0] convolution_1_U0_pad_img_address1;
wire    convolution_1_U0_pad_img_ce1;
wire   [3:0] convolution_1_U0_weight_buf_address0;
wire    convolution_1_U0_weight_buf_ce0;
wire   [3:0] convolution_1_U0_weight_buf_address1;
wire    convolution_1_U0_weight_buf_ce1;
wire   [31:0] convolution_1_U0_conv_to_pool_streams_1_din;
wire    convolution_1_U0_conv_to_pool_streams_1_write;
wire    convolution_2_U0_ap_start;
wire    convolution_2_U0_ap_done;
wire    convolution_2_U0_ap_continue;
wire    convolution_2_U0_ap_idle;
wire    convolution_2_U0_ap_ready;
wire   [9:0] convolution_2_U0_pad_img_address0;
wire    convolution_2_U0_pad_img_ce0;
wire   [9:0] convolution_2_U0_pad_img_address1;
wire    convolution_2_U0_pad_img_ce1;
wire   [3:0] convolution_2_U0_weight_buf_address0;
wire    convolution_2_U0_weight_buf_ce0;
wire   [3:0] convolution_2_U0_weight_buf_address1;
wire    convolution_2_U0_weight_buf_ce1;
wire   [31:0] convolution_2_U0_conv_to_pool_streams_2_din;
wire    convolution_2_U0_conv_to_pool_streams_2_write;
wire    convolution_3_U0_ap_start;
wire    convolution_3_U0_ap_done;
wire    convolution_3_U0_ap_continue;
wire    convolution_3_U0_ap_idle;
wire    convolution_3_U0_ap_ready;
wire   [9:0] convolution_3_U0_pad_img_address0;
wire    convolution_3_U0_pad_img_ce0;
wire   [9:0] convolution_3_U0_pad_img_address1;
wire    convolution_3_U0_pad_img_ce1;
wire   [3:0] convolution_3_U0_weight_buf_address0;
wire    convolution_3_U0_weight_buf_ce0;
wire   [3:0] convolution_3_U0_weight_buf_address1;
wire    convolution_3_U0_weight_buf_ce1;
wire   [31:0] convolution_3_U0_conv_to_pool_streams_3_din;
wire    convolution_3_U0_conv_to_pool_streams_3_write;
wire    convolution_4_U0_ap_start;
wire    convolution_4_U0_ap_done;
wire    convolution_4_U0_ap_continue;
wire    convolution_4_U0_ap_idle;
wire    convolution_4_U0_ap_ready;
wire   [9:0] convolution_4_U0_pad_img_address0;
wire    convolution_4_U0_pad_img_ce0;
wire   [9:0] convolution_4_U0_pad_img_address1;
wire    convolution_4_U0_pad_img_ce1;
wire   [3:0] convolution_4_U0_weight_buf_address0;
wire    convolution_4_U0_weight_buf_ce0;
wire   [3:0] convolution_4_U0_weight_buf_address1;
wire    convolution_4_U0_weight_buf_ce1;
wire   [31:0] convolution_4_U0_conv_to_pool_streams_4_din;
wire    convolution_4_U0_conv_to_pool_streams_4_write;
wire    convolution_5_U0_ap_start;
wire    convolution_5_U0_ap_done;
wire    convolution_5_U0_ap_continue;
wire    convolution_5_U0_ap_idle;
wire    convolution_5_U0_ap_ready;
wire   [9:0] convolution_5_U0_pad_img_address0;
wire    convolution_5_U0_pad_img_ce0;
wire   [9:0] convolution_5_U0_pad_img_address1;
wire    convolution_5_U0_pad_img_ce1;
wire   [3:0] convolution_5_U0_weight_buf_address0;
wire    convolution_5_U0_weight_buf_ce0;
wire   [3:0] convolution_5_U0_weight_buf_address1;
wire    convolution_5_U0_weight_buf_ce1;
wire   [31:0] convolution_5_U0_conv_to_pool_streams_5_din;
wire    convolution_5_U0_conv_to_pool_streams_5_write;
wire    convolution_6_U0_ap_start;
wire    convolution_6_U0_ap_done;
wire    convolution_6_U0_ap_continue;
wire    convolution_6_U0_ap_idle;
wire    convolution_6_U0_ap_ready;
wire   [9:0] convolution_6_U0_pad_img_address0;
wire    convolution_6_U0_pad_img_ce0;
wire   [9:0] convolution_6_U0_pad_img_address1;
wire    convolution_6_U0_pad_img_ce1;
wire   [3:0] convolution_6_U0_weight_buf_address0;
wire    convolution_6_U0_weight_buf_ce0;
wire   [3:0] convolution_6_U0_weight_buf_address1;
wire    convolution_6_U0_weight_buf_ce1;
wire   [31:0] convolution_6_U0_conv_to_pool_streams_6_din;
wire    convolution_6_U0_conv_to_pool_streams_6_write;
wire    convolution_7_U0_ap_start;
wire    convolution_7_U0_ap_done;
wire    convolution_7_U0_ap_continue;
wire    convolution_7_U0_ap_idle;
wire    convolution_7_U0_ap_ready;
wire   [9:0] convolution_7_U0_pad_img_address0;
wire    convolution_7_U0_pad_img_ce0;
wire   [9:0] convolution_7_U0_pad_img_address1;
wire    convolution_7_U0_pad_img_ce1;
wire   [3:0] convolution_7_U0_weight_buf_address0;
wire    convolution_7_U0_weight_buf_ce0;
wire   [3:0] convolution_7_U0_weight_buf_address1;
wire    convolution_7_U0_weight_buf_ce1;
wire   [31:0] convolution_7_U0_conv_to_pool_streams_7_din;
wire    convolution_7_U0_conv_to_pool_streams_7_write;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_convolution_U0_ap_ready;
wire    ap_sync_convolution_U0_ap_ready;
reg    ap_sync_reg_convolution_1_U0_ap_ready;
wire    ap_sync_convolution_1_U0_ap_ready;
reg    ap_sync_reg_convolution_2_U0_ap_ready;
wire    ap_sync_convolution_2_U0_ap_ready;
reg    ap_sync_reg_convolution_3_U0_ap_ready;
wire    ap_sync_convolution_3_U0_ap_ready;
reg    ap_sync_reg_convolution_4_U0_ap_ready;
wire    ap_sync_convolution_4_U0_ap_ready;
reg    ap_sync_reg_convolution_5_U0_ap_ready;
wire    ap_sync_convolution_5_U0_ap_ready;
reg    ap_sync_reg_convolution_6_U0_ap_ready;
wire    ap_sync_convolution_6_U0_ap_ready;
reg    ap_sync_reg_convolution_7_U0_ap_ready;
wire    ap_sync_convolution_7_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_sync_reg_convolution_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_2_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_4_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_5_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_6_U0_ap_ready = 1'b0;
#0 ap_sync_reg_convolution_7_U0_ap_ready = 1'b0;
end

cnn_convolution convolution_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_U0_ap_start),
    .ap_done(convolution_U0_ap_done),
    .ap_continue(convolution_U0_ap_continue),
    .ap_idle(convolution_U0_ap_idle),
    .ap_ready(convolution_U0_ap_ready),
    .pad_img_address0(convolution_U0_pad_img_address0),
    .pad_img_ce0(convolution_U0_pad_img_ce0),
    .pad_img_q0(pad_img_q0),
    .pad_img_address1(convolution_U0_pad_img_address1),
    .pad_img_ce1(convolution_U0_pad_img_ce1),
    .pad_img_q1(pad_img_q1),
    .weight_buf_address0(convolution_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_0_q0),
    .weight_buf_address1(convolution_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_0_q1),
    .biases_buf(biases_buf_0),
    .conv_to_pool_streams_0_din(convolution_U0_conv_to_pool_streams_0_din),
    .conv_to_pool_streams_0_full_n(conv_to_pool_streams_0_full_n),
    .conv_to_pool_streams_0_write(convolution_U0_conv_to_pool_streams_0_write)
);

cnn_convolution_1 convolution_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_1_U0_ap_start),
    .ap_done(convolution_1_U0_ap_done),
    .ap_continue(convolution_1_U0_ap_continue),
    .ap_idle(convolution_1_U0_ap_idle),
    .ap_ready(convolution_1_U0_ap_ready),
    .pad_img_address0(convolution_1_U0_pad_img_address0),
    .pad_img_ce0(convolution_1_U0_pad_img_ce0),
    .pad_img_q0(pad_img1_q0),
    .pad_img_address1(convolution_1_U0_pad_img_address1),
    .pad_img_ce1(convolution_1_U0_pad_img_ce1),
    .pad_img_q1(pad_img1_q1),
    .weight_buf_address0(convolution_1_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_1_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_1_q0),
    .weight_buf_address1(convolution_1_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_1_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_1_q1),
    .biases_buf(biases_buf_1),
    .conv_to_pool_streams_1_din(convolution_1_U0_conv_to_pool_streams_1_din),
    .conv_to_pool_streams_1_full_n(conv_to_pool_streams_1_full_n),
    .conv_to_pool_streams_1_write(convolution_1_U0_conv_to_pool_streams_1_write)
);

cnn_convolution_2 convolution_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_2_U0_ap_start),
    .ap_done(convolution_2_U0_ap_done),
    .ap_continue(convolution_2_U0_ap_continue),
    .ap_idle(convolution_2_U0_ap_idle),
    .ap_ready(convolution_2_U0_ap_ready),
    .pad_img_address0(convolution_2_U0_pad_img_address0),
    .pad_img_ce0(convolution_2_U0_pad_img_ce0),
    .pad_img_q0(pad_img2_q0),
    .pad_img_address1(convolution_2_U0_pad_img_address1),
    .pad_img_ce1(convolution_2_U0_pad_img_ce1),
    .pad_img_q1(pad_img2_q1),
    .weight_buf_address0(convolution_2_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_2_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_2_q0),
    .weight_buf_address1(convolution_2_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_2_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_2_q1),
    .biases_buf(biases_buf_2),
    .conv_to_pool_streams_2_din(convolution_2_U0_conv_to_pool_streams_2_din),
    .conv_to_pool_streams_2_full_n(conv_to_pool_streams_2_full_n),
    .conv_to_pool_streams_2_write(convolution_2_U0_conv_to_pool_streams_2_write)
);

cnn_convolution_3 convolution_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_3_U0_ap_start),
    .ap_done(convolution_3_U0_ap_done),
    .ap_continue(convolution_3_U0_ap_continue),
    .ap_idle(convolution_3_U0_ap_idle),
    .ap_ready(convolution_3_U0_ap_ready),
    .pad_img_address0(convolution_3_U0_pad_img_address0),
    .pad_img_ce0(convolution_3_U0_pad_img_ce0),
    .pad_img_q0(pad_img3_q0),
    .pad_img_address1(convolution_3_U0_pad_img_address1),
    .pad_img_ce1(convolution_3_U0_pad_img_ce1),
    .pad_img_q1(pad_img3_q1),
    .weight_buf_address0(convolution_3_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_3_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_3_q0),
    .weight_buf_address1(convolution_3_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_3_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_3_q1),
    .biases_buf(biases_buf_3),
    .conv_to_pool_streams_3_din(convolution_3_U0_conv_to_pool_streams_3_din),
    .conv_to_pool_streams_3_full_n(conv_to_pool_streams_3_full_n),
    .conv_to_pool_streams_3_write(convolution_3_U0_conv_to_pool_streams_3_write)
);

cnn_convolution_4 convolution_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_4_U0_ap_start),
    .ap_done(convolution_4_U0_ap_done),
    .ap_continue(convolution_4_U0_ap_continue),
    .ap_idle(convolution_4_U0_ap_idle),
    .ap_ready(convolution_4_U0_ap_ready),
    .pad_img_address0(convolution_4_U0_pad_img_address0),
    .pad_img_ce0(convolution_4_U0_pad_img_ce0),
    .pad_img_q0(pad_img4_q0),
    .pad_img_address1(convolution_4_U0_pad_img_address1),
    .pad_img_ce1(convolution_4_U0_pad_img_ce1),
    .pad_img_q1(pad_img4_q1),
    .weight_buf_address0(convolution_4_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_4_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_4_q0),
    .weight_buf_address1(convolution_4_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_4_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_4_q1),
    .biases_buf(biases_buf_4),
    .conv_to_pool_streams_4_din(convolution_4_U0_conv_to_pool_streams_4_din),
    .conv_to_pool_streams_4_full_n(conv_to_pool_streams_4_full_n),
    .conv_to_pool_streams_4_write(convolution_4_U0_conv_to_pool_streams_4_write)
);

cnn_convolution_5 convolution_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_5_U0_ap_start),
    .ap_done(convolution_5_U0_ap_done),
    .ap_continue(convolution_5_U0_ap_continue),
    .ap_idle(convolution_5_U0_ap_idle),
    .ap_ready(convolution_5_U0_ap_ready),
    .pad_img_address0(convolution_5_U0_pad_img_address0),
    .pad_img_ce0(convolution_5_U0_pad_img_ce0),
    .pad_img_q0(pad_img5_q0),
    .pad_img_address1(convolution_5_U0_pad_img_address1),
    .pad_img_ce1(convolution_5_U0_pad_img_ce1),
    .pad_img_q1(pad_img5_q1),
    .weight_buf_address0(convolution_5_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_5_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_5_q0),
    .weight_buf_address1(convolution_5_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_5_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_5_q1),
    .biases_buf(biases_buf_5),
    .conv_to_pool_streams_5_din(convolution_5_U0_conv_to_pool_streams_5_din),
    .conv_to_pool_streams_5_full_n(conv_to_pool_streams_5_full_n),
    .conv_to_pool_streams_5_write(convolution_5_U0_conv_to_pool_streams_5_write)
);

cnn_convolution_6 convolution_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_6_U0_ap_start),
    .ap_done(convolution_6_U0_ap_done),
    .ap_continue(convolution_6_U0_ap_continue),
    .ap_idle(convolution_6_U0_ap_idle),
    .ap_ready(convolution_6_U0_ap_ready),
    .pad_img_address0(convolution_6_U0_pad_img_address0),
    .pad_img_ce0(convolution_6_U0_pad_img_ce0),
    .pad_img_q0(pad_img6_q0),
    .pad_img_address1(convolution_6_U0_pad_img_address1),
    .pad_img_ce1(convolution_6_U0_pad_img_ce1),
    .pad_img_q1(pad_img6_q1),
    .weight_buf_address0(convolution_6_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_6_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_6_q0),
    .weight_buf_address1(convolution_6_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_6_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_6_q1),
    .biases_buf(biases_buf_6),
    .conv_to_pool_streams_6_din(convolution_6_U0_conv_to_pool_streams_6_din),
    .conv_to_pool_streams_6_full_n(conv_to_pool_streams_6_full_n),
    .conv_to_pool_streams_6_write(convolution_6_U0_conv_to_pool_streams_6_write)
);

cnn_convolution_7 convolution_7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(convolution_7_U0_ap_start),
    .ap_done(convolution_7_U0_ap_done),
    .ap_continue(convolution_7_U0_ap_continue),
    .ap_idle(convolution_7_U0_ap_idle),
    .ap_ready(convolution_7_U0_ap_ready),
    .pad_img_address0(convolution_7_U0_pad_img_address0),
    .pad_img_ce0(convolution_7_U0_pad_img_ce0),
    .pad_img_q0(pad_img7_q0),
    .pad_img_address1(convolution_7_U0_pad_img_address1),
    .pad_img_ce1(convolution_7_U0_pad_img_ce1),
    .pad_img_q1(pad_img7_q1),
    .weight_buf_address0(convolution_7_U0_weight_buf_address0),
    .weight_buf_ce0(convolution_7_U0_weight_buf_ce0),
    .weight_buf_q0(weight_buf_7_q0),
    .weight_buf_address1(convolution_7_U0_weight_buf_address1),
    .weight_buf_ce1(convolution_7_U0_weight_buf_ce1),
    .weight_buf_q1(weight_buf_7_q1),
    .biases_buf(biases_buf_7),
    .conv_to_pool_streams_7_din(convolution_7_U0_conv_to_pool_streams_7_din),
    .conv_to_pool_streams_7_full_n(conv_to_pool_streams_7_full_n),
    .conv_to_pool_streams_7_write(convolution_7_U0_conv_to_pool_streams_7_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_1_U0_ap_ready <= ap_sync_convolution_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_2_U0_ap_ready <= ap_sync_convolution_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_3_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_3_U0_ap_ready <= ap_sync_convolution_3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_4_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_4_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_4_U0_ap_ready <= ap_sync_convolution_4_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_5_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_5_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_5_U0_ap_ready <= ap_sync_convolution_5_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_6_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_6_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_6_U0_ap_ready <= ap_sync_convolution_6_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_7_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_7_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_7_U0_ap_ready <= ap_sync_convolution_7_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_convolution_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_convolution_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_convolution_U0_ap_ready <= ap_sync_convolution_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (convolution_U0_ap_idle & convolution_7_U0_ap_idle & convolution_6_U0_ap_idle & convolution_5_U0_ap_idle & convolution_4_U0_ap_idle & convolution_3_U0_ap_idle & convolution_2_U0_ap_idle & convolution_1_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_convolution_1_U0_ap_ready = (convolution_1_U0_ap_ready | ap_sync_reg_convolution_1_U0_ap_ready);

assign ap_sync_convolution_2_U0_ap_ready = (convolution_2_U0_ap_ready | ap_sync_reg_convolution_2_U0_ap_ready);

assign ap_sync_convolution_3_U0_ap_ready = (convolution_3_U0_ap_ready | ap_sync_reg_convolution_3_U0_ap_ready);

assign ap_sync_convolution_4_U0_ap_ready = (convolution_4_U0_ap_ready | ap_sync_reg_convolution_4_U0_ap_ready);

assign ap_sync_convolution_5_U0_ap_ready = (convolution_5_U0_ap_ready | ap_sync_reg_convolution_5_U0_ap_ready);

assign ap_sync_convolution_6_U0_ap_ready = (convolution_6_U0_ap_ready | ap_sync_reg_convolution_6_U0_ap_ready);

assign ap_sync_convolution_7_U0_ap_ready = (convolution_7_U0_ap_ready | ap_sync_reg_convolution_7_U0_ap_ready);

assign ap_sync_convolution_U0_ap_ready = (convolution_U0_ap_ready | ap_sync_reg_convolution_U0_ap_ready);

assign ap_sync_done = (convolution_U0_ap_done & convolution_7_U0_ap_done & convolution_6_U0_ap_done & convolution_5_U0_ap_done & convolution_4_U0_ap_done & convolution_3_U0_ap_done & convolution_2_U0_ap_done & convolution_1_U0_ap_done);

assign ap_sync_ready = (ap_sync_convolution_U0_ap_ready & ap_sync_convolution_7_U0_ap_ready & ap_sync_convolution_6_U0_ap_ready & ap_sync_convolution_5_U0_ap_ready & ap_sync_convolution_4_U0_ap_ready & ap_sync_convolution_3_U0_ap_ready & ap_sync_convolution_2_U0_ap_ready & ap_sync_convolution_1_U0_ap_ready);

assign conv_to_pool_streams_0_din = convolution_U0_conv_to_pool_streams_0_din;

assign conv_to_pool_streams_0_write = convolution_U0_conv_to_pool_streams_0_write;

assign conv_to_pool_streams_1_din = convolution_1_U0_conv_to_pool_streams_1_din;

assign conv_to_pool_streams_1_write = convolution_1_U0_conv_to_pool_streams_1_write;

assign conv_to_pool_streams_2_din = convolution_2_U0_conv_to_pool_streams_2_din;

assign conv_to_pool_streams_2_write = convolution_2_U0_conv_to_pool_streams_2_write;

assign conv_to_pool_streams_3_din = convolution_3_U0_conv_to_pool_streams_3_din;

assign conv_to_pool_streams_3_write = convolution_3_U0_conv_to_pool_streams_3_write;

assign conv_to_pool_streams_4_din = convolution_4_U0_conv_to_pool_streams_4_din;

assign conv_to_pool_streams_4_write = convolution_4_U0_conv_to_pool_streams_4_write;

assign conv_to_pool_streams_5_din = convolution_5_U0_conv_to_pool_streams_5_din;

assign conv_to_pool_streams_5_write = convolution_5_U0_conv_to_pool_streams_5_write;

assign conv_to_pool_streams_6_din = convolution_6_U0_conv_to_pool_streams_6_din;

assign conv_to_pool_streams_6_write = convolution_6_U0_conv_to_pool_streams_6_write;

assign conv_to_pool_streams_7_din = convolution_7_U0_conv_to_pool_streams_7_din;

assign conv_to_pool_streams_7_write = convolution_7_U0_conv_to_pool_streams_7_write;

assign convolution_1_U0_ap_continue = ap_sync_continue;

assign convolution_1_U0_ap_start = (real_start & (ap_sync_reg_convolution_1_U0_ap_ready ^ 1'b1));

assign convolution_2_U0_ap_continue = ap_sync_continue;

assign convolution_2_U0_ap_start = (real_start & (ap_sync_reg_convolution_2_U0_ap_ready ^ 1'b1));

assign convolution_3_U0_ap_continue = ap_sync_continue;

assign convolution_3_U0_ap_start = (real_start & (ap_sync_reg_convolution_3_U0_ap_ready ^ 1'b1));

assign convolution_4_U0_ap_continue = ap_sync_continue;

assign convolution_4_U0_ap_start = (real_start & (ap_sync_reg_convolution_4_U0_ap_ready ^ 1'b1));

assign convolution_5_U0_ap_continue = ap_sync_continue;

assign convolution_5_U0_ap_start = (real_start & (ap_sync_reg_convolution_5_U0_ap_ready ^ 1'b1));

assign convolution_6_U0_ap_continue = ap_sync_continue;

assign convolution_6_U0_ap_start = (real_start & (ap_sync_reg_convolution_6_U0_ap_ready ^ 1'b1));

assign convolution_7_U0_ap_continue = ap_sync_continue;

assign convolution_7_U0_ap_start = (real_start & (ap_sync_reg_convolution_7_U0_ap_ready ^ 1'b1));

assign convolution_U0_ap_continue = ap_sync_continue;

assign convolution_U0_ap_start = (real_start & (ap_sync_reg_convolution_U0_ap_ready ^ 1'b1));

assign internal_ap_ready = ap_sync_ready;

assign pad_img1_address0 = convolution_1_U0_pad_img_address0;

assign pad_img1_address1 = convolution_1_U0_pad_img_address1;

assign pad_img1_address10 = 10'd0;

assign pad_img1_address11 = 10'd0;

assign pad_img1_address12 = 10'd0;

assign pad_img1_address13 = 10'd0;

assign pad_img1_address14 = 10'd0;

assign pad_img1_address15 = 10'd0;

assign pad_img1_address16 = 10'd0;

assign pad_img1_address2 = 10'd0;

assign pad_img1_address3 = 10'd0;

assign pad_img1_address4 = 10'd0;

assign pad_img1_address5 = 10'd0;

assign pad_img1_address6 = 10'd0;

assign pad_img1_address7 = 10'd0;

assign pad_img1_address8 = 10'd0;

assign pad_img1_address9 = 10'd0;

assign pad_img1_ce0 = convolution_1_U0_pad_img_ce0;

assign pad_img1_ce1 = convolution_1_U0_pad_img_ce1;

assign pad_img1_ce10 = 1'b0;

assign pad_img1_ce11 = 1'b0;

assign pad_img1_ce12 = 1'b0;

assign pad_img1_ce13 = 1'b0;

assign pad_img1_ce14 = 1'b0;

assign pad_img1_ce15 = 1'b0;

assign pad_img1_ce16 = 1'b0;

assign pad_img1_ce2 = 1'b0;

assign pad_img1_ce3 = 1'b0;

assign pad_img1_ce4 = 1'b0;

assign pad_img1_ce5 = 1'b0;

assign pad_img1_ce6 = 1'b0;

assign pad_img1_ce7 = 1'b0;

assign pad_img1_ce8 = 1'b0;

assign pad_img1_ce9 = 1'b0;

assign pad_img1_d0 = 32'd0;

assign pad_img1_d1 = 32'd0;

assign pad_img1_d10 = 32'd0;

assign pad_img1_d11 = 32'd0;

assign pad_img1_d12 = 32'd0;

assign pad_img1_d13 = 32'd0;

assign pad_img1_d14 = 32'd0;

assign pad_img1_d15 = 32'd0;

assign pad_img1_d16 = 32'd0;

assign pad_img1_d2 = 32'd0;

assign pad_img1_d3 = 32'd0;

assign pad_img1_d4 = 32'd0;

assign pad_img1_d5 = 32'd0;

assign pad_img1_d6 = 32'd0;

assign pad_img1_d7 = 32'd0;

assign pad_img1_d8 = 32'd0;

assign pad_img1_d9 = 32'd0;

assign pad_img1_we0 = 1'b0;

assign pad_img1_we1 = 1'b0;

assign pad_img1_we10 = 1'b0;

assign pad_img1_we11 = 1'b0;

assign pad_img1_we12 = 1'b0;

assign pad_img1_we13 = 1'b0;

assign pad_img1_we14 = 1'b0;

assign pad_img1_we15 = 1'b0;

assign pad_img1_we16 = 1'b0;

assign pad_img1_we2 = 1'b0;

assign pad_img1_we3 = 1'b0;

assign pad_img1_we4 = 1'b0;

assign pad_img1_we5 = 1'b0;

assign pad_img1_we6 = 1'b0;

assign pad_img1_we7 = 1'b0;

assign pad_img1_we8 = 1'b0;

assign pad_img1_we9 = 1'b0;

assign pad_img2_address0 = convolution_2_U0_pad_img_address0;

assign pad_img2_address1 = convolution_2_U0_pad_img_address1;

assign pad_img2_address10 = 10'd0;

assign pad_img2_address11 = 10'd0;

assign pad_img2_address12 = 10'd0;

assign pad_img2_address13 = 10'd0;

assign pad_img2_address14 = 10'd0;

assign pad_img2_address15 = 10'd0;

assign pad_img2_address16 = 10'd0;

assign pad_img2_address2 = 10'd0;

assign pad_img2_address3 = 10'd0;

assign pad_img2_address4 = 10'd0;

assign pad_img2_address5 = 10'd0;

assign pad_img2_address6 = 10'd0;

assign pad_img2_address7 = 10'd0;

assign pad_img2_address8 = 10'd0;

assign pad_img2_address9 = 10'd0;

assign pad_img2_ce0 = convolution_2_U0_pad_img_ce0;

assign pad_img2_ce1 = convolution_2_U0_pad_img_ce1;

assign pad_img2_ce10 = 1'b0;

assign pad_img2_ce11 = 1'b0;

assign pad_img2_ce12 = 1'b0;

assign pad_img2_ce13 = 1'b0;

assign pad_img2_ce14 = 1'b0;

assign pad_img2_ce15 = 1'b0;

assign pad_img2_ce16 = 1'b0;

assign pad_img2_ce2 = 1'b0;

assign pad_img2_ce3 = 1'b0;

assign pad_img2_ce4 = 1'b0;

assign pad_img2_ce5 = 1'b0;

assign pad_img2_ce6 = 1'b0;

assign pad_img2_ce7 = 1'b0;

assign pad_img2_ce8 = 1'b0;

assign pad_img2_ce9 = 1'b0;

assign pad_img2_d0 = 32'd0;

assign pad_img2_d1 = 32'd0;

assign pad_img2_d10 = 32'd0;

assign pad_img2_d11 = 32'd0;

assign pad_img2_d12 = 32'd0;

assign pad_img2_d13 = 32'd0;

assign pad_img2_d14 = 32'd0;

assign pad_img2_d15 = 32'd0;

assign pad_img2_d16 = 32'd0;

assign pad_img2_d2 = 32'd0;

assign pad_img2_d3 = 32'd0;

assign pad_img2_d4 = 32'd0;

assign pad_img2_d5 = 32'd0;

assign pad_img2_d6 = 32'd0;

assign pad_img2_d7 = 32'd0;

assign pad_img2_d8 = 32'd0;

assign pad_img2_d9 = 32'd0;

assign pad_img2_we0 = 1'b0;

assign pad_img2_we1 = 1'b0;

assign pad_img2_we10 = 1'b0;

assign pad_img2_we11 = 1'b0;

assign pad_img2_we12 = 1'b0;

assign pad_img2_we13 = 1'b0;

assign pad_img2_we14 = 1'b0;

assign pad_img2_we15 = 1'b0;

assign pad_img2_we16 = 1'b0;

assign pad_img2_we2 = 1'b0;

assign pad_img2_we3 = 1'b0;

assign pad_img2_we4 = 1'b0;

assign pad_img2_we5 = 1'b0;

assign pad_img2_we6 = 1'b0;

assign pad_img2_we7 = 1'b0;

assign pad_img2_we8 = 1'b0;

assign pad_img2_we9 = 1'b0;

assign pad_img3_address0 = convolution_3_U0_pad_img_address0;

assign pad_img3_address1 = convolution_3_U0_pad_img_address1;

assign pad_img3_address10 = 10'd0;

assign pad_img3_address11 = 10'd0;

assign pad_img3_address12 = 10'd0;

assign pad_img3_address13 = 10'd0;

assign pad_img3_address14 = 10'd0;

assign pad_img3_address15 = 10'd0;

assign pad_img3_address16 = 10'd0;

assign pad_img3_address2 = 10'd0;

assign pad_img3_address3 = 10'd0;

assign pad_img3_address4 = 10'd0;

assign pad_img3_address5 = 10'd0;

assign pad_img3_address6 = 10'd0;

assign pad_img3_address7 = 10'd0;

assign pad_img3_address8 = 10'd0;

assign pad_img3_address9 = 10'd0;

assign pad_img3_ce0 = convolution_3_U0_pad_img_ce0;

assign pad_img3_ce1 = convolution_3_U0_pad_img_ce1;

assign pad_img3_ce10 = 1'b0;

assign pad_img3_ce11 = 1'b0;

assign pad_img3_ce12 = 1'b0;

assign pad_img3_ce13 = 1'b0;

assign pad_img3_ce14 = 1'b0;

assign pad_img3_ce15 = 1'b0;

assign pad_img3_ce16 = 1'b0;

assign pad_img3_ce2 = 1'b0;

assign pad_img3_ce3 = 1'b0;

assign pad_img3_ce4 = 1'b0;

assign pad_img3_ce5 = 1'b0;

assign pad_img3_ce6 = 1'b0;

assign pad_img3_ce7 = 1'b0;

assign pad_img3_ce8 = 1'b0;

assign pad_img3_ce9 = 1'b0;

assign pad_img3_d0 = 32'd0;

assign pad_img3_d1 = 32'd0;

assign pad_img3_d10 = 32'd0;

assign pad_img3_d11 = 32'd0;

assign pad_img3_d12 = 32'd0;

assign pad_img3_d13 = 32'd0;

assign pad_img3_d14 = 32'd0;

assign pad_img3_d15 = 32'd0;

assign pad_img3_d16 = 32'd0;

assign pad_img3_d2 = 32'd0;

assign pad_img3_d3 = 32'd0;

assign pad_img3_d4 = 32'd0;

assign pad_img3_d5 = 32'd0;

assign pad_img3_d6 = 32'd0;

assign pad_img3_d7 = 32'd0;

assign pad_img3_d8 = 32'd0;

assign pad_img3_d9 = 32'd0;

assign pad_img3_we0 = 1'b0;

assign pad_img3_we1 = 1'b0;

assign pad_img3_we10 = 1'b0;

assign pad_img3_we11 = 1'b0;

assign pad_img3_we12 = 1'b0;

assign pad_img3_we13 = 1'b0;

assign pad_img3_we14 = 1'b0;

assign pad_img3_we15 = 1'b0;

assign pad_img3_we16 = 1'b0;

assign pad_img3_we2 = 1'b0;

assign pad_img3_we3 = 1'b0;

assign pad_img3_we4 = 1'b0;

assign pad_img3_we5 = 1'b0;

assign pad_img3_we6 = 1'b0;

assign pad_img3_we7 = 1'b0;

assign pad_img3_we8 = 1'b0;

assign pad_img3_we9 = 1'b0;

assign pad_img4_address0 = convolution_4_U0_pad_img_address0;

assign pad_img4_address1 = convolution_4_U0_pad_img_address1;

assign pad_img4_address10 = 10'd0;

assign pad_img4_address11 = 10'd0;

assign pad_img4_address12 = 10'd0;

assign pad_img4_address13 = 10'd0;

assign pad_img4_address14 = 10'd0;

assign pad_img4_address15 = 10'd0;

assign pad_img4_address16 = 10'd0;

assign pad_img4_address2 = 10'd0;

assign pad_img4_address3 = 10'd0;

assign pad_img4_address4 = 10'd0;

assign pad_img4_address5 = 10'd0;

assign pad_img4_address6 = 10'd0;

assign pad_img4_address7 = 10'd0;

assign pad_img4_address8 = 10'd0;

assign pad_img4_address9 = 10'd0;

assign pad_img4_ce0 = convolution_4_U0_pad_img_ce0;

assign pad_img4_ce1 = convolution_4_U0_pad_img_ce1;

assign pad_img4_ce10 = 1'b0;

assign pad_img4_ce11 = 1'b0;

assign pad_img4_ce12 = 1'b0;

assign pad_img4_ce13 = 1'b0;

assign pad_img4_ce14 = 1'b0;

assign pad_img4_ce15 = 1'b0;

assign pad_img4_ce16 = 1'b0;

assign pad_img4_ce2 = 1'b0;

assign pad_img4_ce3 = 1'b0;

assign pad_img4_ce4 = 1'b0;

assign pad_img4_ce5 = 1'b0;

assign pad_img4_ce6 = 1'b0;

assign pad_img4_ce7 = 1'b0;

assign pad_img4_ce8 = 1'b0;

assign pad_img4_ce9 = 1'b0;

assign pad_img4_d0 = 32'd0;

assign pad_img4_d1 = 32'd0;

assign pad_img4_d10 = 32'd0;

assign pad_img4_d11 = 32'd0;

assign pad_img4_d12 = 32'd0;

assign pad_img4_d13 = 32'd0;

assign pad_img4_d14 = 32'd0;

assign pad_img4_d15 = 32'd0;

assign pad_img4_d16 = 32'd0;

assign pad_img4_d2 = 32'd0;

assign pad_img4_d3 = 32'd0;

assign pad_img4_d4 = 32'd0;

assign pad_img4_d5 = 32'd0;

assign pad_img4_d6 = 32'd0;

assign pad_img4_d7 = 32'd0;

assign pad_img4_d8 = 32'd0;

assign pad_img4_d9 = 32'd0;

assign pad_img4_we0 = 1'b0;

assign pad_img4_we1 = 1'b0;

assign pad_img4_we10 = 1'b0;

assign pad_img4_we11 = 1'b0;

assign pad_img4_we12 = 1'b0;

assign pad_img4_we13 = 1'b0;

assign pad_img4_we14 = 1'b0;

assign pad_img4_we15 = 1'b0;

assign pad_img4_we16 = 1'b0;

assign pad_img4_we2 = 1'b0;

assign pad_img4_we3 = 1'b0;

assign pad_img4_we4 = 1'b0;

assign pad_img4_we5 = 1'b0;

assign pad_img4_we6 = 1'b0;

assign pad_img4_we7 = 1'b0;

assign pad_img4_we8 = 1'b0;

assign pad_img4_we9 = 1'b0;

assign pad_img5_address0 = convolution_5_U0_pad_img_address0;

assign pad_img5_address1 = convolution_5_U0_pad_img_address1;

assign pad_img5_address10 = 10'd0;

assign pad_img5_address11 = 10'd0;

assign pad_img5_address12 = 10'd0;

assign pad_img5_address13 = 10'd0;

assign pad_img5_address14 = 10'd0;

assign pad_img5_address15 = 10'd0;

assign pad_img5_address16 = 10'd0;

assign pad_img5_address2 = 10'd0;

assign pad_img5_address3 = 10'd0;

assign pad_img5_address4 = 10'd0;

assign pad_img5_address5 = 10'd0;

assign pad_img5_address6 = 10'd0;

assign pad_img5_address7 = 10'd0;

assign pad_img5_address8 = 10'd0;

assign pad_img5_address9 = 10'd0;

assign pad_img5_ce0 = convolution_5_U0_pad_img_ce0;

assign pad_img5_ce1 = convolution_5_U0_pad_img_ce1;

assign pad_img5_ce10 = 1'b0;

assign pad_img5_ce11 = 1'b0;

assign pad_img5_ce12 = 1'b0;

assign pad_img5_ce13 = 1'b0;

assign pad_img5_ce14 = 1'b0;

assign pad_img5_ce15 = 1'b0;

assign pad_img5_ce16 = 1'b0;

assign pad_img5_ce2 = 1'b0;

assign pad_img5_ce3 = 1'b0;

assign pad_img5_ce4 = 1'b0;

assign pad_img5_ce5 = 1'b0;

assign pad_img5_ce6 = 1'b0;

assign pad_img5_ce7 = 1'b0;

assign pad_img5_ce8 = 1'b0;

assign pad_img5_ce9 = 1'b0;

assign pad_img5_d0 = 32'd0;

assign pad_img5_d1 = 32'd0;

assign pad_img5_d10 = 32'd0;

assign pad_img5_d11 = 32'd0;

assign pad_img5_d12 = 32'd0;

assign pad_img5_d13 = 32'd0;

assign pad_img5_d14 = 32'd0;

assign pad_img5_d15 = 32'd0;

assign pad_img5_d16 = 32'd0;

assign pad_img5_d2 = 32'd0;

assign pad_img5_d3 = 32'd0;

assign pad_img5_d4 = 32'd0;

assign pad_img5_d5 = 32'd0;

assign pad_img5_d6 = 32'd0;

assign pad_img5_d7 = 32'd0;

assign pad_img5_d8 = 32'd0;

assign pad_img5_d9 = 32'd0;

assign pad_img5_we0 = 1'b0;

assign pad_img5_we1 = 1'b0;

assign pad_img5_we10 = 1'b0;

assign pad_img5_we11 = 1'b0;

assign pad_img5_we12 = 1'b0;

assign pad_img5_we13 = 1'b0;

assign pad_img5_we14 = 1'b0;

assign pad_img5_we15 = 1'b0;

assign pad_img5_we16 = 1'b0;

assign pad_img5_we2 = 1'b0;

assign pad_img5_we3 = 1'b0;

assign pad_img5_we4 = 1'b0;

assign pad_img5_we5 = 1'b0;

assign pad_img5_we6 = 1'b0;

assign pad_img5_we7 = 1'b0;

assign pad_img5_we8 = 1'b0;

assign pad_img5_we9 = 1'b0;

assign pad_img6_address0 = convolution_6_U0_pad_img_address0;

assign pad_img6_address1 = convolution_6_U0_pad_img_address1;

assign pad_img6_address10 = 10'd0;

assign pad_img6_address11 = 10'd0;

assign pad_img6_address12 = 10'd0;

assign pad_img6_address13 = 10'd0;

assign pad_img6_address14 = 10'd0;

assign pad_img6_address15 = 10'd0;

assign pad_img6_address16 = 10'd0;

assign pad_img6_address2 = 10'd0;

assign pad_img6_address3 = 10'd0;

assign pad_img6_address4 = 10'd0;

assign pad_img6_address5 = 10'd0;

assign pad_img6_address6 = 10'd0;

assign pad_img6_address7 = 10'd0;

assign pad_img6_address8 = 10'd0;

assign pad_img6_address9 = 10'd0;

assign pad_img6_ce0 = convolution_6_U0_pad_img_ce0;

assign pad_img6_ce1 = convolution_6_U0_pad_img_ce1;

assign pad_img6_ce10 = 1'b0;

assign pad_img6_ce11 = 1'b0;

assign pad_img6_ce12 = 1'b0;

assign pad_img6_ce13 = 1'b0;

assign pad_img6_ce14 = 1'b0;

assign pad_img6_ce15 = 1'b0;

assign pad_img6_ce16 = 1'b0;

assign pad_img6_ce2 = 1'b0;

assign pad_img6_ce3 = 1'b0;

assign pad_img6_ce4 = 1'b0;

assign pad_img6_ce5 = 1'b0;

assign pad_img6_ce6 = 1'b0;

assign pad_img6_ce7 = 1'b0;

assign pad_img6_ce8 = 1'b0;

assign pad_img6_ce9 = 1'b0;

assign pad_img6_d0 = 32'd0;

assign pad_img6_d1 = 32'd0;

assign pad_img6_d10 = 32'd0;

assign pad_img6_d11 = 32'd0;

assign pad_img6_d12 = 32'd0;

assign pad_img6_d13 = 32'd0;

assign pad_img6_d14 = 32'd0;

assign pad_img6_d15 = 32'd0;

assign pad_img6_d16 = 32'd0;

assign pad_img6_d2 = 32'd0;

assign pad_img6_d3 = 32'd0;

assign pad_img6_d4 = 32'd0;

assign pad_img6_d5 = 32'd0;

assign pad_img6_d6 = 32'd0;

assign pad_img6_d7 = 32'd0;

assign pad_img6_d8 = 32'd0;

assign pad_img6_d9 = 32'd0;

assign pad_img6_we0 = 1'b0;

assign pad_img6_we1 = 1'b0;

assign pad_img6_we10 = 1'b0;

assign pad_img6_we11 = 1'b0;

assign pad_img6_we12 = 1'b0;

assign pad_img6_we13 = 1'b0;

assign pad_img6_we14 = 1'b0;

assign pad_img6_we15 = 1'b0;

assign pad_img6_we16 = 1'b0;

assign pad_img6_we2 = 1'b0;

assign pad_img6_we3 = 1'b0;

assign pad_img6_we4 = 1'b0;

assign pad_img6_we5 = 1'b0;

assign pad_img6_we6 = 1'b0;

assign pad_img6_we7 = 1'b0;

assign pad_img6_we8 = 1'b0;

assign pad_img6_we9 = 1'b0;

assign pad_img7_address0 = convolution_7_U0_pad_img_address0;

assign pad_img7_address1 = convolution_7_U0_pad_img_address1;

assign pad_img7_address10 = 10'd0;

assign pad_img7_address11 = 10'd0;

assign pad_img7_address12 = 10'd0;

assign pad_img7_address13 = 10'd0;

assign pad_img7_address14 = 10'd0;

assign pad_img7_address15 = 10'd0;

assign pad_img7_address16 = 10'd0;

assign pad_img7_address2 = 10'd0;

assign pad_img7_address3 = 10'd0;

assign pad_img7_address4 = 10'd0;

assign pad_img7_address5 = 10'd0;

assign pad_img7_address6 = 10'd0;

assign pad_img7_address7 = 10'd0;

assign pad_img7_address8 = 10'd0;

assign pad_img7_address9 = 10'd0;

assign pad_img7_ce0 = convolution_7_U0_pad_img_ce0;

assign pad_img7_ce1 = convolution_7_U0_pad_img_ce1;

assign pad_img7_ce10 = 1'b0;

assign pad_img7_ce11 = 1'b0;

assign pad_img7_ce12 = 1'b0;

assign pad_img7_ce13 = 1'b0;

assign pad_img7_ce14 = 1'b0;

assign pad_img7_ce15 = 1'b0;

assign pad_img7_ce16 = 1'b0;

assign pad_img7_ce2 = 1'b0;

assign pad_img7_ce3 = 1'b0;

assign pad_img7_ce4 = 1'b0;

assign pad_img7_ce5 = 1'b0;

assign pad_img7_ce6 = 1'b0;

assign pad_img7_ce7 = 1'b0;

assign pad_img7_ce8 = 1'b0;

assign pad_img7_ce9 = 1'b0;

assign pad_img7_d0 = 32'd0;

assign pad_img7_d1 = 32'd0;

assign pad_img7_d10 = 32'd0;

assign pad_img7_d11 = 32'd0;

assign pad_img7_d12 = 32'd0;

assign pad_img7_d13 = 32'd0;

assign pad_img7_d14 = 32'd0;

assign pad_img7_d15 = 32'd0;

assign pad_img7_d16 = 32'd0;

assign pad_img7_d2 = 32'd0;

assign pad_img7_d3 = 32'd0;

assign pad_img7_d4 = 32'd0;

assign pad_img7_d5 = 32'd0;

assign pad_img7_d6 = 32'd0;

assign pad_img7_d7 = 32'd0;

assign pad_img7_d8 = 32'd0;

assign pad_img7_d9 = 32'd0;

assign pad_img7_we0 = 1'b0;

assign pad_img7_we1 = 1'b0;

assign pad_img7_we10 = 1'b0;

assign pad_img7_we11 = 1'b0;

assign pad_img7_we12 = 1'b0;

assign pad_img7_we13 = 1'b0;

assign pad_img7_we14 = 1'b0;

assign pad_img7_we15 = 1'b0;

assign pad_img7_we16 = 1'b0;

assign pad_img7_we2 = 1'b0;

assign pad_img7_we3 = 1'b0;

assign pad_img7_we4 = 1'b0;

assign pad_img7_we5 = 1'b0;

assign pad_img7_we6 = 1'b0;

assign pad_img7_we7 = 1'b0;

assign pad_img7_we8 = 1'b0;

assign pad_img7_we9 = 1'b0;

assign pad_img_address0 = convolution_U0_pad_img_address0;

assign pad_img_address1 = convolution_U0_pad_img_address1;

assign pad_img_address10 = 10'd0;

assign pad_img_address11 = 10'd0;

assign pad_img_address12 = 10'd0;

assign pad_img_address13 = 10'd0;

assign pad_img_address14 = 10'd0;

assign pad_img_address15 = 10'd0;

assign pad_img_address16 = 10'd0;

assign pad_img_address2 = 10'd0;

assign pad_img_address3 = 10'd0;

assign pad_img_address4 = 10'd0;

assign pad_img_address5 = 10'd0;

assign pad_img_address6 = 10'd0;

assign pad_img_address7 = 10'd0;

assign pad_img_address8 = 10'd0;

assign pad_img_address9 = 10'd0;

assign pad_img_ce0 = convolution_U0_pad_img_ce0;

assign pad_img_ce1 = convolution_U0_pad_img_ce1;

assign pad_img_ce10 = 1'b0;

assign pad_img_ce11 = 1'b0;

assign pad_img_ce12 = 1'b0;

assign pad_img_ce13 = 1'b0;

assign pad_img_ce14 = 1'b0;

assign pad_img_ce15 = 1'b0;

assign pad_img_ce16 = 1'b0;

assign pad_img_ce2 = 1'b0;

assign pad_img_ce3 = 1'b0;

assign pad_img_ce4 = 1'b0;

assign pad_img_ce5 = 1'b0;

assign pad_img_ce6 = 1'b0;

assign pad_img_ce7 = 1'b0;

assign pad_img_ce8 = 1'b0;

assign pad_img_ce9 = 1'b0;

assign pad_img_d0 = 32'd0;

assign pad_img_d1 = 32'd0;

assign pad_img_d10 = 32'd0;

assign pad_img_d11 = 32'd0;

assign pad_img_d12 = 32'd0;

assign pad_img_d13 = 32'd0;

assign pad_img_d14 = 32'd0;

assign pad_img_d15 = 32'd0;

assign pad_img_d16 = 32'd0;

assign pad_img_d2 = 32'd0;

assign pad_img_d3 = 32'd0;

assign pad_img_d4 = 32'd0;

assign pad_img_d5 = 32'd0;

assign pad_img_d6 = 32'd0;

assign pad_img_d7 = 32'd0;

assign pad_img_d8 = 32'd0;

assign pad_img_d9 = 32'd0;

assign pad_img_we0 = 1'b0;

assign pad_img_we1 = 1'b0;

assign pad_img_we10 = 1'b0;

assign pad_img_we11 = 1'b0;

assign pad_img_we12 = 1'b0;

assign pad_img_we13 = 1'b0;

assign pad_img_we14 = 1'b0;

assign pad_img_we15 = 1'b0;

assign pad_img_we16 = 1'b0;

assign pad_img_we2 = 1'b0;

assign pad_img_we3 = 1'b0;

assign pad_img_we4 = 1'b0;

assign pad_img_we5 = 1'b0;

assign pad_img_we6 = 1'b0;

assign pad_img_we7 = 1'b0;

assign pad_img_we8 = 1'b0;

assign pad_img_we9 = 1'b0;

assign start_out = real_start;

assign weight_buf_0_address0 = convolution_U0_weight_buf_address0;

assign weight_buf_0_address1 = convolution_U0_weight_buf_address1;

assign weight_buf_0_ce0 = convolution_U0_weight_buf_ce0;

assign weight_buf_0_ce1 = convolution_U0_weight_buf_ce1;

assign weight_buf_0_d0 = 32'd0;

assign weight_buf_0_d1 = 32'd0;

assign weight_buf_0_we0 = 1'b0;

assign weight_buf_0_we1 = 1'b0;

assign weight_buf_1_address0 = convolution_1_U0_weight_buf_address0;

assign weight_buf_1_address1 = convolution_1_U0_weight_buf_address1;

assign weight_buf_1_ce0 = convolution_1_U0_weight_buf_ce0;

assign weight_buf_1_ce1 = convolution_1_U0_weight_buf_ce1;

assign weight_buf_1_d0 = 32'd0;

assign weight_buf_1_d1 = 32'd0;

assign weight_buf_1_we0 = 1'b0;

assign weight_buf_1_we1 = 1'b0;

assign weight_buf_2_address0 = convolution_2_U0_weight_buf_address0;

assign weight_buf_2_address1 = convolution_2_U0_weight_buf_address1;

assign weight_buf_2_ce0 = convolution_2_U0_weight_buf_ce0;

assign weight_buf_2_ce1 = convolution_2_U0_weight_buf_ce1;

assign weight_buf_2_d0 = 32'd0;

assign weight_buf_2_d1 = 32'd0;

assign weight_buf_2_we0 = 1'b0;

assign weight_buf_2_we1 = 1'b0;

assign weight_buf_3_address0 = convolution_3_U0_weight_buf_address0;

assign weight_buf_3_address1 = convolution_3_U0_weight_buf_address1;

assign weight_buf_3_ce0 = convolution_3_U0_weight_buf_ce0;

assign weight_buf_3_ce1 = convolution_3_U0_weight_buf_ce1;

assign weight_buf_3_d0 = 32'd0;

assign weight_buf_3_d1 = 32'd0;

assign weight_buf_3_we0 = 1'b0;

assign weight_buf_3_we1 = 1'b0;

assign weight_buf_4_address0 = convolution_4_U0_weight_buf_address0;

assign weight_buf_4_address1 = convolution_4_U0_weight_buf_address1;

assign weight_buf_4_ce0 = convolution_4_U0_weight_buf_ce0;

assign weight_buf_4_ce1 = convolution_4_U0_weight_buf_ce1;

assign weight_buf_4_d0 = 32'd0;

assign weight_buf_4_d1 = 32'd0;

assign weight_buf_4_we0 = 1'b0;

assign weight_buf_4_we1 = 1'b0;

assign weight_buf_5_address0 = convolution_5_U0_weight_buf_address0;

assign weight_buf_5_address1 = convolution_5_U0_weight_buf_address1;

assign weight_buf_5_ce0 = convolution_5_U0_weight_buf_ce0;

assign weight_buf_5_ce1 = convolution_5_U0_weight_buf_ce1;

assign weight_buf_5_d0 = 32'd0;

assign weight_buf_5_d1 = 32'd0;

assign weight_buf_5_we0 = 1'b0;

assign weight_buf_5_we1 = 1'b0;

assign weight_buf_6_address0 = convolution_6_U0_weight_buf_address0;

assign weight_buf_6_address1 = convolution_6_U0_weight_buf_address1;

assign weight_buf_6_ce0 = convolution_6_U0_weight_buf_ce0;

assign weight_buf_6_ce1 = convolution_6_U0_weight_buf_ce1;

assign weight_buf_6_d0 = 32'd0;

assign weight_buf_6_d1 = 32'd0;

assign weight_buf_6_we0 = 1'b0;

assign weight_buf_6_we1 = 1'b0;

assign weight_buf_7_address0 = convolution_7_U0_weight_buf_address0;

assign weight_buf_7_address1 = convolution_7_U0_weight_buf_address1;

assign weight_buf_7_ce0 = convolution_7_U0_weight_buf_ce0;

assign weight_buf_7_ce1 = convolution_7_U0_weight_buf_ce1;

assign weight_buf_7_d0 = 32'd0;

assign weight_buf_7_d1 = 32'd0;

assign weight_buf_7_we0 = 1'b0;

assign weight_buf_7_we1 = 1'b0;

endmodule //cnn_convolutional_layer
