# ğŸŒŸ VLSI Learning & Tapeout Journey â€“ LICET ECE (3rd Year)
### *An initiative by 8 enthusiastic students to bridge the industryâ€“academia gap*

<p align="center">
  <img src="RISC V.jpg" alt="VLSI Experience Banner" width="600">
</p>

---

## ğŸš€ About Our Organization
We are a passionate team of **eight 3rd-year ECE students** from  
**Loyola-ICAM College of Engineering and Technology (LICET), Chennai**, collaboratively working to gain practical exposure to the **VLSI â†’ RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout** flow.

We created this GitHub **organization** as our shared engineering workspace to:

- Collaborate like an industry team  
- Track all VLSI-based projects  
- Learn complete RTL to GDSII workflows  
- Document and present our learning journey  
- Build semiconductor engineering skills beyond academics  

---

## ğŸ¯ Our Mission
To understand and implement the complete **ASIC Design Flow**, including:

- RTL Design  
- Functional Verification  
- Synthesis  
- Timing Analysis (STA)  
- Floorplanning, Placement & Routing  
- GDSII Generation  
- Tapeout-Level Understanding  

Our goal is to become **industry-ready VLSI engineers** and bridge the gap between theoretical learning and real semiconductor workflows.

---

## ğŸ§© Contents of This Organization
This GitHub organization contains:

- âœ”ï¸ RTL Designs using Verilog  
- âœ”ï¸ Testbenches & ModelSim simulations  
- âœ”ï¸ FPGA Implementations using Intel Quartus  
- âœ”ï¸ Synthesis Reports & Constraints  
- âœ”ï¸ CMOS & Digital Circuit Designs  
- âœ”ï¸ Physical Design (OpenLane/OpenROAD)  
- âœ”ï¸ Documentation & research work  
- âœ”ï¸ RISC-V basic architectural study  
- âœ”ï¸ CADENCE toolâ€“based projects  

---

## ğŸ‘¨â€ğŸ« VLSI Laboratory Experiments Included
Based on the experiment list (as in the image):

1. Full Adder using Altera FPGA  
2. 4-Bit Parallel Adder using FPGA  
3. Flip-Flops using FPGA  
4. 4-Bit Wallace Tree Multiplier  
5. CMOS Inverter  
6. 4-Bit Universal Shift Register  
7. CMOS Inverter (2nd iteration)  
8. Synchronous Single Port RAM  
9. MOORE FSM  
10. 4-Bit Synchronous Counter  
11. Adder Using IP Core  
12. Viva Questions Documentation  

These experiments build foundational understanding of digital logic, RTL design, FPGA workflows, and CMOS-level behavior.

---

## ğŸ“š Additional Learning Completed
- **Value Added Course:** Basics of VLSI, Verilog HDL & SystemVerilog  
- **RISC-V Architecture:** Introduction & basic processor pipeline understanding  
- **Cadence Tools:** Schematic + Layout design experience  

---

## ğŸ‘¥ Team Members
| Name | Role | LinkedIn | GitHub |
|------|------|----------|--------|
| Member 1 | RTL Design â€“ Core Logic Developer | [LinkedIn](https://www.linkedin.com/in/tabitha-v-949657290/) | [GitHub](https://github.com/olivetabitha01) |
| Member 2 | RTL Design â€“ Peripherals & Memory Developer | [LinkedIn](https://www.linkedin.com/in/jason-goldwin-v-827796290/) | [GitHub](https://github.com/Goldwinjason) |
| Member 3 | Verification â€“ Testbench Developer | [LinkedIn](https://www.linkedin.com/in/archana-r-b88b192b7/) | [GitHub](https://github.com/archana-r3961) |
| Member 4 | Verification â€“ Simulation & Debug Engineer | [LinkedIn](https://www.linkedin.com/in/kaviyathangavel04/) | [GitHub](https://github.com/kaviyat803-droid) |
| Member 5 | Synthesis â€“ Timing & Reports Engineer | [LinkedIn]() | [GitHub](https://github.com/remidayakar) |
| Member 6 | FPGA Implementation â€“ Bitstream & Pin Mapping Engineer | [LinkedIn](https://www.linkedin.com/in/bennett-dhanya-145095292/) | [GitHub](https://github.com/bennettdhanya15) |
| Member 7 | Architecture â€“ SoC Architect | [LinkedIn](https://www.linkedin.com/in/jenlin-anne-flora-8381252a3/) | [GitHub](https://github.com/Jenlin549) |
| Member 8 | Physical Design â€“ Final Layout & Documentation Engineer | [LinkedIn](https://www.linkedin.com/in/jayahariniece/) | [GitHub](https://github.com/Jayaharini-B) |

---

## ğŸ† Why This Initiative Matters
Indiaâ€™s semiconductor growth demands graduates who are:

- Strong in RTL + Verification  
- Comfortable with EDA tools  
- Familiar with ASIC flows  
- Team-oriented and industry-ready  
- Able to work with open-source & proprietary tools  

However, **most academic programs do not offer tapeout-level exposure**.

We are solving this gap through real, practical engineering.

---

## ğŸ”§ Skills We Are Building
- Verilog, SystemVerilog (basics)  
- RTL design & simulation  
- Cadence Virtuoso (schematic/layout)  
- Quartus FPGA implementation  
- OpenLANE physical design flow  
- Timing analysis & constraints  
- Git/GitHub for collaborative engineering  
- RISC-V fundamentals  

---

## ğŸ¯ Our Vision
By completing this journey, we aim to:

- Gain confidence in full chip design flow  
- Build strong semiconductor portfolios  
- Prepare for internships in VLSI companies  
- Strengthen LICETâ€™s semiconductor ecosystem  
- Mentor juniors with our repositories  

---

## ğŸ¤ Contributions Welcome
We welcome inputs from:

- VLSI professionals  
- Professors  
- Students passionate about chip design  

You may contribute via:

- Issues  
- Suggestions  
- Resources  
- Code reviews  

---

## ğŸ’¡ Final Note
This GitHub organization is more than a collection of projects â€”  
**it represents our passion, teamwork, and commitment to becoming future semiconductor engineers**.

Together, we are building the mindset, discipline, and skills needed for real-world *tapeout* readiness.

---
