# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"controlled_adder_sub_TB_func_synth.v" \
"../../../../../../Adders/Adders.srcs/sim_1/new/controlled_adder_sub_TB.v" \

# Do not sort compile order
nosort
