
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.0.0.24.1

// backanno -o WS2812_led_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui WS2812_led_impl_1.udb 
// Netlist created on Wed Dec 29 13:16:55 2021
// Netlist written on Wed Dec 29 13:17:04 2021
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( rst_n_in, clk_in, led );
  input  rst_n_in, clk_in;
  output led;
  wire   \ws2812_u1.n3240 , \ws2812_u1.cycle_cnt[2] , \ws2812_u1.n2289 , 
         \ws2812_u1.cycle_cnt[1] , \ws2812_u1.n33[1] , \ws2812_u1.n33[2] , 
         \ws2812_u1.n2291 , \ws2812_u1.n3225 , \ws2812_u1.rst_cnt[2] , 
         \ws2812_u1.n2297 , \ws2812_u1.rst_cnt[1] , \ws2812_u1.n61[1] , 
         \ws2812_u1.n61[2] , \ws2812_u1.n2299 , \ws2812_u1.n3288 , 
         \ws2812_u1.n2334 , \ws2812_u1.cnt_time[23] , \ws2812_u1.n101[23] , 
         \ws2812_u1.n3255 , \ws2812_u1.cnt_time[2] , \ws2812_u1.n2312 , 
         \ws2812_u1.cnt_time[1] , \ws2812_u1.n101[1] , \ws2812_u1.n101[2] , 
         \ws2812_u1.n2314 , \ws2812_u1.n3252 , \ws2812_u1.cnt_time[0] , 
         \led_pad.vcc , \ws2812_u1.n101[0] , \ws2812_u1.n3222 , 
         \ws2812_u1.rst_cnt[0] , \ws2812_u1.n61[0] , \ws2812_u1.n3294 , 
         \ws2812_u1.n2309 , \ws2812_u1.rst_cnt[13] , \ws2812_u1.n61[13] , 
         \ws2812_u1.n3285 , \ws2812_u1.cnt_time[22] , \ws2812_u1.n2332 , 
         \ws2812_u1.cnt_time[21] , \ws2812_u1.n101[21] , \ws2812_u1.n101[22] , 
         \ws2812_u1.n3291 , \ws2812_u1.rst_cnt[12] , \ws2812_u1.n2307 , 
         \ws2812_u1.rst_cnt[11] , \ws2812_u1.n61[11] , \ws2812_u1.n61[12] , 
         \ws2812_u1.n3282 , \ws2812_u1.cnt_time[20] , \ws2812_u1.n2330 , 
         \ws2812_u1.cnt_time[19] , \ws2812_u1.n101[19] , \ws2812_u1.n101[20] , 
         \ws2812_u1.n3279 , \ws2812_u1.cnt_time[18] , \ws2812_u1.n2328 , 
         \ws2812_u1.cnt_time[17] , \ws2812_u1.n101[17] , \ws2812_u1.n101[18] , 
         \ws2812_u1.n3276 , \ws2812_u1.cnt_time[16] , \ws2812_u1.n2326 , 
         \ws2812_u1.cnt_time[15] , \ws2812_u1.n101[15] , \ws2812_u1.n101[16] , 
         \ws2812_u1.n3249 , \ws2812_u1.rst_cnt[10] , \ws2812_u1.n2305 , 
         \ws2812_u1.rst_cnt[9] , \ws2812_u1.n61[9] , \ws2812_u1.n61[10] , 
         \ws2812_u1.n3273 , \ws2812_u1.cnt_time[14] , \ws2812_u1.n2324 , 
         \ws2812_u1.cnt_time[13] , \ws2812_u1.n101[13] , \ws2812_u1.n101[14] , 
         \ws2812_u1.n3246 , \ws2812_u1.cycle_cnt[6] , \ws2812_u1.n2293 , 
         \ws2812_u1.cycle_cnt[5] , \ws2812_u1.n33[5] , \ws2812_u1.n33[6] , 
         \ws2812_u1.n3270 , \ws2812_u1.cnt_time[12] , \ws2812_u1.n2322 , 
         \ws2812_u1.cnt_time[11] , \ws2812_u1.n101[11] , \ws2812_u1.n101[12] , 
         \ws2812_u1.n3237 , \ws2812_u1.cycle_cnt[0] , \ws2812_u1.n33[0] , 
         \ws2812_u1.n3267 , \ws2812_u1.cnt_time[10] , \ws2812_u1.n2320 , 
         \ws2812_u1.cnt_time[9] , \ws2812_u1.n101[9] , \ws2812_u1.n101[10] , 
         \ws2812_u1.n3234 , \ws2812_u1.rst_cnt[8] , \ws2812_u1.n2303 , 
         \ws2812_u1.rst_cnt[7] , \ws2812_u1.n61[7] , \ws2812_u1.n61[8] , 
         \ws2812_u1.n3264 , \ws2812_u1.cnt_time[8] , \ws2812_u1.n2318 , 
         \ws2812_u1.cnt_time[7] , \ws2812_u1.n101[7] , \ws2812_u1.n101[8] , 
         \ws2812_u1.n3261 , \ws2812_u1.cnt_time[6] , \ws2812_u1.n2316 , 
         \ws2812_u1.cnt_time[5] , \ws2812_u1.n101[5] , \ws2812_u1.n101[6] , 
         \ws2812_u1.n3231 , \ws2812_u1.rst_cnt[6] , \ws2812_u1.n2301 , 
         \ws2812_u1.rst_cnt[5] , \ws2812_u1.n61[5] , \ws2812_u1.n61[6] , 
         \ws2812_u1.n3243 , \ws2812_u1.cycle_cnt[4] , \ws2812_u1.cycle_cnt[3] , 
         \ws2812_u1.n33[3] , \ws2812_u1.n33[4] , \ws2812_u1.n3228 , 
         \ws2812_u1.rst_cnt[4] , \ws2812_u1.rst_cnt[3] , \ws2812_u1.n61[3] , 
         \ws2812_u1.n61[4] , \ws2812_u1.n3258 , \ws2812_u1.cnt_time[4] , 
         \ws2812_u1.cnt_time[3] , \ws2812_u1.n101[3] , \ws2812_u1.n101[4] , 
         \ws2812_u1.ledcolor4[1].sig_138.FeedThruLUT , 
         \ws2812_u1.ledcolor4[0].sig_000.FeedThruLUT , 
         \ws2812_u1.ledcolor4[1] , \ws2812_u1.ledcolor4[0] , \ws2812_u1.n1836 , 
         \ws2812_u1.rst_N_2 , clk_in_c, \ws2812_u1.ledcolor5[0] , 
         \ws2812_u1.ledcolor5[1] , 
         \ws2812_u1.ledcolor5[1].sig_113.FeedThruLUT , 
         \ws2812_u1.ledcolor5[0].sig_001.FeedThruLUT , 
         \ws2812_u1.ledcolor6[0] , \ws2812_u1.ledcolor6[1] , 
         \ws2812_u1.ledcolor6[1].sig_088.FeedThruLUT , 
         \ws2812_u1.ledcolor6[0].sig_002.FeedThruLUT , 
         \ws2812_u1.ledcolor1[0] , \ws2812_u1.ledcolor1[1] , 
         \ws2812_u1.ledcolor1[1].sig_064.FeedThruLUT , 
         \ws2812_u1.ledcolor1[0].sig_003.FeedThruLUT , 
         \ws2812_u1.ledcolor2[0] , \ws2812_u1.ledcolor2[1] , 
         \ws2812_u1.n77[6] , \ws2812_u1.n77[7] , \ws2812_u1.state[15] , 
         \ws2812_u1.n77[4] , \ws2812_u1.n77[5] , \ws2812_u1.n77[2] , 
         \ws2812_u1.n77[3] , \ws2812_u1.n1917 , \ws2812_u1.n1915 , 
         \ws2812_u1.bit_cnt_4__N_464 , \ws2812_u1.n41[3] , \ws2812_u1.n41[4] , 
         \ws2812_u1.n1916 , \ws2812_u1.n41[5] , \ws2812_u1.n77[0] , 
         \ws2812_u1.n77[1] , \ws2812_u1.n1923 , 
         \ws2812_u1.bit_cnt_4__N_464.sig_004.FeedThruLUT , \ws2812_u1.n41[0] , 
         \ws2812_u1.n41[1] , \ws2812_u1.n1533 , 
         \ws2812_u1.bit_cnt_4__N_464.sig_005.FeedThruLUT , 
         \ws2812_u1.state[0] , \ws2812_u1.state_n_15__N_3 , 
         \ws2812_u1.state_tran , \ws2812_u1.n42[4] , \ws2812_u1.n42[5] , 
         \ws2812_u1.n13 , \ws2812_u1.n42[2] , \ws2812_u1.n42[3] , 
         \ws2812_u1.n42[0] , \ws2812_u1.n42[1] , \ws2812_u1.n1557 , 
         \ws2812_u1.n249 , \ws2812_u1.state_tran_rst , \ws2812_u1.state[11] , 
         \ws2812_u1.state[1].sig_007.FeedThruLUT , 
         \ws2812_u1.state[0].sig_006.FeedThruLUT , \ws2812_u1.state[1] , 
         \ws2812_u1.state[2] , \ws2812_u1.state[3].sig_009.FeedThruLUT , 
         \ws2812_u1.state[2].sig_008.FeedThruLUT , \ws2812_u1.state[3] , 
         \ws2812_u1.state[4] , \ws2812_u1.state[5].sig_011.FeedThruLUT , 
         \ws2812_u1.state[4].sig_010.FeedThruLUT , \ws2812_u1.state[5] , 
         \ws2812_u1.state[6] , \ws2812_u1.state[7].sig_013.FeedThruLUT , 
         \ws2812_u1.state[6].sig_012.FeedThruLUT , \ws2812_u1.state[7] , 
         \ws2812_u1.state[8] , \ws2812_u1.state[9].sig_015.FeedThruLUT , 
         \ws2812_u1.state[8].sig_014.FeedThruLUT , \ws2812_u1.state[9] , 
         \ws2812_u1.state[10] , \ws2812_u1.n1911 , \ws2812_u1.n1913 , 
         \ws2812_u1.n41[6] , \ws2812_u1.n41[7] , \ws2812_u1.n1907 , 
         \ws2812_u1.n1909 , \ws2812_u1.n41[8] , \ws2812_u1.n41[9] , 
         \ws2812_u1.n77[8] , \ws2812_u1.n77[9] , 
         \ws2812_u1.ledcolor2[24].sig_033.FeedThruLUT , 
         \ws2812_u1.ledcolor1[24].sig_017.FeedThruLUT , 
         \ws2812_u1.ledcolor2[24] , \ws2812_u1.ledcolor1[24] , 
         \ws2812_u1.ledcolor3[24] , 
         \ws2812_u1.ledcolor1[22].sig_019.FeedThruLUT , 
         \ws2812_u1.ledcolor1[23].sig_018.FeedThruLUT , 
         \ws2812_u1.ledcolor1[22] , \ws2812_u1.ledcolor1[23] , 
         \ws2812_u1.ledcolor2[23] , \ws2812_u1.ledcolor2[22] , 
         \ws2812_u1.ledcolor1[20].sig_021.FeedThruLUT , 
         \ws2812_u1.ledcolor1[21].sig_020.FeedThruLUT , 
         \ws2812_u1.ledcolor1[20] , \ws2812_u1.ledcolor1[21] , 
         \ws2812_u1.ledcolor2[21] , \ws2812_u1.ledcolor2[20] , 
         \ws2812_u1.ledcolor1[18].sig_023.FeedThruLUT , 
         \ws2812_u1.ledcolor1[19].sig_022.FeedThruLUT , 
         \ws2812_u1.ledcolor1[18] , \ws2812_u1.ledcolor1[19] , 
         \ws2812_u1.ledcolor2[19] , \ws2812_u1.ledcolor2[18] , 
         \ws2812_u1.n1903 , \ws2812_u1.n1905 , \ws2812_u1.n41[10] , 
         \ws2812_u1.n41[11] , \ws2812_u1.n1899 , \ws2812_u1.n1901 , 
         \ws2812_u1.n41[12] , \ws2812_u1.n41[13] , \ws2812_u1.n1895 , 
         \ws2812_u1.n1897 , \ws2812_u1.n41[14] , \ws2812_u1.n41[15] , 
         \ws2812_u1.n1891 , \ws2812_u1.n1893 , \ws2812_u1.n41[16] , 
         \ws2812_u1.n41[17] , \ws2812_u1.n1887 , \ws2812_u1.n1889 , 
         \ws2812_u1.n41[18] , \ws2812_u1.n41[19] , \ws2812_u1.n1883 , 
         \ws2812_u1.n1885 , \ws2812_u1.n41[20] , \ws2812_u1.n41[21] , 
         \ws2812_u1.ledcolor1[16].sig_025.FeedThruLUT , 
         \ws2812_u1.ledcolor1[17].sig_024.FeedThruLUT , 
         \ws2812_u1.ledcolor1[16] , \ws2812_u1.ledcolor1[17] , 
         \ws2812_u1.ledcolor2[17] , \ws2812_u1.ledcolor2[16] , 
         \ws2812_u1.ledcolor1[14].sig_027.FeedThruLUT , 
         \ws2812_u1.ledcolor1[15].sig_026.FeedThruLUT , 
         \ws2812_u1.ledcolor1[14] , \ws2812_u1.ledcolor1[15] , 
         \ws2812_u1.ledcolor2[15] , \ws2812_u1.ledcolor2[14] , 
         \ws2812_u1.ledcolor1[12].sig_029.FeedThruLUT , 
         \ws2812_u1.ledcolor1[13].sig_028.FeedThruLUT , 
         \ws2812_u1.ledcolor1[12] , \ws2812_u1.ledcolor1[13] , 
         \ws2812_u1.ledcolor2[13] , \ws2812_u1.ledcolor2[12] , 
         \ws2812_u1.ledcolor1[10].sig_031.FeedThruLUT , 
         \ws2812_u1.ledcolor1[11].sig_030.FeedThruLUT , 
         \ws2812_u1.ledcolor1[10] , \ws2812_u1.ledcolor1[11] , 
         \ws2812_u1.ledcolor2[11] , \ws2812_u1.ledcolor2[10] , 
         \ws2812_u1.ledcolor1[8].sig_057.FeedThruLUT , 
         \ws2812_u1.ledcolor1[9].sig_032.FeedThruLUT , 
         \ws2812_u1.ledcolor1[8] , \ws2812_u1.ledcolor1[9] , 
         \ws2812_u1.ledcolor2[9] , \ws2812_u1.ledcolor2[8] , \ws2812_u1.n1879 , 
         \ws2812_u1.n1881 , \ws2812_u1.n41[22] , \ws2812_u1.n41[23] , 
         \ws2812_u1.n77[11] , \ws2812_u1.n77[10] , 
         \ws2812_u1.ledcolor2[22].sig_035.FeedThruLUT , 
         \ws2812_u1.ledcolor2[23].sig_034.FeedThruLUT , 
         \ws2812_u1.ledcolor3[23] , \ws2812_u1.ledcolor3[22] , 
         \ws2812_u1.ledcolor2[20].sig_037.FeedThruLUT , 
         \ws2812_u1.ledcolor2[21].sig_036.FeedThruLUT , 
         \ws2812_u1.ledcolor3[21] , \ws2812_u1.ledcolor3[20] , 
         \ws2812_u1.ledcolor2[18].sig_039.FeedThruLUT , 
         \ws2812_u1.ledcolor2[19].sig_038.FeedThruLUT , 
         \ws2812_u1.ledcolor3[19] , \ws2812_u1.ledcolor3[18] , 
         \ws2812_u1.ledcolor2[16].sig_041.FeedThruLUT , 
         \ws2812_u1.ledcolor2[17].sig_040.FeedThruLUT , 
         \ws2812_u1.ledcolor3[17] , \ws2812_u1.ledcolor3[16] , 
         \ws2812_u1.ledcolor2[14].sig_043.FeedThruLUT , 
         \ws2812_u1.ledcolor2[15].sig_042.FeedThruLUT , 
         \ws2812_u1.ledcolor3[15] , \ws2812_u1.ledcolor3[14] , 
         \ws2812_u1.ledcolor2[12].sig_045.FeedThruLUT , 
         \ws2812_u1.ledcolor2[13].sig_044.FeedThruLUT , 
         \ws2812_u1.ledcolor3[13] , \ws2812_u1.ledcolor3[12] , 
         \ws2812_u1.ledcolor2[10].sig_047.FeedThruLUT , 
         \ws2812_u1.ledcolor2[11].sig_046.FeedThruLUT , 
         \ws2812_u1.ledcolor3[11] , \ws2812_u1.ledcolor3[10] , 
         \ws2812_u1.ledcolor2[8].sig_049.FeedThruLUT , 
         \ws2812_u1.ledcolor2[9].sig_048.FeedThruLUT , 
         \ws2812_u1.ledcolor3[9] , \ws2812_u1.ledcolor3[8] , 
         \ws2812_u1.ledcolor2[6].sig_051.FeedThruLUT , 
         \ws2812_u1.ledcolor2[7].sig_050.FeedThruLUT , 
         \ws2812_u1.ledcolor2[6] , \ws2812_u1.ledcolor2[7] , 
         \ws2812_u1.ledcolor3[7] , \ws2812_u1.ledcolor3[6] , 
         \ws2812_u1.ledcolor2[4].sig_053.FeedThruLUT , 
         \ws2812_u1.ledcolor2[5].sig_052.FeedThruLUT , 
         \ws2812_u1.ledcolor2[4] , \ws2812_u1.ledcolor2[5] , 
         \ws2812_u1.ledcolor3[5] , \ws2812_u1.ledcolor3[4] , 
         \ws2812_u1.ledcolor2[2].sig_055.FeedThruLUT , 
         \ws2812_u1.ledcolor2[3].sig_054.FeedThruLUT , 
         \ws2812_u1.ledcolor2[2] , \ws2812_u1.ledcolor2[3] , 
         \ws2812_u1.ledcolor3[3] , \ws2812_u1.ledcolor3[2] , 
         \ws2812_u1.ledcolor2[0].sig_161.FeedThruLUT , 
         \ws2812_u1.ledcolor2[1].sig_056.FeedThruLUT , 
         \ws2812_u1.ledcolor3[1] , \ws2812_u1.ledcolor3[0] , 
         \ws2812_u1.ledcolor1[6].sig_059.FeedThruLUT , 
         \ws2812_u1.ledcolor1[7].sig_058.FeedThruLUT , 
         \ws2812_u1.ledcolor1[6] , \ws2812_u1.ledcolor1[7] , 
         \ws2812_u1.ledcolor1[4].sig_061.FeedThruLUT , 
         \ws2812_u1.ledcolor1[5].sig_060.FeedThruLUT , 
         \ws2812_u1.ledcolor1[4] , \ws2812_u1.ledcolor1[5] , 
         \ws2812_u1.ledcolor1[2].sig_063.FeedThruLUT , 
         \ws2812_u1.ledcolor1[3].sig_062.FeedThruLUT , 
         \ws2812_u1.ledcolor1[2] , \ws2812_u1.ledcolor1[3] , 
         \ws2812_u1.ledcolor5[24].sig_089.FeedThruLUT , 
         \ws2812_u1.ledcolor6[24].sig_065.FeedThruLUT , 
         \ws2812_u1.ledcolor5[24] , \ws2812_u1.ledcolor6[24] , 
         \ws2812_u1.ledcolor6[22].sig_067.FeedThruLUT , 
         \ws2812_u1.ledcolor6[23].sig_066.FeedThruLUT , 
         \ws2812_u1.ledcolor6[22] , \ws2812_u1.ledcolor6[23] , 
         \ws2812_u1.ledcolor6[20].sig_069.FeedThruLUT , 
         \ws2812_u1.ledcolor6[21].sig_068.FeedThruLUT , 
         \ws2812_u1.ledcolor6[20] , \ws2812_u1.ledcolor6[21] , 
         \ws2812_u1.ledcolor6[18].sig_071.FeedThruLUT , 
         \ws2812_u1.ledcolor6[19].sig_070.FeedThruLUT , 
         \ws2812_u1.ledcolor6[18] , \ws2812_u1.ledcolor6[19] , 
         \ws2812_u1.ledcolor6[16].sig_073.FeedThruLUT , 
         \ws2812_u1.ledcolor6[17].sig_072.FeedThruLUT , 
         \ws2812_u1.ledcolor6[16] , \ws2812_u1.ledcolor6[17] , 
         \ws2812_u1.ledcolor6[14].sig_075.FeedThruLUT , 
         \ws2812_u1.ledcolor6[15].sig_074.FeedThruLUT , 
         \ws2812_u1.ledcolor6[14] , \ws2812_u1.ledcolor6[15] , 
         \ws2812_u1.ledcolor6[12].sig_077.FeedThruLUT , 
         \ws2812_u1.ledcolor6[13].sig_076.FeedThruLUT , 
         \ws2812_u1.ledcolor6[12] , \ws2812_u1.ledcolor6[13] , 
         \ws2812_u1.ledcolor6[10].sig_079.FeedThruLUT , 
         \ws2812_u1.ledcolor6[11].sig_078.FeedThruLUT , 
         \ws2812_u1.ledcolor6[10] , \ws2812_u1.ledcolor6[11] , 
         \ws2812_u1.ledcolor6[8].sig_081.FeedThruLUT , 
         \ws2812_u1.ledcolor6[9].sig_080.FeedThruLUT , 
         \ws2812_u1.ledcolor6[8] , \ws2812_u1.ledcolor6[9] , 
         \ws2812_u1.ledcolor6[6].sig_083.FeedThruLUT , 
         \ws2812_u1.ledcolor6[7].sig_082.FeedThruLUT , 
         \ws2812_u1.ledcolor6[6] , \ws2812_u1.ledcolor6[7] , 
         \ws2812_u1.ledcolor6[4].sig_085.FeedThruLUT , 
         \ws2812_u1.ledcolor6[5].sig_084.FeedThruLUT , 
         \ws2812_u1.ledcolor6[4] , \ws2812_u1.ledcolor6[5] , 
         \ws2812_u1.ledcolor6[2].sig_087.FeedThruLUT , 
         \ws2812_u1.ledcolor6[3].sig_086.FeedThruLUT , 
         \ws2812_u1.ledcolor6[2] , \ws2812_u1.ledcolor6[3] , \ws2812_u1.n1919 , 
         \ws2812_u1.n1921 , \ws2812_u1.n41[2] , 
         \ws2812_u1.ledcolor5[22].sig_091.FeedThruLUT , 
         \ws2812_u1.ledcolor5[23].sig_090.FeedThruLUT , 
         \ws2812_u1.ledcolor5[22] , \ws2812_u1.ledcolor5[23] , 
         \ws2812_u1.ledcolor5[20].sig_093.FeedThruLUT , 
         \ws2812_u1.ledcolor5[21].sig_092.FeedThruLUT , 
         \ws2812_u1.ledcolor5[20] , \ws2812_u1.ledcolor5[21] , 
         \ws2812_u1.ledcolor5[18].sig_095.FeedThruLUT , 
         \ws2812_u1.ledcolor5[19].sig_094.FeedThruLUT , 
         \ws2812_u1.ledcolor5[18] , \ws2812_u1.ledcolor5[19] , 
         \ws2812_u1.ledcolor5[16].sig_097.FeedThruLUT , 
         \ws2812_u1.ledcolor5[17].sig_096.FeedThruLUT , 
         \ws2812_u1.ledcolor5[16] , \ws2812_u1.ledcolor5[17] , 
         \ws2812_u1.ledcolor5[14].sig_099.FeedThruLUT , 
         \ws2812_u1.ledcolor5[15].sig_098.FeedThruLUT , 
         \ws2812_u1.ledcolor5[14] , \ws2812_u1.ledcolor5[15] , 
         \ws2812_u1.ledcolor5[12].sig_101.FeedThruLUT , 
         \ws2812_u1.ledcolor5[13].sig_100.FeedThruLUT , 
         \ws2812_u1.ledcolor5[12] , \ws2812_u1.ledcolor5[13] , 
         \ws2812_u1.ledcolor5[10].sig_103.FeedThruLUT , 
         \ws2812_u1.ledcolor5[11].sig_102.FeedThruLUT , 
         \ws2812_u1.ledcolor5[10] , \ws2812_u1.ledcolor5[11] , 
         \ws2812_u1.ledcolor3[3].sig_128.FeedThruLUT , 
         \ws2812_u1.ledcolor3[2].sig_104.FeedThruLUT , 
         \ws2812_u1.ledcolor4[2] , \ws2812_u1.ledcolor4[3] , 
         \ws2812_u1.ledcolor5[8].sig_106.FeedThruLUT , 
         \ws2812_u1.ledcolor5[9].sig_105.FeedThruLUT , 
         \ws2812_u1.ledcolor5[8] , \ws2812_u1.ledcolor5[9] , 
         \ws2812_u1.ledcolor5[6].sig_108.FeedThruLUT , 
         \ws2812_u1.ledcolor5[7].sig_107.FeedThruLUT , 
         \ws2812_u1.ledcolor5[6] , \ws2812_u1.ledcolor5[7] , 
         \ws2812_u1.ledcolor5[4].sig_110.FeedThruLUT , 
         \ws2812_u1.ledcolor5[5].sig_109.FeedThruLUT , 
         \ws2812_u1.ledcolor5[4] , \ws2812_u1.ledcolor5[5] , 
         \ws2812_u1.ledcolor5[2].sig_112.FeedThruLUT , 
         \ws2812_u1.ledcolor5[3].sig_111.FeedThruLUT , 
         \ws2812_u1.ledcolor5[2] , \ws2812_u1.ledcolor5[3] , 
         \ws2812_u1.ledcolor3[24].sig_139.FeedThruLUT , 
         \ws2812_u1.ledcolor4[24].sig_114.FeedThruLUT , 
         \ws2812_u1.ledcolor4[24] , 
         \ws2812_u1.ledcolor4[22].sig_116.FeedThruLUT , 
         \ws2812_u1.ledcolor4[23].sig_115.FeedThruLUT , 
         \ws2812_u1.ledcolor4[22] , \ws2812_u1.ledcolor4[23] , 
         \ws2812_u1.ledcolor4[20].sig_118.FeedThruLUT , 
         \ws2812_u1.ledcolor4[21].sig_117.FeedThruLUT , 
         \ws2812_u1.ledcolor4[20] , \ws2812_u1.ledcolor4[21] , 
         \ws2812_u1.ledcolor4[18].sig_120.FeedThruLUT , 
         \ws2812_u1.ledcolor4[19].sig_119.FeedThruLUT , 
         \ws2812_u1.ledcolor4[18] , \ws2812_u1.ledcolor4[19] , 
         \ws2812_u1.ledcolor4[16].sig_122.FeedThruLUT , 
         \ws2812_u1.ledcolor4[17].sig_121.FeedThruLUT , 
         \ws2812_u1.ledcolor4[16] , \ws2812_u1.ledcolor4[17] , 
         \ws2812_u1.ledcolor4[14].sig_124.FeedThruLUT , 
         \ws2812_u1.ledcolor4[15].sig_123.FeedThruLUT , 
         \ws2812_u1.ledcolor4[14] , \ws2812_u1.ledcolor4[15] , 
         \ws2812_u1.ledcolor4[12].sig_126.FeedThruLUT , 
         \ws2812_u1.ledcolor4[13].sig_125.FeedThruLUT , 
         \ws2812_u1.ledcolor4[12] , \ws2812_u1.ledcolor4[13] , 
         \ws2812_u1.ledcolor4[10].sig_129.FeedThruLUT , 
         \ws2812_u1.ledcolor4[11].sig_127.FeedThruLUT , 
         \ws2812_u1.ledcolor4[10] , \ws2812_u1.ledcolor4[11] , 
         \ws2812_u1.ledcolor4[8].sig_131.FeedThruLUT , 
         \ws2812_u1.ledcolor4[9].sig_130.FeedThruLUT , 
         \ws2812_u1.ledcolor4[8] , \ws2812_u1.ledcolor4[9] , 
         \ws2812_u1.n127[1] , \ws2812_u1.n127[0] , 
         \ws2812_u1.ledcolor4[6].sig_133.FeedThruLUT , 
         \ws2812_u1.ledcolor4[7].sig_132.FeedThruLUT , 
         \ws2812_u1.ledcolor4[6] , \ws2812_u1.ledcolor4[7] , 
         \ws2812_u1.ledcolor4[4].sig_135.FeedThruLUT , 
         \ws2812_u1.ledcolor4[5].sig_134.FeedThruLUT , 
         \ws2812_u1.ledcolor4[4] , \ws2812_u1.ledcolor4[5] , 
         \ws2812_u1.ledcolor4[2].sig_137.FeedThruLUT , 
         \ws2812_u1.ledcolor4[3].sig_136.FeedThruLUT , 
         \ws2812_u1.ledcolor3[22].sig_141.FeedThruLUT , 
         \ws2812_u1.ledcolor3[23].sig_140.FeedThruLUT , 
         \ws2812_u1.ledcolor3[20].sig_143.FeedThruLUT , 
         \ws2812_u1.ledcolor3[21].sig_142.FeedThruLUT , 
         \ws2812_u1.ledcolor3[18].sig_145.FeedThruLUT , 
         \ws2812_u1.ledcolor3[19].sig_144.FeedThruLUT , 
         \ws2812_u1.ledcolor3[16].sig_148.FeedThruLUT , 
         \ws2812_u1.ledcolor3[17].sig_146.FeedThruLUT , 
         \ws2812_u1.ledcolor3[0].sig_157.FeedThruLUT , 
         \ws2812_u1.ledcolor3[1].sig_147.FeedThruLUT , 
         \ws2812_u1.ledcolor3[14].sig_150.FeedThruLUT , 
         \ws2812_u1.ledcolor3[15].sig_149.FeedThruLUT , 
         \ws2812_u1.ledcolor3[12].sig_152.FeedThruLUT , 
         \ws2812_u1.ledcolor3[13].sig_151.FeedThruLUT , 
         \ws2812_u1.ledcolor3[10].sig_154.FeedThruLUT , 
         \ws2812_u1.ledcolor3[11].sig_153.FeedThruLUT , 
         \ws2812_u1.ledcolor3[8].sig_156.FeedThruLUT , 
         \ws2812_u1.ledcolor3[9].sig_155.FeedThruLUT , \ws2812_u1.n127[22] , 
         \ws2812_u1.n127[23] , \ws2812_u1.n127[20] , \ws2812_u1.n127[21] , 
         \ws2812_u1.n127[18] , \ws2812_u1.n127[19] , \ws2812_u1.n127[16] , 
         \ws2812_u1.n127[17] , \ws2812_u1.n127[14] , \ws2812_u1.n127[15] , 
         \ws2812_u1.n127[12] , \ws2812_u1.n127[13] , \ws2812_u1.n127[10] , 
         \ws2812_u1.n127[11] , \ws2812_u1.n127[8] , \ws2812_u1.n127[9] , 
         \ws2812_u1.n127[6] , \ws2812_u1.n127[7] , \ws2812_u1.n127[4] , 
         \ws2812_u1.n127[5] , \ws2812_u1.n127[2] , \ws2812_u1.n127[3] , 
         \ws2812_u1.ledcolor3[6].sig_159.FeedThruLUT , 
         \ws2812_u1.ledcolor3[7].sig_158.FeedThruLUT , \ws2812_u1.n77[12] , 
         \ws2812_u1.n77[13] , \ws2812_u1.ledcolor3[4].sig_162.FeedThruLUT , 
         \ws2812_u1.ledcolor3[5].sig_160.FeedThruLUT , \ws2812_u1.n1642 , 
         \ws2812_u1.n1641 , \ws2812_u1.n1738 , \ws2812_u1.n1110[0] , 
         \ws2812_u1.n1739 , \ws2812_u1.n1701 , \ws2812_u1.n1650 , 
         \ws2812_u1.n1181[0] , \ws2812_u1.n607 , \ws2812_u1.n1196[0] , 
         \ws2812_u1.n792[0] , \ws2812_u1.n1597 , \ws2812_u1.n1598 , 
         \ws2812_u1.n1720 , \ws2812_u1.n1721 , \ws2812_u1.n1685 , 
         \ws2812_u1.n816[0] , \ws2812_u1.n1605 , \ws2812_u1.n1606 , 
         \ws2812_u1.n1724 , \ws2812_u1.n1725 , \ws2812_u1.n1689 , 
         \ws2812_u1.n804[0] , \ws2812_u1.n1601 , \ws2812_u1.n1737 , 
         \ws2812_u1.n1736 , \ws2812_u1.n1699 , \ws2812_u1.n1638 , 
         \ws2812_u1.n1637 , \ws2812_u1.n1098[0] , \ws2812_u1.n1825 , 
         \ws2812_u1.led_pwm_N_479 , \ws2812_u1.n6 , \ws2812_u1.n5 , 
         \ws2812_u1.n4 , led_c, \ws2812_u1.shift_N_495 , \ws2812_u1.n3 , 
         \ws2812_u1.n1507 , \ws2812_u1.n902[0] , \ws2812_u1.n8 , 
         \ws2812_u1.n1343[0] , \ws2812_u1.n14 , \ws2812_u1.n1501 , 
         \ws2812_u1.n20 , \ws2812_u1.n22 , \ws2812_u1.n1602 , 
         \ws2812_u1.n1722 , \ws2812_u1.n1723 , \ws2812_u1.n1687 , 
         \ws2812_u1.n522[0] , \ws2812_u1.n1566 , \ws2812_u1.n1510 , 
         \ws2812_u1.n1049[0] , \ws2812_u1.n2 , \ws2812_u1.n1632 , 
         \ws2812_u1.n1034[0] , \ws2812_u1.n1695 , \ws2812_u1.n657[0] , 
         \ws2812_u1.n1583 , \ws2812_u1.n592 , \ws2812_u1.n1612 , 
         \ws2812_u1.n1610 , \ws2812_u1.n887[0] , \ws2812_u1.n1614 , 
         \ws2812_u1.n1671 , \ws2812_u1.n1572 , \ws2812_u1.n1709 , 
         \ws2812_u1.n1708 , \ws2812_u1.n1578 , \ws2812_u1.n593[0] , 
         \ws2812_u1.n1677 , \ws2812_u1.n608[0] , \ws2812_u1.n1713 , 
         \ws2812_u1.n1712 , \ws2812_u1.n21 , \ws2812_u1.shift_N_497 , 
         \ws2812_u1.n5_adj_507 , \ws2812_u1.n7 , \ws2812_u1.n1575 , 
         \ws2812_u1.n1674 , \ws2812_u1.n1596 , \ws2812_u1.n740[0] , 
         \ws2812_u1.n1683 , \ws2812_u1.n755[0] , \ws2812_u1.n1594 , 
         \ws2812_u1.n1592 , \ws2812_u1.n1681 , \ws2812_u1.n1086[0] , 
         \ws2812_u1.n1633 , \ws2812_u1.n1646 , \ws2812_u1.n1648 , 
         \ws2812_u1.n16 , \ws2812_u1.n18 , \ws2812_u1.n17 , \ws2812_u1.n23 , 
         \ws2812_u1.n2630 , \ws2812_u1.n14_adj_513 , \ws2812_u1.n1584 , 
         \ws2812_u1.n1716 , \ws2812_u1.n1717 , \ws2812_u1.n16_adj_509 , 
         \ws2812_u1.n17_adj_510 , \ws2812_u1.n2498 , \ws2812_u1.n1877 , 
         \ws2812_u1.n10 , \ws2812_u1.n14_adj_512 , \ws2812_u1.n1245[0] , 
         \ws2812_u1.n1655 , \ws2812_u1.n1513 , \ws2812_u1.n1 , 
         \ws2812_u1.n510[0] , \ws2812_u1.n1562 , \ws2812_u1.n15 , 
         \ws2812_u1.n1656 , \ws2812_u1.n1742 , \ws2812_u1.n1743 , 
         \ws2812_u1.n1705 , \ws2812_u1.n1233[0] , \ws2812_u1.n1651 , 
         \ws2812_u1.n1652 , \ws2812_u1.n1740 , \ws2812_u1.n1741 , 
         \ws2812_u1.n1703 , \ws2812_u1.n1666 , \ws2812_u1.n1664 , 
         \ws2812_u1.n1328[0] , \ws2812_u1.n1257[0] , \ws2812_u1.n1659 , 
         \ws2812_u1.n1660 , \ws2812_u1.n1744 , \ws2812_u1.n1745 , 
         \ws2812_u1.n1707 , \ws2812_u1.n1668 , \ws2812_u1.n963[0] , 
         \ws2812_u1.n1623 , \ws2812_u1.n1624 , \ws2812_u1.n1730 , 
         \ws2812_u1.n1731 , \ws2812_u1.n939[0] , \ws2812_u1.n1615 , 
         \ws2812_u1.n1616 , \ws2812_u1.n1726 , \ws2812_u1.n1727 , 
         \ws2812_u1.n1691 , \ws2812_u1.n951[0] , \ws2812_u1.n1619 , 
         \ws2812_u1.n1620 , \ws2812_u1.n1728 , \ws2812_u1.n10_adj_515 , 
         \ws2812_u1.n14_adj_516 , \ws2812_u1.n1563 , \ws2812_u1.n1710 , 
         \ws2812_u1.n1729 , \ws2812_u1.n1693 , \ws2812_u1.n1711 , 
         \ws2812_u1.n1630 , \ws2812_u1.n1628 , \ws2812_u1.n645[0] , 
         \ws2812_u1.n1579 , \ws2812_u1.n1580 , \ws2812_u1.n1714 , 
         \ws2812_u1.n1715 , \ws2812_u1.n1679 , \ws2812_u1.n669[0] , 
         \ws2812_u1.n1587 , \ws2812_u1.n1588 , \ws2812_u1.n1718 , 
         \ws2812_u1.n1719 , \ws2812_u1.n498[0] , \ws2812_u1.n1558 , 
         \ws2812_u1.n1559 , \ws2812_u1.n1634 , \ws2812_u1.n1734 , 
         \ws2812_u1.n1735 , \ws2812_u1.n1697 , \ws2812_u1.n1567 , 
         \ws2812_u1.n2975 , \ws2812_u1.shift , \ws2812_u1.n1380 , 
         \ws2812_u1.n42[6] , \ws2812_u1.state_tran_rst_N_501 , 
         \ws2812_u1.n2614 , rst_n_in_c, 
         \ws2812_u1.state[10].sig_016.FeedThruLUT ;

  ws2812_u1_SLICE_0 \ws2812_u1.SLICE_0 ( .D1(\ws2812_u1.n3240 ), 
    .C1(\ws2812_u1.cycle_cnt[2] ), .D0(\ws2812_u1.n2289 ), 
    .C0(\ws2812_u1.cycle_cnt[1] ), .CIN0(\ws2812_u1.n2289 ), 
    .CIN1(\ws2812_u1.n3240 ), .F0(\ws2812_u1.n33[1] ), .F1(\ws2812_u1.n33[2] ), 
    .COUT1(\ws2812_u1.n2291 ), .COUT0(\ws2812_u1.n3240 ));
  ws2812_u1_SLICE_1 \ws2812_u1.SLICE_1 ( .D1(\ws2812_u1.n3225 ), 
    .C1(\ws2812_u1.rst_cnt[2] ), .D0(\ws2812_u1.n2297 ), 
    .C0(\ws2812_u1.rst_cnt[1] ), .CIN0(\ws2812_u1.n2297 ), 
    .CIN1(\ws2812_u1.n3225 ), .F0(\ws2812_u1.n61[1] ), .F1(\ws2812_u1.n61[2] ), 
    .COUT1(\ws2812_u1.n2299 ), .COUT0(\ws2812_u1.n3225 ));
  ws2812_u1_SLICE_2 \ws2812_u1.SLICE_2 ( .D1(\ws2812_u1.n3288 ), 
    .D0(\ws2812_u1.n2334 ), .C0(\ws2812_u1.cnt_time[23] ), 
    .CIN0(\ws2812_u1.n2334 ), .CIN1(\ws2812_u1.n3288 ), 
    .F0(\ws2812_u1.n101[23] ), .COUT0(\ws2812_u1.n3288 ));
  ws2812_u1_SLICE_3 \ws2812_u1.SLICE_3 ( .D1(\ws2812_u1.n3255 ), 
    .C1(\ws2812_u1.cnt_time[2] ), .D0(\ws2812_u1.n2312 ), 
    .C0(\ws2812_u1.cnt_time[1] ), .CIN0(\ws2812_u1.n2312 ), 
    .CIN1(\ws2812_u1.n3255 ), .F0(\ws2812_u1.n101[1] ), 
    .F1(\ws2812_u1.n101[2] ), .COUT1(\ws2812_u1.n2314 ), 
    .COUT0(\ws2812_u1.n3255 ));
  ws2812_u1_SLICE_4 \ws2812_u1.SLICE_4 ( .D1(\ws2812_u1.n3252 ), 
    .C1(\ws2812_u1.cnt_time[0] ), .B1(\led_pad.vcc ), .CIN1(\ws2812_u1.n3252 ), 
    .F1(\ws2812_u1.n101[0] ), .COUT1(\ws2812_u1.n2312 ), 
    .COUT0(\ws2812_u1.n3252 ));
  ws2812_u1_SLICE_5 \ws2812_u1.SLICE_5 ( .D1(\ws2812_u1.n3222 ), 
    .C1(\ws2812_u1.rst_cnt[0] ), .B1(\led_pad.vcc ), .CIN1(\ws2812_u1.n3222 ), 
    .F1(\ws2812_u1.n61[0] ), .COUT1(\ws2812_u1.n2297 ), 
    .COUT0(\ws2812_u1.n3222 ));
  ws2812_u1_SLICE_6 \ws2812_u1.SLICE_6 ( .D1(\ws2812_u1.n3294 ), 
    .D0(\ws2812_u1.n2309 ), .C0(\ws2812_u1.rst_cnt[13] ), 
    .CIN0(\ws2812_u1.n2309 ), .CIN1(\ws2812_u1.n3294 ), 
    .F0(\ws2812_u1.n61[13] ), .COUT0(\ws2812_u1.n3294 ));
  ws2812_u1_SLICE_7 \ws2812_u1.SLICE_7 ( .D1(\ws2812_u1.n3285 ), 
    .C1(\ws2812_u1.cnt_time[22] ), .D0(\ws2812_u1.n2332 ), 
    .C0(\ws2812_u1.cnt_time[21] ), .CIN0(\ws2812_u1.n2332 ), 
    .CIN1(\ws2812_u1.n3285 ), .F0(\ws2812_u1.n101[21] ), 
    .F1(\ws2812_u1.n101[22] ), .COUT1(\ws2812_u1.n2334 ), 
    .COUT0(\ws2812_u1.n3285 ));
  ws2812_u1_SLICE_8 \ws2812_u1.SLICE_8 ( .D1(\ws2812_u1.n3291 ), 
    .C1(\ws2812_u1.rst_cnt[12] ), .D0(\ws2812_u1.n2307 ), 
    .C0(\ws2812_u1.rst_cnt[11] ), .CIN0(\ws2812_u1.n2307 ), 
    .CIN1(\ws2812_u1.n3291 ), .F0(\ws2812_u1.n61[11] ), 
    .F1(\ws2812_u1.n61[12] ), .COUT1(\ws2812_u1.n2309 ), 
    .COUT0(\ws2812_u1.n3291 ));
  ws2812_u1_SLICE_9 \ws2812_u1.SLICE_9 ( .D1(\ws2812_u1.n3282 ), 
    .C1(\ws2812_u1.cnt_time[20] ), .D0(\ws2812_u1.n2330 ), 
    .C0(\ws2812_u1.cnt_time[19] ), .CIN0(\ws2812_u1.n2330 ), 
    .CIN1(\ws2812_u1.n3282 ), .F0(\ws2812_u1.n101[19] ), 
    .F1(\ws2812_u1.n101[20] ), .COUT1(\ws2812_u1.n2332 ), 
    .COUT0(\ws2812_u1.n3282 ));
  ws2812_u1_SLICE_10 \ws2812_u1.SLICE_10 ( .D1(\ws2812_u1.n3279 ), 
    .C1(\ws2812_u1.cnt_time[18] ), .D0(\ws2812_u1.n2328 ), 
    .C0(\ws2812_u1.cnt_time[17] ), .CIN0(\ws2812_u1.n2328 ), 
    .CIN1(\ws2812_u1.n3279 ), .F0(\ws2812_u1.n101[17] ), 
    .F1(\ws2812_u1.n101[18] ), .COUT1(\ws2812_u1.n2330 ), 
    .COUT0(\ws2812_u1.n3279 ));
  ws2812_u1_SLICE_11 \ws2812_u1.SLICE_11 ( .D1(\ws2812_u1.n3276 ), 
    .C1(\ws2812_u1.cnt_time[16] ), .D0(\ws2812_u1.n2326 ), 
    .C0(\ws2812_u1.cnt_time[15] ), .CIN0(\ws2812_u1.n2326 ), 
    .CIN1(\ws2812_u1.n3276 ), .F0(\ws2812_u1.n101[15] ), 
    .F1(\ws2812_u1.n101[16] ), .COUT1(\ws2812_u1.n2328 ), 
    .COUT0(\ws2812_u1.n3276 ));
  ws2812_u1_SLICE_12 \ws2812_u1.SLICE_12 ( .D1(\ws2812_u1.n3249 ), 
    .C1(\ws2812_u1.rst_cnt[10] ), .D0(\ws2812_u1.n2305 ), 
    .C0(\ws2812_u1.rst_cnt[9] ), .CIN0(\ws2812_u1.n2305 ), 
    .CIN1(\ws2812_u1.n3249 ), .F0(\ws2812_u1.n61[9] ), 
    .F1(\ws2812_u1.n61[10] ), .COUT1(\ws2812_u1.n2307 ), 
    .COUT0(\ws2812_u1.n3249 ));
  ws2812_u1_SLICE_13 \ws2812_u1.SLICE_13 ( .D1(\ws2812_u1.n3273 ), 
    .C1(\ws2812_u1.cnt_time[14] ), .D0(\ws2812_u1.n2324 ), 
    .C0(\ws2812_u1.cnt_time[13] ), .CIN0(\ws2812_u1.n2324 ), 
    .CIN1(\ws2812_u1.n3273 ), .F0(\ws2812_u1.n101[13] ), 
    .F1(\ws2812_u1.n101[14] ), .COUT1(\ws2812_u1.n2326 ), 
    .COUT0(\ws2812_u1.n3273 ));
  ws2812_u1_SLICE_14 \ws2812_u1.SLICE_14 ( .D1(\ws2812_u1.n3246 ), 
    .C1(\ws2812_u1.cycle_cnt[6] ), .D0(\ws2812_u1.n2293 ), 
    .C0(\ws2812_u1.cycle_cnt[5] ), .CIN0(\ws2812_u1.n2293 ), 
    .CIN1(\ws2812_u1.n3246 ), .F0(\ws2812_u1.n33[5] ), .F1(\ws2812_u1.n33[6] ), 
    .COUT0(\ws2812_u1.n3246 ));
  ws2812_u1_SLICE_15 \ws2812_u1.SLICE_15 ( .D1(\ws2812_u1.n3270 ), 
    .C1(\ws2812_u1.cnt_time[12] ), .D0(\ws2812_u1.n2322 ), 
    .C0(\ws2812_u1.cnt_time[11] ), .CIN0(\ws2812_u1.n2322 ), 
    .CIN1(\ws2812_u1.n3270 ), .F0(\ws2812_u1.n101[11] ), 
    .F1(\ws2812_u1.n101[12] ), .COUT1(\ws2812_u1.n2324 ), 
    .COUT0(\ws2812_u1.n3270 ));
  ws2812_u1_SLICE_16 \ws2812_u1.SLICE_16 ( .D1(\ws2812_u1.n3237 ), 
    .C1(\ws2812_u1.cycle_cnt[0] ), .B1(\led_pad.vcc ), 
    .CIN1(\ws2812_u1.n3237 ), .F1(\ws2812_u1.n33[0] ), 
    .COUT1(\ws2812_u1.n2289 ), .COUT0(\ws2812_u1.n3237 ));
  ws2812_u1_SLICE_17 \ws2812_u1.SLICE_17 ( .D1(\ws2812_u1.n3267 ), 
    .C1(\ws2812_u1.cnt_time[10] ), .D0(\ws2812_u1.n2320 ), 
    .C0(\ws2812_u1.cnt_time[9] ), .CIN0(\ws2812_u1.n2320 ), 
    .CIN1(\ws2812_u1.n3267 ), .F0(\ws2812_u1.n101[9] ), 
    .F1(\ws2812_u1.n101[10] ), .COUT1(\ws2812_u1.n2322 ), 
    .COUT0(\ws2812_u1.n3267 ));
  ws2812_u1_SLICE_18 \ws2812_u1.SLICE_18 ( .D1(\ws2812_u1.n3234 ), 
    .C1(\ws2812_u1.rst_cnt[8] ), .D0(\ws2812_u1.n2303 ), 
    .C0(\ws2812_u1.rst_cnt[7] ), .CIN0(\ws2812_u1.n2303 ), 
    .CIN1(\ws2812_u1.n3234 ), .F0(\ws2812_u1.n61[7] ), .F1(\ws2812_u1.n61[8] ), 
    .COUT1(\ws2812_u1.n2305 ), .COUT0(\ws2812_u1.n3234 ));
  ws2812_u1_SLICE_19 \ws2812_u1.SLICE_19 ( .D1(\ws2812_u1.n3264 ), 
    .C1(\ws2812_u1.cnt_time[8] ), .D0(\ws2812_u1.n2318 ), 
    .C0(\ws2812_u1.cnt_time[7] ), .CIN0(\ws2812_u1.n2318 ), 
    .CIN1(\ws2812_u1.n3264 ), .F0(\ws2812_u1.n101[7] ), 
    .F1(\ws2812_u1.n101[8] ), .COUT1(\ws2812_u1.n2320 ), 
    .COUT0(\ws2812_u1.n3264 ));
  ws2812_u1_SLICE_20 \ws2812_u1.SLICE_20 ( .D1(\ws2812_u1.n3261 ), 
    .C1(\ws2812_u1.cnt_time[6] ), .D0(\ws2812_u1.n2316 ), 
    .C0(\ws2812_u1.cnt_time[5] ), .CIN0(\ws2812_u1.n2316 ), 
    .CIN1(\ws2812_u1.n3261 ), .F0(\ws2812_u1.n101[5] ), 
    .F1(\ws2812_u1.n101[6] ), .COUT1(\ws2812_u1.n2318 ), 
    .COUT0(\ws2812_u1.n3261 ));
  ws2812_u1_SLICE_21 \ws2812_u1.SLICE_21 ( .D1(\ws2812_u1.n3231 ), 
    .C1(\ws2812_u1.rst_cnt[6] ), .D0(\ws2812_u1.n2301 ), 
    .C0(\ws2812_u1.rst_cnt[5] ), .CIN0(\ws2812_u1.n2301 ), 
    .CIN1(\ws2812_u1.n3231 ), .F0(\ws2812_u1.n61[5] ), .F1(\ws2812_u1.n61[6] ), 
    .COUT1(\ws2812_u1.n2303 ), .COUT0(\ws2812_u1.n3231 ));
  ws2812_u1_SLICE_22 \ws2812_u1.SLICE_22 ( .D1(\ws2812_u1.n3243 ), 
    .C1(\ws2812_u1.cycle_cnt[4] ), .D0(\ws2812_u1.n2291 ), 
    .C0(\ws2812_u1.cycle_cnt[3] ), .CIN0(\ws2812_u1.n2291 ), 
    .CIN1(\ws2812_u1.n3243 ), .F0(\ws2812_u1.n33[3] ), .F1(\ws2812_u1.n33[4] ), 
    .COUT1(\ws2812_u1.n2293 ), .COUT0(\ws2812_u1.n3243 ));
  ws2812_u1_SLICE_23 \ws2812_u1.SLICE_23 ( .D1(\ws2812_u1.n3228 ), 
    .C1(\ws2812_u1.rst_cnt[4] ), .D0(\ws2812_u1.n2299 ), 
    .C0(\ws2812_u1.rst_cnt[3] ), .CIN0(\ws2812_u1.n2299 ), 
    .CIN1(\ws2812_u1.n3228 ), .F0(\ws2812_u1.n61[3] ), .F1(\ws2812_u1.n61[4] ), 
    .COUT1(\ws2812_u1.n2301 ), .COUT0(\ws2812_u1.n3228 ));
  ws2812_u1_SLICE_24 \ws2812_u1.SLICE_24 ( .D1(\ws2812_u1.n3258 ), 
    .C1(\ws2812_u1.cnt_time[4] ), .D0(\ws2812_u1.n2314 ), 
    .C0(\ws2812_u1.cnt_time[3] ), .CIN0(\ws2812_u1.n2314 ), 
    .CIN1(\ws2812_u1.n3258 ), .F0(\ws2812_u1.n101[3] ), 
    .F1(\ws2812_u1.n101[4] ), .COUT1(\ws2812_u1.n2316 ), 
    .COUT0(\ws2812_u1.n3258 ));
  ws2812_u1_SLICE_25 \ws2812_u1.SLICE_25 ( 
    .DI1(\ws2812_u1.ledcolor4[1].sig_138.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[0].sig_000.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor4[1] ), .D0(\ws2812_u1.ledcolor4[0] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[0] ), .Q1(\ws2812_u1.ledcolor5[1] ), 
    .F0(\ws2812_u1.ledcolor4[0].sig_000.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[1].sig_138.FeedThruLUT ));
  ws2812_u1_SLICE_26 \ws2812_u1.SLICE_26 ( 
    .DI1(\ws2812_u1.ledcolor5[1].sig_113.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[0].sig_001.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor5[1] ), .C0(\ws2812_u1.ledcolor5[0] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[0] ), .Q1(\ws2812_u1.ledcolor6[1] ), 
    .F0(\ws2812_u1.ledcolor5[0].sig_001.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[1].sig_113.FeedThruLUT ));
  ws2812_u1_SLICE_27 \ws2812_u1.SLICE_27 ( 
    .DI1(\ws2812_u1.ledcolor6[1].sig_088.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[0].sig_002.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor6[1] ), .B0(\ws2812_u1.ledcolor6[0] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[0] ), .Q1(\ws2812_u1.ledcolor1[1] ), 
    .F0(\ws2812_u1.ledcolor6[0].sig_002.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[1].sig_088.FeedThruLUT ));
  ws2812_u1_SLICE_28 \ws2812_u1.SLICE_28 ( 
    .DI1(\ws2812_u1.ledcolor1[1].sig_064.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[0].sig_003.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor1[1] ), .D0(\ws2812_u1.ledcolor1[0] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[0] ), .Q1(\ws2812_u1.ledcolor2[1] ), 
    .F0(\ws2812_u1.ledcolor1[0].sig_003.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[1].sig_064.FeedThruLUT ));
  ws2812_u1_SLICE_29 \ws2812_u1.SLICE_29 ( .DI1(\ws2812_u1.n77[6] ), 
    .DI0(\ws2812_u1.n77[7] ), .D1(\ws2812_u1.state[15] ), 
    .C1(\ws2812_u1.n61[6] ), .C0(\ws2812_u1.n61[7] ), 
    .A0(\ws2812_u1.state[15] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[7] ), .Q1(\ws2812_u1.rst_cnt[6] ), 
    .F0(\ws2812_u1.n77[7] ), .F1(\ws2812_u1.n77[6] ));
  ws2812_u1_SLICE_32 \ws2812_u1.SLICE_32 ( .DI1(\ws2812_u1.n77[4] ), 
    .DI0(\ws2812_u1.n77[5] ), .D1(\ws2812_u1.state[15] ), 
    .B1(\ws2812_u1.n61[4] ), .D0(\ws2812_u1.n61[5] ), 
    .A0(\ws2812_u1.state[15] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[5] ), .Q1(\ws2812_u1.rst_cnt[4] ), 
    .F0(\ws2812_u1.n77[5] ), .F1(\ws2812_u1.n77[4] ));
  ws2812_u1_SLICE_34 \ws2812_u1.SLICE_34 ( .DI1(\ws2812_u1.n77[2] ), 
    .DI0(\ws2812_u1.n77[3] ), .B1(\ws2812_u1.n61[2] ), 
    .A1(\ws2812_u1.state[15] ), .D0(\ws2812_u1.state[15] ), 
    .B0(\ws2812_u1.n61[3] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[3] ), .Q1(\ws2812_u1.rst_cnt[2] ), 
    .F0(\ws2812_u1.n77[3] ), .F1(\ws2812_u1.n77[2] ));
  ws2812_u1_SLICE_37 \ws2812_u1.SLICE_37 ( .DI1(\ws2812_u1.n1917 ), 
    .DI0(\ws2812_u1.n1915 ), .C1(\ws2812_u1.bit_cnt_4__N_464 ), 
    .A1(\ws2812_u1.n41[3] ), .D0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .B0(\ws2812_u1.n41[4] ), .CE(\ws2812_u1.n1916 ), .LSR(\ws2812_u1.rst_N_2 ), 
    .CLK(clk_in_c), .Q0(\ws2812_u1.n41[5] ), .Q1(\ws2812_u1.n41[4] ), 
    .F0(\ws2812_u1.n1915 ), .F1(\ws2812_u1.n1917 ));
  ws2812_u1_SLICE_38 \ws2812_u1.SLICE_38 ( .DI1(\ws2812_u1.n77[0] ), 
    .DI0(\ws2812_u1.n77[1] ), .C1(\ws2812_u1.state[15] ), 
    .B1(\ws2812_u1.n61[0] ), .D0(\ws2812_u1.n61[1] ), 
    .B0(\ws2812_u1.state[15] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[1] ), .Q1(\ws2812_u1.rst_cnt[0] ), 
    .F0(\ws2812_u1.n77[1] ), .F1(\ws2812_u1.n77[0] ));
  ws2812_u1_SLICE_39 \ws2812_u1.SLICE_39 ( .DI1(\ws2812_u1.n1923 ), 
    .DI0(\ws2812_u1.bit_cnt_4__N_464.sig_004.FeedThruLUT ), 
    .C1(\ws2812_u1.n41[0] ), .A1(\ws2812_u1.bit_cnt_4__N_464 ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[0] ), 
    .Q1(\ws2812_u1.n41[1] ), 
    .F0(\ws2812_u1.bit_cnt_4__N_464.sig_004.FeedThruLUT ), 
    .F1(\ws2812_u1.n1923 ));
  ws2812_u1_SLICE_40 \ws2812_u1.SLICE_40 ( .DI1(\ws2812_u1.n1533 ), 
    .DI0(\ws2812_u1.bit_cnt_4__N_464.sig_005.FeedThruLUT ), 
    .C1(\ws2812_u1.state[0] ), .B1(\ws2812_u1.state_n_15__N_3 ), 
    .A1(\ws2812_u1.state_tran ), .B0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.state_tran ), 
    .Q1(\ws2812_u1.state[0] ), 
    .F0(\ws2812_u1.bit_cnt_4__N_464.sig_005.FeedThruLUT ), 
    .F1(\ws2812_u1.n1533 ));
  ws2812_u1_SLICE_43 \ws2812_u1.SLICE_43 ( .DI1(\ws2812_u1.n42[4] ), 
    .DI0(\ws2812_u1.n42[5] ), .C1(\ws2812_u1.n13 ), .B1(\ws2812_u1.n33[4] ), 
    .A1(\ws2812_u1.state[15] ), .D0(\ws2812_u1.n13 ), 
    .C0(\ws2812_u1.state[15] ), .B0(\ws2812_u1.n33[5] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cycle_cnt[5] ), 
    .Q1(\ws2812_u1.cycle_cnt[4] ), .F0(\ws2812_u1.n42[5] ), 
    .F1(\ws2812_u1.n42[4] ));
  ws2812_u1_SLICE_45 \ws2812_u1.SLICE_45 ( .DI1(\ws2812_u1.n42[2] ), 
    .DI0(\ws2812_u1.n42[3] ), .C1(\ws2812_u1.state[15] ), 
    .B1(\ws2812_u1.n33[2] ), .A1(\ws2812_u1.n13 ), .D0(\ws2812_u1.state[15] ), 
    .B0(\ws2812_u1.n13 ), .A0(\ws2812_u1.n33[3] ), .LSR(\ws2812_u1.rst_N_2 ), 
    .CLK(clk_in_c), .Q0(\ws2812_u1.cycle_cnt[3] ), 
    .Q1(\ws2812_u1.cycle_cnt[2] ), .F0(\ws2812_u1.n42[3] ), 
    .F1(\ws2812_u1.n42[2] ));
  ws2812_u1_SLICE_47 \ws2812_u1.SLICE_47 ( .DI1(\ws2812_u1.n42[0] ), 
    .DI0(\ws2812_u1.n42[1] ), .C1(\ws2812_u1.state[15] ), 
    .B1(\ws2812_u1.n33[0] ), .A1(\ws2812_u1.n13 ), .D0(\ws2812_u1.n13 ), 
    .C0(\ws2812_u1.state[15] ), .B0(\ws2812_u1.n33[1] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cycle_cnt[1] ), 
    .Q1(\ws2812_u1.cycle_cnt[0] ), .F0(\ws2812_u1.n42[1] ), 
    .F1(\ws2812_u1.n42[0] ));
  ws2812_u1_SLICE_48 \ws2812_u1.SLICE_48 ( .DI1(\ws2812_u1.n1557 ), 
    .DI0(\ws2812_u1.n249 ), .D1(\ws2812_u1.state[15] ), 
    .C1(\ws2812_u1.state_tran_rst ), .B1(\ws2812_u1.state[11] ), 
    .A1(\ws2812_u1.state_tran ), .D0(\ws2812_u1.state_tran_rst ), 
    .A0(\ws2812_u1.state[15] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.state_n_15__N_3 ), .Q1(\ws2812_u1.state[15] ), 
    .F0(\ws2812_u1.n249 ), .F1(\ws2812_u1.n1557 ));
  ws2812_u1_SLICE_50 \ws2812_u1.SLICE_50 ( 
    .DI1(\ws2812_u1.state[1].sig_007.FeedThruLUT ), 
    .DI0(\ws2812_u1.state[0].sig_006.FeedThruLUT ), .C1(\ws2812_u1.state[1] ), 
    .B0(\ws2812_u1.state[0] ), .CE(\ws2812_u1.state_tran ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.state[1] ), 
    .Q1(\ws2812_u1.state[2] ), .F0(\ws2812_u1.state[0].sig_006.FeedThruLUT ), 
    .F1(\ws2812_u1.state[1].sig_007.FeedThruLUT ));
  ws2812_u1_SLICE_52 \ws2812_u1.SLICE_52 ( 
    .DI1(\ws2812_u1.state[3].sig_009.FeedThruLUT ), 
    .DI0(\ws2812_u1.state[2].sig_008.FeedThruLUT ), .B1(\ws2812_u1.state[3] ), 
    .B0(\ws2812_u1.state[2] ), .CE(\ws2812_u1.state_tran ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.state[3] ), 
    .Q1(\ws2812_u1.state[4] ), .F0(\ws2812_u1.state[2].sig_008.FeedThruLUT ), 
    .F1(\ws2812_u1.state[3].sig_009.FeedThruLUT ));
  ws2812_u1_SLICE_54 \ws2812_u1.SLICE_54 ( 
    .DI1(\ws2812_u1.state[5].sig_011.FeedThruLUT ), 
    .DI0(\ws2812_u1.state[4].sig_010.FeedThruLUT ), .D1(\ws2812_u1.state[5] ), 
    .D0(\ws2812_u1.state[4] ), .CE(\ws2812_u1.state_tran ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.state[5] ), 
    .Q1(\ws2812_u1.state[6] ), .F0(\ws2812_u1.state[4].sig_010.FeedThruLUT ), 
    .F1(\ws2812_u1.state[5].sig_011.FeedThruLUT ));
  ws2812_u1_SLICE_56 \ws2812_u1.SLICE_56 ( 
    .DI1(\ws2812_u1.state[7].sig_013.FeedThruLUT ), 
    .DI0(\ws2812_u1.state[6].sig_012.FeedThruLUT ), .B1(\ws2812_u1.state[7] ), 
    .A0(\ws2812_u1.state[6] ), .CE(\ws2812_u1.state_tran ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.state[7] ), 
    .Q1(\ws2812_u1.state[8] ), .F0(\ws2812_u1.state[6].sig_012.FeedThruLUT ), 
    .F1(\ws2812_u1.state[7].sig_013.FeedThruLUT ));
  ws2812_u1_SLICE_58 \ws2812_u1.SLICE_58 ( 
    .DI1(\ws2812_u1.state[9].sig_015.FeedThruLUT ), 
    .DI0(\ws2812_u1.state[8].sig_014.FeedThruLUT ), .A1(\ws2812_u1.state[9] ), 
    .B0(\ws2812_u1.state[8] ), .CE(\ws2812_u1.state_tran ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.state[9] ), 
    .Q1(\ws2812_u1.state[10] ), .F0(\ws2812_u1.state[8].sig_014.FeedThruLUT ), 
    .F1(\ws2812_u1.state[9].sig_015.FeedThruLUT ));
  ws2812_u1_SLICE_61 \ws2812_u1.SLICE_61 ( .DI1(\ws2812_u1.n1911 ), 
    .DI0(\ws2812_u1.n1913 ), .D1(\ws2812_u1.n41[6] ), 
    .C1(\ws2812_u1.bit_cnt_4__N_464 ), .D0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .B0(\ws2812_u1.n41[5] ), .CE(\ws2812_u1.n1916 ), .LSR(\ws2812_u1.rst_N_2 ), 
    .CLK(clk_in_c), .Q0(\ws2812_u1.n41[6] ), .Q1(\ws2812_u1.n41[7] ), 
    .F0(\ws2812_u1.n1913 ), .F1(\ws2812_u1.n1911 ));
  ws2812_u1_SLICE_63 \ws2812_u1.SLICE_63 ( .DI1(\ws2812_u1.n1907 ), 
    .DI0(\ws2812_u1.n1909 ), .D1(\ws2812_u1.n41[8] ), 
    .C1(\ws2812_u1.bit_cnt_4__N_464 ), .C0(\ws2812_u1.n41[7] ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[8] ), 
    .Q1(\ws2812_u1.n41[9] ), .F0(\ws2812_u1.n1909 ), .F1(\ws2812_u1.n1907 ));
  ws2812_u1_SLICE_66 \ws2812_u1.SLICE_66 ( .DI1(\ws2812_u1.n77[8] ), 
    .DI0(\ws2812_u1.n77[9] ), .C1(\ws2812_u1.n61[8] ), 
    .A1(\ws2812_u1.state[15] ), .B0(\ws2812_u1.state[15] ), 
    .A0(\ws2812_u1.n61[9] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[9] ), .Q1(\ws2812_u1.rst_cnt[8] ), 
    .F0(\ws2812_u1.n77[9] ), .F1(\ws2812_u1.n77[8] ));
  ws2812_u1_SLICE_68 \ws2812_u1.SLICE_68 ( 
    .DI1(\ws2812_u1.ledcolor2[24].sig_033.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[24].sig_017.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor2[24] ), .D0(\ws2812_u1.ledcolor1[24] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[24] ), .Q1(\ws2812_u1.ledcolor3[24] ), 
    .F0(\ws2812_u1.ledcolor1[24].sig_017.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[24].sig_033.FeedThruLUT ));
  ws2812_u1_SLICE_69 \ws2812_u1.SLICE_69 ( 
    .DI1(\ws2812_u1.ledcolor1[22].sig_019.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[23].sig_018.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor1[22] ), .C0(\ws2812_u1.ledcolor1[23] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[23] ), .Q1(\ws2812_u1.ledcolor2[22] ), 
    .F0(\ws2812_u1.ledcolor1[23].sig_018.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[22].sig_019.FeedThruLUT ));
  ws2812_u1_SLICE_71 \ws2812_u1.SLICE_71 ( 
    .DI1(\ws2812_u1.ledcolor1[20].sig_021.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[21].sig_020.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor1[20] ), .A0(\ws2812_u1.ledcolor1[21] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[21] ), .Q1(\ws2812_u1.ledcolor2[20] ), 
    .F0(\ws2812_u1.ledcolor1[21].sig_020.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[20].sig_021.FeedThruLUT ));
  ws2812_u1_SLICE_73 \ws2812_u1.SLICE_73 ( 
    .DI1(\ws2812_u1.ledcolor1[18].sig_023.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[19].sig_022.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor1[18] ), .A0(\ws2812_u1.ledcolor1[19] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[19] ), .Q1(\ws2812_u1.ledcolor2[18] ), 
    .F0(\ws2812_u1.ledcolor1[19].sig_022.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[18].sig_023.FeedThruLUT ));
  ws2812_u1_SLICE_75 \ws2812_u1.SLICE_75 ( .DI1(\ws2812_u1.n1903 ), 
    .DI0(\ws2812_u1.n1905 ), .C1(\ws2812_u1.bit_cnt_4__N_464 ), 
    .A1(\ws2812_u1.n41[10] ), .D0(\ws2812_u1.n41[9] ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[10] ), 
    .Q1(\ws2812_u1.n41[11] ), .F0(\ws2812_u1.n1905 ), .F1(\ws2812_u1.n1903 ));
  ws2812_u1_SLICE_77 \ws2812_u1.SLICE_77 ( .DI1(\ws2812_u1.n1899 ), 
    .DI0(\ws2812_u1.n1901 ), .C1(\ws2812_u1.n41[12] ), 
    .A1(\ws2812_u1.bit_cnt_4__N_464 ), .D0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .B0(\ws2812_u1.n41[11] ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[12] ), 
    .Q1(\ws2812_u1.n41[13] ), .F0(\ws2812_u1.n1901 ), .F1(\ws2812_u1.n1899 ));
  ws2812_u1_SLICE_79 \ws2812_u1.SLICE_79 ( .DI1(\ws2812_u1.n1895 ), 
    .DI0(\ws2812_u1.n1897 ), .C1(\ws2812_u1.bit_cnt_4__N_464 ), 
    .B1(\ws2812_u1.n41[14] ), .D0(\ws2812_u1.n41[13] ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[14] ), 
    .Q1(\ws2812_u1.n41[15] ), .F0(\ws2812_u1.n1897 ), .F1(\ws2812_u1.n1895 ));
  ws2812_u1_SLICE_81 \ws2812_u1.SLICE_81 ( .DI1(\ws2812_u1.n1891 ), 
    .DI0(\ws2812_u1.n1893 ), .C1(\ws2812_u1.bit_cnt_4__N_464 ), 
    .B1(\ws2812_u1.n41[16] ), .D0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .C0(\ws2812_u1.n41[15] ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[16] ), 
    .Q1(\ws2812_u1.n41[17] ), .F0(\ws2812_u1.n1893 ), .F1(\ws2812_u1.n1891 ));
  ws2812_u1_SLICE_83 \ws2812_u1.SLICE_83 ( .DI1(\ws2812_u1.n1887 ), 
    .DI0(\ws2812_u1.n1889 ), .D1(\ws2812_u1.n41[18] ), 
    .A1(\ws2812_u1.bit_cnt_4__N_464 ), .D0(\ws2812_u1.n41[17] ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[18] ), 
    .Q1(\ws2812_u1.n41[19] ), .F0(\ws2812_u1.n1889 ), .F1(\ws2812_u1.n1887 ));
  ws2812_u1_SLICE_85 \ws2812_u1.SLICE_85 ( .DI1(\ws2812_u1.n1883 ), 
    .DI0(\ws2812_u1.n1885 ), .C1(\ws2812_u1.bit_cnt_4__N_464 ), 
    .A1(\ws2812_u1.n41[20] ), .B0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .A0(\ws2812_u1.n41[19] ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[20] ), 
    .Q1(\ws2812_u1.n41[21] ), .F0(\ws2812_u1.n1885 ), .F1(\ws2812_u1.n1883 ));
  ws2812_u1_SLICE_86 \ws2812_u1.SLICE_86 ( 
    .DI1(\ws2812_u1.ledcolor1[16].sig_025.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[17].sig_024.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor1[16] ), .A0(\ws2812_u1.ledcolor1[17] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[17] ), .Q1(\ws2812_u1.ledcolor2[16] ), 
    .F0(\ws2812_u1.ledcolor1[17].sig_024.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[16].sig_025.FeedThruLUT ));
  ws2812_u1_SLICE_88 \ws2812_u1.SLICE_88 ( 
    .DI1(\ws2812_u1.ledcolor1[14].sig_027.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[15].sig_026.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor1[14] ), .B0(\ws2812_u1.ledcolor1[15] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[15] ), .Q1(\ws2812_u1.ledcolor2[14] ), 
    .F0(\ws2812_u1.ledcolor1[15].sig_026.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[14].sig_027.FeedThruLUT ));
  ws2812_u1_SLICE_90 \ws2812_u1.SLICE_90 ( 
    .DI1(\ws2812_u1.ledcolor1[12].sig_029.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[13].sig_028.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor1[12] ), .B0(\ws2812_u1.ledcolor1[13] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[13] ), .Q1(\ws2812_u1.ledcolor2[12] ), 
    .F0(\ws2812_u1.ledcolor1[13].sig_028.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[12].sig_029.FeedThruLUT ));
  ws2812_u1_SLICE_92 \ws2812_u1.SLICE_92 ( 
    .DI1(\ws2812_u1.ledcolor1[10].sig_031.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[11].sig_030.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor1[10] ), .C0(\ws2812_u1.ledcolor1[11] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[11] ), .Q1(\ws2812_u1.ledcolor2[10] ), 
    .F0(\ws2812_u1.ledcolor1[11].sig_030.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[10].sig_031.FeedThruLUT ));
  ws2812_u1_SLICE_94 \ws2812_u1.SLICE_94 ( 
    .DI1(\ws2812_u1.ledcolor1[8].sig_057.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[9].sig_032.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor1[8] ), .B0(\ws2812_u1.ledcolor1[9] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[9] ), .Q1(\ws2812_u1.ledcolor2[8] ), 
    .F0(\ws2812_u1.ledcolor1[9].sig_032.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[8].sig_057.FeedThruLUT ));
  ws2812_u1_SLICE_97 \ws2812_u1.SLICE_97 ( .DI1(\ws2812_u1.n1879 ), 
    .DI0(\ws2812_u1.n1881 ), .D1(\ws2812_u1.n41[22] ), 
    .C1(\ws2812_u1.bit_cnt_4__N_464 ), .D0(\ws2812_u1.n41[21] ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .CE(\ws2812_u1.n1916 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.n41[22] ), 
    .Q1(\ws2812_u1.n41[23] ), .F0(\ws2812_u1.n1881 ), .F1(\ws2812_u1.n1879 ));
  ws2812_u1_SLICE_100 \ws2812_u1.SLICE_100 ( .DI1(\ws2812_u1.n77[11] ), 
    .DI0(\ws2812_u1.n77[10] ), .D1(\ws2812_u1.state[15] ), 
    .B1(\ws2812_u1.n61[11] ), .C0(\ws2812_u1.state[15] ), 
    .A0(\ws2812_u1.n61[10] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[10] ), .Q1(\ws2812_u1.rst_cnt[11] ), 
    .F0(\ws2812_u1.n77[10] ), .F1(\ws2812_u1.n77[11] ));
  ws2812_u1_SLICE_101 \ws2812_u1.SLICE_101 ( 
    .DI1(\ws2812_u1.ledcolor2[22].sig_035.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[23].sig_034.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor2[22] ), .A0(\ws2812_u1.ledcolor2[23] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[23] ), .Q1(\ws2812_u1.ledcolor3[22] ), 
    .F0(\ws2812_u1.ledcolor2[23].sig_034.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[22].sig_035.FeedThruLUT ));
  ws2812_u1_SLICE_103 \ws2812_u1.SLICE_103 ( 
    .DI1(\ws2812_u1.ledcolor2[20].sig_037.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[21].sig_036.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor2[20] ), .B0(\ws2812_u1.ledcolor2[21] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[21] ), .Q1(\ws2812_u1.ledcolor3[20] ), 
    .F0(\ws2812_u1.ledcolor2[21].sig_036.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[20].sig_037.FeedThruLUT ));
  ws2812_u1_SLICE_105 \ws2812_u1.SLICE_105 ( 
    .DI1(\ws2812_u1.ledcolor2[18].sig_039.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[19].sig_038.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor2[18] ), .C0(\ws2812_u1.ledcolor2[19] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[19] ), .Q1(\ws2812_u1.ledcolor3[18] ), 
    .F0(\ws2812_u1.ledcolor2[19].sig_038.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[18].sig_039.FeedThruLUT ));
  ws2812_u1_SLICE_107 \ws2812_u1.SLICE_107 ( 
    .DI1(\ws2812_u1.ledcolor2[16].sig_041.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[17].sig_040.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor2[16] ), .A0(\ws2812_u1.ledcolor2[17] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[17] ), .Q1(\ws2812_u1.ledcolor3[16] ), 
    .F0(\ws2812_u1.ledcolor2[17].sig_040.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[16].sig_041.FeedThruLUT ));
  ws2812_u1_SLICE_109 \ws2812_u1.SLICE_109 ( 
    .DI1(\ws2812_u1.ledcolor2[14].sig_043.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[15].sig_042.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor2[14] ), .C0(\ws2812_u1.ledcolor2[15] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[15] ), .Q1(\ws2812_u1.ledcolor3[14] ), 
    .F0(\ws2812_u1.ledcolor2[15].sig_042.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[14].sig_043.FeedThruLUT ));
  ws2812_u1_SLICE_111 \ws2812_u1.SLICE_111 ( 
    .DI1(\ws2812_u1.ledcolor2[12].sig_045.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[13].sig_044.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor2[12] ), .C0(\ws2812_u1.ledcolor2[13] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[13] ), .Q1(\ws2812_u1.ledcolor3[12] ), 
    .F0(\ws2812_u1.ledcolor2[13].sig_044.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[12].sig_045.FeedThruLUT ));
  ws2812_u1_SLICE_113 \ws2812_u1.SLICE_113 ( 
    .DI1(\ws2812_u1.ledcolor2[10].sig_047.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[11].sig_046.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor2[10] ), .D0(\ws2812_u1.ledcolor2[11] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[11] ), .Q1(\ws2812_u1.ledcolor3[10] ), 
    .F0(\ws2812_u1.ledcolor2[11].sig_046.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[10].sig_047.FeedThruLUT ));
  ws2812_u1_SLICE_115 \ws2812_u1.SLICE_115 ( 
    .DI1(\ws2812_u1.ledcolor2[8].sig_049.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[9].sig_048.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor2[8] ), .B0(\ws2812_u1.ledcolor2[9] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[9] ), .Q1(\ws2812_u1.ledcolor3[8] ), 
    .F0(\ws2812_u1.ledcolor2[9].sig_048.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[8].sig_049.FeedThruLUT ));
  ws2812_u1_SLICE_117 \ws2812_u1.SLICE_117 ( 
    .DI1(\ws2812_u1.ledcolor2[6].sig_051.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[7].sig_050.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor2[6] ), .C0(\ws2812_u1.ledcolor2[7] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[7] ), .Q1(\ws2812_u1.ledcolor3[6] ), 
    .F0(\ws2812_u1.ledcolor2[7].sig_050.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[6].sig_051.FeedThruLUT ));
  ws2812_u1_SLICE_119 \ws2812_u1.SLICE_119 ( 
    .DI1(\ws2812_u1.ledcolor2[4].sig_053.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[5].sig_052.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor2[4] ), .B0(\ws2812_u1.ledcolor2[5] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[5] ), .Q1(\ws2812_u1.ledcolor3[4] ), 
    .F0(\ws2812_u1.ledcolor2[5].sig_052.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[4].sig_053.FeedThruLUT ));
  ws2812_u1_SLICE_121 \ws2812_u1.SLICE_121 ( 
    .DI1(\ws2812_u1.ledcolor2[2].sig_055.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[3].sig_054.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor2[2] ), .A0(\ws2812_u1.ledcolor2[3] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[3] ), .Q1(\ws2812_u1.ledcolor3[2] ), 
    .F0(\ws2812_u1.ledcolor2[3].sig_054.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[2].sig_055.FeedThruLUT ));
  ws2812_u1_SLICE_123 \ws2812_u1.SLICE_123 ( 
    .DI1(\ws2812_u1.ledcolor2[0].sig_161.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor2[1].sig_056.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor2[0] ), .A0(\ws2812_u1.ledcolor2[1] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor3[1] ), .Q1(\ws2812_u1.ledcolor3[0] ), 
    .F0(\ws2812_u1.ledcolor2[1].sig_056.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor2[0].sig_161.FeedThruLUT ));
  ws2812_u1_SLICE_125 \ws2812_u1.SLICE_125 ( 
    .DI1(\ws2812_u1.ledcolor1[6].sig_059.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[7].sig_058.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor1[6] ), .B0(\ws2812_u1.ledcolor1[7] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[7] ), .Q1(\ws2812_u1.ledcolor2[6] ), 
    .F0(\ws2812_u1.ledcolor1[7].sig_058.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[6].sig_059.FeedThruLUT ));
  ws2812_u1_SLICE_127 \ws2812_u1.SLICE_127 ( 
    .DI1(\ws2812_u1.ledcolor1[4].sig_061.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[5].sig_060.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor1[4] ), .C0(\ws2812_u1.ledcolor1[5] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[5] ), .Q1(\ws2812_u1.ledcolor2[4] ), 
    .F0(\ws2812_u1.ledcolor1[5].sig_060.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[4].sig_061.FeedThruLUT ));
  ws2812_u1_SLICE_129 \ws2812_u1.SLICE_129 ( 
    .DI1(\ws2812_u1.ledcolor1[2].sig_063.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor1[3].sig_062.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor1[2] ), .D0(\ws2812_u1.ledcolor1[3] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor2[3] ), .Q1(\ws2812_u1.ledcolor2[2] ), 
    .F0(\ws2812_u1.ledcolor1[3].sig_062.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor1[2].sig_063.FeedThruLUT ));
  ws2812_u1_SLICE_132 \ws2812_u1.SLICE_132 ( 
    .DI1(\ws2812_u1.ledcolor5[24].sig_089.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[24].sig_065.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor5[24] ), .D0(\ws2812_u1.ledcolor6[24] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[24] ), .Q1(\ws2812_u1.ledcolor6[24] ), 
    .F0(\ws2812_u1.ledcolor6[24].sig_065.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[24].sig_089.FeedThruLUT ));
  ws2812_u1_SLICE_133 \ws2812_u1.SLICE_133 ( 
    .DI1(\ws2812_u1.ledcolor6[22].sig_067.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[23].sig_066.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor6[22] ), .D0(\ws2812_u1.ledcolor6[23] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[23] ), .Q1(\ws2812_u1.ledcolor1[22] ), 
    .F0(\ws2812_u1.ledcolor6[23].sig_066.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[22].sig_067.FeedThruLUT ));
  ws2812_u1_SLICE_135 \ws2812_u1.SLICE_135 ( 
    .DI1(\ws2812_u1.ledcolor6[20].sig_069.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[21].sig_068.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor6[20] ), .B0(\ws2812_u1.ledcolor6[21] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[21] ), .Q1(\ws2812_u1.ledcolor1[20] ), 
    .F0(\ws2812_u1.ledcolor6[21].sig_068.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[20].sig_069.FeedThruLUT ));
  ws2812_u1_SLICE_137 \ws2812_u1.SLICE_137 ( 
    .DI1(\ws2812_u1.ledcolor6[18].sig_071.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[19].sig_070.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor6[18] ), .A0(\ws2812_u1.ledcolor6[19] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[19] ), .Q1(\ws2812_u1.ledcolor1[18] ), 
    .F0(\ws2812_u1.ledcolor6[19].sig_070.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[18].sig_071.FeedThruLUT ));
  ws2812_u1_SLICE_139 \ws2812_u1.SLICE_139 ( 
    .DI1(\ws2812_u1.ledcolor6[16].sig_073.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[17].sig_072.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor6[16] ), .B0(\ws2812_u1.ledcolor6[17] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[17] ), .Q1(\ws2812_u1.ledcolor1[16] ), 
    .F0(\ws2812_u1.ledcolor6[17].sig_072.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[16].sig_073.FeedThruLUT ));
  ws2812_u1_SLICE_141 \ws2812_u1.SLICE_141 ( 
    .DI1(\ws2812_u1.ledcolor6[14].sig_075.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[15].sig_074.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor6[14] ), .B0(\ws2812_u1.ledcolor6[15] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[15] ), .Q1(\ws2812_u1.ledcolor1[14] ), 
    .F0(\ws2812_u1.ledcolor6[15].sig_074.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[14].sig_075.FeedThruLUT ));
  ws2812_u1_SLICE_143 \ws2812_u1.SLICE_143 ( 
    .DI1(\ws2812_u1.ledcolor6[12].sig_077.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[13].sig_076.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor6[12] ), .D0(\ws2812_u1.ledcolor6[13] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[13] ), .Q1(\ws2812_u1.ledcolor1[12] ), 
    .F0(\ws2812_u1.ledcolor6[13].sig_076.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[12].sig_077.FeedThruLUT ));
  ws2812_u1_SLICE_145 \ws2812_u1.SLICE_145 ( 
    .DI1(\ws2812_u1.ledcolor6[10].sig_079.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[11].sig_078.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor6[10] ), .B0(\ws2812_u1.ledcolor6[11] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[11] ), .Q1(\ws2812_u1.ledcolor1[10] ), 
    .F0(\ws2812_u1.ledcolor6[11].sig_078.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[10].sig_079.FeedThruLUT ));
  ws2812_u1_SLICE_147 \ws2812_u1.SLICE_147 ( 
    .DI1(\ws2812_u1.ledcolor6[8].sig_081.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[9].sig_080.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor6[8] ), .B0(\ws2812_u1.ledcolor6[9] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[9] ), .Q1(\ws2812_u1.ledcolor1[8] ), 
    .F0(\ws2812_u1.ledcolor6[9].sig_080.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[8].sig_081.FeedThruLUT ));
  ws2812_u1_SLICE_149 \ws2812_u1.SLICE_149 ( 
    .DI1(\ws2812_u1.ledcolor6[6].sig_083.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[7].sig_082.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor6[6] ), .D0(\ws2812_u1.ledcolor6[7] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[7] ), .Q1(\ws2812_u1.ledcolor1[6] ), 
    .F0(\ws2812_u1.ledcolor6[7].sig_082.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[6].sig_083.FeedThruLUT ));
  ws2812_u1_SLICE_151 \ws2812_u1.SLICE_151 ( 
    .DI1(\ws2812_u1.ledcolor6[4].sig_085.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[5].sig_084.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor6[4] ), .B0(\ws2812_u1.ledcolor6[5] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[5] ), .Q1(\ws2812_u1.ledcolor1[4] ), 
    .F0(\ws2812_u1.ledcolor6[5].sig_084.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[4].sig_085.FeedThruLUT ));
  ws2812_u1_SLICE_153 \ws2812_u1.SLICE_153 ( 
    .DI1(\ws2812_u1.ledcolor6[2].sig_087.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor6[3].sig_086.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor6[2] ), .A0(\ws2812_u1.ledcolor6[3] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor1[3] ), .Q1(\ws2812_u1.ledcolor1[2] ), 
    .F0(\ws2812_u1.ledcolor6[3].sig_086.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor6[2].sig_087.FeedThruLUT ));
  ws2812_u1_SLICE_158 \ws2812_u1.SLICE_158 ( .DI1(\ws2812_u1.n1919 ), 
    .DI0(\ws2812_u1.n1921 ), .C1(\ws2812_u1.n41[2] ), 
    .A1(\ws2812_u1.bit_cnt_4__N_464 ), .D0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .C0(\ws2812_u1.n41[1] ), .CE(\ws2812_u1.n1916 ), .LSR(\ws2812_u1.rst_N_2 ), 
    .CLK(clk_in_c), .Q0(\ws2812_u1.n41[2] ), .Q1(\ws2812_u1.n41[3] ), 
    .F0(\ws2812_u1.n1921 ), .F1(\ws2812_u1.n1919 ));
  ws2812_u1_SLICE_159 \ws2812_u1.SLICE_159 ( 
    .DI1(\ws2812_u1.ledcolor5[22].sig_091.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[23].sig_090.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor5[22] ), .A0(\ws2812_u1.ledcolor5[23] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[23] ), .Q1(\ws2812_u1.ledcolor6[22] ), 
    .F0(\ws2812_u1.ledcolor5[23].sig_090.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[22].sig_091.FeedThruLUT ));
  ws2812_u1_SLICE_161 \ws2812_u1.SLICE_161 ( 
    .DI1(\ws2812_u1.ledcolor5[20].sig_093.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[21].sig_092.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor5[20] ), .B0(\ws2812_u1.ledcolor5[21] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[21] ), .Q1(\ws2812_u1.ledcolor6[20] ), 
    .F0(\ws2812_u1.ledcolor5[21].sig_092.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[20].sig_093.FeedThruLUT ));
  ws2812_u1_SLICE_163 \ws2812_u1.SLICE_163 ( 
    .DI1(\ws2812_u1.ledcolor5[18].sig_095.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[19].sig_094.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor5[18] ), .B0(\ws2812_u1.ledcolor5[19] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[19] ), .Q1(\ws2812_u1.ledcolor6[18] ), 
    .F0(\ws2812_u1.ledcolor5[19].sig_094.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[18].sig_095.FeedThruLUT ));
  ws2812_u1_SLICE_165 \ws2812_u1.SLICE_165 ( 
    .DI1(\ws2812_u1.ledcolor5[16].sig_097.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[17].sig_096.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor5[16] ), .D0(\ws2812_u1.ledcolor5[17] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[17] ), .Q1(\ws2812_u1.ledcolor6[16] ), 
    .F0(\ws2812_u1.ledcolor5[17].sig_096.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[16].sig_097.FeedThruLUT ));
  ws2812_u1_SLICE_167 \ws2812_u1.SLICE_167 ( 
    .DI1(\ws2812_u1.ledcolor5[14].sig_099.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[15].sig_098.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor5[14] ), .A0(\ws2812_u1.ledcolor5[15] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[15] ), .Q1(\ws2812_u1.ledcolor6[14] ), 
    .F0(\ws2812_u1.ledcolor5[15].sig_098.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[14].sig_099.FeedThruLUT ));
  ws2812_u1_SLICE_170 \ws2812_u1.SLICE_170 ( 
    .DI1(\ws2812_u1.ledcolor5[12].sig_101.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[13].sig_100.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor5[12] ), .B0(\ws2812_u1.ledcolor5[13] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[13] ), .Q1(\ws2812_u1.ledcolor6[12] ), 
    .F0(\ws2812_u1.ledcolor5[13].sig_100.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[12].sig_101.FeedThruLUT ));
  ws2812_u1_SLICE_172 \ws2812_u1.SLICE_172 ( 
    .DI1(\ws2812_u1.ledcolor5[10].sig_103.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[11].sig_102.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor5[10] ), .B0(\ws2812_u1.ledcolor5[11] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[11] ), .Q1(\ws2812_u1.ledcolor6[10] ), 
    .F0(\ws2812_u1.ledcolor5[11].sig_102.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[10].sig_103.FeedThruLUT ));
  ws2812_u1_SLICE_174 \ws2812_u1.SLICE_174 ( 
    .DI1(\ws2812_u1.ledcolor3[3].sig_128.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[2].sig_104.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor3[3] ), .B0(\ws2812_u1.ledcolor3[2] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[2] ), .Q1(\ws2812_u1.ledcolor4[3] ), 
    .F0(\ws2812_u1.ledcolor3[2].sig_104.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[3].sig_128.FeedThruLUT ));
  ws2812_u1_SLICE_175 \ws2812_u1.SLICE_175 ( 
    .DI1(\ws2812_u1.ledcolor5[8].sig_106.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[9].sig_105.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor5[8] ), .A0(\ws2812_u1.ledcolor5[9] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[9] ), .Q1(\ws2812_u1.ledcolor6[8] ), 
    .F0(\ws2812_u1.ledcolor5[9].sig_105.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[8].sig_106.FeedThruLUT ));
  ws2812_u1_SLICE_177 \ws2812_u1.SLICE_177 ( 
    .DI1(\ws2812_u1.ledcolor5[6].sig_108.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[7].sig_107.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor5[6] ), .A0(\ws2812_u1.ledcolor5[7] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[7] ), .Q1(\ws2812_u1.ledcolor6[6] ), 
    .F0(\ws2812_u1.ledcolor5[7].sig_107.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[6].sig_108.FeedThruLUT ));
  ws2812_u1_SLICE_179 \ws2812_u1.SLICE_179 ( 
    .DI1(\ws2812_u1.ledcolor5[4].sig_110.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[5].sig_109.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor5[4] ), .B0(\ws2812_u1.ledcolor5[5] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[5] ), .Q1(\ws2812_u1.ledcolor6[4] ), 
    .F0(\ws2812_u1.ledcolor5[5].sig_109.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[4].sig_110.FeedThruLUT ));
  ws2812_u1_SLICE_181 \ws2812_u1.SLICE_181 ( 
    .DI1(\ws2812_u1.ledcolor5[2].sig_112.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor5[3].sig_111.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor5[2] ), .B0(\ws2812_u1.ledcolor5[3] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor6[3] ), .Q1(\ws2812_u1.ledcolor6[2] ), 
    .F0(\ws2812_u1.ledcolor5[3].sig_111.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor5[2].sig_112.FeedThruLUT ));
  ws2812_u1_SLICE_184 \ws2812_u1.SLICE_184 ( 
    .DI1(\ws2812_u1.ledcolor3[24].sig_139.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[24].sig_114.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor3[24] ), .D0(\ws2812_u1.ledcolor4[24] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[24] ), .Q1(\ws2812_u1.ledcolor4[24] ), 
    .F0(\ws2812_u1.ledcolor4[24].sig_114.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[24].sig_139.FeedThruLUT ));
  ws2812_u1_SLICE_185 \ws2812_u1.SLICE_185 ( 
    .DI1(\ws2812_u1.ledcolor4[22].sig_116.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[23].sig_115.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor4[22] ), .C0(\ws2812_u1.ledcolor4[23] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[23] ), .Q1(\ws2812_u1.ledcolor5[22] ), 
    .F0(\ws2812_u1.ledcolor4[23].sig_115.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[22].sig_116.FeedThruLUT ));
  ws2812_u1_SLICE_187 \ws2812_u1.SLICE_187 ( 
    .DI1(\ws2812_u1.ledcolor4[20].sig_118.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[21].sig_117.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor4[20] ), .D0(\ws2812_u1.ledcolor4[21] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[21] ), .Q1(\ws2812_u1.ledcolor5[20] ), 
    .F0(\ws2812_u1.ledcolor4[21].sig_117.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[20].sig_118.FeedThruLUT ));
  ws2812_u1_SLICE_189 \ws2812_u1.SLICE_189 ( 
    .DI1(\ws2812_u1.ledcolor4[18].sig_120.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[19].sig_119.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor4[18] ), .C0(\ws2812_u1.ledcolor4[19] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[19] ), .Q1(\ws2812_u1.ledcolor5[18] ), 
    .F0(\ws2812_u1.ledcolor4[19].sig_119.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[18].sig_120.FeedThruLUT ));
  ws2812_u1_SLICE_191 \ws2812_u1.SLICE_191 ( 
    .DI1(\ws2812_u1.ledcolor4[16].sig_122.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[17].sig_121.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor4[16] ), .B0(\ws2812_u1.ledcolor4[17] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[17] ), .Q1(\ws2812_u1.ledcolor5[16] ), 
    .F0(\ws2812_u1.ledcolor4[17].sig_121.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[16].sig_122.FeedThruLUT ));
  ws2812_u1_SLICE_193 \ws2812_u1.SLICE_193 ( 
    .DI1(\ws2812_u1.ledcolor4[14].sig_124.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[15].sig_123.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor4[14] ), .B0(\ws2812_u1.ledcolor4[15] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[15] ), .Q1(\ws2812_u1.ledcolor5[14] ), 
    .F0(\ws2812_u1.ledcolor4[15].sig_123.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[14].sig_124.FeedThruLUT ));
  ws2812_u1_SLICE_195 \ws2812_u1.SLICE_195 ( 
    .DI1(\ws2812_u1.ledcolor4[12].sig_126.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[13].sig_125.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor4[12] ), .D0(\ws2812_u1.ledcolor4[13] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[13] ), .Q1(\ws2812_u1.ledcolor5[12] ), 
    .F0(\ws2812_u1.ledcolor4[13].sig_125.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[12].sig_126.FeedThruLUT ));
  ws2812_u1_SLICE_197 \ws2812_u1.SLICE_197 ( 
    .DI1(\ws2812_u1.ledcolor4[10].sig_129.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[11].sig_127.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor4[10] ), .B0(\ws2812_u1.ledcolor4[11] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[11] ), .Q1(\ws2812_u1.ledcolor5[10] ), 
    .F0(\ws2812_u1.ledcolor4[11].sig_127.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[10].sig_129.FeedThruLUT ));
  ws2812_u1_SLICE_200 \ws2812_u1.SLICE_200 ( 
    .DI1(\ws2812_u1.ledcolor4[8].sig_131.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[9].sig_130.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor4[8] ), .B0(\ws2812_u1.ledcolor4[9] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[9] ), .Q1(\ws2812_u1.ledcolor5[8] ), 
    .F0(\ws2812_u1.ledcolor4[9].sig_130.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[8].sig_131.FeedThruLUT ));
  ws2812_u1_SLICE_201 \ws2812_u1.SLICE_201 ( .DI1(\ws2812_u1.n127[1] ), 
    .DI0(\ws2812_u1.n127[0] ), .C1(\ws2812_u1.n1836 ), 
    .B1(\ws2812_u1.n101[1] ), .D0(\ws2812_u1.n101[0] ), .B0(\ws2812_u1.n1836 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[0] ), 
    .Q1(\ws2812_u1.cnt_time[1] ), .F0(\ws2812_u1.n127[0] ), 
    .F1(\ws2812_u1.n127[1] ));
  ws2812_u1_SLICE_203 \ws2812_u1.SLICE_203 ( 
    .DI1(\ws2812_u1.ledcolor4[6].sig_133.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[7].sig_132.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor4[6] ), .B0(\ws2812_u1.ledcolor4[7] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[7] ), .Q1(\ws2812_u1.ledcolor5[6] ), 
    .F0(\ws2812_u1.ledcolor4[7].sig_132.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[6].sig_133.FeedThruLUT ));
  ws2812_u1_SLICE_205 \ws2812_u1.SLICE_205 ( 
    .DI1(\ws2812_u1.ledcolor4[4].sig_135.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[5].sig_134.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor4[4] ), .D0(\ws2812_u1.ledcolor4[5] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[5] ), .Q1(\ws2812_u1.ledcolor5[4] ), 
    .F0(\ws2812_u1.ledcolor4[5].sig_134.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[4].sig_135.FeedThruLUT ));
  ws2812_u1_SLICE_207 \ws2812_u1.SLICE_207 ( 
    .DI1(\ws2812_u1.ledcolor4[2].sig_137.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor4[3].sig_136.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor4[2] ), .C0(\ws2812_u1.ledcolor4[3] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor5[3] ), .Q1(\ws2812_u1.ledcolor5[2] ), 
    .F0(\ws2812_u1.ledcolor4[3].sig_136.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor4[2].sig_137.FeedThruLUT ));
  ws2812_u1_SLICE_211 \ws2812_u1.SLICE_211 ( 
    .DI1(\ws2812_u1.ledcolor3[22].sig_141.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[23].sig_140.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor3[22] ), .A0(\ws2812_u1.ledcolor3[23] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[23] ), .Q1(\ws2812_u1.ledcolor4[22] ), 
    .F0(\ws2812_u1.ledcolor3[23].sig_140.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[22].sig_141.FeedThruLUT ));
  ws2812_u1_SLICE_213 \ws2812_u1.SLICE_213 ( 
    .DI1(\ws2812_u1.ledcolor3[20].sig_143.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[21].sig_142.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor3[20] ), .A0(\ws2812_u1.ledcolor3[21] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[21] ), .Q1(\ws2812_u1.ledcolor4[20] ), 
    .F0(\ws2812_u1.ledcolor3[21].sig_142.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[20].sig_143.FeedThruLUT ));
  ws2812_u1_SLICE_215 \ws2812_u1.SLICE_215 ( 
    .DI1(\ws2812_u1.ledcolor3[18].sig_145.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[19].sig_144.FeedThruLUT ), 
    .B1(\ws2812_u1.ledcolor3[18] ), .B0(\ws2812_u1.ledcolor3[19] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[19] ), .Q1(\ws2812_u1.ledcolor4[18] ), 
    .F0(\ws2812_u1.ledcolor3[19].sig_144.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[18].sig_145.FeedThruLUT ));
  ws2812_u1_SLICE_217 \ws2812_u1.SLICE_217 ( 
    .DI1(\ws2812_u1.ledcolor3[16].sig_148.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[17].sig_146.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor3[16] ), .A0(\ws2812_u1.ledcolor3[17] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[17] ), .Q1(\ws2812_u1.ledcolor4[16] ), 
    .F0(\ws2812_u1.ledcolor3[17].sig_146.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[16].sig_148.FeedThruLUT ));
  ws2812_u1_SLICE_218 \ws2812_u1.SLICE_218 ( 
    .DI1(\ws2812_u1.ledcolor3[0].sig_157.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[1].sig_147.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor3[0] ), .A0(\ws2812_u1.ledcolor3[1] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[1] ), .Q1(\ws2812_u1.ledcolor4[0] ), 
    .F0(\ws2812_u1.ledcolor3[1].sig_147.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[0].sig_157.FeedThruLUT ));
  ws2812_u1_SLICE_220 \ws2812_u1.SLICE_220 ( 
    .DI1(\ws2812_u1.ledcolor3[14].sig_150.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[15].sig_149.FeedThruLUT ), 
    .A1(\ws2812_u1.ledcolor3[14] ), .B0(\ws2812_u1.ledcolor3[15] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[15] ), .Q1(\ws2812_u1.ledcolor4[14] ), 
    .F0(\ws2812_u1.ledcolor3[15].sig_149.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[14].sig_150.FeedThruLUT ));
  ws2812_u1_SLICE_223 \ws2812_u1.SLICE_223 ( 
    .DI1(\ws2812_u1.ledcolor3[12].sig_152.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[13].sig_151.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor3[12] ), .A0(\ws2812_u1.ledcolor3[13] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[13] ), .Q1(\ws2812_u1.ledcolor4[12] ), 
    .F0(\ws2812_u1.ledcolor3[13].sig_151.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[12].sig_152.FeedThruLUT ));
  ws2812_u1_SLICE_225 \ws2812_u1.SLICE_225 ( 
    .DI1(\ws2812_u1.ledcolor3[10].sig_154.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[11].sig_153.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor3[10] ), .A0(\ws2812_u1.ledcolor3[11] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[11] ), .Q1(\ws2812_u1.ledcolor4[10] ), 
    .F0(\ws2812_u1.ledcolor3[11].sig_153.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[10].sig_154.FeedThruLUT ));
  ws2812_u1_SLICE_227 \ws2812_u1.SLICE_227 ( 
    .DI1(\ws2812_u1.ledcolor3[8].sig_156.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[9].sig_155.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor3[8] ), .A0(\ws2812_u1.ledcolor3[9] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[9] ), .Q1(\ws2812_u1.ledcolor4[8] ), 
    .F0(\ws2812_u1.ledcolor3[9].sig_155.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[8].sig_156.FeedThruLUT ));
  ws2812_u1_SLICE_230 \ws2812_u1.SLICE_230 ( .DI1(\ws2812_u1.n127[22] ), 
    .DI0(\ws2812_u1.n127[23] ), .B1(\ws2812_u1.n101[22] ), 
    .A1(\ws2812_u1.n1836 ), .B0(\ws2812_u1.n1836 ), .A0(\ws2812_u1.n101[23] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[23] ), 
    .Q1(\ws2812_u1.cnt_time[22] ), .F0(\ws2812_u1.n127[23] ), 
    .F1(\ws2812_u1.n127[22] ));
  ws2812_u1_SLICE_232 \ws2812_u1.SLICE_232 ( .DI1(\ws2812_u1.n127[20] ), 
    .DI0(\ws2812_u1.n127[21] ), .C1(\ws2812_u1.n1836 ), 
    .B1(\ws2812_u1.n101[20] ), .D0(\ws2812_u1.n101[21] ), 
    .B0(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.cnt_time[21] ), .Q1(\ws2812_u1.cnt_time[20] ), 
    .F0(\ws2812_u1.n127[21] ), .F1(\ws2812_u1.n127[20] ));
  ws2812_u1_SLICE_234 \ws2812_u1.SLICE_234 ( .DI1(\ws2812_u1.n127[18] ), 
    .DI0(\ws2812_u1.n127[19] ), .D1(\ws2812_u1.n101[18] ), 
    .A1(\ws2812_u1.n1836 ), .D0(\ws2812_u1.n1836 ), .A0(\ws2812_u1.n101[19] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[19] ), 
    .Q1(\ws2812_u1.cnt_time[18] ), .F0(\ws2812_u1.n127[19] ), 
    .F1(\ws2812_u1.n127[18] ));
  ws2812_u1_SLICE_236 \ws2812_u1.SLICE_236 ( .DI1(\ws2812_u1.n127[16] ), 
    .DI0(\ws2812_u1.n127[17] ), .C1(\ws2812_u1.n101[16] ), 
    .A1(\ws2812_u1.n1836 ), .D0(\ws2812_u1.n1836 ), .A0(\ws2812_u1.n101[17] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[17] ), 
    .Q1(\ws2812_u1.cnt_time[16] ), .F0(\ws2812_u1.n127[17] ), 
    .F1(\ws2812_u1.n127[16] ));
  ws2812_u1_SLICE_238 \ws2812_u1.SLICE_238 ( .DI1(\ws2812_u1.n127[14] ), 
    .DI0(\ws2812_u1.n127[15] ), .C1(\ws2812_u1.n101[14] ), 
    .A1(\ws2812_u1.n1836 ), .D0(\ws2812_u1.n1836 ), .B0(\ws2812_u1.n101[15] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[15] ), 
    .Q1(\ws2812_u1.cnt_time[14] ), .F0(\ws2812_u1.n127[15] ), 
    .F1(\ws2812_u1.n127[14] ));
  ws2812_u1_SLICE_240 \ws2812_u1.SLICE_240 ( .DI1(\ws2812_u1.n127[12] ), 
    .DI0(\ws2812_u1.n127[13] ), .B1(\ws2812_u1.n101[12] ), 
    .A1(\ws2812_u1.n1836 ), .D0(\ws2812_u1.n1836 ), .A0(\ws2812_u1.n101[13] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[13] ), 
    .Q1(\ws2812_u1.cnt_time[12] ), .F0(\ws2812_u1.n127[13] ), 
    .F1(\ws2812_u1.n127[12] ));
  ws2812_u1_SLICE_242 \ws2812_u1.SLICE_242 ( .DI1(\ws2812_u1.n127[10] ), 
    .DI0(\ws2812_u1.n127[11] ), .B1(\ws2812_u1.n101[10] ), 
    .A1(\ws2812_u1.n1836 ), .C0(\ws2812_u1.n101[11] ), .B0(\ws2812_u1.n1836 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[11] ), 
    .Q1(\ws2812_u1.cnt_time[10] ), .F0(\ws2812_u1.n127[11] ), 
    .F1(\ws2812_u1.n127[10] ));
  ws2812_u1_SLICE_244 \ws2812_u1.SLICE_244 ( .DI1(\ws2812_u1.n127[8] ), 
    .DI0(\ws2812_u1.n127[9] ), .C1(\ws2812_u1.n1836 ), 
    .A1(\ws2812_u1.n101[8] ), .D0(\ws2812_u1.n101[9] ), .B0(\ws2812_u1.n1836 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[9] ), 
    .Q1(\ws2812_u1.cnt_time[8] ), .F0(\ws2812_u1.n127[9] ), 
    .F1(\ws2812_u1.n127[8] ));
  ws2812_u1_SLICE_246 \ws2812_u1.SLICE_246 ( .DI1(\ws2812_u1.n127[6] ), 
    .DI0(\ws2812_u1.n127[7] ), .D1(\ws2812_u1.n1836 ), 
    .B1(\ws2812_u1.n101[6] ), .D0(\ws2812_u1.n101[7] ), .A0(\ws2812_u1.n1836 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[7] ), 
    .Q1(\ws2812_u1.cnt_time[6] ), .F0(\ws2812_u1.n127[7] ), 
    .F1(\ws2812_u1.n127[6] ));
  ws2812_u1_SLICE_248 \ws2812_u1.SLICE_248 ( .DI1(\ws2812_u1.n127[4] ), 
    .DI0(\ws2812_u1.n127[5] ), .C1(\ws2812_u1.n101[4] ), 
    .A1(\ws2812_u1.n1836 ), .D0(\ws2812_u1.n1836 ), .B0(\ws2812_u1.n101[5] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[5] ), 
    .Q1(\ws2812_u1.cnt_time[4] ), .F0(\ws2812_u1.n127[5] ), 
    .F1(\ws2812_u1.n127[4] ));
  ws2812_u1_SLICE_250 \ws2812_u1.SLICE_250 ( .DI1(\ws2812_u1.n127[2] ), 
    .DI0(\ws2812_u1.n127[3] ), .D1(\ws2812_u1.n1836 ), 
    .C1(\ws2812_u1.n101[2] ), .C0(\ws2812_u1.n1836 ), .A0(\ws2812_u1.n101[3] ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q0(\ws2812_u1.cnt_time[3] ), 
    .Q1(\ws2812_u1.cnt_time[2] ), .F0(\ws2812_u1.n127[3] ), 
    .F1(\ws2812_u1.n127[2] ));
  ws2812_u1_SLICE_253 \ws2812_u1.SLICE_253 ( 
    .DI1(\ws2812_u1.ledcolor3[6].sig_159.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[7].sig_158.FeedThruLUT ), 
    .D1(\ws2812_u1.ledcolor3[6] ), .C0(\ws2812_u1.ledcolor3[7] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[7] ), .Q1(\ws2812_u1.ledcolor4[6] ), 
    .F0(\ws2812_u1.ledcolor3[7].sig_158.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[6].sig_159.FeedThruLUT ));
  ws2812_u1_SLICE_255 \ws2812_u1.SLICE_255 ( .DI1(\ws2812_u1.n77[12] ), 
    .DI0(\ws2812_u1.n77[13] ), .B1(\ws2812_u1.n61[12] ), 
    .A1(\ws2812_u1.state[15] ), .D0(\ws2812_u1.n61[13] ), 
    .B0(\ws2812_u1.state[15] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.rst_cnt[13] ), .Q1(\ws2812_u1.rst_cnt[12] ), 
    .F0(\ws2812_u1.n77[13] ), .F1(\ws2812_u1.n77[12] ));
  ws2812_u1_SLICE_259 \ws2812_u1.SLICE_259 ( 
    .DI1(\ws2812_u1.ledcolor3[4].sig_162.FeedThruLUT ), 
    .DI0(\ws2812_u1.ledcolor3[5].sig_160.FeedThruLUT ), 
    .C1(\ws2812_u1.ledcolor3[4] ), .B0(\ws2812_u1.ledcolor3[5] ), 
    .CE(\ws2812_u1.n1836 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q0(\ws2812_u1.ledcolor4[5] ), .Q1(\ws2812_u1.ledcolor4[4] ), 
    .F0(\ws2812_u1.ledcolor3[5].sig_160.FeedThruLUT ), 
    .F1(\ws2812_u1.ledcolor3[4].sig_162.FeedThruLUT ));
  ws2812_u1_SLICE_263 \ws2812_u1.SLICE_263 ( .C1(\ws2812_u1.ledcolor6[21] ), 
    .B1(\ws2812_u1.n41[21] ), .A1(\ws2812_u1.n1642 ), .D0(\ws2812_u1.n41[20] ), 
    .C0(\ws2812_u1.n1641 ), .A0(\ws2812_u1.ledcolor6[20] ), 
    .F0(\ws2812_u1.n1642 ), .F1(\ws2812_u1.n1738 ));
  ws2812_u1_SLICE_264 \ws2812_u1.SLICE_264 ( .D1(\ws2812_u1.n41[19] ), 
    .C1(\ws2812_u1.n1110[0] ), .A1(\ws2812_u1.ledcolor6[19] ), 
    .C0(\ws2812_u1.n41[18] ), .B0(\ws2812_u1.ledcolor6[17] ), 
    .A0(\ws2812_u1.ledcolor6[18] ), .F0(\ws2812_u1.n1110[0] ), 
    .F1(\ws2812_u1.n1641 ));
  ws2812_u1_SLICE_266 \ws2812_u1.SLICE_266 ( .D1(\ws2812_u1.n41[23] ), 
    .C1(\ws2812_u1.n1739 ), .A1(\ws2812_u1.ledcolor6[23] ), 
    .D0(\ws2812_u1.ledcolor6[22] ), .C0(\ws2812_u1.n1738 ), 
    .A0(\ws2812_u1.n41[22] ), .F0(\ws2812_u1.n1739 ), .F1(\ws2812_u1.n1701 ));
  ws2812_u1_SLICE_268 \ws2812_u1.SLICE_268 ( .D1(\ws2812_u1.n1650 ), 
    .C1(\ws2812_u1.n1181[0] ), .A1(\ws2812_u1.n607 ), 
    .C0(\ws2812_u1.bit_cnt_4__N_464 ), .B0(\ws2812_u1.n1701 ), 
    .A0(\ws2812_u1.ledcolor6[24] ), .F0(\ws2812_u1.n1650 ), 
    .F1(\ws2812_u1.n1196[0] ));
  ws2812_u1_SLICE_269 \ws2812_u1.SLICE_269 ( .C1(\ws2812_u1.n792[0] ), 
    .B1(\ws2812_u1.n41[3] ), .A1(\ws2812_u1.ledcolor4[3] ), 
    .C0(\ws2812_u1.ledcolor4[2] ), .B0(\ws2812_u1.ledcolor4[1] ), 
    .A0(\ws2812_u1.n41[2] ), .F0(\ws2812_u1.n792[0] ), .F1(\ws2812_u1.n1597 ));
  ws2812_u1_SLICE_271 \ws2812_u1.SLICE_271 ( .D1(\ws2812_u1.n41[5] ), 
    .C1(\ws2812_u1.n1598 ), .B1(\ws2812_u1.ledcolor4[5] ), 
    .D0(\ws2812_u1.n1597 ), .C0(\ws2812_u1.ledcolor4[4] ), 
    .A0(\ws2812_u1.n41[4] ), .F0(\ws2812_u1.n1598 ), .F1(\ws2812_u1.n1720 ));
  ws2812_u1_SLICE_273 \ws2812_u1.SLICE_273 ( .C1(\ws2812_u1.ledcolor4[7] ), 
    .B1(\ws2812_u1.n1721 ), .A1(\ws2812_u1.n41[7] ), 
    .D0(\ws2812_u1.ledcolor4[6] ), .C0(\ws2812_u1.n1720 ), 
    .A0(\ws2812_u1.n41[6] ), .F0(\ws2812_u1.n1721 ), .F1(\ws2812_u1.n1685 ));
  ws2812_u1_SLICE_275 \ws2812_u1.SLICE_275 ( .D1(\ws2812_u1.n41[19] ), 
    .C1(\ws2812_u1.ledcolor4[19] ), .B1(\ws2812_u1.n816[0] ), 
    .D0(\ws2812_u1.ledcolor4[18] ), .C0(\ws2812_u1.n41[18] ), 
    .A0(\ws2812_u1.ledcolor4[17] ), .F0(\ws2812_u1.n816[0] ), 
    .F1(\ws2812_u1.n1605 ));
  ws2812_u1_SLICE_277 \ws2812_u1.SLICE_277 ( .C1(\ws2812_u1.n1606 ), 
    .B1(\ws2812_u1.ledcolor4[21] ), .A1(\ws2812_u1.n41[21] ), 
    .D0(\ws2812_u1.ledcolor4[20] ), .C0(\ws2812_u1.n1605 ), 
    .A0(\ws2812_u1.n41[20] ), .F0(\ws2812_u1.n1606 ), .F1(\ws2812_u1.n1724 ));
  ws2812_u1_SLICE_279 \ws2812_u1.SLICE_279 ( .D1(\ws2812_u1.n41[23] ), 
    .C1(\ws2812_u1.ledcolor4[23] ), .B1(\ws2812_u1.n1725 ), 
    .D0(\ws2812_u1.n41[22] ), .C0(\ws2812_u1.n1724 ), 
    .B0(\ws2812_u1.ledcolor4[22] ), .F0(\ws2812_u1.n1725 ), 
    .F1(\ws2812_u1.n1689 ));
  ws2812_u1_SLICE_281 \ws2812_u1.SLICE_281 ( .D1(\ws2812_u1.n41[11] ), 
    .C1(\ws2812_u1.n804[0] ), .B1(\ws2812_u1.ledcolor4[11] ), 
    .D0(\ws2812_u1.n41[10] ), .C0(\ws2812_u1.ledcolor4[9] ), 
    .B0(\ws2812_u1.ledcolor4[10] ), .F0(\ws2812_u1.n804[0] ), 
    .F1(\ws2812_u1.n1601 ));
  ws2812_u1_SLICE_283 \ws2812_u1.SLICE_283 ( .C1(\ws2812_u1.ledcolor6[15] ), 
    .B1(\ws2812_u1.n1737 ), .A1(\ws2812_u1.n41[15] ), .D0(\ws2812_u1.n1736 ), 
    .C0(\ws2812_u1.ledcolor6[14] ), .A0(\ws2812_u1.n41[14] ), 
    .F0(\ws2812_u1.n1737 ), .F1(\ws2812_u1.n1699 ));
  ws2812_u1_SLICE_284 \ws2812_u1.SLICE_284 ( .D1(\ws2812_u1.n1638 ), 
    .C1(\ws2812_u1.n41[13] ), .A1(\ws2812_u1.ledcolor6[13] ), 
    .C0(\ws2812_u1.ledcolor6[12] ), .B0(\ws2812_u1.n1637 ), 
    .A0(\ws2812_u1.n41[12] ), .F0(\ws2812_u1.n1638 ), .F1(\ws2812_u1.n1736 ));
  ws2812_u1_SLICE_286 \ws2812_u1.SLICE_286 ( .D1(\ws2812_u1.n41[11] ), 
    .C1(\ws2812_u1.ledcolor6[11] ), .B1(\ws2812_u1.n1098[0] ), 
    .D0(\ws2812_u1.ledcolor6[9] ), .C0(\ws2812_u1.ledcolor6[10] ), 
    .A0(\ws2812_u1.n41[10] ), .F0(\ws2812_u1.n1098[0] ), 
    .F1(\ws2812_u1.n1637 ));
  ws2812_u1_SLICE_287 \ws2812_u1.SLICE_287 ( .D1(\ws2812_u1.cycle_cnt[1] ), 
    .C1(\ws2812_u1.cycle_cnt[3] ), .B1(\ws2812_u1.cycle_cnt[0] ), 
    .A1(\ws2812_u1.n1825 ), .D0(\ws2812_u1.cycle_cnt[2] ), 
    .C0(\ws2812_u1.cycle_cnt[6] ), .B0(\ws2812_u1.cycle_cnt[4] ), 
    .A0(\ws2812_u1.cycle_cnt[5] ), .F0(\ws2812_u1.n1825 ), 
    .F1(\ws2812_u1.n13 ));
  ws2812_u1_SLICE_288 \ws2812_u1.SLICE_288 ( .DI1(\ws2812_u1.led_pwm_N_479 ), 
    .D1(\ws2812_u1.n6 ), .C1(\ws2812_u1.n5 ), .B1(\ws2812_u1.n4 ), 
    .A1(\ws2812_u1.state_n_15__N_3 ), .C0(\ws2812_u1.cycle_cnt[0] ), 
    .A0(\ws2812_u1.n1825 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q1(led_c), .F0(\ws2812_u1.n5 ), .F1(\ws2812_u1.led_pwm_N_479 ));
  ws2812_u1_SLICE_289 \ws2812_u1.SLICE_289 ( .D1(\ws2812_u1.shift_N_495 ), 
    .C1(\ws2812_u1.state[0] ), .B1(\ws2812_u1.n3 ), .A1(\ws2812_u1.state[1] ), 
    .D0(\ws2812_u1.n1507 ), .C0(\ws2812_u1.n902[0] ), .B0(\ws2812_u1.n41[0] ), 
    .A0(\ws2812_u1.ledcolor4[0] ), .F0(\ws2812_u1.n3 ), .F1(\ws2812_u1.n8 ));
  ws2812_u1_SLICE_290 \ws2812_u1.SLICE_290 ( .D0(\ws2812_u1.ledcolor1[0] ), 
    .C0(\ws2812_u1.n1343[0] ), .A0(\ws2812_u1.n41[0] ), 
    .F0(\ws2812_u1.shift_N_495 ));
  ws2812_u1_SLICE_292 \ws2812_u1.SLICE_292 ( .C0(\ws2812_u1.n13 ), 
    .A0(\ws2812_u1.bit_cnt_4__N_464 ), .F0(\ws2812_u1.n1916 ));
  ws2812_u1_SLICE_293 \ws2812_u1.SLICE_293 ( .B1(\ws2812_u1.state[3] ), 
    .A1(\ws2812_u1.state[2] ), .C0(\ws2812_u1.state[3] ), 
    .A0(\ws2812_u1.state[5] ), .F0(\ws2812_u1.n14 ), .F1(\ws2812_u1.n1501 ));
  ws2812_u1_SLICE_294 \ws2812_u1.SLICE_294 ( .D1(\ws2812_u1.n14 ), 
    .C1(\ws2812_u1.n20 ), .B1(\ws2812_u1.state[8] ), .A1(\ws2812_u1.state[6] ), 
    .D0(\ws2812_u1.state[10] ), .C0(\ws2812_u1.state[0] ), 
    .B0(\ws2812_u1.state[4] ), .A0(\ws2812_u1.state[7] ), .F0(\ws2812_u1.n20 ), 
    .F1(\ws2812_u1.n22 ));
  ws2812_u1_SLICE_295 \ws2812_u1.SLICE_295 ( .D1(\ws2812_u1.n41[13] ), 
    .C1(\ws2812_u1.n1602 ), .A1(\ws2812_u1.ledcolor4[13] ), 
    .C0(\ws2812_u1.n41[12] ), .B0(\ws2812_u1.n1601 ), 
    .A0(\ws2812_u1.ledcolor4[12] ), .F0(\ws2812_u1.n1602 ), 
    .F1(\ws2812_u1.n1722 ));
  ws2812_u1_SLICE_297 \ws2812_u1.SLICE_297 ( .C1(\ws2812_u1.n41[15] ), 
    .B1(\ws2812_u1.n1723 ), .A1(\ws2812_u1.ledcolor4[15] ), 
    .D0(\ws2812_u1.ledcolor4[14] ), .C0(\ws2812_u1.n1722 ), 
    .B0(\ws2812_u1.n41[14] ), .F0(\ws2812_u1.n1723 ), .F1(\ws2812_u1.n1687 ));
  ws2812_u1_SLICE_299 \ws2812_u1.SLICE_299 ( .D1(\ws2812_u1.n41[19] ), 
    .C1(\ws2812_u1.ledcolor2[19] ), .B1(\ws2812_u1.n522[0] ), 
    .D0(\ws2812_u1.ledcolor2[17] ), .C0(\ws2812_u1.ledcolor2[18] ), 
    .B0(\ws2812_u1.n41[18] ), .F0(\ws2812_u1.n522[0] ), .F1(\ws2812_u1.n1566 ));
  ws2812_u1_SLICE_301 \ws2812_u1.SLICE_301 ( .D1(\ws2812_u1.ledcolor5[0] ), 
    .C1(\ws2812_u1.n1510 ), .B1(\ws2812_u1.n1049[0] ), .A1(\ws2812_u1.n41[0] ), 
    .B0(\ws2812_u1.state[8] ), .A0(\ws2812_u1.state[9] ), 
    .F0(\ws2812_u1.n1510 ), .F1(\ws2812_u1.n2 ));
  ws2812_u1_SLICE_302 \ws2812_u1.SLICE_302 ( .C1(\ws2812_u1.n1632 ), 
    .B1(\ws2812_u1.n1034[0] ), .A1(\ws2812_u1.n607 ), .C0(\ws2812_u1.n1695 ), 
    .B0(\ws2812_u1.bit_cnt_4__N_464 ), .A0(\ws2812_u1.ledcolor5[24] ), 
    .F0(\ws2812_u1.n1632 ), .F1(\ws2812_u1.n1049[0] ));
  ws2812_u1_SLICE_303 \ws2812_u1.SLICE_303 ( .D1(\ws2812_u1.n41[11] ), 
    .C1(\ws2812_u1.ledcolor3[11] ), .A1(\ws2812_u1.n657[0] ), 
    .D0(\ws2812_u1.ledcolor3[10] ), .C0(\ws2812_u1.n41[10] ), 
    .B0(\ws2812_u1.ledcolor3[9] ), .F0(\ws2812_u1.n657[0] ), 
    .F1(\ws2812_u1.n1583 ));
  ws2812_u1_SLICE_305 \ws2812_u1.SLICE_305 ( .D1(\ws2812_u1.n592 ), 
    .C1(\ws2812_u1.n1612 ), .B1(\ws2812_u1.n1610 ), 
    .C0(\ws2812_u1.ledcolor4[16] ), .B0(\ws2812_u1.n1687 ), 
    .A0(\ws2812_u1.n41[16] ), .F0(\ws2812_u1.n1612 ), .F1(\ws2812_u1.n887[0] ));
  ws2812_u1_SLICE_307 \ws2812_u1.SLICE_307 ( .C1(\ws2812_u1.n1614 ), 
    .B1(\ws2812_u1.n887[0] ), .A1(\ws2812_u1.n607 ), 
    .C0(\ws2812_u1.bit_cnt_4__N_464 ), .B0(\ws2812_u1.n1689 ), 
    .A0(\ws2812_u1.ledcolor4[24] ), .F0(\ws2812_u1.n1614 ), 
    .F1(\ws2812_u1.n902[0] ));
  ws2812_u1_SLICE_309 \ws2812_u1.SLICE_309 ( .D0(\ws2812_u1.ledcolor2[8] ), 
    .C0(\ws2812_u1.n1671 ), .B0(\ws2812_u1.n41[8] ), .F0(\ws2812_u1.n1572 ));
  ws2812_u1_SLICE_310 \ws2812_u1.SLICE_310 ( .C1(\ws2812_u1.n1709 ), 
    .B1(\ws2812_u1.n41[7] ), .A1(\ws2812_u1.ledcolor2[7] ), 
    .D0(\ws2812_u1.ledcolor2[6] ), .C0(\ws2812_u1.n1708 ), 
    .A0(\ws2812_u1.n41[6] ), .F0(\ws2812_u1.n1709 ), .F1(\ws2812_u1.n1671 ));
  ws2812_u1_SLICE_311 \ws2812_u1.SLICE_311 ( .C1(\ws2812_u1.n1578 ), 
    .B1(\ws2812_u1.n607 ), .A1(\ws2812_u1.n593[0] ), 
    .D0(\ws2812_u1.bit_cnt_4__N_464 ), .C0(\ws2812_u1.n1677 ), 
    .B0(\ws2812_u1.ledcolor2[24] ), .F0(\ws2812_u1.n1578 ), 
    .F1(\ws2812_u1.n608[0] ));
  ws2812_u1_SLICE_312 \ws2812_u1.SLICE_312 ( .D1(\ws2812_u1.n41[23] ), 
    .C1(\ws2812_u1.n1713 ), .A1(\ws2812_u1.ledcolor2[23] ), 
    .D0(\ws2812_u1.n41[22] ), .C0(\ws2812_u1.n1712 ), 
    .A0(\ws2812_u1.ledcolor2[22] ), .F0(\ws2812_u1.n1713 ), 
    .F1(\ws2812_u1.n1677 ));
  ws2812_u1_SLICE_313 \ws2812_u1.SLICE_313 ( .D1(led_c), .C1(\ws2812_u1.n21 ), 
    .B1(\ws2812_u1.n22 ), .A1(\ws2812_u1.n13 ), .D0(\ws2812_u1.state[9] ), 
    .C0(\ws2812_u1.state[2] ), .B0(\ws2812_u1.state[11] ), 
    .A0(\ws2812_u1.state[1] ), .F0(\ws2812_u1.n21 ), .F1(\ws2812_u1.n4 ));
  ws2812_u1_SLICE_316 \ws2812_u1.SLICE_316 ( .D1(\ws2812_u1.state[5] ), 
    .C1(\ws2812_u1.shift_N_497 ), .B1(\ws2812_u1.n5_adj_507 ), 
    .A1(\ws2812_u1.state[4] ), .D0(\ws2812_u1.n41[0] ), 
    .C0(\ws2812_u1.n608[0] ), .B0(\ws2812_u1.ledcolor2[0] ), 
    .A0(\ws2812_u1.n1501 ), .F0(\ws2812_u1.n5_adj_507 ), .F1(\ws2812_u1.n7 ));
  ws2812_u1_SLICE_318 \ws2812_u1.SLICE_318 ( .D1(\ws2812_u1.n1572 ), 
    .C1(\ws2812_u1.n1575 ), .B1(\ws2812_u1.n592 ), .D0(\ws2812_u1.n41[16] ), 
    .C0(\ws2812_u1.n1674 ), .A0(\ws2812_u1.ledcolor2[16] ), 
    .F0(\ws2812_u1.n1575 ), .F1(\ws2812_u1.n593[0] ));
  ws2812_u1_SLICE_319 \ws2812_u1.SLICE_319 ( .C1(\ws2812_u1.n1596 ), 
    .B1(\ws2812_u1.n607 ), .A1(\ws2812_u1.n740[0] ), 
    .D0(\ws2812_u1.bit_cnt_4__N_464 ), .C0(\ws2812_u1.n1683 ), 
    .A0(\ws2812_u1.ledcolor3[24] ), .F0(\ws2812_u1.n1596 ), 
    .F1(\ws2812_u1.n755[0] ));
  ws2812_u1_SLICE_320 \ws2812_u1.SLICE_320 ( .D1(\ws2812_u1.n592 ), 
    .C1(\ws2812_u1.n1594 ), .B1(\ws2812_u1.n1592 ), 
    .D0(\ws2812_u1.ledcolor3[16] ), .C0(\ws2812_u1.n1681 ), 
    .B0(\ws2812_u1.n41[16] ), .F0(\ws2812_u1.n1594 ), .F1(\ws2812_u1.n740[0] ));
  ws2812_u1_SLICE_321 \ws2812_u1.SLICE_321 ( .D0(\ws2812_u1.n41[0] ), 
    .C0(\ws2812_u1.n755[0] ), .B0(\ws2812_u1.ledcolor3[0] ), 
    .F0(\ws2812_u1.shift_N_497 ));
  ws2812_u1_SLICE_323 \ws2812_u1.SLICE_323 ( .D1(\ws2812_u1.ledcolor6[3] ), 
    .C1(\ws2812_u1.n1086[0] ), .A1(\ws2812_u1.n41[3] ), 
    .D0(\ws2812_u1.ledcolor6[2] ), .B0(\ws2812_u1.ledcolor6[1] ), 
    .A0(\ws2812_u1.n41[2] ), .F0(\ws2812_u1.n1086[0] ), .F1(\ws2812_u1.n1633 ));
  ws2812_u1_SLICE_326 \ws2812_u1.SLICE_326 ( .D1(\ws2812_u1.n1646 ), 
    .C1(\ws2812_u1.n1648 ), .A1(\ws2812_u1.n592 ), .D0(\ws2812_u1.n41[16] ), 
    .C0(\ws2812_u1.n1699 ), .B0(\ws2812_u1.ledcolor6[16] ), 
    .F0(\ws2812_u1.n1648 ), .F1(\ws2812_u1.n1181[0] ));
  ws2812_u1_SLICE_327 \ws2812_u1.SLICE_327 ( .D1(\ws2812_u1.cnt_time[7] ), 
    .C1(\ws2812_u1.cnt_time[10] ), .B1(\ws2812_u1.n16 ), 
    .D0(\ws2812_u1.cnt_time[21] ), .C0(\ws2812_u1.cnt_time[22] ), 
    .B0(\ws2812_u1.cnt_time[5] ), .A0(\ws2812_u1.cnt_time[11] ), 
    .F0(\ws2812_u1.n16 ), .F1(\ws2812_u1.n18 ));
  ws2812_u1_SLICE_329 \ws2812_u1.SLICE_329 ( .D0(\ws2812_u1.cnt_time[12] ), 
    .C0(\ws2812_u1.cnt_time[19] ), .B0(\ws2812_u1.cnt_time[23] ), 
    .A0(\ws2812_u1.cnt_time[16] ), .F0(\ws2812_u1.n17 ));
  ws2812_u1_SLICE_330 \ws2812_u1.SLICE_330 ( .D1(\ws2812_u1.n23 ), 
    .C1(\ws2812_u1.cnt_time[14] ), .B1(\ws2812_u1.n2630 ), 
    .A1(\ws2812_u1.cnt_time[2] ), .D0(\ws2812_u1.n17 ), .C0(\ws2812_u1.n18 ), 
    .B0(\ws2812_u1.cnt_time[8] ), .A0(\ws2812_u1.cnt_time[20] ), 
    .F0(\ws2812_u1.n23 ), .F1(\ws2812_u1.n14_adj_513 ));
  ws2812_u1_SLICE_331 \ws2812_u1.SLICE_331 ( .C1(\ws2812_u1.n1584 ), 
    .B1(\ws2812_u1.ledcolor3[13] ), .A1(\ws2812_u1.n41[13] ), 
    .D0(\ws2812_u1.ledcolor3[12] ), .C0(\ws2812_u1.n1583 ), 
    .A0(\ws2812_u1.n41[12] ), .F0(\ws2812_u1.n1584 ), .F1(\ws2812_u1.n1716 ));
  ws2812_u1_SLICE_333 \ws2812_u1.SLICE_333 ( .D1(\ws2812_u1.n41[15] ), 
    .C1(\ws2812_u1.n1717 ), .A1(\ws2812_u1.ledcolor3[15] ), 
    .C0(\ws2812_u1.ledcolor3[14] ), .B0(\ws2812_u1.n41[14] ), 
    .A0(\ws2812_u1.n1716 ), .F0(\ws2812_u1.n1717 ), .F1(\ws2812_u1.n1681 ));
  ws2812_u1_SLICE_335 \ws2812_u1.SLICE_335 ( .D0(\ws2812_u1.rst_cnt[12] ), 
    .C0(\ws2812_u1.rst_cnt[6] ), .B0(\ws2812_u1.rst_cnt[2] ), 
    .A0(\ws2812_u1.rst_cnt[3] ), .F0(\ws2812_u1.n16_adj_509 ));
  ws2812_u1_SLICE_336 \ws2812_u1.SLICE_336 ( .D1(\ws2812_u1.rst_cnt[5] ), 
    .C1(\ws2812_u1.n17_adj_510 ), .B1(\ws2812_u1.n16_adj_509 ), 
    .A1(\ws2812_u1.rst_cnt[7] ), .D0(\ws2812_u1.rst_cnt[0] ), 
    .C0(\ws2812_u1.rst_cnt[13] ), .B0(\ws2812_u1.rst_cnt[8] ), 
    .A0(\ws2812_u1.rst_cnt[1] ), .F0(\ws2812_u1.n17_adj_510 ), 
    .F1(\ws2812_u1.n2498 ));
  ws2812_u1_SLICE_337 \ws2812_u1.SLICE_337 ( .DI1(\ws2812_u1.n1877 ), 
    .C1(\ws2812_u1.bit_cnt_4__N_464 ), .B1(\ws2812_u1.n41[23] ), 
    .D0(\ws2812_u1.n41[19] ), .B0(\ws2812_u1.bit_cnt_4__N_464 ), 
    .CE(\ws2812_u1.n1916 ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q1(\ws2812_u1.bit_cnt_4__N_464 ), .F0(\ws2812_u1.n10 ), 
    .F1(\ws2812_u1.n1877 ));
  ws2812_u1_SLICE_338 \ws2812_u1.SLICE_338 ( .D1(\ws2812_u1.n41[21] ), 
    .C1(\ws2812_u1.n14_adj_512 ), .B1(\ws2812_u1.n10 ), 
    .A1(\ws2812_u1.n41[22] ), .D0(\ws2812_u1.n41[17] ), 
    .C0(\ws2812_u1.n41[18] ), .B0(\ws2812_u1.n41[23] ), 
    .A0(\ws2812_u1.n41[20] ), .F0(\ws2812_u1.n14_adj_512 ), 
    .F1(\ws2812_u1.n607 ));
  ws2812_u1_SLICE_339 \ws2812_u1.SLICE_339 ( .D0(\ws2812_u1.cnt_time[18] ), 
    .C0(\ws2812_u1.cnt_time[0] ), .B0(\ws2812_u1.cnt_time[4] ), 
    .A0(\ws2812_u1.cnt_time[17] ), .F0(\ws2812_u1.n2630 ));
  ws2812_u1_SLICE_341 \ws2812_u1.SLICE_341 ( .D1(\ws2812_u1.n41[11] ), 
    .C1(\ws2812_u1.n1245[0] ), .A1(\ws2812_u1.ledcolor1[11] ), 
    .D0(\ws2812_u1.ledcolor1[9] ), .C0(\ws2812_u1.n41[10] ), 
    .B0(\ws2812_u1.ledcolor1[10] ), .F0(\ws2812_u1.n1245[0] ), 
    .F1(\ws2812_u1.n1655 ));
  ws2812_u1_SLICE_343 \ws2812_u1.SLICE_343 ( .D0(\ws2812_u1.n1513 ), 
    .C0(\ws2812_u1.n1196[0] ), .B0(\ws2812_u1.ledcolor6[0] ), 
    .A0(\ws2812_u1.n41[0] ), .F0(\ws2812_u1.n1 ));
  ws2812_u1_SLICE_345 \ws2812_u1.SLICE_345 ( .D1(\ws2812_u1.n41[11] ), 
    .C1(\ws2812_u1.n510[0] ), .A1(\ws2812_u1.ledcolor2[11] ), 
    .D0(\ws2812_u1.n41[10] ), .C0(\ws2812_u1.ledcolor2[9] ), 
    .B0(\ws2812_u1.ledcolor2[10] ), .F0(\ws2812_u1.n510[0] ), 
    .F1(\ws2812_u1.n1562 ));
  ws2812_u1_SLICE_347 \ws2812_u1.SLICE_347 ( .D1(\ws2812_u1.n14_adj_513 ), 
    .C1(\ws2812_u1.cnt_time[15] ), .B1(\ws2812_u1.n15 ), 
    .A1(\ws2812_u1.cnt_time[13] ), .D0(\ws2812_u1.cnt_time[3] ), 
    .C0(\ws2812_u1.cnt_time[1] ), .B0(\ws2812_u1.cnt_time[6] ), 
    .A0(\ws2812_u1.cnt_time[9] ), .F0(\ws2812_u1.n15 ), .F1(\ws2812_u1.n1836 ));
  ws2812_u1_SLICE_349 \ws2812_u1.SLICE_349 ( .C1(\ws2812_u1.n1656 ), 
    .B1(\ws2812_u1.n41[13] ), .A1(\ws2812_u1.ledcolor1[13] ), 
    .C0(\ws2812_u1.n1655 ), .B0(\ws2812_u1.n41[12] ), 
    .A0(\ws2812_u1.ledcolor1[12] ), .F0(\ws2812_u1.n1656 ), 
    .F1(\ws2812_u1.n1742 ));
  ws2812_u1_SLICE_351 \ws2812_u1.SLICE_351 ( .D1(\ws2812_u1.n41[15] ), 
    .C1(\ws2812_u1.n1743 ), .B1(\ws2812_u1.ledcolor1[15] ), 
    .D0(\ws2812_u1.n41[14] ), .C0(\ws2812_u1.n1742 ), 
    .B0(\ws2812_u1.ledcolor1[14] ), .F0(\ws2812_u1.n1743 ), 
    .F1(\ws2812_u1.n1705 ));
  ws2812_u1_SLICE_353 \ws2812_u1.SLICE_353 ( .D1(\ws2812_u1.ledcolor1[3] ), 
    .C1(\ws2812_u1.n1233[0] ), .A1(\ws2812_u1.n41[3] ), 
    .D0(\ws2812_u1.ledcolor1[2] ), .C0(\ws2812_u1.n41[2] ), 
    .A0(\ws2812_u1.ledcolor1[1] ), .F0(\ws2812_u1.n1233[0] ), 
    .F1(\ws2812_u1.n1651 ));
  ws2812_u1_SLICE_355 \ws2812_u1.SLICE_355 ( .C1(\ws2812_u1.n1652 ), 
    .B1(\ws2812_u1.ledcolor1[5] ), .A1(\ws2812_u1.n41[5] ), 
    .C0(\ws2812_u1.n1651 ), .B0(\ws2812_u1.n41[4] ), 
    .A0(\ws2812_u1.ledcolor1[4] ), .F0(\ws2812_u1.n1652 ), 
    .F1(\ws2812_u1.n1740 ));
  ws2812_u1_SLICE_357 \ws2812_u1.SLICE_357 ( .D1(\ws2812_u1.n41[7] ), 
    .C1(\ws2812_u1.n1741 ), .A1(\ws2812_u1.ledcolor1[7] ), 
    .C0(\ws2812_u1.n1740 ), .B0(\ws2812_u1.n41[6] ), 
    .A0(\ws2812_u1.ledcolor1[6] ), .F0(\ws2812_u1.n1741 ), 
    .F1(\ws2812_u1.n1703 ));
  ws2812_u1_SLICE_359 \ws2812_u1.SLICE_359 ( .C1(\ws2812_u1.n1666 ), 
    .B1(\ws2812_u1.n1664 ), .A1(\ws2812_u1.n592 ), .C0(\ws2812_u1.n1705 ), 
    .B0(\ws2812_u1.ledcolor1[16] ), .A0(\ws2812_u1.n41[16] ), 
    .F0(\ws2812_u1.n1666 ), .F1(\ws2812_u1.n1328[0] ));
  ws2812_u1_SLICE_361 \ws2812_u1.SLICE_361 ( .C1(\ws2812_u1.n1257[0] ), 
    .B1(\ws2812_u1.ledcolor1[19] ), .A1(\ws2812_u1.n41[19] ), 
    .D0(\ws2812_u1.ledcolor1[18] ), .B0(\ws2812_u1.ledcolor1[17] ), 
    .A0(\ws2812_u1.n41[18] ), .F0(\ws2812_u1.n1257[0] ), 
    .F1(\ws2812_u1.n1659 ));
  ws2812_u1_SLICE_363 \ws2812_u1.SLICE_363 ( .D1(\ws2812_u1.n41[21] ), 
    .C1(\ws2812_u1.n1660 ), .B1(\ws2812_u1.ledcolor1[21] ), 
    .D0(\ws2812_u1.ledcolor1[20] ), .C0(\ws2812_u1.n1659 ), 
    .A0(\ws2812_u1.n41[20] ), .F0(\ws2812_u1.n1660 ), .F1(\ws2812_u1.n1744 ));
  ws2812_u1_SLICE_365 \ws2812_u1.SLICE_365 ( .D1(\ws2812_u1.ledcolor1[23] ), 
    .C1(\ws2812_u1.n1745 ), .A1(\ws2812_u1.n41[23] ), .D0(\ws2812_u1.n41[22] ), 
    .C0(\ws2812_u1.n1744 ), .B0(\ws2812_u1.ledcolor1[22] ), 
    .F0(\ws2812_u1.n1745 ), .F1(\ws2812_u1.n1707 ));
  ws2812_u1_SLICE_367 \ws2812_u1.SLICE_367 ( .D1(\ws2812_u1.n1328[0] ), 
    .C1(\ws2812_u1.n1668 ), .B1(\ws2812_u1.n607 ), 
    .D0(\ws2812_u1.ledcolor1[24] ), .C0(\ws2812_u1.n1707 ), 
    .A0(\ws2812_u1.bit_cnt_4__N_464 ), .F0(\ws2812_u1.n1668 ), 
    .F1(\ws2812_u1.n1343[0] ));
  ws2812_u1_SLICE_369 \ws2812_u1.SLICE_369 ( .C0(\ws2812_u1.state[6] ), 
    .A0(\ws2812_u1.state[7] ), .F0(\ws2812_u1.n1507 ));
  ws2812_u1_SLICE_371 \ws2812_u1.SLICE_371 ( .C1(\ws2812_u1.ledcolor5[19] ), 
    .B1(\ws2812_u1.n963[0] ), .A1(\ws2812_u1.n41[19] ), 
    .D0(\ws2812_u1.ledcolor5[17] ), .B0(\ws2812_u1.ledcolor5[18] ), 
    .A0(\ws2812_u1.n41[18] ), .F0(\ws2812_u1.n963[0] ), .F1(\ws2812_u1.n1623 ));
  ws2812_u1_SLICE_373 \ws2812_u1.SLICE_373 ( .D1(\ws2812_u1.n41[21] ), 
    .C1(\ws2812_u1.n1624 ), .B1(\ws2812_u1.ledcolor5[21] ), 
    .C0(\ws2812_u1.n1623 ), .B0(\ws2812_u1.n41[20] ), 
    .A0(\ws2812_u1.ledcolor5[20] ), .F0(\ws2812_u1.n1624 ), 
    .F1(\ws2812_u1.n1730 ));
  ws2812_u1_SLICE_375 \ws2812_u1.SLICE_375 ( .D1(\ws2812_u1.ledcolor5[23] ), 
    .C1(\ws2812_u1.n1731 ), .A1(\ws2812_u1.n41[23] ), .D0(\ws2812_u1.n1730 ), 
    .C0(\ws2812_u1.ledcolor5[22] ), .A0(\ws2812_u1.n41[22] ), 
    .F0(\ws2812_u1.n1731 ), .F1(\ws2812_u1.n1695 ));
  ws2812_u1_SLICE_377 \ws2812_u1.SLICE_377 ( .D1(\ws2812_u1.ledcolor5[3] ), 
    .C1(\ws2812_u1.n939[0] ), .B1(\ws2812_u1.n41[3] ), 
    .C0(\ws2812_u1.ledcolor5[2] ), .B0(\ws2812_u1.ledcolor5[1] ), 
    .A0(\ws2812_u1.n41[2] ), .F0(\ws2812_u1.n939[0] ), .F1(\ws2812_u1.n1615 ));
  ws2812_u1_SLICE_379 \ws2812_u1.SLICE_379 ( .D1(\ws2812_u1.n41[5] ), 
    .C1(\ws2812_u1.n1616 ), .B1(\ws2812_u1.ledcolor5[5] ), 
    .C0(\ws2812_u1.n1615 ), .B0(\ws2812_u1.ledcolor5[4] ), 
    .A0(\ws2812_u1.n41[4] ), .F0(\ws2812_u1.n1616 ), .F1(\ws2812_u1.n1726 ));
  ws2812_u1_SLICE_381 \ws2812_u1.SLICE_381 ( .C1(\ws2812_u1.n1727 ), 
    .B1(\ws2812_u1.ledcolor5[7] ), .A1(\ws2812_u1.n41[7] ), 
    .C0(\ws2812_u1.n1726 ), .B0(\ws2812_u1.n41[6] ), 
    .A0(\ws2812_u1.ledcolor5[6] ), .F0(\ws2812_u1.n1727 ), 
    .F1(\ws2812_u1.n1691 ));
  ws2812_u1_SLICE_383 \ws2812_u1.SLICE_383 ( .D1(\ws2812_u1.n41[11] ), 
    .C1(\ws2812_u1.ledcolor5[11] ), .B1(\ws2812_u1.n951[0] ), 
    .D0(\ws2812_u1.n41[10] ), .B0(\ws2812_u1.ledcolor5[9] ), 
    .A0(\ws2812_u1.ledcolor5[10] ), .F0(\ws2812_u1.n951[0] ), 
    .F1(\ws2812_u1.n1619 ));
  ws2812_u1_SLICE_385 \ws2812_u1.SLICE_385 ( .C1(\ws2812_u1.n1620 ), 
    .B1(\ws2812_u1.ledcolor5[13] ), .A1(\ws2812_u1.n41[13] ), 
    .D0(\ws2812_u1.ledcolor5[12] ), .C0(\ws2812_u1.n1619 ), 
    .B0(\ws2812_u1.n41[12] ), .F0(\ws2812_u1.n1620 ), .F1(\ws2812_u1.n1728 ));
  ws2812_u1_SLICE_387 \ws2812_u1.SLICE_387 ( .D0(\ws2812_u1.n41[12] ), 
    .B0(\ws2812_u1.n41[14] ), .F0(\ws2812_u1.n10_adj_515 ));
  ws2812_u1_SLICE_388 \ws2812_u1.SLICE_388 ( .D1(\ws2812_u1.n41[10] ), 
    .C1(\ws2812_u1.n14_adj_516 ), .B1(\ws2812_u1.n10_adj_515 ), 
    .A1(\ws2812_u1.n41[11] ), .D0(\ws2812_u1.n41[13] ), 
    .C0(\ws2812_u1.n41[9] ), .B0(\ws2812_u1.n41[15] ), 
    .A0(\ws2812_u1.n41[16] ), .F0(\ws2812_u1.n14_adj_516 ), 
    .F1(\ws2812_u1.n592 ));
  ws2812_u1_SLICE_389 \ws2812_u1.SLICE_389 ( .D1(\ws2812_u1.n41[13] ), 
    .C1(\ws2812_u1.n1563 ), .A1(\ws2812_u1.ledcolor2[13] ), 
    .D0(\ws2812_u1.n41[12] ), .C0(\ws2812_u1.n1562 ), 
    .A0(\ws2812_u1.ledcolor2[12] ), .F0(\ws2812_u1.n1563 ), 
    .F1(\ws2812_u1.n1710 ));
  ws2812_u1_SLICE_391 \ws2812_u1.SLICE_391 ( .D1(\ws2812_u1.ledcolor5[15] ), 
    .C1(\ws2812_u1.n1729 ), .B1(\ws2812_u1.n41[15] ), 
    .D0(\ws2812_u1.ledcolor5[14] ), .C0(\ws2812_u1.n1728 ), 
    .A0(\ws2812_u1.n41[14] ), .F0(\ws2812_u1.n1729 ), .F1(\ws2812_u1.n1693 ));
  ws2812_u1_SLICE_393 \ws2812_u1.SLICE_393 ( .D1(\ws2812_u1.n41[15] ), 
    .C1(\ws2812_u1.n1711 ), .A1(\ws2812_u1.ledcolor2[15] ), 
    .D0(\ws2812_u1.n1710 ), .C0(\ws2812_u1.n41[14] ), 
    .A0(\ws2812_u1.ledcolor2[14] ), .F0(\ws2812_u1.n1711 ), 
    .F1(\ws2812_u1.n1674 ));
  ws2812_u1_SLICE_395 \ws2812_u1.SLICE_395 ( .C1(\ws2812_u1.n1630 ), 
    .B1(\ws2812_u1.n1628 ), .A1(\ws2812_u1.n592 ), .C0(\ws2812_u1.n1693 ), 
    .B0(\ws2812_u1.n41[16] ), .A0(\ws2812_u1.ledcolor5[16] ), 
    .F0(\ws2812_u1.n1630 ), .F1(\ws2812_u1.n1034[0] ));
  ws2812_u1_SLICE_397 \ws2812_u1.SLICE_397 ( .C1(\ws2812_u1.n645[0] ), 
    .B1(\ws2812_u1.n41[3] ), .A1(\ws2812_u1.ledcolor3[3] ), 
    .C0(\ws2812_u1.n41[2] ), .B0(\ws2812_u1.ledcolor3[2] ), 
    .A0(\ws2812_u1.ledcolor3[1] ), .F0(\ws2812_u1.n645[0] ), 
    .F1(\ws2812_u1.n1579 ));
  ws2812_u1_SLICE_399 \ws2812_u1.SLICE_399 ( .C1(\ws2812_u1.n1580 ), 
    .B1(\ws2812_u1.ledcolor3[5] ), .A1(\ws2812_u1.n41[5] ), 
    .D0(\ws2812_u1.n41[4] ), .C0(\ws2812_u1.n1579 ), 
    .A0(\ws2812_u1.ledcolor3[4] ), .F0(\ws2812_u1.n1580 ), 
    .F1(\ws2812_u1.n1714 ));
  ws2812_u1_SLICE_401 \ws2812_u1.SLICE_401 ( .C1(\ws2812_u1.n1715 ), 
    .B1(\ws2812_u1.ledcolor3[7] ), .A1(\ws2812_u1.n41[7] ), 
    .C0(\ws2812_u1.n1714 ), .B0(\ws2812_u1.n41[6] ), 
    .A0(\ws2812_u1.ledcolor3[6] ), .F0(\ws2812_u1.n1715 ), 
    .F1(\ws2812_u1.n1679 ));
  ws2812_u1_SLICE_403 \ws2812_u1.SLICE_403 ( .C1(\ws2812_u1.n669[0] ), 
    .B1(\ws2812_u1.ledcolor3[19] ), .A1(\ws2812_u1.n41[19] ), 
    .D0(\ws2812_u1.n41[18] ), .B0(\ws2812_u1.ledcolor3[17] ), 
    .A0(\ws2812_u1.ledcolor3[18] ), .F0(\ws2812_u1.n669[0] ), 
    .F1(\ws2812_u1.n1587 ));
  ws2812_u1_SLICE_405 \ws2812_u1.SLICE_405 ( .D1(\ws2812_u1.n41[21] ), 
    .C1(\ws2812_u1.n1588 ), .A1(\ws2812_u1.ledcolor3[21] ), 
    .C0(\ws2812_u1.n1587 ), .B0(\ws2812_u1.n41[20] ), 
    .A0(\ws2812_u1.ledcolor3[20] ), .F0(\ws2812_u1.n1588 ), 
    .F1(\ws2812_u1.n1718 ));
  ws2812_u1_SLICE_407 \ws2812_u1.SLICE_407 ( .D1(\ws2812_u1.ledcolor3[23] ), 
    .C1(\ws2812_u1.n1719 ), .B1(\ws2812_u1.n41[23] ), 
    .D0(\ws2812_u1.ledcolor3[22] ), .C0(\ws2812_u1.n1718 ), 
    .A0(\ws2812_u1.n41[22] ), .F0(\ws2812_u1.n1719 ), .F1(\ws2812_u1.n1683 ));
  ws2812_u1_SLICE_409 \ws2812_u1.SLICE_409 ( .D1(\ws2812_u1.n41[3] ), 
    .C1(\ws2812_u1.n498[0] ), .A1(\ws2812_u1.ledcolor2[3] ), 
    .C0(\ws2812_u1.ledcolor2[2] ), .B0(\ws2812_u1.n41[2] ), 
    .A0(\ws2812_u1.ledcolor2[1] ), .F0(\ws2812_u1.n498[0] ), 
    .F1(\ws2812_u1.n1558 ));
  ws2812_u1_SLICE_411 \ws2812_u1.SLICE_411 ( .D1(\ws2812_u1.n41[5] ), 
    .C1(\ws2812_u1.n1559 ), .A1(\ws2812_u1.ledcolor2[5] ), 
    .C0(\ws2812_u1.n1558 ), .B0(\ws2812_u1.n41[4] ), 
    .A0(\ws2812_u1.ledcolor2[4] ), .F0(\ws2812_u1.n1559 ), 
    .F1(\ws2812_u1.n1708 ));
  ws2812_u1_SLICE_413 \ws2812_u1.SLICE_413 ( .C1(\ws2812_u1.n1634 ), 
    .B1(\ws2812_u1.ledcolor6[5] ), .A1(\ws2812_u1.n41[5] ), 
    .C0(\ws2812_u1.n1633 ), .B0(\ws2812_u1.ledcolor6[4] ), 
    .A0(\ws2812_u1.n41[4] ), .F0(\ws2812_u1.n1634 ), .F1(\ws2812_u1.n1734 ));
  ws2812_u1_SLICE_415 \ws2812_u1.SLICE_415 ( .D1(\ws2812_u1.ledcolor6[7] ), 
    .C1(\ws2812_u1.n1735 ), .B1(\ws2812_u1.n41[7] ), .C0(\ws2812_u1.n1734 ), 
    .B0(\ws2812_u1.n41[6] ), .A0(\ws2812_u1.ledcolor6[6] ), 
    .F0(\ws2812_u1.n1735 ), .F1(\ws2812_u1.n1697 ));
  ws2812_u1_SLICE_417 \ws2812_u1.SLICE_417 ( .D0(\ws2812_u1.n41[8] ), 
    .C0(\ws2812_u1.n1697 ), .B0(\ws2812_u1.ledcolor6[8] ), 
    .F0(\ws2812_u1.n1646 ));
  ws2812_u1_SLICE_419 \ws2812_u1.SLICE_419 ( .D1(\ws2812_u1.ledcolor2[21] ), 
    .C1(\ws2812_u1.n1567 ), .A1(\ws2812_u1.n41[21] ), .D0(\ws2812_u1.n41[20] ), 
    .C0(\ws2812_u1.n1566 ), .A0(\ws2812_u1.ledcolor2[20] ), 
    .F0(\ws2812_u1.n1567 ), .F1(\ws2812_u1.n1712 ));
  ws2812_u1_SLICE_421 \ws2812_u1.SLICE_421 ( .DI1(\ws2812_u1.n2975 ), 
    .D1(\ws2812_u1.n8 ), .C1(\ws2812_u1.n1 ), .B1(\ws2812_u1.n7 ), 
    .A1(\ws2812_u1.n2 ), .D0(\ws2812_u1.cycle_cnt[3] ), .C0(\ws2812_u1.shift ), 
    .A0(\ws2812_u1.cycle_cnt[1] ), .CE(\ws2812_u1.n1380 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q1(\ws2812_u1.shift ), 
    .F0(\ws2812_u1.n6 ), .F1(\ws2812_u1.n2975 ));
  ws2812_u1_SLICE_422 \ws2812_u1.SLICE_422 ( .DI1(\ws2812_u1.n42[6] ), 
    .D1(\ws2812_u1.n13 ), .C1(\ws2812_u1.n33[6] ), .A1(\ws2812_u1.state[15] ), 
    .D0(\ws2812_u1.state[15] ), .B0(\ws2812_u1.state_n_15__N_3 ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q1(\ws2812_u1.cycle_cnt[6] ), 
    .F0(\ws2812_u1.n1380 ), .F1(\ws2812_u1.n42[6] ));
  ws2812_u1_SLICE_426 \ws2812_u1.SLICE_426 ( .C0(\ws2812_u1.n41[8] ), 
    .B0(\ws2812_u1.n1685 ), .A0(\ws2812_u1.ledcolor4[8] ), 
    .F0(\ws2812_u1.n1610 ));
  ws2812_u1_SLICE_430 \ws2812_u1.SLICE_430 ( 
    .DI1(\ws2812_u1.state_tran_rst_N_501 ), .D1(\ws2812_u1.n2498 ), 
    .C1(\ws2812_u1.n2614 ), .B1(\ws2812_u1.rst_cnt[9] ), 
    .A1(\ws2812_u1.rst_cnt[10] ), .B0(\ws2812_u1.rst_cnt[11] ), 
    .A0(\ws2812_u1.rst_cnt[4] ), .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), 
    .Q1(\ws2812_u1.state_tran_rst ), .F0(\ws2812_u1.n2614 ), 
    .F1(\ws2812_u1.state_tran_rst_N_501 ));
  ws2812_u1_SLICE_432 \ws2812_u1.SLICE_432 ( .C0(\ws2812_u1.n1703 ), 
    .B0(\ws2812_u1.n41[8] ), .A0(\ws2812_u1.ledcolor1[8] ), 
    .F0(\ws2812_u1.n1664 ));
  ws2812_u1_SLICE_433 \ws2812_u1.SLICE_433 ( .A0(rst_n_in_c), 
    .F0(\ws2812_u1.rst_N_2 ));
  ws2812_u1_SLICE_434 \ws2812_u1.SLICE_434 ( .D0(\ws2812_u1.n41[8] ), 
    .C0(\ws2812_u1.n1691 ), .B0(\ws2812_u1.ledcolor5[8] ), 
    .F0(\ws2812_u1.n1628 ));
  ws2812_u1_SLICE_438 \ws2812_u1.SLICE_438 ( .D0(\ws2812_u1.n41[8] ), 
    .C0(\ws2812_u1.n1679 ), .B0(\ws2812_u1.ledcolor3[8] ), 
    .F0(\ws2812_u1.n1592 ));
  ws2812_u1_SLICE_440 \ws2812_u1.SLICE_440 ( 
    .DI1(\ws2812_u1.state[10].sig_016.FeedThruLUT ), 
    .A1(\ws2812_u1.state[10] ), .D0(\ws2812_u1.state[11] ), 
    .B0(\ws2812_u1.state[10] ), .CE(\ws2812_u1.state_tran ), 
    .LSR(\ws2812_u1.rst_N_2 ), .CLK(clk_in_c), .Q1(\ws2812_u1.state[11] ), 
    .F0(\ws2812_u1.n1513 ), .F1(\ws2812_u1.state[10].sig_016.FeedThruLUT ));
  led_pad_SLICE_443 \led_pad.SLICE_443 ( .F0(\led_pad.vcc ));
  rst_n_in rst_n_in_I( .PADDI(rst_n_in_c), .rst_n_in(rst_n_in));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  led led_I( .PADDO(led_c), .led(led));
endmodule

module ws2812_u1_SLICE_0 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cycle_cnt_1180_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ws2812_u1_SLICE_1 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_2 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_3 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ws2812_u1_SLICE_5 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_6 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_7 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_8 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_9 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_10 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_11 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_12 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_13 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_14 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cycle_cnt_1180_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_15 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_16 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \ws2812_u1/cycle_cnt_1180_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_17 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_18 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_19 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_20 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_21 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_22 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cycle_cnt_1180_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_23 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/rst_cnt_1181_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_24 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \ws2812_u1/cnt_time_1178_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_25 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_25_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_25_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module ws2812_u1_SLICE_26 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_26_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_26_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_27 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_27_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_27_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_28 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_28_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_28_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_29 ( input DI1, DI0, D1, C1, C0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \ws2812_u1/i1850_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \ws2812_u1/i1849_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_32 ( input DI1, DI0, D1, B1, D0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \ws2812_u1/i1852_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \ws2812_u1/i1851_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_34 ( input DI1, DI0, B1, A1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \ws2812_u1/i1854_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \ws2812_u1/i1853_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_37 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \ws2812_u1/i1799_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \ws2812_u1/i1798_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_38 ( input DI1, DI0, C1, B1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \ws2812_u1/i1816_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \ws2812_u1/i1855_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_39 ( input DI1, DI0, C1, A1, B0, CE, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \ws2812_u1/i1802_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_39_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20016 \ws2812_u1/bit_cnt_FSM_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20016 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module ws2812_u1_SLICE_40 ( input DI1, DI0, C1, B1, A1, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \ws2812_u1/i1234_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_40_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/state_tran_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xDCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_43 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \ws2812_u1/i1772_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \ws2812_u1/i1770_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_45 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40020 \ws2812_u1/i1774_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \ws2812_u1/i1773_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_47 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40020 \ws2812_u1/i1809_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \ws2812_u1/i1775_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \ws2812_u1/i1258_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \ws2812_u1/i127_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ws2812_u1/state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20016 \ws2812_u1/state_FSM_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_50 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_50_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_50_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/state_FSM_i12 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_52 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_52_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_52_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/state_FSM_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_54 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_54_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_54_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/state_FSM_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_56 ( input DI1, DI0, B1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_56_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_56_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/state_FSM_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_58 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_58_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_58_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/state_FSM_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_61 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 \ws2812_u1/i1796_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \ws2812_u1/i1797_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_63 ( input DI1, DI0, D1, C1, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 \ws2812_u1/i1794_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \ws2812_u1/i1795_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_66 ( input DI1, DI0, C1, A1, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40028 \ws2812_u1/i1848_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \ws2812_u1/i1847_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_68 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_68_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_68_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_69 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_69_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_69_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_71 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_71_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_71_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_73 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_73_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_73_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_75 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \ws2812_u1/i1792_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1793_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_77 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \ws2812_u1/i1790_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \ws2812_u1/i1791_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i13 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i12 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_79 ( input DI1, DI0, C1, B1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40031 \ws2812_u1/i1788_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1789_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i14 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_81 ( input DI1, DI0, C1, B1, D0, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40031 \ws2812_u1/i1786_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \ws2812_u1/i1787_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i17 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i16 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_83 ( input DI1, DI0, D1, A1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40033 \ws2812_u1/i1784_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1785_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i19 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i18 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_85 ( input DI1, DI0, C1, A1, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \ws2812_u1/i1782_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \ws2812_u1/i1783_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i21 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i20 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_86 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_86_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_86_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_88 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_88_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_88_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_90 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_90_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_90_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_92 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_92_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_92_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_94 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_94_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_94_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_97 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 \ws2812_u1/i1780_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1781_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i23 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i22 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_100 ( input DI1, DI0, D1, B1, C0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \ws2812_u1/i1845_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \ws2812_u1/i1846_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_101 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_101_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_101_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_103 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_103_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_103_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_105 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_105_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_105_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_107 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_107_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_107_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_109 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_109_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_109_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_111 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_111_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_111_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_113 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_113_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_113_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_115 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_115_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_115_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_117 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_117_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_117_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_119 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_119_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_119_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20016 \ws2812_u1/ledcolor3_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_121 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_121_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_121_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_123 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_123_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_123_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor3_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor3_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_125 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_125_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_125_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_127 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_127_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20016 \ws2812_u1/ledcolor2_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_129 ( input DI1, DI0, A1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_129_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_129_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor2_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor2_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_132 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_132_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_132_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_133 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_133_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_133_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_135 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_135_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_135_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_137 ( input DI1, DI0, B1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_137_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_137_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_139 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_139_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_139_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_141 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_141_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_141_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_143 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_143_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_143_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_145 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_145_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_145_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_147 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_147_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_147_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_149 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_149_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_151 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_151_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_151_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20016 \ws2812_u1/ledcolor1_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_153 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_153_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_153_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor1_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor1_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_158 ( input DI1, DI0, C1, A1, D0, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \ws2812_u1/i1800_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \ws2812_u1/i1801_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_159 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_159_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_159_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_161 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_161_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_161_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_163 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_163_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_163_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_165 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_165_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_165_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_167 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_167_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_170 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_170_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20016 \ws2812_u1/ledcolor6_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_172 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_172_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_172_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_174 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_174_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_174_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_175 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_175_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_177 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_177_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_179 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_179_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_179_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_181 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_181_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_181_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor6_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor6_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_184 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_184_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_185 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_185_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_185_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_187 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_187_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_189 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_189_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_189_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_191 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_191_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_191_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_193 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_193_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_195 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_195_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20016 \ws2812_u1/ledcolor5_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_197 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_197_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_197_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_200 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_200_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_200_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_201 ( input DI1, DI0, C1, B1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \ws2812_u1/i1842_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1817_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_203 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_203_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_203_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_205 ( input DI1, DI0, A1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_205_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \ws2812_u1.SLICE_205_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_207 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_207_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_207_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor5_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor5_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_211 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_211_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_211_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_213 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_213_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_213_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_215 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \ws2812_u1.SLICE_215_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_215_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_217 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_217_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_217_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_218 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_218_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_218_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_220 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_220_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_220_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_223 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_223_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_223_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20016 \ws2812_u1/ledcolor4_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_225 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_225_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_225_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_227 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_227_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \ws2812_u1.SLICE_227_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_230 ( input DI1, DI0, B1, A1, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40036 \ws2812_u1/i1819_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \ws2812_u1/i1818_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_232 ( input DI1, DI0, C1, B1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \ws2812_u1/i1821_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1820_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_234 ( input DI1, DI0, D1, A1, D0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40033 \ws2812_u1/i1823_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \ws2812_u1/i1822_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_236 ( input DI1, DI0, C1, A1, D0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \ws2812_u1/i1825_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \ws2812_u1/i1824_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_238 ( input DI1, DI0, C1, A1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \ws2812_u1/i1827_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \ws2812_u1/i1826_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_240 ( input DI1, DI0, B1, A1, D0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40036 \ws2812_u1/i1829_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \ws2812_u1/i1828_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_242 ( input DI1, DI0, B1, A1, C0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40036 \ws2812_u1/i1831_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \ws2812_u1/i1830_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_244 ( input DI1, DI0, C1, A1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 \ws2812_u1/i1833_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \ws2812_u1/i1832_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_246 ( input DI1, DI0, D1, B1, D0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40038 \ws2812_u1/i1835_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \ws2812_u1/i1834_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_248 ( input DI1, DI0, C1, A1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \ws2812_u1/i1837_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \ws2812_u1/i1836_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_250 ( input DI1, DI0, D1, C1, C0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40040 \ws2812_u1/i1841_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \ws2812_u1/i1838_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \ws2812_u1/cnt_time_1178__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/cnt_time_1178__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_253 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \ws2812_u1.SLICE_253_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \ws2812_u1.SLICE_253_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_255 ( input DI1, DI0, B1, A1, D0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \ws2812_u1/i1844_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \ws2812_u1/i1843_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/rst_cnt_1181__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \ws2812_u1/rst_cnt_1181__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_259 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \ws2812_u1.SLICE_259_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \ws2812_u1.SLICE_259_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \ws2812_u1/ledcolor4_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \ws2812_u1/ledcolor4_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ws2812_u1_SLICE_263 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \ws2812_u1/i1438_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1343_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_264 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1342_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \ws2812_u1/mux_861_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_266 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1402_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1439_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_268 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \ws2812_u1/mux_932_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \ws2812_u1/i1351_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_269 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \ws2812_u1/i1298_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \ws2812_u1/mux_603_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_271 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \ws2812_u1/i1421_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \ws2812_u1/i1299_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_273 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/i1386_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1422_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_275 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/i1306_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \ws2812_u1/mux_619_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_277 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1425_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1307_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_279 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/i1390_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/i1426_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_281 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \ws2812_u1/i1302_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/mux_611_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_283 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/i1400_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \ws2812_u1/i1437_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_284 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \ws2812_u1/i1436_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \ws2812_u1/i1339_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_286 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/i1338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \ws2812_u1/mux_853_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40058 \ws2812_u1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \ws2812_u1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_288 ( input DI1, D1, C1, B1, A1, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40060 \ws2812_u1/Select_1197_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \ws2812_u1/i1_2_lut_adj_214 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ws2812_u1/led_pwm ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \ws2812_u1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \ws2812_u1/Select_1216_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_290 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40046 \ws2812_u1/mux_964_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_292 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40064 \ws2812_u1/i1613_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_293 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \ws2812_u1/i1_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \ws2812_u1/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40066 \ws2812_u1/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \ws2812_u1/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_295 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1423_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \ws2812_u1/i1303_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_297 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \ws2812_u1/i1388_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \ws2812_u1/i1424_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_299 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/i1267_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \ws2812_u1/mux_377_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_301 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \ws2812_u1/Select_1216_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \ws2812_u1/i1_2_lut_adj_229 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_302 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/mux_811_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1333_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_303 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \ws2812_u1/i1284_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \ws2812_u1/mux_490_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_305 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/mux_677_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \ws2812_u1/i1313_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_307 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/mux_690_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \ws2812_u1/i1315_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_309 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40069 \ws2812_u1/i1273_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_310 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \ws2812_u1/i1372_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1410_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_311 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40042 \ws2812_u1/mux_448_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/i1279_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_312 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1378_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1414_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40076 \ws2812_u1/i1_4_lut_adj_213 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \ws2812_u1/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFC54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40078 \ws2812_u1/i1_4_lut_adj_221 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \ws2812_u1/Select_1216_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_318 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \ws2812_u1/mux_435_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1276_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_319 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \ws2812_u1/mux_569_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1297_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_320 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/mux_556_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \ws2812_u1/i1295_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_321 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40056 \ws2812_u1/mux_480_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_323 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \ws2812_u1/i1334_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \ws2812_u1/mux_845_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_326 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40082 \ws2812_u1/mux_919_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/i1349_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_327 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \ws2812_u1/i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \ws2812_u1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_329 ( input D0, C0, B0, A0, output F0 );

  lut40085 \ws2812_u1/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40086 \ws2812_u1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \ws2812_u1/i8_4_lut_adj_220 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_331 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1417_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1285_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_333 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1382_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \ws2812_u1/i1418_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_335 ( input D0, C0, B0, A0, output F0 );

  lut40089 \ws2812_u1/i6_4_lut_adj_215 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40090 \ws2812_u1/i9_4_lut_adj_217 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \ws2812_u1/i7_4_lut_adj_216 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_337 ( input DI1, C1, B1, D0, B0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \ws2812_u1/i1777_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \ws2812_u1/i2_2_lut_adj_218 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/bit_cnt_FSM_i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40093 \ws2812_u1/i7_4_lut_adj_226 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \ws2812_u1/i6_4_lut_adj_219 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_339 ( input D0, C0, B0, A0, output F0 );

  lut40095 \ws2812_u1/i2210_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_341 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1356_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \ws2812_u1/mux_974_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_343 ( input D0, C0, B0, A0, output F0 );

  lut40097 \ws2812_u1/Select_1216_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_345 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1263_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/mux_369_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40098 \ws2812_u1/i8_4_lut_adj_225 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \ws2812_u1/i6_4_lut_adj_223 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_349 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \ws2812_u1/i1442_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1357_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_351 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \ws2812_u1/i1406_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/i1443_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_353 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \ws2812_u1/i1352_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \ws2812_u1/mux_966_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_355 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1440_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1353_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_357 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1404_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1441_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_359 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/mux_1040_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \ws2812_u1/i1367_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_361 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1360_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \ws2812_u1/mux_982_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_363 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \ws2812_u1/i1444_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1361_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_365 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40047 \ws2812_u1/i1408_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \ws2812_u1/i1445_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_367 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \ws2812_u1/mux_1053_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1369_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_369 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40061 \ws2812_u1/i1_2_lut_adj_224 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_371 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/i1324_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \ws2812_u1/mux_740_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_373 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \ws2812_u1/i1431_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1325_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_375 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \ws2812_u1/i1396_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \ws2812_u1/i1432_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_377 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \ws2812_u1/i1316_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \ws2812_u1/mux_724_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_379 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \ws2812_u1/i1427_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \ws2812_u1/i1317_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_381 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1392_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1428_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_383 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \ws2812_u1/i1320_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \ws2812_u1/mux_732_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_385 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1429_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \ws2812_u1/i1321_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_387 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40104 \ws2812_u1/i2_2_lut_adj_227 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40105 \ws2812_u1/i7_4_lut_adj_231 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \ws2812_u1/i6_4_lut_adj_228 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_389 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1411_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1264_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_391 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \ws2812_u1/i1394_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1430_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_393 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1375_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \ws2812_u1/i1412_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_395 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \ws2812_u1/mux_798_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1331_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_397 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \ws2812_u1/i1280_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \ws2812_u1/mux_482_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_399 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1415_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1281_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_401 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1380_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1416_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_403 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1288_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \ws2812_u1/mux_498_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_405 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1419_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1289_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_407 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \ws2812_u1/i1384_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \ws2812_u1/i1420_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_409 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \ws2812_u1/mux_361_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_411 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \ws2812_u1/i1409_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1260_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_413 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \ws2812_u1/i1434_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \ws2812_u1/i1335_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_415 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \ws2812_u1/i1398_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \ws2812_u1/i1435_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_417 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40056 \ws2812_u1/i1347_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_419 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \ws2812_u1/i1413_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \ws2812_u1/i1268_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_421 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40108 \ws2812_u1/i5_4_lut_adj_222 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \ws2812_u1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ws2812_u1/shift_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_422 ( input DI1, D1, C1, A1, D0, B0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40110 \ws2812_u1/i1769_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \ws2812_u1/i2322_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \ws2812_u1/cycle_cnt_1180__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_426 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40045 \ws2812_u1/i1311_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_430 ( input DI1, D1, C1, B1, A1, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40112 \ws2812_u1/i2324_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \ws2812_u1/i2194_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \ws2812_u1/state_tran_rst_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_432 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40073 \ws2812_u1/i1365_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_433 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \ws2812_u1/rst_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ws2812_u1_SLICE_434 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40056 \ws2812_u1/i1329_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_438 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40056 \ws2812_u1/i1293_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ws2812_u1_SLICE_440 ( input DI1, A1, D0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \ws2812_u1.SLICE_440_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \ws2812_u1/i1_2_lut_adj_230 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \ws2812_u1/state_FSM_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module led_pad_SLICE_443 ( output F0 );
  wire   GNDI;

  lut40115 \led_pad.vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_n_in ( output PADDI, input rst_n_in );
  wire   GNDI;

  BB_B_B \rst_n_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(rst_n_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (rst_n_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module led ( input PADDO, output led );
  wire   VCCI;

  BB_B_B \led_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led) = (0:0:0,0:0:0);
  endspecify

endmodule
