Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis   -part PA5M300  -package FBGA896  -grade STD    -async_globalthreshold 800 -seqshift_to_uram 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synlog\report\RISCV_TOP_fpga_mapper.xml  -top_level_module  RISCV_TOP  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.vm   -freq 100.000   -tcl  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\designer\RISCV_TOP\synthesis.fdc  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synwork\RISCV_TOP_prem.srd  -sap  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.sap  -otap  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.tap  -omap  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.map  -devicelib  Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\lib\generic\acg5.v  -sap  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.sap  -ologparam  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\syntmp\RISCV_TOP.plg  -osyn  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.srm  -prjdir  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\  -prjname  RISCV_TOP_syn  -log  D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synlog\RISCV_TOP_fpga_mapper.srr 
rc:1 success:1 runtime:100
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\scratchproject.prs|io:o|time:1498558766|size:30947|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.vm|io:o|time:1498558913|size:5446605|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\designer\RISCV_TOP\synthesis.fdc|io:i|time:1498558726|size:514|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synwork\RISCV_TOP_prem.srd|io:i|time:1498558814|size:1572007|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.sap|io:o|time:1498558817|size:25326|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.tap|io:o|time:0|size:0|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.map|io:o|time:1498558916|size:28|exec:0
file:Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\lib\generic\acg5.v|io:i|time:1487970424|size:36194|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.sap|io:o|time:1498558817|size:25326|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\syntmp\RISCV_TOP.plg|io:o|time:1498558916|size:1707|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.srm|io:o|time:1498558911|size:10941|exec:0
file:D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synlog\RISCV_TOP_fpga_mapper.srr|io:o|time:1498558916|size:403742|exec:0
file:Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\bin\m_generic.exe|io:i|time:1484251694|size:17957376|exec:1
file:Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\bin64\m_generic.exe|io:i|time:1484251728|size:32495616|exec:1
