

*** CYCLE 0
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	ADDI R1 R0 #12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, ADDI R1 R0 #12
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDI R1 R0 #12
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDI R1 R0 #12


*** CYCLE 5
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 6
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 7
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 8
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 9
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 10
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 11
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 12
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 13
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 14
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 15
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 16
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 18
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 20
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 21
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 22
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 23
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 24
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 25
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 26
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 27
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 29
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 30
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 31
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 33
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 34
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 35
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 36
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 37
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 38
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 39
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 40
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 41
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 42
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 43
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 45
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 46
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 47
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 48
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 49
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 50
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 51
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 52
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 53
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 54
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 55
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 56
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 57
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 58
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 59
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 60
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 61
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 62
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 63
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 64
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 65
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 66
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 67
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 68
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 69
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 70
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 71
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 72
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 73
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 74
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 75
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 76
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 77
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 78
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 79
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 80
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 81
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 82
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 83
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 84
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 85
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 86
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 87
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 88
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 89
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 90
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 91
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 92
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 93
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 94
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 95
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 96
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 97
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 98
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 99
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 100
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 101
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 102
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 103
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 104
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 105
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 106
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 107
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 108
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 109
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 110
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 111
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 112
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 113
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 114
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 115
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 116
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 117
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 118
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 119
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 120
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 121
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 122
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 123
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 124
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 125
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 126
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 127
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 128
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 129
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 130
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 131
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 132
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 133
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 134
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 135
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 136
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 137
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 138
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 139
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 140
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 141
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 142
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 143
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 144
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 145
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 146
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 147
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 148
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 149
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 150
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 151
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 152
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 153
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 154
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 155
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 156
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 157
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 158
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 159
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 160
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 161
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 162
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 163
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 164
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 165
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 166
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 167
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 168
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 169
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 170
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 171
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 172
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (48)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 173
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (48)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 174
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R2
		name 'INT', stage 1 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (48)R2


*** CYCLE 175
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F16 (144)R2
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R2


*** CYCLE 176
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:
		L.S F16 (144)R2


*** CYCLE 177
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 178
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 179
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F8
DIV fu:
wb:



*** CYCLE 180
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F0 F0 F8


*** CYCLE 181
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 182
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F0 (192)R2
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 183
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F0 (192)R2
		name 'INT', stage 1 (from end), cycle 0/1, ADDUI R2 R2 #4
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F0 F0 F16
MULT fu:
DIV fu:
wb:



*** CYCLE 184
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, ADDUI R2 R2 #4
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F0 (192)R2		ADD.S F0 F0 F16


*** CYCLE 185
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F EB 51 B8 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		ADDUI R2 R2 #4


*** CYCLE 186
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F EB 51 B8 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 187
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F EB 51 B8 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 188
Memory
	Address		Data
	0x00000000	0C 00 01 20 24 00 20 10 01 00 21 28 30 00 40 98
	0x00000010	60 00 48 98 90 00 50 98 02 00 08 04 00 00 10 04
	0x00000020	C0 00 40 B8 04 00 42 24 D8 FF FF 0B 00 00 00 FC
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	0A D7 23 3C 0A D7 23 3D EB 51 B8 3D 0A D7 23 3E
	0x000000D0	00 00 80 3E EB 51 B8 3E 48 E1 FA 3E 0A D7 23 3F
	0x000000E0	2A 5C 4F 3F 00 00 80 3F 48 E1 9A 3F EB 51 B8 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

