$date
	Sat Mar 23 14:05:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdder1bit_tb $end
$var wire 1 ! y $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ w0 $end
$var reg 1 % w1 $end
$scope module fulladder $end
$var wire 1 # cin $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var reg 1 " cout $end
$var reg 1 & line1 $end
$var reg 1 ' line2 $end
$var reg 1 ( line3 $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
1&
0#
1%
#60
1"
1(
0!
1#
#80
0"
0(
1!
0#
0%
1$
#100
1"
1(
0!
1#
#120
0(
1'
0&
0#
1%
#140
1!
1#
#160
