
---------- Begin Simulation Statistics ----------
final_tick                                65038294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688604                       # Number of bytes of host memory used
host_op_rate                                   367480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   297.57                       # Real time elapsed on the host
host_tick_rate                              218562904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065038                       # Number of seconds simulated
sim_ticks                                 65038294500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.014277                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9135407                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10037334                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16037159                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721890                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              254                       # Number of indirect misses.
system.cpu.branchPred.lookups                21316598                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516170                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.300766                       # CPI: cycles per instruction
system.cpu.discardedOps                        546009                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           51826030                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18854540                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10496881                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9686413                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.768778                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        130076589                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       120390176                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22774                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        43397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       635139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1271013                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            227                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2861                       # Transaction distribution
system.membus.trans_dist::CleanEvict              223                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        42464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2886528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2886528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19690                       # Request fanout histogram
system.membus.respLayer1.occupancy          185058500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            50807500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       600860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19038                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        601107                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15741                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1803073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1906898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    153851648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8503296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              162354944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3309                       # Total snoops (count)
system.tol2bus.snoopTraffic                    366208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           639195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 595559     93.17%     93.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43633      6.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             639195                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1900532500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86952989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1502765499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               600698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15487                       # number of demand (read+write) hits
system.l2.demand_hits::total                   616185                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              600698                       # number of overall hits
system.l2.overall_hits::.cpu.data               15487                       # number of overall hits
system.l2.overall_hits::total                  616185                       # number of overall hits
system.l2.demand_misses::.cpu.inst                409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19292                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19701                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               409                       # number of overall misses
system.l2.overall_misses::.cpu.data             19292                       # number of overall misses
system.l2.overall_misses::total                 19701                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33916500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1702679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1736596000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33916500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1702679500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1736596000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           601107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               635886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          601107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              635886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.554703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.554703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82925.427873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88258.319511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88147.606720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82925.427873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88258.319511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88147.606720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2861                       # number of writebacks
system.l2.writebacks::total                      2861                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1509140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1538904500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1509140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1538904500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.554415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.554415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030965                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72950.980392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78266.803236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78156.653123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72950.980392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78266.803236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78156.653123                       # average overall mshr miss latency
system.l2.replacements                           3309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31653                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       557681                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           557681                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       557681                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       557681                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18995                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1674515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1674515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88155.567255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88155.567255                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1484565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1484565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78155.567255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78155.567255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         600698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             600698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33916500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33916500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       601107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         601107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82925.427873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82925.427873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72950.980392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72950.980392                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28164500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28164500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94829.966330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94829.966330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85628.919861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85628.919861                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13123.459666                       # Cycle average of tags in use
system.l2.tags.total_refs                     1227603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.337023                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.807541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       302.152173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12820.499951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.782501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.800992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14660                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9840621                       # Number of tag accesses
system.l2.tags.data_accesses                  9840621                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2468096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2520320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       366208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          366208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            802973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          37948351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38751324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       802973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           802973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5630652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5630652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5630652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           802973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         37948351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44381976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012355150750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               78609                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2861                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              298                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    620095500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  196900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1358470500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15746.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34496.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.875677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.819788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.592682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37      0.30%      0.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6594     54.15%     54.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3258     26.75%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1057      8.68%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          673      5.53%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          284      2.33%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      0.42%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.34%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          183      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12178                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.588608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.351392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1658.371830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          314     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.028481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.027106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.230553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              311     98.42%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.32%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2520320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  364608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2520320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               366208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65036453000                       # Total gap between requests
system.mem_ctrls.avgGap                    2883972.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2468096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       364608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 802973.085341283120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 37948350.567526027560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5606051.062731972896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23983500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1334487000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 743977643500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29391.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34604.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130020559.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             42225960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             22439835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           137059440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12950820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5133473280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11886258450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14965224480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32199632265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        495.087279                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38784363500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2171520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24082411000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             44739240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             23775675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           144113760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16787520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5133473280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12052839810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14824945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32240674725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        495.718330                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38418483500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2171520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24448291000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28840267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28840267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28840267                       # number of overall hits
system.cpu.icache.overall_hits::total        28840267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       601107                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         601107                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       601107                       # number of overall misses
system.cpu.icache.overall_misses::total        601107                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7952012500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7952012500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7952012500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7952012500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29441374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29441374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29441374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29441374                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020417                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020417                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020417                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020417                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13228.946760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13228.946760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13228.946760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13228.946760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       600860                       # number of writebacks
system.cpu.icache.writebacks::total            600860                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       601107                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       601107                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       601107                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       601107                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7350906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7350906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7350906500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7350906500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020417                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020417                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020417                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020417                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12228.948423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12228.948423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12228.948423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12228.948423                       # average overall mshr miss latency
system.cpu.icache.replacements                 600860                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28840267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28840267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       601107                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        601107                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7952012500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7952012500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29441374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29441374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13228.946760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13228.946760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       601107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       601107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7350906500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7350906500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12228.948423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12228.948423                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.660834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29441373                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            601106                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             48.978671                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.660834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59483854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59483854                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35983938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35983938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36029989                       # number of overall hits
system.cpu.dcache.overall_hits::total        36029989                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43142                       # number of overall misses
system.cpu.dcache.overall_misses::total         43142                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2538718500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2538718500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2538718500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2538718500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36027056                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36027056                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36073131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36073131                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001196                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58878.391855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58878.391855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58845.637662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58845.637662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31653                       # number of writebacks
system.cpu.dcache.writebacks::total             31653                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8355                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8355                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34779                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1917137500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1917137500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1917752000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1917752000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55148.793257                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55148.793257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55141.090888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55141.090888                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34267                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21708630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21708630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    231561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    231561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21724412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21724412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14672.474971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14672.474971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    213574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    213574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13581.812401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13581.812401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14275308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14275308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2307157500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2307157500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84399.967076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84399.967076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1703563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1703563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89482.272298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89482.272298                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46051                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46051                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       614500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       614500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000347                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 38406.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 38406.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.661914                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36236304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1041.901837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.661914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72524113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72524113                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65038294500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
