// Seed: 1795228030
macromodule module_0;
  wire id_1, id_2, id_3, id_4, id_5;
  assign id_2 = !!"";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  int id_5 (
      .id_0({id_1}),
      .id_1(id_2),
      .id_2(1)
  );
  assign id_1[1'd0] = id_4;
  module_0 modCall_1 ();
  wire id_6;
  logic [7:0][1 'h0] id_7 (
      1,
      1,
      1
  );
endmodule
