#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Jan 07 14:08:22 2017
# Process ID: 10424
# Current directory: c:/Users/speci/vivado/hdmi_vga/hdmi_vga.tmp/pixel_processor_v1_1_project/pixel_processor_v1_1_project.runs/synth_1
# Command line: vivado.exe -log pixel_processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pixel_processor.tcl
# Log file: c:/Users/speci/vivado/hdmi_vga/hdmi_vga.tmp/pixel_processor_v1_1_project/pixel_processor_v1_1_project.runs/synth_1/pixel_processor.vds
# Journal file: c:/Users/speci/vivado/hdmi_vga/hdmi_vga.tmp/pixel_processor_v1_1_project/pixel_processor_v1_1_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pixel_processor.tcl -notrace
Command: synth_design -top pixel_processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 289.508 ; gain = 79.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pixel_processor' [c:/Users/speci/vivado/hdmi_vga_pxl_ip/hdmi_vga_pxl_ip.srcs/sources_1/new/pixel_processor.v:23]
	Parameter IMAGE_WIDTH bound to: 1280 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pixel_processor' (1#1) [c:/Users/speci/vivado/hdmi_vga_pxl_ip/hdmi_vga_pxl_ip.srcs/sources_1/new/pixel_processor.v:23]
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[23] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[22] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[21] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[20] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[19] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[18] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[17] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[16] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[15] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[14] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[13] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[12] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[11] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[10] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[9] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[8] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[7] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[6] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[5] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[4] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[3] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[2] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[1] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[0] driven by constant 1
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[23]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[22]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[21]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[20]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[19]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[18]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[17]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[16]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[15]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[14]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[13]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[12]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[11]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[10]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[9]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[8]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[7]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[6]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[5]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[4]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[3]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[2]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[1]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 326.918 ; gain = 117.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 326.918 ; gain = 117.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/speci/vivado/hdmi_vga_pxl_ip/hdmi_vga_pxl_ip.srcs/constrs_1/imports/Xilinx/zybo-master.xdc]
Finished Parsing XDC File [c:/Users/speci/vivado/hdmi_vga_pxl_ip/hdmi_vga_pxl_ip.srcs/constrs_1/imports/Xilinx/zybo-master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 601.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixel_processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[23] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[22] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[21] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[20] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[19] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[18] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[17] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[16] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[15] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[14] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[13] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[12] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[11] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[10] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[9] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[8] driven by constant 0
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[7] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[6] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[5] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[4] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[3] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[2] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[1] driven by constant 1
WARNING: [Synth 8-3917] design pixel_processor has port pxl_out[0] driven by constant 1
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[23]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[22]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[21]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[20]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[19]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[18]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[17]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[16]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[15]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[14]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[13]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[12]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[11]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[10]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[9]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[8]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[7]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[6]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[5]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[4]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[3]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[2]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[1]
WARNING: [Synth 8-3331] design pixel_processor has unconnected port pxl_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 601.125 ; gain = 391.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT3   |     4|
|5     |LUT4   |     3|
|6     |LUT5   |     4|
|7     |LUT6   |     4|
|8     |FDRE   |    34|
|9     |IBUF   |     1|
|10    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   118|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 604.641 ; gain = 108.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 604.641 ; gain = 394.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 606.715 ; gain = 396.941
INFO: [Common 17-1381] The checkpoint 'c:/Users/speci/vivado/hdmi_vga/hdmi_vga.tmp/pixel_processor_v1_1_project/pixel_processor_v1_1_project.runs/synth_1/pixel_processor.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 606.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 07 14:08:58 2017...
