
ost-pv-processing-module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a0  0800c268  0800c268  0001c268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb08  0800cb08  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb08  0800cb08  0001cb08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb10  0800cb10  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800cb10  0800cb10  0001cb10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800cb18  0800cb18  0001cb18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800cb20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d88  200001dc  0800ccfc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f64  0800ccfc  00024f64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025f25  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003faf  00000000  00000000  00046174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001860  00000000  00000000  0004a128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012dc  00000000  00000000  0004b988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005374  00000000  00000000  0004cc64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000191b0  00000000  00000000  00051fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00100840  00000000  00000000  0006b188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008ef0  00000000  00000000  0016b9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001748b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c250 	.word	0x0800c250

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800c250 	.word	0x0800c250

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <strcmp>:
 8000280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000284:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000288:	2a01      	cmp	r2, #1
 800028a:	bf28      	it	cs
 800028c:	429a      	cmpcs	r2, r3
 800028e:	d0f7      	beq.n	8000280 <strcmp>
 8000290:	1ad0      	subs	r0, r2, r3
 8000292:	4770      	bx	lr

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	; 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__gedf2>:
 8000a30:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a34:	e006      	b.n	8000a44 <__cmpdf2+0x4>
 8000a36:	bf00      	nop

08000a38 <__ledf2>:
 8000a38:	f04f 0c01 	mov.w	ip, #1
 8000a3c:	e002      	b.n	8000a44 <__cmpdf2+0x4>
 8000a3e:	bf00      	nop

08000a40 <__cmpdf2>:
 8000a40:	f04f 0c01 	mov.w	ip, #1
 8000a44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5a:	d01b      	beq.n	8000a94 <__cmpdf2+0x54>
 8000a5c:	b001      	add	sp, #4
 8000a5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a62:	bf0c      	ite	eq
 8000a64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a68:	ea91 0f03 	teqne	r1, r3
 8000a6c:	bf02      	ittt	eq
 8000a6e:	ea90 0f02 	teqeq	r0, r2
 8000a72:	2000      	moveq	r0, #0
 8000a74:	4770      	bxeq	lr
 8000a76:	f110 0f00 	cmn.w	r0, #0
 8000a7a:	ea91 0f03 	teq	r1, r3
 8000a7e:	bf58      	it	pl
 8000a80:	4299      	cmppl	r1, r3
 8000a82:	bf08      	it	eq
 8000a84:	4290      	cmpeq	r0, r2
 8000a86:	bf2c      	ite	cs
 8000a88:	17d8      	asrcs	r0, r3, #31
 8000a8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8e:	f040 0001 	orr.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__cmpdf2+0x64>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d107      	bne.n	8000ab4 <__cmpdf2+0x74>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d1d6      	bne.n	8000a5c <__cmpdf2+0x1c>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d0d3      	beq.n	8000a5c <__cmpdf2+0x1c>
 8000ab4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_cdrcmple>:
 8000abc:	4684      	mov	ip, r0
 8000abe:	4610      	mov	r0, r2
 8000ac0:	4662      	mov	r2, ip
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	e000      	b.n	8000acc <__aeabi_cdcmpeq>
 8000aca:	bf00      	nop

08000acc <__aeabi_cdcmpeq>:
 8000acc:	b501      	push	{r0, lr}
 8000ace:	f7ff ffb7 	bl	8000a40 <__cmpdf2>
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	bf48      	it	mi
 8000ad6:	f110 0f00 	cmnmi.w	r0, #0
 8000ada:	bd01      	pop	{r0, pc}

08000adc <__aeabi_dcmpeq>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff fff4 	bl	8000acc <__aeabi_cdcmpeq>
 8000ae4:	bf0c      	ite	eq
 8000ae6:	2001      	moveq	r0, #1
 8000ae8:	2000      	movne	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmplt>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffea 	bl	8000acc <__aeabi_cdcmpeq>
 8000af8:	bf34      	ite	cc
 8000afa:	2001      	movcc	r0, #1
 8000afc:	2000      	movcs	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmple>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffe0 	bl	8000acc <__aeabi_cdcmpeq>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpge>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffce 	bl	8000abc <__aeabi_cdrcmple>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpgt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffc4 	bl	8000abc <__aeabi_cdrcmple>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpun>:
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__aeabi_dcmpun+0x10>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d10a      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__aeabi_dcmpun+0x20>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c10:	f000 b970 	b.w	8000ef4 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	460d      	mov	r5, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	460f      	mov	r7, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4694      	mov	ip, r2
 8000c40:	d965      	bls.n	8000d0e <__udivmoddi4+0xe2>
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	b143      	cbz	r3, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	f1c3 0220 	rsb	r2, r3, #32
 8000c50:	409f      	lsls	r7, r3
 8000c52:	fa20 f202 	lsr.w	r2, r0, r2
 8000c56:	4317      	orrs	r7, r2
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5e:	fa1f f58c 	uxth.w	r5, ip
 8000c62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c66:	0c22      	lsrs	r2, r4, #16
 8000c68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c70:	fb01 f005 	mul.w	r0, r1, r5
 8000c74:	4290      	cmp	r0, r2
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c78:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c80:	f080 811c 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f240 8119 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	4462      	add	r2, ip
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ca2:	42a5      	cmp	r5, r4
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x90>
 8000ca6:	eb1c 0404 	adds.w	r4, ip, r4
 8000caa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cae:	f080 8107 	bcs.w	8000ec0 <__udivmoddi4+0x294>
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	f240 8104 	bls.w	8000ec0 <__udivmoddi4+0x294>
 8000cb8:	4464      	add	r4, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11e      	cbz	r6, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40dc      	lsrs	r4, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e9c6 4300 	strd	r4, r3, [r6]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0xbc>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80ed 	beq.w	8000eb6 <__udivmoddi4+0x28a>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e9c6 0500 	strd	r0, r5, [r6]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d149      	bne.n	8000d84 <__udivmoddi4+0x158>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d302      	bcc.n	8000cfa <__udivmoddi4+0xce>
 8000cf4:	4282      	cmp	r2, r0
 8000cf6:	f200 80f8 	bhi.w	8000eea <__udivmoddi4+0x2be>
 8000cfa:	1a84      	subs	r4, r0, r2
 8000cfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000d00:	2001      	movs	r0, #1
 8000d02:	4617      	mov	r7, r2
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0e2      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	e9c6 4700 	strd	r4, r7, [r6]
 8000d0c:	e7df      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xe6>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f382 	clz	r3, r2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d30:	0c22      	lsrs	r2, r4, #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb0e f005 	mul.w	r0, lr, r5
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d42:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2b8>
 8000d4e:	4645      	mov	r5, r8
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d58:	fb07 2210 	mls	r2, r7, r0, r2
 8000d5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x14e>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x14c>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2c2>
 8000d78:	4610      	mov	r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d82:	e79f      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d84:	f1c1 0720 	rsb	r7, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa05 f401 	lsl.w	r4, r5, r1
 8000d96:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9a:	40fd      	lsrs	r5, r7
 8000d9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	fb09 5518 	mls	r5, r9, r8, r5
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4464      	add	r4, ip
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	b29d      	uxth	r5, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2ac>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2ac>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	4464      	add	r4, ip
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46ae      	mov	lr, r5
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x29c>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x298>
 8000e1c:	b156      	cbz	r6, 8000e34 <__udivmoddi4+0x208>
 8000e1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e22:	eb64 040e 	sbc.w	r4, r4, lr
 8000e26:	fa04 f707 	lsl.w	r7, r4, r7
 8000e2a:	40ca      	lsrs	r2, r1
 8000e2c:	40cc      	lsrs	r4, r1
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	e9c6 7400 	strd	r7, r4, [r6]
 8000e34:	4618      	mov	r0, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3c:	f1c3 0120 	rsb	r1, r3, #32
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	fa20 f201 	lsr.w	r2, r0, r1
 8000e48:	fa25 f101 	lsr.w	r1, r5, r1
 8000e4c:	409d      	lsls	r5, r3
 8000e4e:	432a      	orrs	r2, r5
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e60:	0c11      	lsrs	r1, r2, #16
 8000e62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e66:	fb00 f50e 	mul.w	r5, r0, lr
 8000e6a:	428d      	cmp	r5, r1
 8000e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x258>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b0>
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1b49      	subs	r1, r1, r5
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	fb05 f10e 	mul.w	r1, r5, lr
 8000e98:	4291      	cmp	r1, r2
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x282>
 8000e9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000ea0:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000eaa:	3d02      	subs	r5, #2
 8000eac:	4462      	add	r2, ip
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0xfc>
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e708      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ebc:	4639      	mov	r1, r7
 8000ebe:	e6e6      	b.n	8000c8e <__udivmoddi4+0x62>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	e6fb      	b.n	8000cbc <__udivmoddi4+0x90>
 8000ec4:	4548      	cmp	r0, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed4:	4645      	mov	r5, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x282>
 8000ed8:	462b      	mov	r3, r5
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x258>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee4:	3d02      	subs	r5, #2
 8000ee6:	4462      	add	r2, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x124>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e70a      	b.n	8000d04 <__udivmoddi4+0xd8>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x14e>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <_ZL13calculate_crcPKhj>:
#include <SHT30.hpp>

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b087      	sub	sp, #28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8000f02:	23ff      	movs	r3, #255	; 0xff
 8000f04:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
 8000f0a:	e020      	b.n	8000f4e <_ZL13calculate_crcPKhj+0x56>
		crc ^= data[i];
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	4413      	add	r3, r2
 8000f12:	781a      	ldrb	r2, [r3, #0]
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	4053      	eors	r3, r2
 8000f18:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	e010      	b.n	8000f42 <_ZL13calculate_crcPKhj+0x4a>
			if ((crc & 0x80u) != 0) {
 8000f20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	da06      	bge.n	8000f36 <_ZL13calculate_crcPKhj+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8000f28:	7dfb      	ldrb	r3, [r7, #23]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000f32:	75fb      	strb	r3, [r7, #23]
 8000f34:	e002      	b.n	8000f3c <_ZL13calculate_crcPKhj+0x44>
			} else {
				crc <<= 1u;
 8000f36:	7dfb      	ldrb	r3, [r7, #23]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2b07      	cmp	r3, #7
 8000f46:	d9eb      	bls.n	8000f20 <_ZL13calculate_crcPKhj+0x28>
	for (size_t i = 0; i < length; i++) {
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	613b      	str	r3, [r7, #16]
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d3da      	bcc.n	8000f0c <_ZL13calculate_crcPKhj+0x14>
			}
		}
	}
	return crc;
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	371c      	adds	r7, #28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <_ZL15uint8_to_uint16hh>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	460a      	mov	r2, r1
 8000f6e:	71fb      	strb	r3, [r7, #7]
 8000f70:	4613      	mov	r3, r2
 8000f72:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	79bb      	ldrb	r3, [r7, #6]
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b29b      	uxth	r3, r3
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <_Z14SHT30_send_cmdP7SHT30_tt>:
	}

	return 1;
}

uint8_t SHT30_send_cmd(SHT30_t* sht, uint16_t cmd) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af02      	add	r7, sp, #8
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(uint8_t)((cmd & 0xff00u) >> 8u), uint8_t(cmd & 0xffu)};
 8000f9c:	887b      	ldrh	r3, [r7, #2]
 8000f9e:	0a1b      	lsrs	r3, r3, #8
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	733b      	strb	r3, [r7, #12]
 8000fa6:	887b      	ldrh	r3, [r7, #2]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(sht->hi2c, SHT30_I2C_ADDR << 1u, command_buffer, sizeof(command_buffer),
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6818      	ldr	r0, [r3, #0]
 8000fb0:	f107 020c 	add.w	r2, r7, #12
 8000fb4:	231e      	movs	r3, #30
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2302      	movs	r3, #2
 8000fba:	2188      	movs	r1, #136	; 0x88
 8000fbc:	f003 fc5c 	bl	8004878 <HAL_I2C_Master_Transmit>
 8000fc0:	4603      	mov	r3, r0
								SHT30_I2C_TIMEOUT) != HAL_OK) {
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	bf14      	ite	ne
 8000fc6:	2301      	movne	r3, #1
 8000fc8:	2300      	moveq	r3, #0
 8000fca:	b2db      	uxtb	r3, r3
	if (HAL_I2C_Master_Transmit(sht->hi2c, SHT30_I2C_ADDR << 1u, command_buffer, sizeof(command_buffer),
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <_Z14SHT30_send_cmdP7SHT30_tt+0x44>
		return 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	e000      	b.n	8000fd6 <_Z14SHT30_send_cmdP7SHT30_tt+0x46>
	}

	return 1;
 8000fd4:	2301      	movs	r3, #1

}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>:

uint8_t SHT30_read_temp_humidity(SHT30_t* sht, float* temperature, float* humidity) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08a      	sub	sp, #40	; 0x28
 8000fe4:	af02      	add	r7, sp, #8
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
	SHT30_send_cmd(sht, SHT30_COMMAND_MEASURE_HIGHREP_STRETCH);
 8000fec:	f642 4106 	movw	r1, #11270	; 0x2c06
 8000ff0:	68f8      	ldr	r0, [r7, #12]
 8000ff2:	f7ff ffcd 	bl	8000f90 <_Z14SHT30_send_cmdP7SHT30_tt>

	HAL_Delay(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f002 fac2 	bl	8003580 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(sht->hi2c, SHT30_I2C_ADDR << 1u, buffer, sizeof(buffer), SHT30_I2C_TIMEOUT) != HAL_OK) {
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	6818      	ldr	r0, [r3, #0]
 8001000:	f107 0214 	add.w	r2, r7, #20
 8001004:	231e      	movs	r3, #30
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2306      	movs	r3, #6
 800100a:	2188      	movs	r1, #136	; 0x88
 800100c:	f003 fd32 	bl	8004a74 <HAL_I2C_Master_Receive>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	bf14      	ite	ne
 8001016:	2301      	movne	r3, #1
 8001018:	2300      	moveq	r3, #0
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x44>
		return 0;
 8001020:	2300      	movs	r3, #0
 8001022:	e04f      	b.n	80010c4 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xe4>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001024:	f107 0314 	add.w	r3, r7, #20
 8001028:	2102      	movs	r1, #2
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff ff64 	bl	8000ef8 <_ZL13calculate_crcPKhj>
 8001030:	4603      	mov	r3, r0
 8001032:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	3303      	adds	r3, #3
 800103a:	2102      	movs	r1, #2
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff5b 	bl	8000ef8 <_ZL13calculate_crcPKhj>
 8001042:	4603      	mov	r3, r0
 8001044:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8001046:	7dbb      	ldrb	r3, [r7, #22]
 8001048:	7ffa      	ldrb	r2, [r7, #31]
 800104a:	429a      	cmp	r2, r3
 800104c:	d103      	bne.n	8001056 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x76>
 800104e:	7e7b      	ldrb	r3, [r7, #25]
 8001050:	7fba      	ldrb	r2, [r7, #30]
 8001052:	429a      	cmp	r2, r3
 8001054:	d001      	beq.n	800105a <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x7a>
		return 0;
 8001056:	2300      	movs	r3, #0
 8001058:	e034      	b.n	80010c4 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xe4>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 800105a:	7d3b      	ldrb	r3, [r7, #20]
 800105c:	7d7a      	ldrb	r2, [r7, #21]
 800105e:	4611      	mov	r1, r2
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff7f 	bl	8000f64 <_ZL15uint8_to_uint16hh>
 8001066:	4603      	mov	r3, r0
 8001068:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 800106a:	7dfb      	ldrb	r3, [r7, #23]
 800106c:	7e3a      	ldrb	r2, [r7, #24]
 800106e:	4611      	mov	r1, r2
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff77 	bl	8000f64 <_ZL15uint8_to_uint16hh>
 8001076:	4603      	mov	r3, r0
 8001078:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 800107a:	8bbb      	ldrh	r3, [r7, #28]
 800107c:	ee07 3a90 	vmov	s15, r3
 8001080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001084:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80010cc <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xec>
 8001088:	ee27 7a87 	vmul.f32	s14, s15, s14
 800108c:	eddf 6a10 	vldr	s13, [pc, #64]	; 80010d0 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf0>
 8001090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001094:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80010d4 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf4>
 8001098:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	edc3 7a00 	vstr	s15, [r3]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 80010a2:	8b7b      	ldrh	r3, [r7, #26]
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ac:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80010d8 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf8>
 80010b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010b4:	eddf 6a06 	vldr	s13, [pc, #24]	; 80010d0 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf0>
 80010b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	edc3 7a00 	vstr	s15, [r3]

	return 1;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	432f0000 	.word	0x432f0000
 80010d0:	477fff00 	.word	0x477fff00
 80010d4:	42340000 	.word	0x42340000
 80010d8:	42c80000 	.word	0x42c80000

080010dc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	4618      	mov	r0, r3
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <_ZNKSt4hashIhEclEh>:

  /// Explicit specialization for signed char.
  _Cxx_hashtable_define_trivial_hash(signed char)

  /// Explicit specialization for unsigned char.
  _Cxx_hashtable_define_trivial_hash(unsigned char)
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	70fb      	strb	r3, [r7, #3]
 8001100:	78fb      	ldrb	r3, [r7, #3]
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <_ZNSt8__detail15_Hash_node_baseC1Ev>:
   */
  struct _Hash_node_base
  {
    _Hash_node_base* _M_nxt;

    _Hash_node_base() noexcept : _M_nxt() { }
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4618      	mov	r0, r3
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <_ZNKSt8__detail18_Mod_range_hashingclEjj>:
    typedef std::size_t first_argument_type;
    typedef std::size_t second_argument_type;
    typedef std::size_t result_type;

    result_type
    operator()(first_argument_type __num,
 800112a:	b480      	push	{r7}
 800112c:	b085      	sub	sp, #20
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
	       second_argument_type __den) const noexcept
    { return __num % __den; }
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	fbb3 f2f2 	udiv	r2, r3, r2
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	fb01 f202 	mul.w	r2, r1, r2
 8001144:	1a9b      	subs	r3, r3, r2
 8001146:	4618      	mov	r0, r3
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>:
  /// smallest prime that keeps the load factor small enough.
  struct _Prime_rehash_policy
  {
    using __has_load_factor = true_type;

    _Prime_rehash_policy(float __z = 1.0) noexcept
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	ed87 0a00 	vstr	s0, [r7]
    : _M_max_load_factor(__z), _M_next_resize(0) { }
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>:
		   std::size_t __n_ins) const;

    typedef std::size_t _State;

    _State
    _M_state() const
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    { return _M_next_resize; }
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	4618      	mov	r0, r3
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>:
		      const allocator_type& __a = allocator_type())
	: _M_h(__first, __last, __n, __hf, __eql, __a)
	{ }

      /// Copy constructor.
      unordered_map(const unordered_map&) = default;
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 fb5e 	bl	8001862 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSG_>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>:
    class unordered_map
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fb98 	bl	80018f0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <_ZN8SelectorC1ESt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS1_EEE>:
	uint16_t pin;
};

class Selector {
public:
	Selector(const std::unordered_map<uint8_t, GPIOPortPin> panel_gpio) : panel_gpio(panel_gpio) {}
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	6039      	str	r1, [r7, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6839      	ldr	r1, [r7, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ffd9 	bl	8001190 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b0a3      	sub	sp, #140	; 0x8c
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ee:	f002 f955 	bl	800349c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f2:	f000 f8a1 	bl	8001338 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f6:	f000 fa81 	bl	80016fc <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80011fa:	f000 fa5f 	bl	80016bc <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80011fe:	f000 f969 	bl	80014d4 <_ZL12MX_I2C1_Initv>
  MX_USART1_UART_Init();
 8001202:	f000 f9cf 	bl	80015a4 <_ZL19MX_USART1_UART_Initv>
  MX_ADC1_Init();
 8001206:	f000 f909 	bl	800141c <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 800120a:	f000 f997 	bl	800153c <_ZL12MX_I2C2_Initv>
  //MX_SDIO_SD_Init();
  MX_USART2_UART_Init();
 800120e:	f000 f9f7 	bl	8001600 <_ZL19MX_USART2_UART_Initv>
  MX_USART3_UART_Init();
 8001212:	f000 fa25 	bl	8001660 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  sprintf(msg, "Init\n");
 8001216:	493e      	ldr	r1, [pc, #248]	; (8001310 <main+0x128>)
 8001218:	483e      	ldr	r0, [pc, #248]	; (8001314 <main+0x12c>)
 800121a:	f008 fed1 	bl	8009fc0 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 800121e:	2364      	movs	r3, #100	; 0x64
 8001220:	2264      	movs	r2, #100	; 0x64
 8001222:	493c      	ldr	r1, [pc, #240]	; (8001314 <main+0x12c>)
 8001224:	483c      	ldr	r0, [pc, #240]	; (8001318 <main+0x130>)
 8001226:	f004 fe1e 	bl	8005e66 <HAL_UART_Transmit>

  char esp_buf[50] = {0};
 800122a:	2300      	movs	r3, #0
 800122c:	653b      	str	r3, [r7, #80]	; 0x50
 800122e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001232:	222e      	movs	r2, #46	; 0x2e
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f008 ffd0 	bl	800a1dc <memset>
  char rx_buf[50] = {0}; // original message + CRLF + OK
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	222e      	movs	r2, #46	; 0x2e
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f008 ffc7 	bl	800a1dc <memset>

  /* will turn below code into a function for sending any command */
  std::string command = "AT+RESTORE\r\n";
 800124e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001252:	4618      	mov	r0, r3
 8001254:	f007 ffb5 	bl	80091c2 <_ZNSaIcEC1Ev>
 8001258:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	492f      	ldr	r1, [pc, #188]	; (800131c <main+0x134>)
 8001260:	4618      	mov	r0, r3
 8001262:	f008 f8c3 	bl	80093ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001266:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800126a:	4618      	mov	r0, r3
 800126c:	f007 ffaa 	bl	80091c4 <_ZNSaIcED1Ev>
  memcpy(esp_buf, command.c_str(), command.length()); // copy to buffer, NO NULL TERMINATOR
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	4618      	mov	r0, r3
 8001274:	f008 f893 	bl	800939e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001278:	4604      	mov	r4, r0
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4618      	mov	r0, r3
 800127e:	f008 f88c 	bl	800939a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001282:	4602      	mov	r2, r0
 8001284:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001288:	4621      	mov	r1, r4
 800128a:	4618      	mov	r0, r3
 800128c:	f009 f833 	bl	800a2f6 <memcpy>

  HAL_UART_Transmit(&huart2, (uint8_t*) esp_buf, command.length(), 100); // make sure to not send any extra bytes
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	4618      	mov	r0, r3
 8001294:	f008 f881 	bl	800939a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001298:	4603      	mov	r3, r0
 800129a:	b29a      	uxth	r2, r3
 800129c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80012a0:	2364      	movs	r3, #100	; 0x64
 80012a2:	481f      	ldr	r0, [pc, #124]	; (8001320 <main+0x138>)
 80012a4:	f004 fddf 	bl	8005e66 <HAL_UART_Transmit>
  HAL_UART_Receive(&huart2, (uint8_t*) rx_buf, sizeof(rx_buf), 100);
 80012a8:	f107 011c 	add.w	r1, r7, #28
 80012ac:	2364      	movs	r3, #100	; 0x64
 80012ae:	2232      	movs	r2, #50	; 0x32
 80012b0:	481b      	ldr	r0, [pc, #108]	; (8001320 <main+0x138>)
 80012b2:	f004 fe6a 	bl	8005f8a <HAL_UART_Receive>

  // ESP will echo back your command, plus CRLF, then its response
  if (!strcmp(&rx_buf[command.length() + 2], "OK\r\n")) {
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	4618      	mov	r0, r3
 80012ba:	f008 f86e 	bl	800939a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80012be:	4603      	mov	r3, r0
 80012c0:	3302      	adds	r3, #2
 80012c2:	f107 021c 	add.w	r2, r7, #28
 80012c6:	4413      	add	r3, r2
 80012c8:	4916      	ldr	r1, [pc, #88]	; (8001324 <main+0x13c>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7fe ffd8 	bl	8000280 <strcmp>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	bf0c      	ite	eq
 80012d6:	2301      	moveq	r3, #1
 80012d8:	2300      	movne	r3, #0
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d009      	beq.n	80012f4 <main+0x10c>
	  sprintf(msg, "ESP32+AT success\n");
 80012e0:	4911      	ldr	r1, [pc, #68]	; (8001328 <main+0x140>)
 80012e2:	480c      	ldr	r0, [pc, #48]	; (8001314 <main+0x12c>)
 80012e4:	f008 fe6c 	bl	8009fc0 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 80012e8:	2364      	movs	r3, #100	; 0x64
 80012ea:	2264      	movs	r2, #100	; 0x64
 80012ec:	4909      	ldr	r1, [pc, #36]	; (8001314 <main+0x12c>)
 80012ee:	480a      	ldr	r0, [pc, #40]	; (8001318 <main+0x130>)
 80012f0:	f004 fdb9 	bl	8005e66 <HAL_UART_Transmit>
  selector.deselect_all();
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80012f4:	f005 fa02 	bl	80066fc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80012f8:	4a0c      	ldr	r2, [pc, #48]	; (800132c <main+0x144>)
 80012fa:	2100      	movs	r1, #0
 80012fc:	480c      	ldr	r0, [pc, #48]	; (8001330 <main+0x148>)
 80012fe:	f005 fa47 	bl	8006790 <osThreadNew>
 8001302:	4603      	mov	r3, r0
 8001304:	4a0b      	ldr	r2, [pc, #44]	; (8001334 <main+0x14c>)
 8001306:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001308:	f005 fa1c 	bl	8006744 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800130c:	e7fe      	b.n	800130c <main+0x124>
 800130e:	bf00      	nop
 8001310:	0800c274 	.word	0x0800c274
 8001314:	20000450 	.word	0x20000450
 8001318:	200002e8 	.word	0x200002e8
 800131c:	0800c27c 	.word	0x0800c27c
 8001320:	2000032c 	.word	0x2000032c
 8001324:	0800c28c 	.word	0x0800c28c
 8001328:	0800c294 	.word	0x0800c294
 800132c:	0800c2fc 	.word	0x0800c2fc
 8001330:	080017bd 	.word	0x080017bd
 8001334:	20000414 	.word	0x20000414

08001338 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b094      	sub	sp, #80	; 0x50
 800133c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133e:	f107 0320 	add.w	r3, r7, #32
 8001342:	2230      	movs	r2, #48	; 0x30
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f008 ff48 	bl	800a1dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	4b2c      	ldr	r3, [pc, #176]	; (8001414 <_Z18SystemClock_Configv+0xdc>)
 8001362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001364:	4a2b      	ldr	r2, [pc, #172]	; (8001414 <_Z18SystemClock_Configv+0xdc>)
 8001366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136a:	6413      	str	r3, [r2, #64]	; 0x40
 800136c:	4b29      	ldr	r3, [pc, #164]	; (8001414 <_Z18SystemClock_Configv+0xdc>)
 800136e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001378:	2300      	movs	r3, #0
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	4b26      	ldr	r3, [pc, #152]	; (8001418 <_Z18SystemClock_Configv+0xe0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a25      	ldr	r2, [pc, #148]	; (8001418 <_Z18SystemClock_Configv+0xe0>)
 8001382:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b23      	ldr	r3, [pc, #140]	; (8001418 <_Z18SystemClock_Configv+0xe0>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001394:	2302      	movs	r3, #2
 8001396:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800139c:	2310      	movs	r3, #16
 800139e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a0:	2302      	movs	r3, #2
 80013a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013a4:	2300      	movs	r3, #0
 80013a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80013a8:	2310      	movs	r3, #16
 80013aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80013ac:	23c0      	movs	r3, #192	; 0xc0
 80013ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013b0:	2302      	movs	r3, #2
 80013b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013b4:	2304      	movs	r3, #4
 80013b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b8:	f107 0320 	add.w	r3, r7, #32
 80013bc:	4618      	mov	r0, r3
 80013be:	f004 f8ad 	bl	800551c <HAL_RCC_OscConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	bf14      	ite	ne
 80013c8:	2301      	movne	r3, #1
 80013ca:	2300      	moveq	r3, #0
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 80013d2:	f000 fa29 	bl	8001828 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d6:	230f      	movs	r3, #15
 80013d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ea:	f107 030c 	add.w	r3, r7, #12
 80013ee:	2100      	movs	r1, #0
 80013f0:	4618      	mov	r0, r3
 80013f2:	f004 fb0b 	bl	8005a0c <HAL_RCC_ClockConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	bf14      	ite	ne
 80013fc:	2301      	movne	r3, #1
 80013fe:	2300      	moveq	r3, #0
 8001400:	b2db      	uxtb	r3, r3
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8001406:	f000 fa0f 	bl	8001828 <Error_Handler>
  }
}
 800140a:	bf00      	nop
 800140c:	3750      	adds	r7, #80	; 0x50
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40023800 	.word	0x40023800
 8001418:	40007000 	.word	0x40007000

0800141c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001422:	463b      	mov	r3, r7
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800142e:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001430:	4a26      	ldr	r2, [pc, #152]	; (80014cc <_ZL12MX_ADC1_Initv+0xb0>)
 8001432:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001434:	4b24      	ldr	r3, [pc, #144]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001436:	2200      	movs	r2, #0
 8001438:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800143a:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001440:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001446:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001448:	2200      	movs	r2, #0
 800144a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800144c:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 800144e:	2200      	movs	r2, #0
 8001450:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001454:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001456:	2200      	movs	r2, #0
 8001458:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800145a:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 800145c:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <_ZL12MX_ADC1_Initv+0xb4>)
 800145e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001460:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001466:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001468:	2201      	movs	r2, #1
 800146a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800146c:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 800146e:	2200      	movs	r2, #0
 8001470:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001474:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 8001476:	2201      	movs	r2, #1
 8001478:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800147a:	4813      	ldr	r0, [pc, #76]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 800147c:	f002 f8a4 	bl	80035c8 <HAL_ADC_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	bf14      	ite	ne
 8001486:	2301      	movne	r3, #1
 8001488:	2300      	moveq	r3, #0
 800148a:	b2db      	uxtb	r3, r3
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <_ZL12MX_ADC1_Initv+0x78>
  {
    Error_Handler();
 8001490:	f000 f9ca 	bl	8001828 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001494:	2300      	movs	r3, #0
 8001496:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001498:	2301      	movs	r3, #1
 800149a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014a0:	463b      	mov	r3, r7
 80014a2:	4619      	mov	r1, r3
 80014a4:	4808      	ldr	r0, [pc, #32]	; (80014c8 <_ZL12MX_ADC1_Initv+0xac>)
 80014a6:	f002 f8d3 	bl	8003650 <HAL_ADC_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	bf14      	ite	ne
 80014b0:	2301      	movne	r3, #1
 80014b2:	2300      	moveq	r3, #0
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 80014ba:	f000 f9b5 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200001f8 	.word	0x200001f8
 80014cc:	40012000 	.word	0x40012000
 80014d0:	0f000001 	.word	0x0f000001

080014d4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014d8:	4b15      	ldr	r3, [pc, #84]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 80014da:	4a16      	ldr	r2, [pc, #88]	; (8001534 <_ZL12MX_I2C1_Initv+0x60>)
 80014dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 80014e0:	4a15      	ldr	r2, [pc, #84]	; (8001538 <_ZL12MX_I2C1_Initv+0x64>)
 80014e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 80014f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f8:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014fe:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001504:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 8001506:	2200      	movs	r2, #0
 8001508:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001510:	4807      	ldr	r0, [pc, #28]	; (8001530 <_ZL12MX_I2C1_Initv+0x5c>)
 8001512:	f003 f86d 	bl	80045f0 <HAL_I2C_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	bf14      	ite	ne
 800151c:	2301      	movne	r3, #1
 800151e:	2300      	moveq	r3, #0
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001526:	f000 f97f 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000240 	.word	0x20000240
 8001534:	40005400 	.word	0x40005400
 8001538:	000186a0 	.word	0x000186a0

0800153c <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 8001542:	4a16      	ldr	r2, [pc, #88]	; (800159c <_ZL12MX_I2C2_Initv+0x60>)
 8001544:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 8001548:	4a15      	ldr	r2, [pc, #84]	; (80015a0 <_ZL12MX_I2C2_Initv+0x64>)
 800154a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 800155a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800155e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001560:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 8001562:	2200      	movs	r2, #0
 8001564:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001566:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 8001574:	2200      	movs	r2, #0
 8001576:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001578:	4807      	ldr	r0, [pc, #28]	; (8001598 <_ZL12MX_I2C2_Initv+0x5c>)
 800157a:	f003 f839 	bl	80045f0 <HAL_I2C_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	bf14      	ite	ne
 8001584:	2301      	movne	r3, #1
 8001586:	2300      	moveq	r3, #0
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 800158e:	f000 f94b 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000294 	.word	0x20000294
 800159c:	40005800 	.word	0x40005800
 80015a0:	000186a0 	.word	0x000186a0

080015a4 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015aa:	4a14      	ldr	r2, [pc, #80]	; (80015fc <_ZL19MX_USART1_UART_Initv+0x58>)
 80015ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80015ae:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015b6:	4b10      	ldr	r3, [pc, #64]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015bc:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015c2:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c8:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015ca:	220c      	movs	r2, #12
 80015cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ce:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015da:	4807      	ldr	r0, [pc, #28]	; (80015f8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80015dc:	f004 fbf6 	bl	8005dcc <HAL_UART_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	bf14      	ite	ne
 80015e6:	2301      	movne	r3, #1
 80015e8:	2300      	moveq	r3, #0
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80015f0:	f000 f91a 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	200002e8 	.word	0x200002e8
 80015fc:	40011000 	.word	0x40011000

08001600 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001604:	4b14      	ldr	r3, [pc, #80]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001606:	4a15      	ldr	r2, [pc, #84]	; (800165c <_ZL19MX_USART2_UART_Initv+0x5c>)
 8001608:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 800160c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001610:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001612:	4b11      	ldr	r3, [pc, #68]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001618:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001626:	220c      	movs	r2, #12
 8001628:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800162a:	4b0b      	ldr	r3, [pc, #44]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 800162c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001630:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001634:	2200      	movs	r2, #0
 8001636:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001638:	4807      	ldr	r0, [pc, #28]	; (8001658 <_ZL19MX_USART2_UART_Initv+0x58>)
 800163a:	f004 fbc7 	bl	8005dcc <HAL_UART_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	bf14      	ite	ne
 8001644:	2301      	movne	r3, #1
 8001646:	2300      	moveq	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <_ZL19MX_USART2_UART_Initv+0x52>
  {
    Error_Handler();
 800164e:	f000 f8eb 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	2000032c 	.word	0x2000032c
 800165c:	40004400 	.word	0x40004400

08001660 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001666:	4a14      	ldr	r2, [pc, #80]	; (80016b8 <_ZL19MX_USART3_UART_Initv+0x58>)
 8001668:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800166a:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 800166c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001670:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001678:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800167e:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001684:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001686:	220c      	movs	r2, #12
 8001688:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168a:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001690:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001696:	4807      	ldr	r0, [pc, #28]	; (80016b4 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001698:	f004 fb98 	bl	8005dcc <HAL_UART_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	bf14      	ite	ne
 80016a2:	2301      	movne	r3, #1
 80016a4:	2300      	moveq	r3, #0
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80016ac:	f000 f8bc 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000370 	.word	0x20000370
 80016b8:	40004800 	.word	0x40004800

080016bc <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <_ZL11MX_DMA_Initv+0x3c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a0b      	ldr	r2, [pc, #44]	; (80016f8 <_ZL11MX_DMA_Initv+0x3c>)
 80016cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <_ZL11MX_DMA_Initv+0x3c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2105      	movs	r1, #5
 80016e2:	2010      	movs	r0, #16
 80016e4:	f002 faad 	bl	8003c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80016e8:	2010      	movs	r0, #16
 80016ea:	f002 fac6 	bl	8003c7a <HAL_NVIC_EnableIRQ>

}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	; 0x28
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	4b27      	ldr	r3, [pc, #156]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a26      	ldr	r2, [pc, #152]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b24      	ldr	r3, [pc, #144]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	4a1f      	ldr	r2, [pc, #124]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	6313      	str	r3, [r2, #48]	; 0x30
 800173e:	4b1d      	ldr	r3, [pc, #116]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	4b19      	ldr	r3, [pc, #100]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a18      	ldr	r2, [pc, #96]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001754:	f043 0308 	orr.w	r3, r3, #8
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b16      	ldr	r3, [pc, #88]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0308 	and.w	r3, r3, #8
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	607b      	str	r3, [r7, #4]
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	4a11      	ldr	r2, [pc, #68]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001770:	f043 0304 	orr.w	r3, r3, #4
 8001774:	6313      	str	r3, [r2, #48]	; 0x30
 8001776:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <_ZL12MX_GPIO_Initv+0xb8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	f003 0304 	and.w	r3, r3, #4
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Panel0_Pin|Panel1_Pin|Panel2_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8001788:	480b      	ldr	r0, [pc, #44]	; (80017b8 <_ZL12MX_GPIO_Initv+0xbc>)
 800178a:	f002 ff17 	bl	80045bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Panel0_Pin Panel1_Pin Panel2_Pin */
  GPIO_InitStruct.Pin = Panel0_Pin|Panel1_Pin|Panel2_Pin;
 800178e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	2301      	movs	r3, #1
 8001796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	4804      	ldr	r0, [pc, #16]	; (80017b8 <_ZL12MX_GPIO_Initv+0xbc>)
 80017a8:	f002 fd6c 	bl	8004284 <HAL_GPIO_Init>

}
 80017ac:	bf00      	nop
 80017ae:	3728      	adds	r7, #40	; 0x28
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40020c00 	.word	0x40020c00

080017bc <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80017bc:	b5b0      	push	{r4, r5, r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af02      	add	r7, sp, #8
 80017c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	SHT30_read_temp_humidity(&sht, &temp, &rh);
 80017c4:	4a12      	ldr	r2, [pc, #72]	; (8001810 <_Z16StartDefaultTaskPv+0x54>)
 80017c6:	4913      	ldr	r1, [pc, #76]	; (8001814 <_Z16StartDefaultTaskPv+0x58>)
 80017c8:	4813      	ldr	r0, [pc, #76]	; (8001818 <_Z16StartDefaultTaskPv+0x5c>)
 80017ca:	f7ff fc09 	bl	8000fe0 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>
	sprintf(msg, "temp: %.2f, rh: %.2f\n", temp, rh);
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <_Z16StartDefaultTaskPv+0x58>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fec2 	bl	800055c <__aeabi_f2d>
 80017d8:	4604      	mov	r4, r0
 80017da:	460d      	mov	r5, r1
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <_Z16StartDefaultTaskPv+0x54>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe febb 	bl	800055c <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	e9cd 2300 	strd	r2, r3, [sp]
 80017ee:	4622      	mov	r2, r4
 80017f0:	462b      	mov	r3, r5
 80017f2:	490a      	ldr	r1, [pc, #40]	; (800181c <_Z16StartDefaultTaskPv+0x60>)
 80017f4:	480a      	ldr	r0, [pc, #40]	; (8001820 <_Z16StartDefaultTaskPv+0x64>)
 80017f6:	f008 fbe3 	bl	8009fc0 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 80017fa:	2364      	movs	r3, #100	; 0x64
 80017fc:	2264      	movs	r2, #100	; 0x64
 80017fe:	4908      	ldr	r1, [pc, #32]	; (8001820 <_Z16StartDefaultTaskPv+0x64>)
 8001800:	4808      	ldr	r0, [pc, #32]	; (8001824 <_Z16StartDefaultTaskPv+0x68>)
 8001802:	f004 fb30 	bl	8005e66 <HAL_UART_Transmit>
    osDelay(4000);
 8001806:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800180a:	f005 f853 	bl	80068b4 <osDelay>
	SHT30_read_temp_humidity(&sht, &temp, &rh);
 800180e:	e7d9      	b.n	80017c4 <_Z16StartDefaultTaskPv+0x8>
 8001810:	200004b8 	.word	0x200004b8
 8001814:	200004b4 	.word	0x200004b4
 8001818:	20000000 	.word	0x20000000
 800181c:	0800c2a8 	.word	0x0800c2a8
 8001820:	20000450 	.word	0x20000450
 8001824:	200002e8 	.word	0x200002e8

08001828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800182c:	b672      	cpsid	i
}
 800182e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001830:	e7fe      	b.n	8001830 <Error_Handler+0x8>

08001832 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EED1Ev>:
	   bool __use_ebo = !__is_final(_Tp) && __is_empty(_Tp)>
    struct _Hashtable_ebo_helper;

  /// Specialization using EBO.
  template<int _Nm, typename _Tp>
    struct _Hashtable_ebo_helper<_Nm, _Tp, true>
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 f8c0 	bl	80019c0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4618      	mov	r0, r3
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEED1Ev>:
  /**
   * This type deals with all allocation and keeps an allocator instance
   * through inheritance to benefit from EBO when possible.
   */
  template<typename _NodeAlloc>
    struct _Hashtable_alloc : private _Hashtable_ebo_helper<0, _NodeAlloc>
 800184a:	b580      	push	{r7, lr}
 800184c:	b082      	sub	sp, #8
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff ffed 	bl	8001832 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EED1Ev>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSG_>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
    _Hashtable(const _Hashtable& __ht)
    : __hashtable_base(__ht),
      __map_base(__ht),
      __rehash_base(__ht),
      __hashtable_alloc(
	__node_alloc_traits::_S_select_on_copy(__ht._M_node_allocator())),
 800186c:	6838      	ldr	r0, [r7, #0]
 800186e:	f000 f89b 	bl	80019a8 <_ZNKSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001872:	4602      	mov	r2, r0
      __enable_default_ctor(__ht),
      _M_buckets(nullptr),
      _M_bucket_count(__ht._M_bucket_count),
      _M_element_count(__ht._M_element_count),
      _M_rehash_policy(__ht._M_rehash_policy)
 8001874:	f107 030c 	add.w	r3, r7, #12
 8001878:	4611      	mov	r1, r2
 800187a:	4618      	mov	r0, r3
 800187c:	f000 f886 	bl	800198c <_ZN9__gnu_cxx14__alloc_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEES7_E17_S_select_on_copyERKS8_>
 8001880:	f107 030c 	add.w	r3, r7, #12
 8001884:	4619      	mov	r1, r3
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 f8a6 	bl	80019d8 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	4618      	mov	r0, r3
 8001892:	f000 f895 	bl	80019c0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
      _M_buckets(nullptr),
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
      _M_bucket_count(__ht._M_bucket_count),
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	605a      	str	r2, [r3, #4]
      _M_rehash_policy(__ht._M_rehash_policy)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3308      	adds	r3, #8
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fc30 	bl	800110e <_ZNSt8__detail15_Hash_node_baseC1Ev>
      _M_element_count(__ht._M_element_count),
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	68da      	ldr	r2, [r3, #12]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	60da      	str	r2, [r3, #12]
      _M_rehash_policy(__ht._M_rehash_policy)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	3310      	adds	r3, #16
 80018bc:	3210      	adds	r2, #16
 80018be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018c2:	e883 0003 	stmia.w	r3, {r0, r1}
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
    {
      __alloc_node_gen_t __alloc_node_gen(*this);
 80018cc:	f107 0308 	add.w	r3, r7, #8
 80018d0:	6879      	ldr	r1, [r7, #4]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f892 	bl	80019fc <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>
      _M_assign(__ht, __alloc_node_gen);
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	461a      	mov	r2, r3
 80018de:	6839      	ldr	r1, [r7, #0]
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f000 f89a 	bl	8001a1a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_>
    }
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    ~_Hashtable() noexcept
    {
      clear();
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 f90c 	bl	8001b16 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>
      _M_deallocate_buckets();
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f929 	bl	8001b56 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
    }
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ffa0 	bl	800184a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEED1Ev>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4618      	mov	r0, r3
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <_ZNSaISt4pairIKh11GPIOPortPinEEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 f92a 	bl	8001b76 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEEC1Ev>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4618      	mov	r0, r3
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <_ZNSaISt4pairIKh11GPIOPortPinEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f000 f929 	bl	8001b8c <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEED1Ev>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ESt16initializer_listIS7_EjRKS2_RKS4_RKS8_>:
       *  @param  __a  An allocator object.
       *
       *  Create an %unordered_map consisting of copies of the elements in the
       *  list. This is linear in N (where N is @a __l.size()).
       */
      unordered_map(initializer_list<value_type> __l,
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af04      	add	r7, sp, #16
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	1d38      	adds	r0, r7, #4
 800194e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001952:	603b      	str	r3, [r7, #0]
		    size_type __n = 0,
		    const hasher& __hf = hasher(),
		    const key_equal& __eql = key_equal(),
		    const allocator_type& __a = allocator_type())
      : _M_h(__l, __n, __hf, __eql, __a)
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	6a3b      	ldr	r3, [r7, #32]
 8001958:	9302      	str	r3, [sp, #8]
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	9301      	str	r3, [sp, #4]
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	1d3a      	adds	r2, r7, #4
 8001966:	ca06      	ldmia	r2, {r1, r2}
 8001968:	f000 f91b 	bl	8001ba2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ESt16initializer_listIS3_EjRKSA_RKS8_RKS4_>
      { }
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <_ZN9__gnu_cxx14__alloc_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEES7_E17_S_select_on_copyERKS8_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6839      	ldr	r1, [r7, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f000 f931 	bl	8001c02 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE37select_on_container_copy_constructionERKS7_>
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <_ZNKSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>:
      __node_alloc_type&
      _M_node_allocator()
      { return __ebo_node_alloc::_M_get(); }

      const __node_alloc_type&
      _M_node_allocator() const
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_cget(); }
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f000 f941 	bl	8001c38 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE7_M_cgetEv>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4618      	mov	r0, r3
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>:
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f000 f940 	bl	8001c4e <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>:
	_Hashtable_alloc(_Alloc&& __a)
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	: __ebo_node_alloc(std::forward<_Alloc>(__a))
 80019e2:	6838      	ldr	r0, [r7, #0]
 80019e4:	f000 f93e 	bl	8001c64 <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 80019e8:	4603      	mov	r3, r0
 80019ea:	4619      	mov	r1, r3
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 f944 	bl	8001c7a <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EEC1IS7_EEOT_>
	{ }
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>:
      _AllocNode(__hashtable_alloc& __h)
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
      : _M_h(__h) { }
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b08a      	sub	sp, #40	; 0x28
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	60f8      	str	r0, [r7, #12]
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
	__buckets_ptr __buckets = nullptr;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
	if (!_M_buckets)
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d109      	bne.n	8001a46 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0x2c>
	  _M_buckets = __buckets = _M_allocate_buckets(_M_bucket_count);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4619      	mov	r1, r3
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f000 f930 	bl	8001c9e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8001a3e:	61f8      	str	r0, [r7, #28]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	69fa      	ldr	r2, [r7, #28]
 8001a44:	601a      	str	r2, [r3, #0]
	    if (!__ht._M_before_begin._M_nxt)
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d05f      	beq.n	8001b0e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xf4>
	    __node_ptr __ht_n = __ht._M_begin();
 8001a4e:	68b8      	ldr	r0, [r7, #8]
 8001a50:	f000 f942 	bl	8001cd8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001a54:	6278      	str	r0, [r7, #36]	; 0x24
	      = __node_gen(__fwd_value_for<_Ht>(__ht_n->_M_v()));
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	3304      	adds	r3, #4
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f8c5 	bl	8001bea <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8001a60:	4603      	mov	r3, r0
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 f944 	bl	8001cf0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f94b 	bl	8001d08 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 8001a72:	61b8      	str	r0, [r7, #24]
	    this->_M_copy_code(*__this_n, *__ht_n);
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	1d19      	adds	r1, r3, #4
 8001a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	f000 f956 	bl	8001d30 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>
	    _M_update_bbegin(__this_n);
 8001a84:	69b9      	ldr	r1, [r7, #24]
 8001a86:	68f8      	ldr	r0, [r7, #12]
 8001a88:	f000 f95e 	bl	8001d48 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEPNS5_10_Hash_nodeIS3_Lb0EEE>
	    __node_ptr __prev_n = __this_n;
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	623b      	str	r3, [r7, #32]
	    for (__ht_n = __ht_n->_M_next(); __ht_n; __ht_n = __ht_n->_M_next())
 8001a90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a92:	f000 f968 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8001a96:	6278      	str	r0, [r7, #36]	; 0x24
 8001a98:	e035      	b.n	8001b06 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xec>
		__this_n = __node_gen(__fwd_value_for<_Ht>(__ht_n->_M_v()));
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f8a3 	bl	8001bea <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 f922 	bl	8001cf0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>
 8001aac:	4603      	mov	r3, r0
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f929 	bl	8001d08 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 8001ab6:	61b8      	str	r0, [r7, #24]
		__prev_n->_M_nxt = __this_n;
 8001ab8:	6a3b      	ldr	r3, [r7, #32]
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	601a      	str	r2, [r3, #0]
		this->_M_copy_code(*__this_n, *__ht_n);
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	1d19      	adds	r1, r3, #4
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	f000 f931 	bl	8001d30 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>
		size_type __bkt = _M_bucket_index(*__this_n);
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f000 f952 	bl	8001d7e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8001ada:	6178      	str	r0, [r7, #20]
		if (!_M_buckets[__bkt])
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d106      	bne.n	8001afa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xe0>
		  _M_buckets[__bkt] = __prev_n;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	4413      	add	r3, r2
 8001af6:	6a3a      	ldr	r2, [r7, #32]
 8001af8:	601a      	str	r2, [r3, #0]
		__prev_n = __this_n;
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	623b      	str	r3, [r7, #32]
	    for (__ht_n = __ht_n->_M_next(); __ht_n; __ht_n = __ht_n->_M_next())
 8001afe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b00:	f000 f931 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8001b04:	6278      	str	r0, [r7, #36]	; 0x24
 8001b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d1c6      	bne.n	8001a9a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0x80>
 8001b0c:	e000      	b.n	8001b10 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xf6>
	      return;
 8001b0e:	bf00      	nop
      }
 8001b10:	3728      	adds	r7, #40	; 0x28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    clear() noexcept
    {
      this->_M_deallocate_nodes(_M_begin());
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f8da 	bl	8001cd8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4619      	mov	r1, r3
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f000 f939 	bl	8001da0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_>
      __builtin_memset(_M_buckets, 0,
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681a      	ldr	r2, [r3, #0]
		       _M_bucket_count * sizeof(__node_base_ptr));
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
      __builtin_memset(_M_buckets, 0,
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4610      	mov	r0, r2
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	f008 fb4d 	bl	800a1dc <memset>
      _M_element_count = 0;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
      _M_before_begin._M_nxt = nullptr;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
    }
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>:
      _M_deallocate_buckets()
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
      { _M_deallocate_buckets(_M_buckets, _M_bucket_count); }
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6819      	ldr	r1, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	461a      	mov	r2, r3
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f931 	bl	8001dd0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4618      	mov	r0, r3
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ESt16initializer_listIS3_EjRKSA_RKS8_RKS4_>:
      _Hashtable(initializer_list<value_type> __l,
 8001ba2:	b5b0      	push	{r4, r5, r7, lr}
 8001ba4:	b088      	sub	sp, #32
 8001ba6:	af04      	add	r7, sp, #16
 8001ba8:	60f8      	str	r0, [r7, #12]
 8001baa:	1d38      	adds	r0, r7, #4
 8001bac:	e880 0006 	stmia.w	r0, {r1, r2}
 8001bb0:	603b      	str	r3, [r7, #0]
		   __hf, __eql, __a, __unique_keys{})
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f000 f922 	bl	8001dfe <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>
 8001bba:	4604      	mov	r4, r0
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 f929 	bl	8001e16 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE3endEv>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	f88d 500c 	strb.w	r5, [sp, #12]
 8001bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bcc:	9302      	str	r3, [sp, #8]
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	6a3b      	ldr	r3, [r7, #32]
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	4621      	mov	r1, r4
 8001bda:	68f8      	ldr	r0, [r7, #12]
 8001bdc:	f000 f930 	bl	8001e40 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE>
      { }
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bdb0      	pop	{r4, r5, r7, pc}

08001bea <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>:
      _M_v() noexcept
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 f956 	bl	8001ea4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE37select_on_container_copy_constructionERKS7_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static _GLIBCXX20_CONSTEXPR allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b082      	sub	sp, #8
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
 8001c0a:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8001c0c:	6839      	ldr	r1, [r7, #0]
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f804 	bl	8001c1c <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8001c26:	6839      	ldr	r1, [r7, #0]
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f948 	bl	8001ebe <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS8_>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>:
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EEC1IS7_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 8001c84:	6838      	ldr	r0, [r7, #0]
 8001c86:	f7ff ffed 	bl	8001c64 <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ffc4 	bl	8001c1c <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>
	{ }
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>:
      _M_allocate_buckets(size_type __bkt_count)
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
	if (__builtin_expect(__bkt_count == 1, false))
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	bf0c      	ite	eq
 8001cae:	2301      	moveq	r3, #1
 8001cb0:	2300      	movne	r3, #0
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d005      	beq.n	8001cc4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x26>
	    _M_single_bucket = nullptr;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	619a      	str	r2, [r3, #24]
	    return &_M_single_bucket;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3318      	adds	r3, #24
 8001cc2:	e005      	b.n	8001cd0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x32>
	return __hashtable_alloc::_M_allocate_buckets(__bkt_count);
 8001cc4:	6839      	ldr	r1, [r7, #0]
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f905 	bl	8001ed6 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_allocate_bucketsEj>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	bf00      	nop
      }
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>:
      _M_begin() const
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
      { return static_cast<__node_ptr>(_M_before_begin._M_nxt); }
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>:
	__fwd_value_for(value_type& __val) noexcept
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	{ return std::move(__val); }
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f919 	bl	8001f30 <_ZSt4moveIRSt4pairIKh11GPIOPortPinEEONSt16remove_referenceIT_E4typeEOS6_>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>:
	operator()(_Arg&& __arg) const
 8001d08:	b590      	push	{r4, r7, lr}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
	{ return _M_h._M_allocate_node(std::forward<_Arg>(__arg)); }
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681c      	ldr	r4, [r3, #0]
 8001d16:	6838      	ldr	r0, [r7, #0]
 8001d18:	f000 f915 	bl	8001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4620      	mov	r0, r4
 8001d22:	f000 f928 	bl	8001f76 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE16_M_allocate_nodeIJRKS5_EEEPS6_DpOT_>
 8001d26:	4603      	mov	r3, r0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd90      	pop	{r4, r7, pc}

08001d30 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>:
      _M_copy_code(_Hash_node_code_cache<false>&,
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
      { }
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEPNS5_10_Hash_nodeIS3_Lb0EEE>:
      _M_update_bbegin(__node_ptr __n)
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
	_M_before_begin._M_nxt = __n;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	609a      	str	r2, [r3, #8]
	_M_update_bbegin();
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f93f 	bl	8001fdc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv>
      }
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>:
      _M_next() const noexcept
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
      { return static_cast<_Hash_node*>(this->_M_nxt); }
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>:
      _M_bucket_index(const __node_value_type& __n) const noexcept
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
 8001d86:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__n, _M_bucket_count); }
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	6839      	ldr	r1, [r7, #0]
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f947 	bl	8002024 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 8001d96:	4603      	mov	r3, r0
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_>:
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
    }

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_nodes(__node_ptr __n)
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
    {
      while (__n)
 8001daa:	e009      	b.n	8001dc0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_+0x20>
	{
	  __node_ptr __tmp = __n;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	60fb      	str	r3, [r7, #12]
	  __n = __n->_M_next();
 8001db0:	6838      	ldr	r0, [r7, #0]
 8001db2:	f7ff ffd8 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8001db6:	6038      	str	r0, [r7, #0]
	  _M_deallocate_node(__tmp);
 8001db8:	68f9      	ldr	r1, [r7, #12]
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f954 	bl	8002068 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>
      while (__n)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1f2      	bne.n	8001dac <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_+0xc>
	}
    }
 8001dc6:	bf00      	nop
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>:
      _M_deallocate_buckets(__buckets_ptr __bkts, size_type __bkt_count)
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
	if (_M_uses_single_bucket(__bkts))
 8001ddc:	68b9      	ldr	r1, [r7, #8]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f95d 	bl	800209e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d105      	bne.n	8001df6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x26>
	__hashtable_alloc::_M_deallocate_buckets(__bkts, __bkt_count);
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f000 f96d 	bl	80020ce <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>
 8001df4:	e000      	b.n	8001df8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x28>
	  return;
 8001df6:	bf00      	nop
      }
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001e16:	b590      	push	{r4, r7, lr}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff ffed 	bl	8001dfe <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>
 8001e24:	4604      	mov	r4, r0
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f974 	bl	8002114 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE4sizeEv>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	4613      	mov	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	4413      	add	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4423      	add	r3, r4
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd90      	pop	{r4, r7, pc}

08001e40 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	603b      	str	r3, [r7, #0]
      : _Hashtable(__bkt_count_hint, __h, __eq, __a)
 8001e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	6a3a      	ldr	r2, [r7, #32]
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 f967 	bl	800212c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_>
	for (; __f != __l; ++__f)
 8001e5e:	e009      	b.n	8001e74 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE+0x34>
	  this->insert(*__f);
 8001e60:	f107 0310 	add.w	r3, r7, #16
 8001e64:	68ba      	ldr	r2, [r7, #8]
 8001e66:	68f9      	ldr	r1, [r7, #12]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 f987 	bl	800217c <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE6insertERKS4_>
	for (; __f != __l; ++__f)
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	330c      	adds	r3, #12
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68ba      	ldr	r2, [r7, #8]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d1f1      	bne.n	8001e60 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE+0x20>
      }
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator(__node_type* __p) noexcept
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
      : __base_type(__p) { }
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6839      	ldr	r1, [r7, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 f98f 	bl	80021b8 <_ZNSt8__detail19_Node_iterator_baseISt4pairIKh11GPIOPortPinELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>:
      _M_valptr() noexcept
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f991 	bl	80021d6 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS8_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	6039      	str	r1, [r7, #0]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_allocate_bucketsEj>:

  template<typename _NodeAlloc>
    auto
    _Hashtable_alloc<_NodeAlloc>::_M_allocate_buckets(std::size_t __bkt_count)
 8001ed6:	b590      	push	{r4, r7, lr}
 8001ed8:	b087      	sub	sp, #28
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	6039      	str	r1, [r7, #0]
    -> __buckets_ptr
    {
      __buckets_alloc_type __alloc(_M_node_allocator());
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f000 f984 	bl	80021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	4611      	mov	r1, r2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 f989 	bl	8002206 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>

      auto __ptr = __buckets_alloc_traits::allocate(__alloc, __bkt_count);
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	6839      	ldr	r1, [r7, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 f99c 	bl	8002238 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>
 8001f00:	6178      	str	r0, [r7, #20]
      __buckets_ptr __p = std::__to_address(__ptr);
 8001f02:	6978      	ldr	r0, [r7, #20]
 8001f04:	f000 f9a7 	bl	8002256 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>
 8001f08:	6138      	str	r0, [r7, #16]
      __builtin_memset(__p, 0, __bkt_count * sizeof(__node_base_ptr));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4610      	mov	r0, r2
 8001f12:	461a      	mov	r2, r3
 8001f14:	2100      	movs	r1, #0
 8001f16:	f008 f961 	bl	800a1dc <memset>
      return __p;
 8001f1a:	693c      	ldr	r4, [r7, #16]
    }
 8001f1c:	f107 030c 	add.w	r3, r7, #12
 8001f20:	4618      	mov	r0, r3
 8001f22:	f000 f97d 	bl	8002220 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
      return __p;
 8001f26:	4623      	mov	r3, r4
    }
 8001f28:	4618      	mov	r0, r3
 8001f2a:	371c      	adds	r7, #28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd90      	pop	{r4, r7, pc}

08001f30 <_ZSt4moveIRSt4pairIKh11GPIOPortPinEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <_ZNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEC1Ev>:
    struct _Hash_node
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff f8d1 	bl	800110e <_ZNSt8__detail15_Hash_node_baseC1Ev>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE16_M_allocate_nodeIJRKS5_EEEPS6_DpOT_>:
      _Hashtable_alloc<_NodeAlloc>::_M_allocate_node(_Args&&... __args)
 8001f76:	b5b0      	push	{r4, r5, r7, lr}
 8001f78:	b084      	sub	sp, #16
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	6039      	str	r1, [r7, #0]
	auto __nptr = __node_alloc_traits::allocate(_M_node_allocator(), 1);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f934 	bl	80021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2101      	movs	r1, #1
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 f96e 	bl	800226c <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE8allocateERS7_j>
 8001f90:	60f8      	str	r0, [r7, #12]
	__node_ptr __n = std::__to_address(__nptr);
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 f979 	bl	800228a <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_S8_>
 8001f98:	60b8      	str	r0, [r7, #8]
	    ::new ((void*)__n) __node_type;
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	2010      	movs	r0, #16
 8001fa0:	f7ff f89c 	bl	80010dc <_ZnwjPv>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ffd8 	bl	8001f5c <_ZNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEC1Ev>
	    __node_alloc_traits::construct(_M_node_allocator(),
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 f91e 	bl	80021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001fb2:	4604      	mov	r4, r0
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff ff73 	bl	8001ea4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8001fbe:	4605      	mov	r5, r0
 8001fc0:	6838      	ldr	r0, [r7, #0]
 8001fc2:	f7ff ffc0 	bl	8001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4629      	mov	r1, r5
 8001fcc:	4620      	mov	r0, r4
 8001fce:	f000 f967 	bl	80022a0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE9constructIS5_JRKS5_EEEvRS7_PT_DpOT0_>
	    return __n;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
      }
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bdb0      	pop	{r4, r5, r7, pc}

08001fdc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv>:
      _M_update_bbegin()
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	if (_M_begin())
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff fe77 	bl	8001cd8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	bf14      	ite	ne
 8001ff0:	2301      	movne	r3, #1
 8001ff2:	2300      	moveq	r3, #0
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d010      	beq.n	800201c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv+0x40>
	  _M_buckets[_M_bucket_index(*_M_begin())] = &_M_before_begin;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681c      	ldr	r4, [r3, #0]
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff fe6a 	bl	8001cd8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8002004:	4603      	mov	r3, r0
 8002006:	3304      	adds	r3, #4
 8002008:	4619      	mov	r1, r3
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff feb7 	bl	8001d7e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8002010:	4603      	mov	r3, r0
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4423      	add	r3, r4
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	3208      	adds	r2, #8
 800201a:	601a      	str	r2, [r3, #0]
      }
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	bd90      	pop	{r4, r7, pc}

08002024 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>:
      _M_bucket_index(const _Hash_node_value<_Value, false>& __n,
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
	return _RangeHash{}(_M_hash_code(_ExtractKey{}(__n._M_v())),
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f96a 	bl	800230c <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8002038:	4602      	mov	r2, r0
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	4611      	mov	r1, r2
 8002040:	4618      	mov	r0, r3
 8002042:	f000 f96f 	bl	8002324 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8002046:	4603      	mov	r3, r0
 8002048:	4619      	mov	r1, r3
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 f94a 	bl	80022e4 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
 8002050:	4601      	mov	r1, r0
 8002052:	f107 0310 	add.w	r3, r7, #16
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff f866 	bl	800112a <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 800205e:	4603      	mov	r3, r0
      }
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node(__node_ptr __n)
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
      __node_alloc_traits::destroy(_M_node_allocator(), __n->_M_valptr());
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f8bb 	bl	80021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8002078:	4604      	mov	r4, r0
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	3304      	adds	r3, #4
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff10 	bl	8001ea4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8002084:	4603      	mov	r3, r0
 8002086:	4619      	mov	r1, r3
 8002088:	4620      	mov	r0, r4
 800208a:	f000 f95c 	bl	8002346 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE7destroyIS5_EEvRS7_PT_>
      _M_deallocate_node_ptr(__n);
 800208e:	6839      	ldr	r1, [r7, #0]
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f000 f965 	bl	8002360 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE22_M_deallocate_node_ptrEPS6_>
    }
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	bd90      	pop	{r4, r7, pc}

0800209e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>:
      _M_uses_single_bucket(__buckets_ptr __bkts) const
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	6039      	str	r1, [r7, #0]
      { return __builtin_expect(__bkts == &_M_single_bucket, false); }
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3318      	adds	r3, #24
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	bf0c      	ite	eq
 80020b2:	2301      	moveq	r3, #1
 80020b4:	2300      	movne	r3, #0
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	bf14      	ite	ne
 80020bc:	2301      	movne	r3, #1
 80020be:	2300      	moveq	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>:

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
    _M_deallocate_buckets(__buckets_ptr __bkts,
			  std::size_t __bkt_count)
    {
      typedef typename __buckets_alloc_traits::pointer _Ptr;
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__bkts);
 80020da:	68b8      	ldr	r0, [r7, #8]
 80020dc:	f000 f956 	bl	800238c <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>
 80020e0:	6178      	str	r0, [r7, #20]
      __buckets_alloc_type __alloc(_M_node_allocator());
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f000 f883 	bl	80021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f107 0310 	add.w	r3, r7, #16
 80020ee:	4611      	mov	r1, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 f888 	bl	8002206 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>
      __buckets_alloc_traits::deallocate(__alloc, __ptr, __bkt_count);
 80020f6:	f107 0310 	add.w	r3, r7, #16
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6979      	ldr	r1, [r7, #20]
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f950 	bl	80023a4 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>
    }
 8002104:	f107 0310 	add.w	r3, r7, #16
 8002108:	4618      	mov	r0, r3
 800210a:	f000 f889 	bl	8002220 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE4sizeEv>:
      size() const noexcept { return _M_len; }
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
    : _Hashtable(__h, __eq, __a)
 800213a:	6a3b      	ldr	r3, [r7, #32]
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 f93e 	bl	80023c2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSA_RKS8_RKS4_>
      auto __bkt_count = _M_rehash_policy._M_next_bkt(__bkt_count_hint);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	3310      	adds	r3, #16
 800214a:	68b9      	ldr	r1, [r7, #8]
 800214c:	4618      	mov	r0, r3
 800214e:	f007 f847 	bl	80091e0 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 8002152:	6178      	str	r0, [r7, #20]
      if (__bkt_count > _M_bucket_count)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	429a      	cmp	r2, r3
 800215c:	d909      	bls.n	8002172 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_+0x46>
	  _M_buckets = _M_allocate_buckets(__bkt_count);
 800215e:	6979      	ldr	r1, [r7, #20]
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f7ff fd9c 	bl	8001c9e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8002166:	4602      	mov	r2, r0
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	601a      	str	r2, [r3, #0]
	  _M_bucket_count = __bkt_count;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	605a      	str	r2, [r3, #4]
    }
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE6insertERKS4_>:
      insert(const value_type& __v)
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b089      	sub	sp, #36	; 0x24
 8002180:	af02      	add	r7, sp, #8
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
	__hashtable& __h = _M_conjure_hashtable();
 8002188:	68b8      	ldr	r0, [r7, #8]
 800218a:	f000 f95a 	bl	8002442 <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE20_M_conjure_hashtableEv>
 800218e:	6178      	str	r0, [r7, #20]
	__node_gen_type __node_gen(__h);
 8002190:	f107 0310 	add.w	r3, r7, #16
 8002194:	6979      	ldr	r1, [r7, #20]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fc30 	bl	80019fc <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>
	return __h._M_insert(__v, __node_gen, __unique_keys{});
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f107 0310 	add.w	r3, r7, #16
 80021a2:	f88d 4000 	strb.w	r4, [sp]
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	6979      	ldr	r1, [r7, #20]
 80021aa:	f000 f955 	bl	8002458 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE>
 80021ae:	bf00      	nop
      }
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	371c      	adds	r7, #28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd90      	pop	{r4, r7, pc}

080021b8 <_ZNSt8__detail19_Node_iterator_baseISt4pairIKh11GPIOPortPinELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator_base(__node_type* __p) noexcept
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
      : _M_cur(__p) { }
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>:
      {
        return static_cast<const void*>(&_M_storage);
      }

      _Tp*
      _M_ptr() noexcept
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 f99d 	bl	800251e <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>
 80021e4:	4603      	mov	r3, r0
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>:
      _M_node_allocator()
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_get(); }
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f99c 	bl	8002534 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE6_M_getEv>
 80021fc:	4603      	mov	r3, r0
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 8002206:	b580      	push	{r7, lr}
 8002208:	b082      	sub	sp, #8
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	6039      	str	r1, [r7, #0]
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 f99a 	bl	800254a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f999 	bl	8002560 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4618      	mov	r0, r3
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8002242:	2200      	movs	r2, #0
 8002244:	6839      	ldr	r1, [r7, #0]
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f9a1 	bl	800258e <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>
 800224c:	4603      	mov	r3, r0
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>:
  template<typename _Ptr, typename _Tp>
    using __ptr_rebind = typename pointer_traits<_Ptr>::template rebind<_Tp>;

  template<typename _Tp>
    constexpr _Tp*
    __to_address(_Tp* __ptr) noexcept
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
    {
      static_assert(!std::is_function<_Tp>::value, "not a function pointer");
      return __ptr;
 800225e:	687b      	ldr	r3, [r7, #4]
    }
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE8allocateERS7_j>:
      allocate(allocator_type& __a, size_type __n)
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8002276:	2200      	movs	r2, #0
 8002278:	6839      	ldr	r1, [r7, #0]
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 f9bc 	bl	80025f8 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv>
 8002280:	4603      	mov	r3, r0
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_S8_>:
    __to_address(_Tp* __ptr) noexcept
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
      return __ptr;
 8002292:	687b      	ldr	r3, [r7, #4]
    }
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE9constructIS5_JRKS5_EEEvRS7_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff fe4a 	bl	8001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 80022b2:	4603      	mov	r3, r0
 80022b4:	461a      	mov	r2, r3
 80022b6:	68b9      	ldr	r1, [r7, #8]
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f000 f9c6 	bl	800264a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
	}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE10deallocateERS7_PS6_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b084      	sub	sp, #16
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	68b9      	ldr	r1, [r7, #8]
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 f9cf 	bl	800267a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10deallocateEPS7_j>
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>:
      _M_hash_code(const _Key& __k) const
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
	return _M_hash()(__k);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f9d3 	bl	800269a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>
 80022f4:	4602      	mov	r2, r0
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f7fe fef9 	bl	80010f4 <_ZNKSt4hashIhEclEh>
 8002302:	4603      	mov	r3, r0
      }
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>:
      _M_v() const noexcept
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f9cc 	bl	80026b2 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 800231a:	4603      	mov	r3, r0
 800231c:	4618      	mov	r0, r3
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>:
      operator()(_Tp&& __x) const noexcept
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
      { return std::get<0>(std::forward<_Tp>(__x)); }
 800232e:	6838      	ldr	r0, [r7, #0]
 8002330:	f7ff fe09 	bl	8001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8002334:	4603      	mov	r3, r0
 8002336:	4618      	mov	r0, r3
 8002338:	f000 f9c8 	bl	80026cc <_ZSt3getILj0EKh11GPIOPortPinERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS6_>
 800233c:	4603      	mov	r3, r0
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE7destroyIS5_EEvRS7_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8002346:	b580      	push	{r7, lr}
 8002348:	b082      	sub	sp, #8
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
 800234e:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8002350:	6839      	ldr	r1, [r7, #0]
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f9c6 	bl	80026e4 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE7destroyIS6_EEvPT_>
	}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE22_M_deallocate_node_ptrEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node_ptr(__node_ptr __n)
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__n);
 800236a:	6838      	ldr	r0, [r7, #0]
 800236c:	f000 f9c5 	bl	80026fa <_ZNSt14pointer_traitsIPNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10pointer_toERS6_>
 8002370:	60f8      	str	r0, [r7, #12]
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff ff3b 	bl	80021ee <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8002378:	4603      	mov	r3, r0
 800237a:	2201      	movs	r2, #1
 800237c:	68f9      	ldr	r1, [r7, #12]
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff ffa1 	bl	80022c6 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE10deallocateERS7_PS6_j>
    }
 8002384:	bf00      	nop
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>:
      pointer_to(__make_not_void<element_type>& __r) noexcept
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 f9bc 	bl	8002712 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 800239a:	4603      	mov	r3, r0
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	68b9      	ldr	r1, [r7, #8]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 f9b8 	bl	800272a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_j>
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSA_RKS8_RKS4_>:
      _Hashtable(const _Hash& __h, const _Equal& __eq,
 80023c2:	b590      	push	{r4, r7, lr}
 80023c4:	b087      	sub	sp, #28
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	603b      	str	r3, [r7, #0]
	__enable_default_ctor(_Enable_default_constructor_tag{})
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	68b9      	ldr	r1, [r7, #8]
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f9c5 	bl	8002764 <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKS9_RKS7_>
	__hashtable_alloc(__node_alloc_type(__a)),
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	6839      	ldr	r1, [r7, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 f9b2 	bl	800274a <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1IS4_EERKSaIT_E>
	__enable_default_ctor(_Enable_default_constructor_tag{})
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f7ff faf3 	bl	80019d8 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>
	__hashtable_alloc(__node_alloc_type(__a)),
 80023f2:	f107 0314 	add.w	r3, r7, #20
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fae2 	bl	80019c0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
	__enable_default_ctor(_Enable_default_constructor_tag{})
 80023fc:	4621      	mov	r1, r4
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 f9c3 	bl	800278a <_ZNSt27_Enable_default_constructorILb1ENSt8__detail15_Hash_node_baseEEC1ESt31_Enable_default_constructor_tag>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f103 0218 	add.w	r2, r3, #24
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2201      	movs	r2, #1
 8002412:	605a      	str	r2, [r3, #4]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	3308      	adds	r3, #8
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe fe78 	bl	800110e <_ZNSt8__detail15_Hash_node_baseC1Ev>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	3310      	adds	r3, #16
 8002428:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe fe90 	bl	8001152 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	619a      	str	r2, [r3, #24]
      { }
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4618      	mov	r0, r3
 800243c:	371c      	adds	r7, #28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd90      	pop	{r4, r7, pc}

08002442 <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE20_M_conjure_hashtableEv>:
      _M_conjure_hashtable()
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
      { return *(static_cast<__hashtable*>(this)); }
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002458:	b580      	push	{r7, lr}
 800245a:	b090      	sub	sp, #64	; 0x40
 800245c:	af02      	add	r7, sp, #8
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
	const key_type& __k = _ExtractKey{}(__v);
 8002466:	f107 031c 	add.w	r3, r7, #28
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff59 	bl	8002324 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8002472:	6378      	str	r0, [r7, #52]	; 0x34
	__hash_code __code = this->_M_hash_code(__k);
 8002474:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002476:	68b8      	ldr	r0, [r7, #8]
 8002478:	f7ff ff34 	bl	80022e4 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
 800247c:	6338      	str	r0, [r7, #48]	; 0x30
	size_type __bkt = _M_bucket_index(__code);
 800247e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002480:	68b8      	ldr	r0, [r7, #8]
 8002482:	f000 f98e 	bl	80027a2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 8002486:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (__node_ptr __node = _M_find_node(__bkt, __k, __code))
 8002488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800248a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800248c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800248e:	68b8      	ldr	r0, [r7, #8]
 8002490:	f000 f998 	bl	80027c4 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j>
 8002494:	62b8      	str	r0, [r7, #40]	; 0x28
 8002496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002498:	2b00      	cmp	r3, #0
 800249a:	d011      	beq.n	80024c0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE+0x68>
	  return { iterator(__node), false };
 800249c:	f107 0320 	add.w	r3, r7, #32
 80024a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fcef 	bl	8001e86 <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 80024a8:	2300      	movs	r3, #0
 80024aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80024ae:	f107 0226 	add.w	r2, r7, #38	; 0x26
 80024b2:	f107 0320 	add.w	r3, r7, #32
 80024b6:	4619      	mov	r1, r3
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f99c 	bl	80027f6 <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IS5_bLb1EEEOT_OT0_>
      }
 80024be:	e02a      	b.n	8002516 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE+0xbe>
	_Scoped_node __node{ __node_gen(std::forward<_Arg>(__v)), this };
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff fd40 	bl	8001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4619      	mov	r1, r3
 80024ca:	6838      	ldr	r0, [r7, #0]
 80024cc:	f7ff fc1c 	bl	8001d08 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 80024d0:	4601      	mov	r1, r0
 80024d2:	f107 0314 	add.w	r3, r7, #20
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 f9a5 	bl	8002828 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1EPNS5_10_Hash_nodeIS3_Lb0EEEPNS5_16_Hashtable_allocISaISJ_EEE>
	  = _M_insert_unique_node(__bkt, __code, __node._M_node);
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	2201      	movs	r2, #1
 80024e2:	9200      	str	r2, [sp, #0]
 80024e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80024e8:	68b8      	ldr	r0, [r7, #8]
 80024ea:	f000 f9c5 	bl	8002878 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>
 80024ee:	4603      	mov	r3, r0
 80024f0:	613b      	str	r3, [r7, #16]
	__node._M_node = nullptr;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61bb      	str	r3, [r7, #24]
	return { __pos, true };
 80024f6:	2301      	movs	r3, #1
 80024f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80024fc:	f107 0227 	add.w	r2, r7, #39	; 0x27
 8002500:	f107 0310 	add.w	r3, r7, #16
 8002504:	4619      	mov	r1, r3
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 f9ff 	bl	800290a <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IRS5_bLb1EEEOT_OT0_>
      }
 800250c:	f107 0314 	add.w	r3, r7, #20
 8002510:	4618      	mov	r0, r3
 8002512:	f000 f99c 	bl	800284e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	3738      	adds	r7, #56	; 0x38
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>:
      _M_addr() noexcept
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
        return static_cast<void*>(&_M_storage);
 8002526:	687b      	ldr	r3, [r7, #4]
      }
 8002528:	4618      	mov	r0, r3
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE6_M_getEv>:
      _Tp& _M_get() { return static_cast<_Tp&>(*this); }
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4618      	mov	r0, r3
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4618      	mov	r0, r3
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800257e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800258e:	b580      	push	{r7, lr}
 8002590:	b084      	sub	sp, #16
 8002592:	af00      	add	r7, sp, #0
 8002594:	60f8      	str	r0, [r7, #12]
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f7ff ffeb 	bl	8002576 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>
 80025a0:	4602      	mov	r2, r0
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	4293      	cmp	r3, r2
 80025a6:	bf8c      	ite	hi
 80025a8:	2301      	movhi	r3, #1
 80025aa:	2300      	movls	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	bf14      	ite	ne
 80025b2:	2301      	movne	r3, #1
 80025b4:	2300      	moveq	r3, #0
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d007      	beq.n	80025cc <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025c2:	d301      	bcc.n	80025c8 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 80025c4:	f006 fe02 	bl	80091cc <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80025c8:	f006 fdfd 	bl	80091c6 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4618      	mov	r0, r3
 80025d2:	f006 fde5 	bl	80091a0 <_Znwj>
 80025d6:	4603      	mov	r3, r0
      }
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80025e8:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
      }
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f7ff ffeb 	bl	80025e0 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE11_M_max_sizeEv>
 800260a:	4602      	mov	r2, r0
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4293      	cmp	r3, r2
 8002610:	bf8c      	ite	hi
 8002612:	2301      	movhi	r3, #1
 8002614:	2300      	movls	r3, #0
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf14      	ite	ne
 800261c:	2301      	movne	r3, #1
 800261e:	2300      	moveq	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d007      	beq.n	8002636 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800262c:	d301      	bcc.n	8002632 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800262e:	f006 fdcd 	bl	80091cc <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002632:	f006 fdc8 	bl	80091c6 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4618      	mov	r0, r3
 800263c:	f006 fdb0 	bl	80091a0 <_Znwj>
 8002640:	4603      	mov	r3, r0
      }
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 800264a:	b590      	push	{r4, r7, lr}
 800264c:	b085      	sub	sp, #20
 800264e:	af00      	add	r7, sp, #0
 8002650:	60f8      	str	r0, [r7, #12]
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7ff fc75 	bl	8001f46 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 800265c:	4604      	mov	r4, r0
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4619      	mov	r1, r3
 8002662:	200c      	movs	r0, #12
 8002664:	f7fe fd3a 	bl	80010dc <_ZnwjPv>
 8002668:	4603      	mov	r3, r0
 800266a:	4622      	mov	r2, r4
 800266c:	ca07      	ldmia	r2, {r0, r1, r2}
 800266e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002672:	bf00      	nop
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}

0800267a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10deallocateEPS7_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 800267a:	b580      	push	{r7, lr}
 800267c:	b084      	sub	sp, #16
 800267e:	af00      	add	r7, sp, #0
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	011b      	lsls	r3, r3, #4
 800268a:	4619      	mov	r1, r3
 800268c:	68b8      	ldr	r0, [r7, #8]
 800268e:	f006 fd85 	bl	800919c <_ZdlPvj>
      }
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>:
      _M_hash() const { return __ebo_hash::_M_cget(); }
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 f94a 	bl	800293c <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EE7_M_cgetEv>
 80026a8:	4603      	mov	r3, r0
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>:
      _M_valptr() const noexcept
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4618      	mov	r0, r3
 80026be:	f000 f948 	bl	8002952 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>
 80026c2:	4603      	mov	r3, r0
 80026c4:	4618      	mov	r0, r3
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <_ZSt3getILj0EKh11GPIOPortPinERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS6_>:
    get(pair<_Tp1, _Tp2>&& __in) noexcept
    { return __pair_get<_Int>::__move_get(std::move(__in)); }

  template<size_t _Int, class _Tp1, class _Tp2>
    constexpr const typename tuple_element<_Int, pair<_Tp1, _Tp2>>::type&
    get(const pair<_Tp1, _Tp2>& __in) noexcept
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
    { return __pair_get<_Int>::__const_get(__in); }
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f948 	bl	800296a <_ZNSt10__pair_getILj0EE11__const_getIKh11GPIOPortPinEERKT_RKSt4pairIS4_T0_E>
 80026da:	4603      	mov	r3, r0
 80026dc:	4618      	mov	r0, r3
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE7destroyIS6_EEvPT_>:
	destroy(_Up* __p)
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
	{ __p->~_Up(); }
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <_ZNSt14pointer_traitsIPNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10pointer_toERS6_>:
      pointer_to(__make_not_void<element_type>& __r) noexcept
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 f93c 	bl	8002980 <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>
 8002708:	4603      	mov	r3, r0
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f93c 	bl	8002998 <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 8002720:	4603      	mov	r3, r0
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 800272a:	b580      	push	{r7, lr}
 800272c:	b084      	sub	sp, #16
 800272e:	af00      	add	r7, sp, #0
 8002730:	60f8      	str	r0, [r7, #12]
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4619      	mov	r1, r3
 800273c:	68b8      	ldr	r0, [r7, #8]
 800273e:	f006 fd2d 	bl	800919c <_ZdlPvj>
      }
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1IS4_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	6039      	str	r1, [r7, #0]
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 f92a 	bl	80029ae <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1Ev>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4618      	mov	r0, r3
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKS9_RKS7_>:
      _Hashtable_base(const _Hash& __hash, const _Equal& __eq)
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
      : __hash_code_base(__hash), _EqualEBO(__eq)
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 f926 	bl	80029c4 <_ZNSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1ERKS7_>
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 f930 	bl	80029e0 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EEC1IRKS2_EEOT_>
      { }
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <_ZNSt27_Enable_default_constructorILb1ENSt8__detail15_Hash_node_baseEEC1ESt31_Enable_default_constructor_tag>:
    _Enable_default_constructor&
    operator=(_Enable_default_constructor&&) noexcept = default;

    // Can be used in other ctors.
    constexpr explicit
    _Enable_default_constructor(_Enable_default_constructor_tag) { }
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	7039      	strb	r1, [r7, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4618      	mov	r0, r3
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>:
      _M_bucket_index(__hash_code __c) const
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__c, _M_bucket_count); }
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	461a      	mov	r2, r3
 80027b2:	6839      	ldr	r1, [r7, #0]
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f920 	bl	80029fa <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>
 80027ba:	4603      	mov	r3, r0
 80027bc:	4618      	mov	r0, r3
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j>:
      _M_find_node(size_type __bkt, const key_type& __key,
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	603b      	str	r3, [r7, #0]
	__node_base_ptr __before_n = _M_find_before_node(__bkt, __key, __c);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	68b9      	ldr	r1, [r7, #8]
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f920 	bl	8002a1e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j>
 80027de:	6178      	str	r0, [r7, #20]
	if (__before_n)
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j+0x28>
	  return static_cast<__node_ptr>(__before_n->_M_nxt);
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	e000      	b.n	80027ee <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j+0x2a>
	return nullptr;
 80027ec:	2300      	movs	r3, #0
      }
 80027ee:	4618      	mov	r0, r3
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IS5_bLb1EEEOT_OT0_>:
	       enable_if<_PCCP::template
			   _MoveConstructiblePair<_U1, _U2>()
			  && _PCCP::template
			   _ImplicitlyMoveConvertiblePair<_U1, _U2>(),
                         bool>::type=true>
	constexpr pair(_U1&& __x, _U2&& __y)
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	60b9      	str	r1, [r7, #8]
 8002800:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8002802:	68b8      	ldr	r0, [r7, #8]
 8002804:	f000 f950 	bl	8002aa8 <_ZSt7forwardINSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS7_E4typeE>
 8002808:	4602      	mov	r2, r0
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6812      	ldr	r2, [r2, #0]
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff f8b0 	bl	8001976 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>
 8002816:	4603      	mov	r3, r0
 8002818:	781a      	ldrb	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	711a      	strb	r2, [r3, #4]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	4618      	mov	r0, r3
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1EPNS5_10_Hash_nodeIS3_Lb0EEEPNS5_16_Hashtable_allocISaISJ_EEE>:
	_Scoped_node(__node_ptr __n, __hashtable_alloc* __h)
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
	: _M_h(__h), _M_node(__n) { }
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4618      	mov	r0, r3
 8002844:	3714      	adds	r7, #20
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>:
	~_Scoped_node() { if (_M_node) _M_h->_M_deallocate_node(_M_node); };
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev+0x20>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	4619      	mov	r1, r3
 8002868:	4610      	mov	r0, r2
 800286a:	f7ff fbfd 	bl	8002068 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002878:	b590      	push	{r4, r7, lr}
 800287a:	b08d      	sub	sp, #52	; 0x34
 800287c:	af02      	add	r7, sp, #8
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
      const __rehash_state& __saved_state = _M_rehash_policy._M_state();
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3310      	adds	r3, #16
 800288a:	4618      	mov	r0, r3
 800288c:	f7fe fc74 	bl	8001178 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>
 8002890:	4603      	mov	r3, r0
 8002892:	61fb      	str	r3, [r7, #28]
 8002894:	f107 031c 	add.w	r3, r7, #28
 8002898:	627b      	str	r3, [r7, #36]	; 0x24
	= _M_rehash_policy._M_need_rehash(_M_bucket_count, _M_element_count,
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f103 0110 	add.w	r1, r3, #16
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	68dc      	ldr	r4, [r3, #12]
 80028a8:	f107 0014 	add.w	r0, r7, #20
 80028ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	4623      	mov	r3, r4
 80028b2:	f006 fcd9 	bl	8009268 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>
      if (__do_rehash.first)
 80028b6:	7d3b      	ldrb	r3, [r7, #20]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00a      	beq.n	80028d2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x5a>
	  _M_rehash(__do_rehash.second, __saved_state);
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028c0:	4619      	mov	r1, r3
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f000 f8fb 	bl	8002abe <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>
	  __bkt = _M_bucket_index(__code);
 80028c8:	6879      	ldr	r1, [r7, #4]
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f7ff ff69 	bl	80027a2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 80028d0:	60b8      	str	r0, [r7, #8]
      this->_M_store_code(*__node, __code);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	3304      	adds	r3, #4
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	4619      	mov	r1, r3
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f8fe 	bl	8002adc <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>
      _M_insert_bucket_begin(__bkt, __node);
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	68f8      	ldr	r0, [r7, #12]
 80028e6:	f000 f905 	bl	8002af4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>
      ++_M_element_count;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	1c5a      	adds	r2, r3, #1
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	60da      	str	r2, [r3, #12]
      return iterator(__node);
 80028f4:	f107 0320 	add.w	r3, r7, #32
 80028f8:	6839      	ldr	r1, [r7, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fac3 	bl	8001e86 <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8002900:	6a3b      	ldr	r3, [r7, #32]
    }
 8002902:	4618      	mov	r0, r3
 8002904:	372c      	adds	r7, #44	; 0x2c
 8002906:	46bd      	mov	sp, r7
 8002908:	bd90      	pop	{r4, r7, pc}

0800290a <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IRS5_bLb1EEEOT_OT0_>:
	constexpr pair(_U1&& __x, _U2&& __y)
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	60f8      	str	r0, [r7, #12]
 8002912:	60b9      	str	r1, [r7, #8]
 8002914:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8002916:	68b8      	ldr	r0, [r7, #8]
 8002918:	f000 f933 	bl	8002b82 <_ZSt7forwardIRNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>
 800291c:	4602      	mov	r2, r0
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6812      	ldr	r2, [r2, #0]
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f7ff f826 	bl	8001976 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>
 800292a:	4603      	mov	r3, r0
 800292c:	781a      	ldrb	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	711a      	strb	r2, [r3, #4]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4618      	mov	r0, r3
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f91c 	bl	8002b98 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>
 8002960:	4603      	mov	r3, r0
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <_ZNSt10__pair_getILj0EE11__const_getIKh11GPIOPortPinEERKT_RKSt4pairIS4_T0_E>:
	__const_get(const pair<_Tp1, _Tp2>& __pair) noexcept
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
	{ return __pair.first; }
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>:
    addressof(_Tp& __r) noexcept
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f910 	bl	8002bae <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>
 800298e:	4603      	mov	r3, r0
 8002990:	4618      	mov	r0, r3
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <_ZNSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1ERKS7_>:
      _Hash_code_base(const _Hash& __hash) : __ebo_hash(__hash) { }
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
 80029ce:	6839      	ldr	r1, [r7, #0]
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 f8f7 	bl	8002bc4 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EEC1IRKS2_EEOT_>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EEC1IRKS2_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 80029ea:	6838      	ldr	r0, [r7, #0]
 80029ec:	f000 f8f7 	bl	8002bde <_ZSt7forwardIRKSt8equal_toIhEEOT_RNSt16remove_referenceIS4_E4typeE>
	{ }
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>:
      _M_bucket_index(__hash_code __c, std::size_t __bkt_count) const
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b086      	sub	sp, #24
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	60f8      	str	r0, [r7, #12]
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	607a      	str	r2, [r7, #4]
      { return _RangeHash{}(__c, __bkt_count); }
 8002a06:	f107 0314 	add.w	r3, r7, #20
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fe fb8b 	bl	800112a <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 8002a14:	4603      	mov	r3, r0
 8002a16:	4618      	mov	r0, r3
 8002a18:	3718      	adds	r7, #24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b086      	sub	sp, #24
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
 8002a2a:	603b      	str	r3, [r7, #0]
      __node_base_ptr __prev_p = _M_buckets[__bkt];
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	617b      	str	r3, [r7, #20]
      if (!__prev_p)
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x26>
	return nullptr;
 8002a40:	2300      	movs	r3, #0
 8002a42:	e02d      	b.n	8002aa0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x82>
      for (__node_ptr __p = static_cast<__node_ptr>(__prev_p->_M_nxt);;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	613b      	str	r3, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 f8ce 	bl	8002bf4 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x44>
	    return __prev_p;
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	e01e      	b.n	8002aa0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x82>
	  if (!__p->_M_nxt || _M_bucket_index(*__p->_M_next()) != __bkt)
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00c      	beq.n	8002a84 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x66>
 8002a6a:	6938      	ldr	r0, [r7, #16]
 8002a6c:	f7ff f97b 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002a70:	4603      	mov	r3, r0
 8002a72:	3304      	adds	r3, #4
 8002a74:	4619      	mov	r1, r3
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f7ff f981 	bl	8001d7e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d001      	beq.n	8002a88 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x6a>
 8002a84:	2301      	movs	r3, #1
 8002a86:	e000      	b.n	8002a8a <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x6c>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d106      	bne.n	8002a9c <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x7e>
	  __prev_p = __p;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	617b      	str	r3, [r7, #20]
	   __p = __p->_M_next())
 8002a92:	6938      	ldr	r0, [r7, #16]
 8002a94:	f7ff f967 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002a98:	6138      	str	r0, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 8002a9a:	e7d6      	b.n	8002a4a <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x2c>
	    break;
 8002a9c:	bf00      	nop
      return nullptr;
 8002a9e:	2300      	movs	r3, #0
    }
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <_ZSt7forwardINSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS7_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr

08002abe <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b084      	sub	sp, #16
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	60f8      	str	r0, [r7, #12]
 8002ac6:	60b9      	str	r1, [r7, #8]
 8002ac8:	607a      	str	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash(size_type __bkt_count, const __rehash_state& __state)
    {
      __try
	{
	  _M_rehash_aux(__bkt_count, __unique_keys{});
 8002aca:	461a      	mov	r2, r3
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 f8bd 	bl	8002c4e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>
	  // A failure here means that buckets allocation failed.  We only
	  // have to restore hash policy previous state.
	  _M_rehash_policy._M_reset(__state);
	  __throw_exception_again;
	}
    }
 8002ad4:	bf00      	nop
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>:
      _M_store_code(_Hash_node_code_cache<false>&, __hash_code) const
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
      { }
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
      if (_M_buckets[__bkt])
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d011      	beq.n	8002b34 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x40>
	  __node->_M_nxt = _M_buckets[__bkt]->_M_nxt;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4413      	add	r3, r2
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt]->_M_nxt = __node;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	601a      	str	r2, [r3, #0]
    }
 8002b32:	e022      	b.n	8002b7a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
	  __node->_M_nxt = _M_before_begin._M_nxt;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	601a      	str	r2, [r3, #0]
	  _M_before_begin._M_nxt = __node;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	609a      	str	r2, [r3, #8]
	  if (__node->_M_nxt)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00f      	beq.n	8002b6a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x76>
	    _M_buckets[_M_bucket_index(*__node->_M_next())] = __node;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681c      	ldr	r4, [r3, #0]
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff f909 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002b54:	4603      	mov	r3, r0
 8002b56:	3304      	adds	r3, #4
 8002b58:	4619      	mov	r1, r3
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f7ff f90f 	bl	8001d7e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8002b60:	4603      	mov	r3, r0
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	4423      	add	r3, r4
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt] = &_M_before_begin;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	3208      	adds	r2, #8
 8002b78:	601a      	str	r2, [r3, #0]
    }
 8002b7a:	bf00      	nop
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd90      	pop	{r4, r7, pc}

08002b82 <_ZSt7forwardIRNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>:
      _M_addr() const noexcept
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
        return static_cast<const void*>(&_M_storage);
 8002ba0:	687b      	ldr	r3, [r7, #4]
      }
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EEC1IRKS2_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 8002bce:	6838      	ldr	r0, [r7, #0]
 8002bd0:	f000 f8a1 	bl	8002d16 <_ZSt7forwardIRKSt4hashIhEEOT_RNSt16remove_referenceIS4_E4typeE>
	{ }
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <_ZSt7forwardIRKSt8equal_toIhEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE>:
      _M_equals(const _Key& __k, __hash_code __c,
 8002bf4:	b590      	push	{r4, r7, lr}
 8002bf6:	b087      	sub	sp, #28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
 8002c00:	603b      	str	r3, [r7, #0]
	return _S_equals(__c, __n) && _M_eq()(__k, _ExtractKey{}(__n._M_v()));
 8002c02:	6839      	ldr	r1, [r7, #0]
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f891 	bl	8002d2c <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d019      	beq.n	8002c44 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x50>
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f000 f897 	bl	8002d44 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>
 8002c16:	4604      	mov	r4, r0
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff fb76 	bl	800230c <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8002c20:	4602      	mov	r2, r0
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	4611      	mov	r1, r2
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff fb7b 	bl	8002324 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	461a      	mov	r2, r3
 8002c32:	68b9      	ldr	r1, [r7, #8]
 8002c34:	4620      	mov	r0, r4
 8002c36:	f000 f891 	bl	8002d5c <_ZNKSt8equal_toIhEclERKhS2_>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x50>
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x52>
 8002c44:	2300      	movs	r3, #0
      }
 8002c46:	4618      	mov	r0, r3
 8002c48:	371c      	adds	r7, #28
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd90      	pop	{r4, r7, pc}

08002c4e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b08a      	sub	sp, #40	; 0x28
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	60f8      	str	r0, [r7, #12]
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	713a      	strb	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash_aux(size_type __bkt_count, true_type /* __uks */)
    {
      __buckets_ptr __new_buckets = _M_allocate_buckets(__bkt_count);
 8002c5a:	68b9      	ldr	r1, [r7, #8]
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f7ff f81e 	bl	8001c9e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8002c62:	61f8      	str	r0, [r7, #28]
      __node_ptr __p = _M_begin();
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f7ff f837 	bl	8001cd8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8002c6a:	6278      	str	r0, [r7, #36]	; 0x24
      _M_before_begin._M_nxt = nullptr;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	609a      	str	r2, [r3, #8]
      std::size_t __bbegin_bkt = 0;
 8002c72:	2300      	movs	r3, #0
 8002c74:	623b      	str	r3, [r7, #32]
      while (__p)
 8002c76:	e03e      	b.n	8002cf6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa8>
	{
	  __node_ptr __next = __p->_M_next();
 8002c78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c7a:	f7ff f874 	bl	8001d66 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002c7e:	61b8      	str	r0, [r7, #24]
	  std::size_t __bkt
	    = __hash_code_base::_M_bucket_index(*__p, __bkt_count);
 8002c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c82:	3304      	adds	r3, #4
 8002c84:	68ba      	ldr	r2, [r7, #8]
 8002c86:	4619      	mov	r1, r3
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f7ff f9cb 	bl	8002024 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 8002c8e:	6178      	str	r0, [r7, #20]
	  if (!__new_buckets[__bkt])
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	69fa      	ldr	r2, [r7, #28]
 8002c96:	4413      	add	r3, r2
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d11a      	bne.n	8002cd4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x86>
	    {
	      __p->_M_nxt = _M_before_begin._M_nxt;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	689a      	ldr	r2, [r3, #8]
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	601a      	str	r2, [r3, #0]
	      _M_before_begin._M_nxt = __p;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002caa:	609a      	str	r2, [r3, #8]
	      __new_buckets[__bkt] = &_M_before_begin;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	69fa      	ldr	r2, [r7, #28]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	3208      	adds	r2, #8
 8002cb8:	601a      	str	r2, [r3, #0]
	      if (__p->_M_nxt)
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d005      	beq.n	8002cce <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x80>
		__new_buckets[__bbegin_bkt] = __p;
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	4413      	add	r3, r2
 8002cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ccc:	601a      	str	r2, [r3, #0]
	      __bbegin_bkt = __bkt;
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	623b      	str	r3, [r7, #32]
 8002cd2:	e00e      	b.n	8002cf2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa4>
	    }
	  else
	    {
	      __p->_M_nxt = __new_buckets[__bkt]->_M_nxt;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	69fa      	ldr	r2, [r7, #28]
 8002cda:	4413      	add	r3, r2
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	601a      	str	r2, [r3, #0]
	      __new_buckets[__bkt]->_M_nxt = __p;
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	69fa      	ldr	r2, [r7, #28]
 8002cea:	4413      	add	r3, r2
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf0:	601a      	str	r2, [r3, #0]
	    }

	  __p = __next;
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
      while (__p)
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1bd      	bne.n	8002c78 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x2a>
	}

      _M_deallocate_buckets();
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f7fe ff2a 	bl	8001b56 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
      _M_bucket_count = __bkt_count;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	605a      	str	r2, [r3, #4]
      _M_buckets = __new_buckets;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	601a      	str	r2, [r3, #0]
    }
 8002d0e:	bf00      	nop
 8002d10:	3728      	adds	r7, #40	; 0x28
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <_ZSt7forwardIRKSt4hashIhEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4618      	mov	r0, r3
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>:
      _S_equals(__hash_code, const _Hash_node_code_cache<false>&)
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
      { return true; }
 8002d36:	2301      	movs	r3, #1
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>:
      _M_eq() const { return _EqualEBO::_M_cget(); }
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f000 f81a 	bl	8002d86 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EE7_M_cgetEv>
 8002d52:	4603      	mov	r3, r0
 8002d54:	4618      	mov	r0, r3
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <_ZNKSt8equal_toIhEclERKhS2_>:
  template<typename _Tp>
    struct equal_to : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
      { return __x == __y; }
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	781a      	ldrb	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	bf0c      	ite	eq
 8002d74:	2301      	moveq	r3, #1
 8002d76:	2300      	movne	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <_ZN8SelectorD1Ev>:
class Selector {
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fe fa02 	bl	80011b0 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002db8:	b5b0      	push	{r4, r5, r7, lr}
 8002dba:	b09c      	sub	sp, #112	; 0x70
 8002dbc:	af04      	add	r7, sp, #16
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d13e      	bne.n	8002e46 <_Z41__static_initialization_and_destruction_0ii+0x8e>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d139      	bne.n	8002e46 <_Z41__static_initialization_and_destruction_0ii+0x8e>
std::unordered_map<uint8_t, GPIOPortPin> panels = {
 8002dd2:	4b26      	ldr	r3, [pc, #152]	; (8002e6c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8002dd4:	f107 0414 	add.w	r4, r7, #20
 8002dd8:	461d      	mov	r5, r3
 8002dda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ddc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002de0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002de2:	682b      	ldr	r3, [r5, #0]
 8002de4:	6023      	str	r3, [r4, #0]
 8002de6:	f107 0314 	add.w	r3, r7, #20
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	2303      	movs	r3, #3
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fd8d 	bl	8001914 <_ZNSaISt4pairIKh11GPIOPortPinEEC1Ev>
 8002dfa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002dfe:	9302      	str	r3, [sp, #8]
 8002e00:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002e04:	9301      	str	r3, [sp, #4]
 8002e06:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f107 020c 	add.w	r2, r7, #12
 8002e12:	ca06      	ldmia	r2, {r1, r2}
 8002e14:	4816      	ldr	r0, [pc, #88]	; (8002e70 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002e16:	f7fe fd95 	bl	8001944 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ESt16initializer_listIS7_EjRKS2_RKS4_RKS8_>
 8002e1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe fd84 	bl	800192c <_ZNSaISt4pairIKh11GPIOPortPinEED1Ev>
Selector selector(panels);
 8002e24:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002e28:	4911      	ldr	r1, [pc, #68]	; (8002e70 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7fe f9b0 	bl	8001190 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>
 8002e30:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002e34:	4619      	mov	r1, r3
 8002e36:	480f      	ldr	r0, [pc, #60]	; (8002e74 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8002e38:	f7fe f9c7 	bl	80011ca <_ZN8SelectorC1ESt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS1_EEE>
 8002e3c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe f9b5 	bl	80011b0 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <_Z41__static_initialization_and_destruction_0ii+0xaa>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d105      	bne.n	8002e62 <_Z41__static_initialization_and_destruction_0ii+0xaa>
 8002e56:	4807      	ldr	r0, [pc, #28]	; (8002e74 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8002e58:	f7ff ffa0 	bl	8002d9c <_ZN8SelectorD1Ev>
std::unordered_map<uint8_t, GPIOPortPin> panels = {
 8002e5c:	4804      	ldr	r0, [pc, #16]	; (8002e70 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002e5e:	f7fe f9a7 	bl	80011b0 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
}
 8002e62:	bf00      	nop
 8002e64:	3760      	adds	r7, #96	; 0x60
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bdb0      	pop	{r4, r5, r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	0800c2c0 	.word	0x0800c2c0
 8002e70:	20000418 	.word	0x20000418
 8002e74:	20000434 	.word	0x20000434

08002e78 <_GLOBAL__sub_I_hadc1>:
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002e80:	2001      	movs	r0, #1
 8002e82:	f7ff ff99 	bl	8002db8 <_Z41__static_initialization_and_destruction_0ii>
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <_GLOBAL__sub_D_hadc1>:
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002e90:	2000      	movs	r0, #0
 8002e92:	f7ff ff91 	bl	8002db8 <_Z41__static_initialization_and_destruction_0ii>
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	4b12      	ldr	r3, [pc, #72]	; (8002eec <HAL_MspInit+0x54>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	4a11      	ldr	r2, [pc, #68]	; (8002eec <HAL_MspInit+0x54>)
 8002ea8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eac:	6453      	str	r3, [r2, #68]	; 0x44
 8002eae:	4b0f      	ldr	r3, [pc, #60]	; (8002eec <HAL_MspInit+0x54>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb6:	607b      	str	r3, [r7, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	603b      	str	r3, [r7, #0]
 8002ebe:	4b0b      	ldr	r3, [pc, #44]	; (8002eec <HAL_MspInit+0x54>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <HAL_MspInit+0x54>)
 8002ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eca:	4b08      	ldr	r3, [pc, #32]	; (8002eec <HAL_MspInit+0x54>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	210f      	movs	r1, #15
 8002eda:	f06f 0001 	mvn.w	r0, #1
 8002ede:	f000 feb0 	bl	8003c42 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	40023800 	.word	0x40023800

08002ef0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08a      	sub	sp, #40	; 0x28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	60da      	str	r2, [r3, #12]
 8002f06:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a17      	ldr	r2, [pc, #92]	; (8002f6c <HAL_ADC_MspInit+0x7c>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d127      	bne.n	8002f62 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	4b16      	ldr	r3, [pc, #88]	; (8002f70 <HAL_ADC_MspInit+0x80>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	4a15      	ldr	r2, [pc, #84]	; (8002f70 <HAL_ADC_MspInit+0x80>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f20:	6453      	str	r3, [r2, #68]	; 0x44
 8002f22:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <HAL_ADC_MspInit+0x80>)
 8002f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2a:	613b      	str	r3, [r7, #16]
 8002f2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60fb      	str	r3, [r7, #12]
 8002f32:	4b0f      	ldr	r3, [pc, #60]	; (8002f70 <HAL_ADC_MspInit+0x80>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	4a0e      	ldr	r2, [pc, #56]	; (8002f70 <HAL_ADC_MspInit+0x80>)
 8002f38:	f043 0301 	orr.w	r3, r3, #1
 8002f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3e:	4b0c      	ldr	r3, [pc, #48]	; (8002f70 <HAL_ADC_MspInit+0x80>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002f4a:	231f      	movs	r3, #31
 8002f4c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f56:	f107 0314 	add.w	r3, r7, #20
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4805      	ldr	r0, [pc, #20]	; (8002f74 <HAL_ADC_MspInit+0x84>)
 8002f5e:	f001 f991 	bl	8004284 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f62:	bf00      	nop
 8002f64:	3728      	adds	r7, #40	; 0x28
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40012000 	.word	0x40012000
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40020000 	.word	0x40020000

08002f78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08c      	sub	sp, #48	; 0x30
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f80:	f107 031c 	add.w	r3, r7, #28
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]
 8002f88:	605a      	str	r2, [r3, #4]
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	60da      	str	r2, [r3, #12]
 8002f8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a32      	ldr	r2, [pc, #200]	; (8003060 <HAL_I2C_MspInit+0xe8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d12c      	bne.n	8002ff4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	4b31      	ldr	r3, [pc, #196]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4a30      	ldr	r2, [pc, #192]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002faa:	4b2e      	ldr	r3, [pc, #184]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	61bb      	str	r3, [r7, #24]
 8002fb4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fb6:	23c0      	movs	r3, #192	; 0xc0
 8002fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fba:	2312      	movs	r3, #18
 8002fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fc6:	2304      	movs	r3, #4
 8002fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fca:	f107 031c 	add.w	r3, r7, #28
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4825      	ldr	r0, [pc, #148]	; (8003068 <HAL_I2C_MspInit+0xf0>)
 8002fd2:	f001 f957 	bl	8004284 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	4b22      	ldr	r3, [pc, #136]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	4a21      	ldr	r2, [pc, #132]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8002fe0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fe6:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002ff2:	e031      	b.n	8003058 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a1c      	ldr	r2, [pc, #112]	; (800306c <HAL_I2C_MspInit+0xf4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d12c      	bne.n	8003058 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	4b18      	ldr	r3, [pc, #96]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	4a17      	ldr	r2, [pc, #92]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6313      	str	r3, [r2, #48]	; 0x30
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800301a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800301e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003020:	2312      	movs	r3, #18
 8003022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003024:	2301      	movs	r3, #1
 8003026:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003028:	2303      	movs	r3, #3
 800302a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800302c:	2304      	movs	r3, #4
 800302e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003030:	f107 031c 	add.w	r3, r7, #28
 8003034:	4619      	mov	r1, r3
 8003036:	480c      	ldr	r0, [pc, #48]	; (8003068 <HAL_I2C_MspInit+0xf0>)
 8003038:	f001 f924 	bl	8004284 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800303c:	2300      	movs	r3, #0
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8003042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003044:	4a07      	ldr	r2, [pc, #28]	; (8003064 <HAL_I2C_MspInit+0xec>)
 8003046:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800304a:	6413      	str	r3, [r2, #64]	; 0x40
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <HAL_I2C_MspInit+0xec>)
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	68fb      	ldr	r3, [r7, #12]
}
 8003058:	bf00      	nop
 800305a:	3730      	adds	r7, #48	; 0x30
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40005400 	.word	0x40005400
 8003064:	40023800 	.word	0x40023800
 8003068:	40020400 	.word	0x40020400
 800306c:	40005800 	.word	0x40005800

08003070 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08e      	sub	sp, #56	; 0x38
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	605a      	str	r2, [r3, #4]
 8003082:	609a      	str	r2, [r3, #8]
 8003084:	60da      	str	r2, [r3, #12]
 8003086:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a63      	ldr	r2, [pc, #396]	; (800321c <HAL_UART_MspInit+0x1ac>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d12d      	bne.n	80030ee <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	623b      	str	r3, [r7, #32]
 8003096:	4b62      	ldr	r3, [pc, #392]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 8003098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309a:	4a61      	ldr	r2, [pc, #388]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 800309c:	f043 0310 	orr.w	r3, r3, #16
 80030a0:	6453      	str	r3, [r2, #68]	; 0x44
 80030a2:	4b5f      	ldr	r3, [pc, #380]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80030a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a6:	f003 0310 	and.w	r3, r3, #16
 80030aa:	623b      	str	r3, [r7, #32]
 80030ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	61fb      	str	r3, [r7, #28]
 80030b2:	4b5b      	ldr	r3, [pc, #364]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a5a      	ldr	r2, [pc, #360]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80030b8:	f043 0301 	orr.w	r3, r3, #1
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b58      	ldr	r3, [pc, #352]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	61fb      	str	r3, [r7, #28]
 80030c8:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80030ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d0:	2302      	movs	r3, #2
 80030d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d4:	2300      	movs	r3, #0
 80030d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d8:	2303      	movs	r3, #3
 80030da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030dc:	2307      	movs	r3, #7
 80030de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030e4:	4619      	mov	r1, r3
 80030e6:	484f      	ldr	r0, [pc, #316]	; (8003224 <HAL_UART_MspInit+0x1b4>)
 80030e8:	f001 f8cc 	bl	8004284 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030ec:	e091      	b.n	8003212 <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART2)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a4d      	ldr	r2, [pc, #308]	; (8003228 <HAL_UART_MspInit+0x1b8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d15a      	bne.n	80031ae <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80030f8:	2300      	movs	r3, #0
 80030fa:	61bb      	str	r3, [r7, #24]
 80030fc:	4b48      	ldr	r3, [pc, #288]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	4a47      	ldr	r2, [pc, #284]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 8003102:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003106:	6413      	str	r3, [r2, #64]	; 0x40
 8003108:	4b45      	ldr	r3, [pc, #276]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003110:	61bb      	str	r3, [r7, #24]
 8003112:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	4b41      	ldr	r3, [pc, #260]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 800311a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311c:	4a40      	ldr	r2, [pc, #256]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 800311e:	f043 0308 	orr.w	r3, r3, #8
 8003122:	6313      	str	r3, [r2, #48]	; 0x30
 8003124:	4b3e      	ldr	r3, [pc, #248]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	f003 0308 	and.w	r3, r3, #8
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003130:	2378      	movs	r3, #120	; 0x78
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003134:	2302      	movs	r3, #2
 8003136:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003138:	2300      	movs	r3, #0
 800313a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313c:	2303      	movs	r3, #3
 800313e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003140:	2307      	movs	r3, #7
 8003142:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003144:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003148:	4619      	mov	r1, r3
 800314a:	4838      	ldr	r0, [pc, #224]	; (800322c <HAL_UART_MspInit+0x1bc>)
 800314c:	f001 f89a 	bl	8004284 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003150:	4b37      	ldr	r3, [pc, #220]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003152:	4a38      	ldr	r2, [pc, #224]	; (8003234 <HAL_UART_MspInit+0x1c4>)
 8003154:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003156:	4b36      	ldr	r3, [pc, #216]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003158:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800315c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800315e:	4b34      	ldr	r3, [pc, #208]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003164:	4b32      	ldr	r3, [pc, #200]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003166:	2200      	movs	r2, #0
 8003168:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800316a:	4b31      	ldr	r3, [pc, #196]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 800316c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003170:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003172:	4b2f      	ldr	r3, [pc, #188]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003174:	2200      	movs	r2, #0
 8003176:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003178:	4b2d      	ldr	r3, [pc, #180]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 800317a:	2200      	movs	r2, #0
 800317c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800317e:	4b2c      	ldr	r3, [pc, #176]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003180:	2200      	movs	r2, #0
 8003182:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003184:	4b2a      	ldr	r3, [pc, #168]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003186:	2200      	movs	r2, #0
 8003188:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800318a:	4b29      	ldr	r3, [pc, #164]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 800318c:	2200      	movs	r2, #0
 800318e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003190:	4827      	ldr	r0, [pc, #156]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 8003192:	f000 fd8d 	bl	8003cb0 <HAL_DMA_Init>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_UART_MspInit+0x130>
      Error_Handler();
 800319c:	f7fe fb44 	bl	8001828 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a23      	ldr	r2, [pc, #140]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 80031a4:	639a      	str	r2, [r3, #56]	; 0x38
 80031a6:	4a22      	ldr	r2, [pc, #136]	; (8003230 <HAL_UART_MspInit+0x1c0>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6393      	str	r3, [r2, #56]	; 0x38
}
 80031ac:	e031      	b.n	8003212 <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART3)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a21      	ldr	r2, [pc, #132]	; (8003238 <HAL_UART_MspInit+0x1c8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d12c      	bne.n	8003212 <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80031b8:	2300      	movs	r3, #0
 80031ba:	613b      	str	r3, [r7, #16]
 80031bc:	4b18      	ldr	r3, [pc, #96]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	4a17      	ldr	r2, [pc, #92]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80031c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031c6:	6413      	str	r3, [r2, #64]	; 0x40
 80031c8:	4b15      	ldr	r3, [pc, #84]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031d4:	2300      	movs	r3, #0
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	4b11      	ldr	r3, [pc, #68]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80031da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031dc:	4a10      	ldr	r2, [pc, #64]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80031de:	f043 0308 	orr.w	r3, r3, #8
 80031e2:	6313      	str	r3, [r2, #48]	; 0x30
 80031e4:	4b0e      	ldr	r3, [pc, #56]	; (8003220 <HAL_UART_MspInit+0x1b0>)
 80031e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e8:	f003 0308 	and.w	r3, r3, #8
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f6:	2302      	movs	r3, #2
 80031f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fa:	2300      	movs	r3, #0
 80031fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fe:	2303      	movs	r3, #3
 8003200:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003202:	2307      	movs	r3, #7
 8003204:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800320a:	4619      	mov	r1, r3
 800320c:	4807      	ldr	r0, [pc, #28]	; (800322c <HAL_UART_MspInit+0x1bc>)
 800320e:	f001 f839 	bl	8004284 <HAL_GPIO_Init>
}
 8003212:	bf00      	nop
 8003214:	3738      	adds	r7, #56	; 0x38
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40011000 	.word	0x40011000
 8003220:	40023800 	.word	0x40023800
 8003224:	40020000 	.word	0x40020000
 8003228:	40004400 	.word	0x40004400
 800322c:	40020c00 	.word	0x40020c00
 8003230:	200003b4 	.word	0x200003b4
 8003234:	40026088 	.word	0x40026088
 8003238:	40004800 	.word	0x40004800

0800323c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003240:	e7fe      	b.n	8003240 <NMI_Handler+0x4>

08003242 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003242:	b480      	push	{r7}
 8003244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003246:	e7fe      	b.n	8003246 <HardFault_Handler+0x4>

08003248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800324c:	e7fe      	b.n	800324c <MemManage_Handler+0x4>

0800324e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800324e:	b480      	push	{r7}
 8003250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003252:	e7fe      	b.n	8003252 <BusFault_Handler+0x4>

08003254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003258:	e7fe      	b.n	8003258 <UsageFault_Handler+0x4>

0800325a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800325a:	b480      	push	{r7}
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800326c:	f000 f968 	bl	8003540 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003270:	f004 ff2e 	bl	80080d0 <xTaskGetSchedulerState>
 8003274:	4603      	mov	r3, r0
 8003276:	2b01      	cmp	r3, #1
 8003278:	d001      	beq.n	800327e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800327a:	f005 fd15 	bl	8008ca8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800327e:	bf00      	nop
 8003280:	bd80      	pop	{r7, pc}
	...

08003284 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003288:	4802      	ldr	r0, [pc, #8]	; (8003294 <DMA1_Stream5_IRQHandler+0x10>)
 800328a:	f000 fdbf 	bl	8003e0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	200003b4 	.word	0x200003b4

08003298 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
	return 1;
 800329c:	2301      	movs	r3, #1
}
 800329e:	4618      	mov	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <_kill>:

int _kill(int pid, int sig)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80032b2:	f006 fff3 	bl	800a29c <__errno>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2216      	movs	r2, #22
 80032ba:	601a      	str	r2, [r3, #0]
	return -1;
 80032bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <_exit>:

void _exit (int status)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80032d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f7ff ffe7 	bl	80032a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80032da:	e7fe      	b.n	80032da <_exit+0x12>

080032dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032e8:	2300      	movs	r3, #0
 80032ea:	617b      	str	r3, [r7, #20]
 80032ec:	e00a      	b.n	8003304 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032ee:	f3af 8000 	nop.w
 80032f2:	4601      	mov	r1, r0
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	1c5a      	adds	r2, r3, #1
 80032f8:	60ba      	str	r2, [r7, #8]
 80032fa:	b2ca      	uxtb	r2, r1
 80032fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	3301      	adds	r3, #1
 8003302:	617b      	str	r3, [r7, #20]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	429a      	cmp	r2, r3
 800330a:	dbf0      	blt.n	80032ee <_read+0x12>
	}

return len;
 800330c:	687b      	ldr	r3, [r7, #4]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b086      	sub	sp, #24
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	e009      	b.n	800333c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	60ba      	str	r2, [r7, #8]
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	4618      	mov	r0, r3
 8003332:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	3301      	adds	r3, #1
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	429a      	cmp	r2, r3
 8003342:	dbf1      	blt.n	8003328 <_write+0x12>
	}
	return len;
 8003344:	687b      	ldr	r3, [r7, #4]
}
 8003346:	4618      	mov	r0, r3
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <_close>:

int _close(int file)
{
 800334e:	b480      	push	{r7}
 8003350:	b083      	sub	sp, #12
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
	return -1;
 8003356:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800335a:	4618      	mov	r0, r3
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
 800336e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003376:	605a      	str	r2, [r3, #4]
	return 0;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <_isatty>:

int _isatty(int file)
{
 8003386:	b480      	push	{r7}
 8003388:	b083      	sub	sp, #12
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
	return 1;
 800338e:	2301      	movs	r3, #1
}
 8003390:	4618      	mov	r0, r3
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
	return 0;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
	...

080033b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033c0:	4a14      	ldr	r2, [pc, #80]	; (8003414 <_sbrk+0x5c>)
 80033c2:	4b15      	ldr	r3, [pc, #84]	; (8003418 <_sbrk+0x60>)
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033cc:	4b13      	ldr	r3, [pc, #76]	; (800341c <_sbrk+0x64>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033d4:	4b11      	ldr	r3, [pc, #68]	; (800341c <_sbrk+0x64>)
 80033d6:	4a12      	ldr	r2, [pc, #72]	; (8003420 <_sbrk+0x68>)
 80033d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033da:	4b10      	ldr	r3, [pc, #64]	; (800341c <_sbrk+0x64>)
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4413      	add	r3, r2
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d207      	bcs.n	80033f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033e8:	f006 ff58 	bl	800a29c <__errno>
 80033ec:	4603      	mov	r3, r0
 80033ee:	220c      	movs	r2, #12
 80033f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033f6:	e009      	b.n	800340c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033f8:	4b08      	ldr	r3, [pc, #32]	; (800341c <_sbrk+0x64>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033fe:	4b07      	ldr	r3, [pc, #28]	; (800341c <_sbrk+0x64>)
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4413      	add	r3, r2
 8003406:	4a05      	ldr	r2, [pc, #20]	; (800341c <_sbrk+0x64>)
 8003408:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800340a:	68fb      	ldr	r3, [r7, #12]
}
 800340c:	4618      	mov	r0, r3
 800340e:	3718      	adds	r7, #24
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20020000 	.word	0x20020000
 8003418:	00000400 	.word	0x00000400
 800341c:	200004bc 	.word	0x200004bc
 8003420:	20004f68 	.word	0x20004f68

08003424 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <SystemInit+0x20>)
 800342a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342e:	4a05      	ldr	r2, [pc, #20]	; (8003444 <SystemInit+0x20>)
 8003430:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003434:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003438:	bf00      	nop
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	e000ed00 	.word	0xe000ed00

08003448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003448:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003480 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800344c:	480d      	ldr	r0, [pc, #52]	; (8003484 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800344e:	490e      	ldr	r1, [pc, #56]	; (8003488 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003450:	4a0e      	ldr	r2, [pc, #56]	; (800348c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003454:	e002      	b.n	800345c <LoopCopyDataInit>

08003456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800345a:	3304      	adds	r3, #4

0800345c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800345c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800345e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003460:	d3f9      	bcc.n	8003456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003462:	4a0b      	ldr	r2, [pc, #44]	; (8003490 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003464:	4c0b      	ldr	r4, [pc, #44]	; (8003494 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003468:	e001      	b.n	800346e <LoopFillZerobss>

0800346a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800346a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800346c:	3204      	adds	r2, #4

0800346e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800346e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003470:	d3fb      	bcc.n	800346a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003472:	f7ff ffd7 	bl	8003424 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003476:	f006 ff17 	bl	800a2a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800347a:	f7fd feb5 	bl	80011e8 <main>
  bx  lr    
 800347e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003480:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003488:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800348c:	0800cb20 	.word	0x0800cb20
  ldr r2, =_sbss
 8003490:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003494:	20004f64 	.word	0x20004f64

08003498 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003498:	e7fe      	b.n	8003498 <ADC_IRQHandler>
	...

0800349c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034a0:	4b0e      	ldr	r3, [pc, #56]	; (80034dc <HAL_Init+0x40>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a0d      	ldr	r2, [pc, #52]	; (80034dc <HAL_Init+0x40>)
 80034a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <HAL_Init+0x40>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a0a      	ldr	r2, [pc, #40]	; (80034dc <HAL_Init+0x40>)
 80034b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034b8:	4b08      	ldr	r3, [pc, #32]	; (80034dc <HAL_Init+0x40>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a07      	ldr	r2, [pc, #28]	; (80034dc <HAL_Init+0x40>)
 80034be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034c4:	2003      	movs	r0, #3
 80034c6:	f000 fbb1 	bl	8003c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034ca:	200f      	movs	r0, #15
 80034cc:	f000 f808 	bl	80034e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034d0:	f7ff fce2 	bl	8002e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40023c00 	.word	0x40023c00

080034e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034e8:	4b12      	ldr	r3, [pc, #72]	; (8003534 <HAL_InitTick+0x54>)
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	4b12      	ldr	r3, [pc, #72]	; (8003538 <HAL_InitTick+0x58>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	4619      	mov	r1, r3
 80034f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80034fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 fbc9 	bl	8003c96 <HAL_SYSTICK_Config>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e00e      	b.n	800352c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b0f      	cmp	r3, #15
 8003512:	d80a      	bhi.n	800352a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003514:	2200      	movs	r2, #0
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800351c:	f000 fb91 	bl	8003c42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003520:	4a06      	ldr	r2, [pc, #24]	; (800353c <HAL_InitTick+0x5c>)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	e000      	b.n	800352c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
}
 800352c:	4618      	mov	r0, r3
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	20000004 	.word	0x20000004
 8003538:	2000000c 	.word	0x2000000c
 800353c:	20000008 	.word	0x20000008

08003540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003544:	4b06      	ldr	r3, [pc, #24]	; (8003560 <HAL_IncTick+0x20>)
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	461a      	mov	r2, r3
 800354a:	4b06      	ldr	r3, [pc, #24]	; (8003564 <HAL_IncTick+0x24>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4413      	add	r3, r2
 8003550:	4a04      	ldr	r2, [pc, #16]	; (8003564 <HAL_IncTick+0x24>)
 8003552:	6013      	str	r3, [r2, #0]
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	2000000c 	.word	0x2000000c
 8003564:	200004c0 	.word	0x200004c0

08003568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return uwTick;
 800356c:	4b03      	ldr	r3, [pc, #12]	; (800357c <HAL_GetTick+0x14>)
 800356e:	681b      	ldr	r3, [r3, #0]
}
 8003570:	4618      	mov	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	200004c0 	.word	0x200004c0

08003580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003588:	f7ff ffee 	bl	8003568 <HAL_GetTick>
 800358c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003598:	d005      	beq.n	80035a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800359a:	4b0a      	ldr	r3, [pc, #40]	; (80035c4 <HAL_Delay+0x44>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	461a      	mov	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4413      	add	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035a6:	bf00      	nop
 80035a8:	f7ff ffde 	bl	8003568 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d8f7      	bhi.n	80035a8 <HAL_Delay+0x28>
  {
  }
}
 80035b8:	bf00      	nop
 80035ba:	bf00      	nop
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	2000000c 	.word	0x2000000c

080035c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e033      	b.n	8003646 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7ff fc82 	bl	8002ef0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	2b00      	cmp	r3, #0
 8003604:	d118      	bne.n	8003638 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800360e:	f023 0302 	bic.w	r3, r3, #2
 8003612:	f043 0202 	orr.w	r2, r3, #2
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f93a 	bl	8003894 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f023 0303 	bic.w	r3, r3, #3
 800362e:	f043 0201 	orr.w	r2, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	641a      	str	r2, [r3, #64]	; 0x40
 8003636:	e001      	b.n	800363c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003644:	7bfb      	ldrb	r3, [r7, #15]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
	...

08003650 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800365a:	2300      	movs	r3, #0
 800365c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_ADC_ConfigChannel+0x1c>
 8003668:	2302      	movs	r3, #2
 800366a:	e105      	b.n	8003878 <HAL_ADC_ConfigChannel+0x228>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b09      	cmp	r3, #9
 800367a:	d925      	bls.n	80036c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	68d9      	ldr	r1, [r3, #12]
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	b29b      	uxth	r3, r3
 8003688:	461a      	mov	r2, r3
 800368a:	4613      	mov	r3, r2
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	4413      	add	r3, r2
 8003690:	3b1e      	subs	r3, #30
 8003692:	2207      	movs	r2, #7
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43da      	mvns	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	400a      	ands	r2, r1
 80036a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68d9      	ldr	r1, [r3, #12]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	4618      	mov	r0, r3
 80036b4:	4603      	mov	r3, r0
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	4403      	add	r3, r0
 80036ba:	3b1e      	subs	r3, #30
 80036bc:	409a      	lsls	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	e022      	b.n	800370e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6919      	ldr	r1, [r3, #16]
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	461a      	mov	r2, r3
 80036d6:	4613      	mov	r3, r2
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4413      	add	r3, r2
 80036dc:	2207      	movs	r2, #7
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43da      	mvns	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	400a      	ands	r2, r1
 80036ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6919      	ldr	r1, [r3, #16]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	4618      	mov	r0, r3
 80036fe:	4603      	mov	r3, r0
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	4403      	add	r3, r0
 8003704:	409a      	lsls	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2b06      	cmp	r3, #6
 8003714:	d824      	bhi.n	8003760 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	4613      	mov	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	3b05      	subs	r3, #5
 8003728:	221f      	movs	r2, #31
 800372a:	fa02 f303 	lsl.w	r3, r2, r3
 800372e:	43da      	mvns	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	400a      	ands	r2, r1
 8003736:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	b29b      	uxth	r3, r3
 8003744:	4618      	mov	r0, r3
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	4413      	add	r3, r2
 8003750:	3b05      	subs	r3, #5
 8003752:	fa00 f203 	lsl.w	r2, r0, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	430a      	orrs	r2, r1
 800375c:	635a      	str	r2, [r3, #52]	; 0x34
 800375e:	e04c      	b.n	80037fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b0c      	cmp	r3, #12
 8003766:	d824      	bhi.n	80037b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	3b23      	subs	r3, #35	; 0x23
 800377a:	221f      	movs	r2, #31
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	43da      	mvns	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	400a      	ands	r2, r1
 8003788:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	b29b      	uxth	r3, r3
 8003796:	4618      	mov	r0, r3
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685a      	ldr	r2, [r3, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	3b23      	subs	r3, #35	; 0x23
 80037a4:	fa00 f203 	lsl.w	r2, r0, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	631a      	str	r2, [r3, #48]	; 0x30
 80037b0:	e023      	b.n	80037fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	3b41      	subs	r3, #65	; 0x41
 80037c4:	221f      	movs	r2, #31
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43da      	mvns	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	400a      	ands	r2, r1
 80037d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	4618      	mov	r0, r3
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	3b41      	subs	r3, #65	; 0x41
 80037ee:	fa00 f203 	lsl.w	r2, r0, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037fa:	4b22      	ldr	r3, [pc, #136]	; (8003884 <HAL_ADC_ConfigChannel+0x234>)
 80037fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a21      	ldr	r2, [pc, #132]	; (8003888 <HAL_ADC_ConfigChannel+0x238>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d109      	bne.n	800381c <HAL_ADC_ConfigChannel+0x1cc>
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b12      	cmp	r3, #18
 800380e:	d105      	bne.n	800381c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a19      	ldr	r2, [pc, #100]	; (8003888 <HAL_ADC_ConfigChannel+0x238>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d123      	bne.n	800386e <HAL_ADC_ConfigChannel+0x21e>
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2b10      	cmp	r3, #16
 800382c:	d003      	beq.n	8003836 <HAL_ADC_ConfigChannel+0x1e6>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b11      	cmp	r3, #17
 8003834:	d11b      	bne.n	800386e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b10      	cmp	r3, #16
 8003848:	d111      	bne.n	800386e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800384a:	4b10      	ldr	r3, [pc, #64]	; (800388c <HAL_ADC_ConfigChannel+0x23c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a10      	ldr	r2, [pc, #64]	; (8003890 <HAL_ADC_ConfigChannel+0x240>)
 8003850:	fba2 2303 	umull	r2, r3, r2, r3
 8003854:	0c9a      	lsrs	r2, r3, #18
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003860:	e002      	b.n	8003868 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	3b01      	subs	r3, #1
 8003866:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f9      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3714      	adds	r7, #20
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr
 8003884:	40012300 	.word	0x40012300
 8003888:	40012000 	.word	0x40012000
 800388c:	20000004 	.word	0x20000004
 8003890:	431bde83 	.word	0x431bde83

08003894 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800389c:	4b79      	ldr	r3, [pc, #484]	; (8003a84 <ADC_Init+0x1f0>)
 800389e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	431a      	orrs	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6859      	ldr	r1, [r3, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	021a      	lsls	r2, r3, #8
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80038ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6859      	ldr	r1, [r3, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800390e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6899      	ldr	r1, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003926:	4a58      	ldr	r2, [pc, #352]	; (8003a88 <ADC_Init+0x1f4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d022      	beq.n	8003972 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800393a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6899      	ldr	r1, [r3, #8]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800395c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6899      	ldr	r1, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	609a      	str	r2, [r3, #8]
 8003970:	e00f      	b.n	8003992 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003980:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003990:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0202 	bic.w	r2, r2, #2
 80039a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6899      	ldr	r1, [r3, #8]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	7e1b      	ldrb	r3, [r3, #24]
 80039ac:	005a      	lsls	r2, r3, #1
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d01b      	beq.n	80039f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80039de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6859      	ldr	r1, [r3, #4]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	3b01      	subs	r3, #1
 80039ec:	035a      	lsls	r2, r3, #13
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	e007      	b.n	8003a08 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a06:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003a16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	051a      	lsls	r2, r3, #20
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003a3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6899      	ldr	r1, [r3, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a4a:	025a      	lsls	r2, r3, #9
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689a      	ldr	r2, [r3, #8]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6899      	ldr	r1, [r3, #8]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	029a      	lsls	r2, r3, #10
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	609a      	str	r2, [r3, #8]
}
 8003a78:	bf00      	nop
 8003a7a:	3714      	adds	r7, #20
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	40012300 	.word	0x40012300
 8003a88:	0f000001 	.word	0x0f000001

08003a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f003 0307 	and.w	r3, r3, #7
 8003a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a9c:	4b0c      	ldr	r3, [pc, #48]	; (8003ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aa2:	68ba      	ldr	r2, [r7, #8]
 8003aa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ab4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003abe:	4a04      	ldr	r2, [pc, #16]	; (8003ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	60d3      	str	r3, [r2, #12]
}
 8003ac4:	bf00      	nop
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	e000ed00 	.word	0xe000ed00

08003ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ad8:	4b04      	ldr	r3, [pc, #16]	; (8003aec <__NVIC_GetPriorityGrouping+0x18>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	0a1b      	lsrs	r3, r3, #8
 8003ade:	f003 0307 	and.w	r3, r3, #7
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	e000ed00 	.word	0xe000ed00

08003af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	db0b      	blt.n	8003b1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	f003 021f 	and.w	r2, r3, #31
 8003b08:	4907      	ldr	r1, [pc, #28]	; (8003b28 <__NVIC_EnableIRQ+0x38>)
 8003b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	2001      	movs	r0, #1
 8003b12:	fa00 f202 	lsl.w	r2, r0, r2
 8003b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	e000e100 	.word	0xe000e100

08003b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	6039      	str	r1, [r7, #0]
 8003b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	db0a      	blt.n	8003b56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	490c      	ldr	r1, [pc, #48]	; (8003b78 <__NVIC_SetPriority+0x4c>)
 8003b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4a:	0112      	lsls	r2, r2, #4
 8003b4c:	b2d2      	uxtb	r2, r2
 8003b4e:	440b      	add	r3, r1
 8003b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b54:	e00a      	b.n	8003b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	b2da      	uxtb	r2, r3
 8003b5a:	4908      	ldr	r1, [pc, #32]	; (8003b7c <__NVIC_SetPriority+0x50>)
 8003b5c:	79fb      	ldrb	r3, [r7, #7]
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	3b04      	subs	r3, #4
 8003b64:	0112      	lsls	r2, r2, #4
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	440b      	add	r3, r1
 8003b6a:	761a      	strb	r2, [r3, #24]
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	e000e100 	.word	0xe000e100
 8003b7c:	e000ed00 	.word	0xe000ed00

08003b80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b089      	sub	sp, #36	; 0x24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f003 0307 	and.w	r3, r3, #7
 8003b92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	f1c3 0307 	rsb	r3, r3, #7
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	bf28      	it	cs
 8003b9e:	2304      	movcs	r3, #4
 8003ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	2b06      	cmp	r3, #6
 8003ba8:	d902      	bls.n	8003bb0 <NVIC_EncodePriority+0x30>
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	3b03      	subs	r3, #3
 8003bae:	e000      	b.n	8003bb2 <NVIC_EncodePriority+0x32>
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbe:	43da      	mvns	r2, r3
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	401a      	ands	r2, r3
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bc8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd2:	43d9      	mvns	r1, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bd8:	4313      	orrs	r3, r2
         );
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3724      	adds	r7, #36	; 0x24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
	...

08003be8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bf8:	d301      	bcc.n	8003bfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e00f      	b.n	8003c1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bfe:	4a0a      	ldr	r2, [pc, #40]	; (8003c28 <SysTick_Config+0x40>)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c06:	210f      	movs	r1, #15
 8003c08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c0c:	f7ff ff8e 	bl	8003b2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c10:	4b05      	ldr	r3, [pc, #20]	; (8003c28 <SysTick_Config+0x40>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c16:	4b04      	ldr	r3, [pc, #16]	; (8003c28 <SysTick_Config+0x40>)
 8003c18:	2207      	movs	r2, #7
 8003c1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	e000e010 	.word	0xe000e010

08003c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7ff ff29 	bl	8003a8c <__NVIC_SetPriorityGrouping>
}
 8003c3a:	bf00      	nop
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b086      	sub	sp, #24
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	4603      	mov	r3, r0
 8003c4a:	60b9      	str	r1, [r7, #8]
 8003c4c:	607a      	str	r2, [r7, #4]
 8003c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c54:	f7ff ff3e 	bl	8003ad4 <__NVIC_GetPriorityGrouping>
 8003c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	68b9      	ldr	r1, [r7, #8]
 8003c5e:	6978      	ldr	r0, [r7, #20]
 8003c60:	f7ff ff8e 	bl	8003b80 <NVIC_EncodePriority>
 8003c64:	4602      	mov	r2, r0
 8003c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7ff ff5d 	bl	8003b2c <__NVIC_SetPriority>
}
 8003c72:	bf00      	nop
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b082      	sub	sp, #8
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	4603      	mov	r3, r0
 8003c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff ff31 	bl	8003af0 <__NVIC_EnableIRQ>
}
 8003c8e:	bf00      	nop
 8003c90:	3708      	adds	r7, #8
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b082      	sub	sp, #8
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff ffa2 	bl	8003be8 <SysTick_Config>
 8003ca4:	4603      	mov	r3, r0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3708      	adds	r7, #8
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
	...

08003cb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cbc:	f7ff fc54 	bl	8003568 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e099      	b.n	8003e00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0201 	bic.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cec:	e00f      	b.n	8003d0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cee:	f7ff fc3b 	bl	8003568 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b05      	cmp	r3, #5
 8003cfa:	d908      	bls.n	8003d0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2203      	movs	r2, #3
 8003d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e078      	b.n	8003e00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1e8      	bne.n	8003cee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	4b38      	ldr	r3, [pc, #224]	; (8003e08 <HAL_DMA_Init+0x158>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d107      	bne.n	8003d78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d70:	4313      	orrs	r3, r2
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	f023 0307 	bic.w	r3, r3, #7
 8003d8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d117      	bne.n	8003dd2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00e      	beq.n	8003dd2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 f9e9 	bl	800418c <DMA_CheckFifoParam>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2240      	movs	r2, #64	; 0x40
 8003dc4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e016      	b.n	8003e00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f9a0 	bl	8004120 <DMA_CalcBaseAndBitshift>
 8003de0:	4603      	mov	r3, r0
 8003de2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de8:	223f      	movs	r2, #63	; 0x3f
 8003dea:	409a      	lsls	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	f010803f 	.word	0xf010803f

08003e0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e18:	4b8e      	ldr	r3, [pc, #568]	; (8004054 <HAL_DMA_IRQHandler+0x248>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a8e      	ldr	r2, [pc, #568]	; (8004058 <HAL_DMA_IRQHandler+0x24c>)
 8003e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e22:	0a9b      	lsrs	r3, r3, #10
 8003e24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e36:	2208      	movs	r2, #8
 8003e38:	409a      	lsls	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d01a      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d013      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0204 	bic.w	r2, r2, #4
 8003e5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e64:	2208      	movs	r2, #8
 8003e66:	409a      	lsls	r2, r3
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e70:	f043 0201 	orr.w	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d012      	beq.n	8003eae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	409a      	lsls	r2, r3
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ea6:	f043 0202 	orr.w	r2, r3, #2
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb2:	2204      	movs	r2, #4
 8003eb4:	409a      	lsls	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d012      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00b      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed0:	2204      	movs	r2, #4
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003edc:	f043 0204 	orr.w	r2, r3, #4
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee8:	2210      	movs	r2, #16
 8003eea:	409a      	lsls	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d043      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d03c      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f06:	2210      	movs	r2, #16
 8003f08:	409a      	lsls	r2, r3
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d018      	beq.n	8003f4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d108      	bne.n	8003f3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d024      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	4798      	blx	r3
 8003f3a:	e01f      	b.n	8003f7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d01b      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	4798      	blx	r3
 8003f4c:	e016      	b.n	8003f7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d107      	bne.n	8003f6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0208 	bic.w	r2, r2, #8
 8003f6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f80:	2220      	movs	r2, #32
 8003f82:	409a      	lsls	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4013      	ands	r3, r2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 808f 	beq.w	80040ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0310 	and.w	r3, r3, #16
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 8087 	beq.w	80040ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	409a      	lsls	r2, r3
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b05      	cmp	r3, #5
 8003fb4:	d136      	bne.n	8004024 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0216 	bic.w	r2, r2, #22
 8003fc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695a      	ldr	r2, [r3, #20]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d103      	bne.n	8003fe6 <HAL_DMA_IRQHandler+0x1da>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0208 	bic.w	r2, r2, #8
 8003ff4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ffa:	223f      	movs	r2, #63	; 0x3f
 8003ffc:	409a      	lsls	r2, r3
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004016:	2b00      	cmp	r3, #0
 8004018:	d07e      	beq.n	8004118 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	4798      	blx	r3
        }
        return;
 8004022:	e079      	b.n	8004118 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d01d      	beq.n	800406e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10d      	bne.n	800405c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004044:	2b00      	cmp	r3, #0
 8004046:	d031      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	4798      	blx	r3
 8004050:	e02c      	b.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
 8004052:	bf00      	nop
 8004054:	20000004 	.word	0x20000004
 8004058:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004060:	2b00      	cmp	r3, #0
 8004062:	d023      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	4798      	blx	r3
 800406c:	e01e      	b.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10f      	bne.n	800409c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0210 	bic.w	r2, r2, #16
 800408a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d032      	beq.n	800411a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2205      	movs	r2, #5
 80040c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 0201 	bic.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	3301      	adds	r3, #1
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d307      	bcc.n	80040f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f2      	bne.n	80040d8 <HAL_DMA_IRQHandler+0x2cc>
 80040f2:	e000      	b.n	80040f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80040f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d005      	beq.n	800411a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	4798      	blx	r3
 8004116:	e000      	b.n	800411a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004118:	bf00      	nop
    }
  }
}
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	b2db      	uxtb	r3, r3
 800412e:	3b10      	subs	r3, #16
 8004130:	4a14      	ldr	r2, [pc, #80]	; (8004184 <DMA_CalcBaseAndBitshift+0x64>)
 8004132:	fba2 2303 	umull	r2, r3, r2, r3
 8004136:	091b      	lsrs	r3, r3, #4
 8004138:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800413a:	4a13      	ldr	r2, [pc, #76]	; (8004188 <DMA_CalcBaseAndBitshift+0x68>)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4413      	add	r3, r2
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b03      	cmp	r3, #3
 800414c:	d909      	bls.n	8004162 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004156:	f023 0303 	bic.w	r3, r3, #3
 800415a:	1d1a      	adds	r2, r3, #4
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	659a      	str	r2, [r3, #88]	; 0x58
 8004160:	e007      	b.n	8004172 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800416a:	f023 0303 	bic.w	r3, r3, #3
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004176:	4618      	mov	r0, r3
 8004178:	3714      	adds	r7, #20
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	aaaaaaab 	.word	0xaaaaaaab
 8004188:	0800c338 	.word	0x0800c338

0800418c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d11f      	bne.n	80041e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	2b03      	cmp	r3, #3
 80041aa:	d856      	bhi.n	800425a <DMA_CheckFifoParam+0xce>
 80041ac:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <DMA_CheckFifoParam+0x28>)
 80041ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b2:	bf00      	nop
 80041b4:	080041c5 	.word	0x080041c5
 80041b8:	080041d7 	.word	0x080041d7
 80041bc:	080041c5 	.word	0x080041c5
 80041c0:	0800425b 	.word	0x0800425b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d046      	beq.n	800425e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041d4:	e043      	b.n	800425e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041de:	d140      	bne.n	8004262 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041e4:	e03d      	b.n	8004262 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041ee:	d121      	bne.n	8004234 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d837      	bhi.n	8004266 <DMA_CheckFifoParam+0xda>
 80041f6:	a201      	add	r2, pc, #4	; (adr r2, 80041fc <DMA_CheckFifoParam+0x70>)
 80041f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fc:	0800420d 	.word	0x0800420d
 8004200:	08004213 	.word	0x08004213
 8004204:	0800420d 	.word	0x0800420d
 8004208:	08004225 	.word	0x08004225
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	73fb      	strb	r3, [r7, #15]
      break;
 8004210:	e030      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004216:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d025      	beq.n	800426a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004222:	e022      	b.n	800426a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004228:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800422c:	d11f      	bne.n	800426e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004232:	e01c      	b.n	800426e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d903      	bls.n	8004242 <DMA_CheckFifoParam+0xb6>
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2b03      	cmp	r3, #3
 800423e:	d003      	beq.n	8004248 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004240:	e018      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	73fb      	strb	r3, [r7, #15]
      break;
 8004246:	e015      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00e      	beq.n	8004272 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	73fb      	strb	r3, [r7, #15]
      break;
 8004258:	e00b      	b.n	8004272 <DMA_CheckFifoParam+0xe6>
      break;
 800425a:	bf00      	nop
 800425c:	e00a      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      break;
 800425e:	bf00      	nop
 8004260:	e008      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      break;
 8004262:	bf00      	nop
 8004264:	e006      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      break;
 8004266:	bf00      	nop
 8004268:	e004      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      break;
 800426a:	bf00      	nop
 800426c:	e002      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      break;   
 800426e:	bf00      	nop
 8004270:	e000      	b.n	8004274 <DMA_CheckFifoParam+0xe8>
      break;
 8004272:	bf00      	nop
    }
  } 
  
  return status; 
 8004274:	7bfb      	ldrb	r3, [r7, #15]
}
 8004276:	4618      	mov	r0, r3
 8004278:	3714      	adds	r7, #20
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop

08004284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004284:	b480      	push	{r7}
 8004286:	b089      	sub	sp, #36	; 0x24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800428e:	2300      	movs	r3, #0
 8004290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004292:	2300      	movs	r3, #0
 8004294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004296:	2300      	movs	r3, #0
 8004298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800429a:	2300      	movs	r3, #0
 800429c:	61fb      	str	r3, [r7, #28]
 800429e:	e16b      	b.n	8004578 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042a0:	2201      	movs	r2, #1
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4013      	ands	r3, r2
 80042b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	f040 815a 	bne.w	8004572 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d005      	beq.n	80042d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d130      	bne.n	8004338 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	2203      	movs	r2, #3
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	43db      	mvns	r3, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4013      	ands	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	68da      	ldr	r2, [r3, #12]
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	fa02 f303 	lsl.w	r3, r2, r3
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800430c:	2201      	movs	r2, #1
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	43db      	mvns	r3, r3
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	4013      	ands	r3, r2
 800431a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	091b      	lsrs	r3, r3, #4
 8004322:	f003 0201 	and.w	r2, r3, #1
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f003 0303 	and.w	r3, r3, #3
 8004340:	2b03      	cmp	r3, #3
 8004342:	d017      	beq.n	8004374 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	2203      	movs	r2, #3
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	43db      	mvns	r3, r3
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	4013      	ands	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	fa02 f303 	lsl.w	r3, r2, r3
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	4313      	orrs	r3, r2
 800436c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f003 0303 	and.w	r3, r3, #3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d123      	bne.n	80043c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	08da      	lsrs	r2, r3, #3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3208      	adds	r2, #8
 8004388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800438c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	220f      	movs	r2, #15
 8004398:	fa02 f303 	lsl.w	r3, r2, r3
 800439c:	43db      	mvns	r3, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4013      	ands	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	691a      	ldr	r2, [r3, #16]
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	08da      	lsrs	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	3208      	adds	r2, #8
 80043c2:	69b9      	ldr	r1, [r7, #24]
 80043c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	2203      	movs	r2, #3
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43db      	mvns	r3, r3
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	4013      	ands	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f003 0203 	and.w	r2, r3, #3
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 80b4 	beq.w	8004572 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	60fb      	str	r3, [r7, #12]
 800440e:	4b60      	ldr	r3, [pc, #384]	; (8004590 <HAL_GPIO_Init+0x30c>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	4a5f      	ldr	r2, [pc, #380]	; (8004590 <HAL_GPIO_Init+0x30c>)
 8004414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004418:	6453      	str	r3, [r2, #68]	; 0x44
 800441a:	4b5d      	ldr	r3, [pc, #372]	; (8004590 <HAL_GPIO_Init+0x30c>)
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004426:	4a5b      	ldr	r2, [pc, #364]	; (8004594 <HAL_GPIO_Init+0x310>)
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	089b      	lsrs	r3, r3, #2
 800442c:	3302      	adds	r3, #2
 800442e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004432:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	220f      	movs	r2, #15
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	43db      	mvns	r3, r3
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	4013      	ands	r3, r2
 8004448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a52      	ldr	r2, [pc, #328]	; (8004598 <HAL_GPIO_Init+0x314>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d02b      	beq.n	80044aa <HAL_GPIO_Init+0x226>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a51      	ldr	r2, [pc, #324]	; (800459c <HAL_GPIO_Init+0x318>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d025      	beq.n	80044a6 <HAL_GPIO_Init+0x222>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a50      	ldr	r2, [pc, #320]	; (80045a0 <HAL_GPIO_Init+0x31c>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d01f      	beq.n	80044a2 <HAL_GPIO_Init+0x21e>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a4f      	ldr	r2, [pc, #316]	; (80045a4 <HAL_GPIO_Init+0x320>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d019      	beq.n	800449e <HAL_GPIO_Init+0x21a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a4e      	ldr	r2, [pc, #312]	; (80045a8 <HAL_GPIO_Init+0x324>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d013      	beq.n	800449a <HAL_GPIO_Init+0x216>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a4d      	ldr	r2, [pc, #308]	; (80045ac <HAL_GPIO_Init+0x328>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00d      	beq.n	8004496 <HAL_GPIO_Init+0x212>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a4c      	ldr	r2, [pc, #304]	; (80045b0 <HAL_GPIO_Init+0x32c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d007      	beq.n	8004492 <HAL_GPIO_Init+0x20e>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a4b      	ldr	r2, [pc, #300]	; (80045b4 <HAL_GPIO_Init+0x330>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d101      	bne.n	800448e <HAL_GPIO_Init+0x20a>
 800448a:	2307      	movs	r3, #7
 800448c:	e00e      	b.n	80044ac <HAL_GPIO_Init+0x228>
 800448e:	2308      	movs	r3, #8
 8004490:	e00c      	b.n	80044ac <HAL_GPIO_Init+0x228>
 8004492:	2306      	movs	r3, #6
 8004494:	e00a      	b.n	80044ac <HAL_GPIO_Init+0x228>
 8004496:	2305      	movs	r3, #5
 8004498:	e008      	b.n	80044ac <HAL_GPIO_Init+0x228>
 800449a:	2304      	movs	r3, #4
 800449c:	e006      	b.n	80044ac <HAL_GPIO_Init+0x228>
 800449e:	2303      	movs	r3, #3
 80044a0:	e004      	b.n	80044ac <HAL_GPIO_Init+0x228>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e002      	b.n	80044ac <HAL_GPIO_Init+0x228>
 80044a6:	2301      	movs	r3, #1
 80044a8:	e000      	b.n	80044ac <HAL_GPIO_Init+0x228>
 80044aa:	2300      	movs	r3, #0
 80044ac:	69fa      	ldr	r2, [r7, #28]
 80044ae:	f002 0203 	and.w	r2, r2, #3
 80044b2:	0092      	lsls	r2, r2, #2
 80044b4:	4093      	lsls	r3, r2
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044bc:	4935      	ldr	r1, [pc, #212]	; (8004594 <HAL_GPIO_Init+0x310>)
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	089b      	lsrs	r3, r3, #2
 80044c2:	3302      	adds	r3, #2
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044ca:	4b3b      	ldr	r3, [pc, #236]	; (80045b8 <HAL_GPIO_Init+0x334>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	43db      	mvns	r3, r3
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	4013      	ands	r3, r2
 80044d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044e6:	69ba      	ldr	r2, [r7, #24]
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044ee:	4a32      	ldr	r2, [pc, #200]	; (80045b8 <HAL_GPIO_Init+0x334>)
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80044f4:	4b30      	ldr	r3, [pc, #192]	; (80045b8 <HAL_GPIO_Init+0x334>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	43db      	mvns	r3, r3
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4013      	ands	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004518:	4a27      	ldr	r2, [pc, #156]	; (80045b8 <HAL_GPIO_Init+0x334>)
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800451e:	4b26      	ldr	r3, [pc, #152]	; (80045b8 <HAL_GPIO_Init+0x334>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	43db      	mvns	r3, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4013      	ands	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004542:	4a1d      	ldr	r2, [pc, #116]	; (80045b8 <HAL_GPIO_Init+0x334>)
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004548:	4b1b      	ldr	r3, [pc, #108]	; (80045b8 <HAL_GPIO_Init+0x334>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	43db      	mvns	r3, r3
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4013      	ands	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	4313      	orrs	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800456c:	4a12      	ldr	r2, [pc, #72]	; (80045b8 <HAL_GPIO_Init+0x334>)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3301      	adds	r3, #1
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	2b0f      	cmp	r3, #15
 800457c:	f67f ae90 	bls.w	80042a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	3724      	adds	r7, #36	; 0x24
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40023800 	.word	0x40023800
 8004594:	40013800 	.word	0x40013800
 8004598:	40020000 	.word	0x40020000
 800459c:	40020400 	.word	0x40020400
 80045a0:	40020800 	.word	0x40020800
 80045a4:	40020c00 	.word	0x40020c00
 80045a8:	40021000 	.word	0x40021000
 80045ac:	40021400 	.word	0x40021400
 80045b0:	40021800 	.word	0x40021800
 80045b4:	40021c00 	.word	0x40021c00
 80045b8:	40013c00 	.word	0x40013c00

080045bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	807b      	strh	r3, [r7, #2]
 80045c8:	4613      	mov	r3, r2
 80045ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045cc:	787b      	ldrb	r3, [r7, #1]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045d2:	887a      	ldrh	r2, [r7, #2]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045d8:	e003      	b.n	80045e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045da:	887b      	ldrh	r3, [r7, #2]
 80045dc:	041a      	lsls	r2, r3, #16
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	619a      	str	r2, [r3, #24]
}
 80045e2:	bf00      	nop
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
	...

080045f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e12b      	b.n	800485a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fe fcae 	bl	8002f78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2224      	movs	r2, #36	; 0x24
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0201 	bic.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004642:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004652:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004654:	f001 fb92 	bl	8005d7c <HAL_RCC_GetPCLK1Freq>
 8004658:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	4a81      	ldr	r2, [pc, #516]	; (8004864 <HAL_I2C_Init+0x274>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d807      	bhi.n	8004674 <HAL_I2C_Init+0x84>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4a80      	ldr	r2, [pc, #512]	; (8004868 <HAL_I2C_Init+0x278>)
 8004668:	4293      	cmp	r3, r2
 800466a:	bf94      	ite	ls
 800466c:	2301      	movls	r3, #1
 800466e:	2300      	movhi	r3, #0
 8004670:	b2db      	uxtb	r3, r3
 8004672:	e006      	b.n	8004682 <HAL_I2C_Init+0x92>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4a7d      	ldr	r2, [pc, #500]	; (800486c <HAL_I2C_Init+0x27c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	bf94      	ite	ls
 800467c:	2301      	movls	r3, #1
 800467e:	2300      	movhi	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e0e7      	b.n	800485a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4a78      	ldr	r2, [pc, #480]	; (8004870 <HAL_I2C_Init+0x280>)
 800468e:	fba2 2303 	umull	r2, r3, r2, r3
 8004692:	0c9b      	lsrs	r3, r3, #18
 8004694:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	4a6a      	ldr	r2, [pc, #424]	; (8004864 <HAL_I2C_Init+0x274>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d802      	bhi.n	80046c4 <HAL_I2C_Init+0xd4>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	3301      	adds	r3, #1
 80046c2:	e009      	b.n	80046d8 <HAL_I2C_Init+0xe8>
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046ca:	fb02 f303 	mul.w	r3, r2, r3
 80046ce:	4a69      	ldr	r2, [pc, #420]	; (8004874 <HAL_I2C_Init+0x284>)
 80046d0:	fba2 2303 	umull	r2, r3, r2, r3
 80046d4:	099b      	lsrs	r3, r3, #6
 80046d6:	3301      	adds	r3, #1
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	430b      	orrs	r3, r1
 80046de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80046ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	495c      	ldr	r1, [pc, #368]	; (8004864 <HAL_I2C_Init+0x274>)
 80046f4:	428b      	cmp	r3, r1
 80046f6:	d819      	bhi.n	800472c <HAL_I2C_Init+0x13c>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	1e59      	subs	r1, r3, #1
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	fbb1 f3f3 	udiv	r3, r1, r3
 8004706:	1c59      	adds	r1, r3, #1
 8004708:	f640 73fc 	movw	r3, #4092	; 0xffc
 800470c:	400b      	ands	r3, r1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00a      	beq.n	8004728 <HAL_I2C_Init+0x138>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	1e59      	subs	r1, r3, #1
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004720:	3301      	adds	r3, #1
 8004722:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004726:	e051      	b.n	80047cc <HAL_I2C_Init+0x1dc>
 8004728:	2304      	movs	r3, #4
 800472a:	e04f      	b.n	80047cc <HAL_I2C_Init+0x1dc>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d111      	bne.n	8004758 <HAL_I2C_Init+0x168>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	1e58      	subs	r0, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6859      	ldr	r1, [r3, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	440b      	add	r3, r1
 8004742:	fbb0 f3f3 	udiv	r3, r0, r3
 8004746:	3301      	adds	r3, #1
 8004748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800474c:	2b00      	cmp	r3, #0
 800474e:	bf0c      	ite	eq
 8004750:	2301      	moveq	r3, #1
 8004752:	2300      	movne	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e012      	b.n	800477e <HAL_I2C_Init+0x18e>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	1e58      	subs	r0, r3, #1
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6859      	ldr	r1, [r3, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	0099      	lsls	r1, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	fbb0 f3f3 	udiv	r3, r0, r3
 800476e:	3301      	adds	r3, #1
 8004770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <HAL_I2C_Init+0x196>
 8004782:	2301      	movs	r3, #1
 8004784:	e022      	b.n	80047cc <HAL_I2C_Init+0x1dc>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10e      	bne.n	80047ac <HAL_I2C_Init+0x1bc>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1e58      	subs	r0, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6859      	ldr	r1, [r3, #4]
 8004796:	460b      	mov	r3, r1
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	440b      	add	r3, r1
 800479c:	fbb0 f3f3 	udiv	r3, r0, r3
 80047a0:	3301      	adds	r3, #1
 80047a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047aa:	e00f      	b.n	80047cc <HAL_I2C_Init+0x1dc>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	1e58      	subs	r0, r3, #1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6859      	ldr	r1, [r3, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	0099      	lsls	r1, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	fbb0 f3f3 	udiv	r3, r0, r3
 80047c2:	3301      	adds	r3, #1
 80047c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	6809      	ldr	r1, [r1, #0]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69da      	ldr	r2, [r3, #28]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	430a      	orrs	r2, r1
 80047ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	6911      	ldr	r1, [r2, #16]
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	68d2      	ldr	r2, [r2, #12]
 8004806:	4311      	orrs	r1, r2
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	430b      	orrs	r3, r1
 800480e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	695a      	ldr	r2, [r3, #20]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f042 0201 	orr.w	r2, r2, #1
 800483a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	000186a0 	.word	0x000186a0
 8004868:	001e847f 	.word	0x001e847f
 800486c:	003d08ff 	.word	0x003d08ff
 8004870:	431bde83 	.word	0x431bde83
 8004874:	10624dd3 	.word	0x10624dd3

08004878 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af02      	add	r7, sp, #8
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	607a      	str	r2, [r7, #4]
 8004882:	461a      	mov	r2, r3
 8004884:	460b      	mov	r3, r1
 8004886:	817b      	strh	r3, [r7, #10]
 8004888:	4613      	mov	r3, r2
 800488a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800488c:	f7fe fe6c 	bl	8003568 <HAL_GetTick>
 8004890:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b20      	cmp	r3, #32
 800489c:	f040 80e0 	bne.w	8004a60 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	2319      	movs	r3, #25
 80048a6:	2201      	movs	r2, #1
 80048a8:	4970      	ldr	r1, [pc, #448]	; (8004a6c <HAL_I2C_Master_Transmit+0x1f4>)
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 fc58 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0d3      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_I2C_Master_Transmit+0x50>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e0cc      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d007      	beq.n	80048ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2221      	movs	r2, #33	; 0x21
 8004902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2210      	movs	r2, #16
 800490a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	893a      	ldrh	r2, [r7, #8]
 800491e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004924:	b29a      	uxth	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4a50      	ldr	r2, [pc, #320]	; (8004a70 <HAL_I2C_Master_Transmit+0x1f8>)
 800492e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004930:	8979      	ldrh	r1, [r7, #10]
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	6a3a      	ldr	r2, [r7, #32]
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 fac2 	bl	8004ec0 <I2C_MasterRequestWrite>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e08d      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004946:	2300      	movs	r3, #0
 8004948:	613b      	str	r3, [r7, #16]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	613b      	str	r3, [r7, #16]
 800495a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800495c:	e066      	b.n	8004a2c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	6a39      	ldr	r1, [r7, #32]
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 fcd2 	bl	800530c <I2C_WaitOnTXEFlagUntilTimeout>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00d      	beq.n	800498a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	2b04      	cmp	r3, #4
 8004974:	d107      	bne.n	8004986 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004984:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e06b      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	1c5a      	adds	r2, r3, #1
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d11b      	bne.n	8004a00 <HAL_I2C_Master_Transmit+0x188>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d017      	beq.n	8004a00 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	781a      	ldrb	r2, [r3, #0]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	6a39      	ldr	r1, [r7, #32]
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fcc2 	bl	800538e <I2C_WaitOnBTFFlagUntilTimeout>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00d      	beq.n	8004a2c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d107      	bne.n	8004a28 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a26:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e01a      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d194      	bne.n	800495e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e000      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004a60:	2302      	movs	r3, #2
  }
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	00100002 	.word	0x00100002
 8004a70:	ffff0000 	.word	0xffff0000

08004a74 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b08c      	sub	sp, #48	; 0x30
 8004a78:	af02      	add	r7, sp, #8
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	460b      	mov	r3, r1
 8004a82:	817b      	strh	r3, [r7, #10]
 8004a84:	4613      	mov	r3, r2
 8004a86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a88:	f7fe fd6e 	bl	8003568 <HAL_GetTick>
 8004a8c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b20      	cmp	r3, #32
 8004a98:	f040 820b 	bne.w	8004eb2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	2319      	movs	r3, #25
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	497c      	ldr	r1, [pc, #496]	; (8004c98 <HAL_I2C_Master_Receive+0x224>)
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 fb5a 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e1fe      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d101      	bne.n	8004ac4 <HAL_I2C_Master_Receive+0x50>
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e1f7      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d007      	beq.n	8004aea <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0201 	orr.w	r2, r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004af8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2222      	movs	r2, #34	; 0x22
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2210      	movs	r2, #16
 8004b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	893a      	ldrh	r2, [r7, #8]
 8004b1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	4a5c      	ldr	r2, [pc, #368]	; (8004c9c <HAL_I2C_Master_Receive+0x228>)
 8004b2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b2c:	8979      	ldrh	r1, [r7, #10]
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fa46 	bl	8004fc4 <I2C_MasterRequestRead>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e1b8      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d113      	bne.n	8004b72 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	623b      	str	r3, [r7, #32]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	623b      	str	r3, [r7, #32]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	623b      	str	r3, [r7, #32]
 8004b5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	e18c      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d11b      	bne.n	8004bb2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61fb      	str	r3, [r7, #28]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	61fb      	str	r3, [r7, #28]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	61fb      	str	r3, [r7, #28]
 8004b9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	e16c      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d11b      	bne.n	8004bf2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bc8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bda:	2300      	movs	r3, #0
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	61bb      	str	r3, [r7, #24]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	61bb      	str	r3, [r7, #24]
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	e14c      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	617b      	str	r3, [r7, #20]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	617b      	str	r3, [r7, #20]
 8004c16:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c18:	e138      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	f200 80f1 	bhi.w	8004e06 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d123      	bne.n	8004c74 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 fbed 	bl	8005410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e139      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	691a      	ldr	r2, [r3, #16]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4a:	b2d2      	uxtb	r2, r2
 8004c4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	1c5a      	adds	r2, r3, #1
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c72:	e10b      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d14e      	bne.n	8004d1a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c82:	2200      	movs	r2, #0
 8004c84:	4906      	ldr	r1, [pc, #24]	; (8004ca0 <HAL_I2C_Master_Receive+0x22c>)
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 fa6a 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d008      	beq.n	8004ca4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e10e      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
 8004c96:	bf00      	nop
 8004c98:	00100002 	.word	0x00100002
 8004c9c:	ffff0000 	.word	0xffff0000
 8004ca0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	691a      	ldr	r2, [r3, #16]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf0:	b2d2      	uxtb	r2, r2
 8004cf2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf8:	1c5a      	adds	r2, r3, #1
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d18:	e0b8      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1c:	9300      	str	r3, [sp, #0]
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d20:	2200      	movs	r2, #0
 8004d22:	4966      	ldr	r1, [pc, #408]	; (8004ebc <HAL_I2C_Master_Receive+0x448>)
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 fa1b 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e0bf      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	691a      	ldr	r2, [r3, #16]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d60:	3b01      	subs	r3, #1
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	494f      	ldr	r1, [pc, #316]	; (8004ebc <HAL_I2C_Master_Receive+0x448>)
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 f9ed 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e091      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	691a      	ldr	r2, [r3, #16]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db2:	1c5a      	adds	r2, r3, #1
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	691a      	ldr	r2, [r3, #16]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ddc:	b2d2      	uxtb	r2, r2
 8004dde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e04:	e042      	b.n	8004e8c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fb00 	bl	8005410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e04c      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	691a      	ldr	r2, [r3, #16]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	b2d2      	uxtb	r2, r2
 8004e26:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	1c5a      	adds	r2, r3, #1
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e36:	3b01      	subs	r3, #1
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	3b01      	subs	r3, #1
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d118      	bne.n	8004e8c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	691a      	ldr	r2, [r3, #16]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	b2d2      	uxtb	r2, r2
 8004e66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f47f aec2 	bne.w	8004c1a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2220      	movs	r2, #32
 8004e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e000      	b.n	8004eb4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004eb2:	2302      	movs	r3, #2
  }
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3728      	adds	r7, #40	; 0x28
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	00010004 	.word	0x00010004

08004ec0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b088      	sub	sp, #32
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	607a      	str	r2, [r7, #4]
 8004eca:	603b      	str	r3, [r7, #0]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d006      	beq.n	8004eea <I2C_MasterRequestWrite+0x2a>
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d003      	beq.n	8004eea <I2C_MasterRequestWrite+0x2a>
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ee8:	d108      	bne.n	8004efc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	e00b      	b.n	8004f14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f00:	2b12      	cmp	r3, #18
 8004f02:	d107      	bne.n	8004f14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 f91d 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00d      	beq.n	8004f48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f3a:	d103      	bne.n	8004f44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e035      	b.n	8004fb4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f50:	d108      	bne.n	8004f64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f52:	897b      	ldrh	r3, [r7, #10]
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	461a      	mov	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f60:	611a      	str	r2, [r3, #16]
 8004f62:	e01b      	b.n	8004f9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004f64:	897b      	ldrh	r3, [r7, #10]
 8004f66:	11db      	asrs	r3, r3, #7
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	f003 0306 	and.w	r3, r3, #6
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	f063 030f 	orn	r3, r3, #15
 8004f74:	b2da      	uxtb	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	490e      	ldr	r1, [pc, #56]	; (8004fbc <I2C_MasterRequestWrite+0xfc>)
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 f943 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e010      	b.n	8004fb4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f92:	897b      	ldrh	r3, [r7, #10]
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	4907      	ldr	r1, [pc, #28]	; (8004fc0 <I2C_MasterRequestWrite+0x100>)
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f000 f933 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e000      	b.n	8004fb4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3718      	adds	r7, #24
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	00010008 	.word	0x00010008
 8004fc0:	00010002 	.word	0x00010002

08004fc4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b088      	sub	sp, #32
 8004fc8:	af02      	add	r7, sp, #8
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	607a      	str	r2, [r7, #4]
 8004fce:	603b      	str	r3, [r7, #0]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fe8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d006      	beq.n	8004ffe <I2C_MasterRequestRead+0x3a>
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d003      	beq.n	8004ffe <I2C_MasterRequestRead+0x3a>
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ffc:	d108      	bne.n	8005010 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	e00b      	b.n	8005028 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005014:	2b11      	cmp	r3, #17
 8005016:	d107      	bne.n	8005028 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005026:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f000 f893 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00d      	beq.n	800505c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800504a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800504e:	d103      	bne.n	8005058 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005056:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e079      	b.n	8005150 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005064:	d108      	bne.n	8005078 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005066:	897b      	ldrh	r3, [r7, #10]
 8005068:	b2db      	uxtb	r3, r3
 800506a:	f043 0301 	orr.w	r3, r3, #1
 800506e:	b2da      	uxtb	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	611a      	str	r2, [r3, #16]
 8005076:	e05f      	b.n	8005138 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005078:	897b      	ldrh	r3, [r7, #10]
 800507a:	11db      	asrs	r3, r3, #7
 800507c:	b2db      	uxtb	r3, r3
 800507e:	f003 0306 	and.w	r3, r3, #6
 8005082:	b2db      	uxtb	r3, r3
 8005084:	f063 030f 	orn	r3, r3, #15
 8005088:	b2da      	uxtb	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	4930      	ldr	r1, [pc, #192]	; (8005158 <I2C_MasterRequestRead+0x194>)
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f000 f8b9 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e054      	b.n	8005150 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050a6:	897b      	ldrh	r3, [r7, #10]
 80050a8:	b2da      	uxtb	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	4929      	ldr	r1, [pc, #164]	; (800515c <I2C_MasterRequestRead+0x198>)
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 f8a9 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e044      	b.n	8005150 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050c6:	2300      	movs	r3, #0
 80050c8:	613b      	str	r3, [r7, #16]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	695b      	ldr	r3, [r3, #20]
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	613b      	str	r3, [r7, #16]
 80050da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f831 	bl	8005160 <I2C_WaitOnFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00d      	beq.n	8005120 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800510e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005112:	d103      	bne.n	800511c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f44f 7200 	mov.w	r2, #512	; 0x200
 800511a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e017      	b.n	8005150 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005120:	897b      	ldrh	r3, [r7, #10]
 8005122:	11db      	asrs	r3, r3, #7
 8005124:	b2db      	uxtb	r3, r3
 8005126:	f003 0306 	and.w	r3, r3, #6
 800512a:	b2db      	uxtb	r3, r3
 800512c:	f063 030e 	orn	r3, r3, #14
 8005130:	b2da      	uxtb	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	4907      	ldr	r1, [pc, #28]	; (800515c <I2C_MasterRequestRead+0x198>)
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 f865 	bl	800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3718      	adds	r7, #24
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	00010008 	.word	0x00010008
 800515c:	00010002 	.word	0x00010002

08005160 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	603b      	str	r3, [r7, #0]
 800516c:	4613      	mov	r3, r2
 800516e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005170:	e025      	b.n	80051be <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005178:	d021      	beq.n	80051be <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800517a:	f7fe f9f5 	bl	8003568 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	683a      	ldr	r2, [r7, #0]
 8005186:	429a      	cmp	r2, r3
 8005188:	d302      	bcc.n	8005190 <I2C_WaitOnFlagUntilTimeout+0x30>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d116      	bne.n	80051be <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	f043 0220 	orr.w	r2, r3, #32
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e023      	b.n	8005206 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	0c1b      	lsrs	r3, r3, #16
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d10d      	bne.n	80051e4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	43da      	mvns	r2, r3
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	4013      	ands	r3, r2
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	bf0c      	ite	eq
 80051da:	2301      	moveq	r3, #1
 80051dc:	2300      	movne	r3, #0
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	461a      	mov	r2, r3
 80051e2:	e00c      	b.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x9e>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	43da      	mvns	r2, r3
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	4013      	ands	r3, r2
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	bf0c      	ite	eq
 80051f6:	2301      	moveq	r3, #1
 80051f8:	2300      	movne	r3, #0
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	461a      	mov	r2, r3
 80051fe:	79fb      	ldrb	r3, [r7, #7]
 8005200:	429a      	cmp	r2, r3
 8005202:	d0b6      	beq.n	8005172 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b084      	sub	sp, #16
 8005212:	af00      	add	r7, sp, #0
 8005214:	60f8      	str	r0, [r7, #12]
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
 800521a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800521c:	e051      	b.n	80052c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	695b      	ldr	r3, [r3, #20]
 8005224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800522c:	d123      	bne.n	8005276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800523c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005246:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2220      	movs	r2, #32
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005262:	f043 0204 	orr.w	r2, r3, #4
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e046      	b.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800527c:	d021      	beq.n	80052c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527e:	f7fe f973 	bl	8003568 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	429a      	cmp	r2, r3
 800528c:	d302      	bcc.n	8005294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d116      	bne.n	80052c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2220      	movs	r2, #32
 800529e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	f043 0220 	orr.w	r2, r3, #32
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e020      	b.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	0c1b      	lsrs	r3, r3, #16
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d10c      	bne.n	80052e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	43da      	mvns	r2, r3
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	4013      	ands	r3, r2
 80052d8:	b29b      	uxth	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	bf14      	ite	ne
 80052de:	2301      	movne	r3, #1
 80052e0:	2300      	moveq	r3, #0
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	e00b      	b.n	80052fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	43da      	mvns	r2, r3
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	4013      	ands	r3, r2
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	bf14      	ite	ne
 80052f8:	2301      	movne	r3, #1
 80052fa:	2300      	moveq	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d18d      	bne.n	800521e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005318:	e02d      	b.n	8005376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f8ce 	bl	80054bc <I2C_IsAcknowledgeFailed>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e02d      	b.n	8005386 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005330:	d021      	beq.n	8005376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005332:	f7fe f919 	bl	8003568 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	429a      	cmp	r2, r3
 8005340:	d302      	bcc.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d116      	bne.n	8005376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2220      	movs	r2, #32
 8005352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	f043 0220 	orr.w	r2, r3, #32
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e007      	b.n	8005386 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005380:	2b80      	cmp	r3, #128	; 0x80
 8005382:	d1ca      	bne.n	800531a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b084      	sub	sp, #16
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800539a:	e02d      	b.n	80053f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f000 f88d 	bl	80054bc <I2C_IsAcknowledgeFailed>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e02d      	b.n	8005408 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053b2:	d021      	beq.n	80053f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053b4:	f7fe f8d8 	bl	8003568 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d302      	bcc.n	80053ca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d116      	bne.n	80053f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e007      	b.n	8005408 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b04      	cmp	r3, #4
 8005404:	d1ca      	bne.n	800539c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800541c:	e042      	b.n	80054a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	f003 0310 	and.w	r3, r3, #16
 8005428:	2b10      	cmp	r3, #16
 800542a:	d119      	bne.n	8005460 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0210 	mvn.w	r2, #16
 8005434:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e029      	b.n	80054b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005460:	f7fe f882 	bl	8003568 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	429a      	cmp	r2, r3
 800546e:	d302      	bcc.n	8005476 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d116      	bne.n	80054a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005490:	f043 0220 	orr.w	r2, r3, #32
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e007      	b.n	80054b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ae:	2b40      	cmp	r3, #64	; 0x40
 80054b0:	d1b5      	bne.n	800541e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d2:	d11b      	bne.n	800550c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f8:	f043 0204 	orr.w	r2, r3, #4
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
	...

0800551c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e267      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0301 	and.w	r3, r3, #1
 8005536:	2b00      	cmp	r3, #0
 8005538:	d075      	beq.n	8005626 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800553a:	4b88      	ldr	r3, [pc, #544]	; (800575c <HAL_RCC_OscConfig+0x240>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 030c 	and.w	r3, r3, #12
 8005542:	2b04      	cmp	r3, #4
 8005544:	d00c      	beq.n	8005560 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005546:	4b85      	ldr	r3, [pc, #532]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800554e:	2b08      	cmp	r3, #8
 8005550:	d112      	bne.n	8005578 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005552:	4b82      	ldr	r3, [pc, #520]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800555a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800555e:	d10b      	bne.n	8005578 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005560:	4b7e      	ldr	r3, [pc, #504]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d05b      	beq.n	8005624 <HAL_RCC_OscConfig+0x108>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d157      	bne.n	8005624 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e242      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005580:	d106      	bne.n	8005590 <HAL_RCC_OscConfig+0x74>
 8005582:	4b76      	ldr	r3, [pc, #472]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a75      	ldr	r2, [pc, #468]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	e01d      	b.n	80055cc <HAL_RCC_OscConfig+0xb0>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005598:	d10c      	bne.n	80055b4 <HAL_RCC_OscConfig+0x98>
 800559a:	4b70      	ldr	r3, [pc, #448]	; (800575c <HAL_RCC_OscConfig+0x240>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a6f      	ldr	r2, [pc, #444]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	4b6d      	ldr	r3, [pc, #436]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a6c      	ldr	r2, [pc, #432]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055b0:	6013      	str	r3, [r2, #0]
 80055b2:	e00b      	b.n	80055cc <HAL_RCC_OscConfig+0xb0>
 80055b4:	4b69      	ldr	r3, [pc, #420]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a68      	ldr	r2, [pc, #416]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	4b66      	ldr	r3, [pc, #408]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a65      	ldr	r2, [pc, #404]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d013      	beq.n	80055fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d4:	f7fd ffc8 	bl	8003568 <HAL_GetTick>
 80055d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055da:	e008      	b.n	80055ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055dc:	f7fd ffc4 	bl	8003568 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	2b64      	cmp	r3, #100	; 0x64
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e207      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ee:	4b5b      	ldr	r3, [pc, #364]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d0f0      	beq.n	80055dc <HAL_RCC_OscConfig+0xc0>
 80055fa:	e014      	b.n	8005626 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fc:	f7fd ffb4 	bl	8003568 <HAL_GetTick>
 8005600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005604:	f7fd ffb0 	bl	8003568 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b64      	cmp	r3, #100	; 0x64
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e1f3      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005616:	4b51      	ldr	r3, [pc, #324]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1f0      	bne.n	8005604 <HAL_RCC_OscConfig+0xe8>
 8005622:	e000      	b.n	8005626 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d063      	beq.n	80056fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005632:	4b4a      	ldr	r3, [pc, #296]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 030c 	and.w	r3, r3, #12
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00b      	beq.n	8005656 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800563e:	4b47      	ldr	r3, [pc, #284]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005646:	2b08      	cmp	r3, #8
 8005648:	d11c      	bne.n	8005684 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800564a:	4b44      	ldr	r3, [pc, #272]	; (800575c <HAL_RCC_OscConfig+0x240>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d116      	bne.n	8005684 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005656:	4b41      	ldr	r3, [pc, #260]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_RCC_OscConfig+0x152>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d001      	beq.n	800566e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e1c7      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800566e:	4b3b      	ldr	r3, [pc, #236]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	4937      	ldr	r1, [pc, #220]	; (800575c <HAL_RCC_OscConfig+0x240>)
 800567e:	4313      	orrs	r3, r2
 8005680:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005682:	e03a      	b.n	80056fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d020      	beq.n	80056ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800568c:	4b34      	ldr	r3, [pc, #208]	; (8005760 <HAL_RCC_OscConfig+0x244>)
 800568e:	2201      	movs	r2, #1
 8005690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005692:	f7fd ff69 	bl	8003568 <HAL_GetTick>
 8005696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005698:	e008      	b.n	80056ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800569a:	f7fd ff65 	bl	8003568 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d901      	bls.n	80056ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e1a8      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ac:	4b2b      	ldr	r3, [pc, #172]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0f0      	beq.n	800569a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b8:	4b28      	ldr	r3, [pc, #160]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	00db      	lsls	r3, r3, #3
 80056c6:	4925      	ldr	r1, [pc, #148]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	600b      	str	r3, [r1, #0]
 80056cc:	e015      	b.n	80056fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ce:	4b24      	ldr	r3, [pc, #144]	; (8005760 <HAL_RCC_OscConfig+0x244>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d4:	f7fd ff48 	bl	8003568 <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056dc:	f7fd ff44 	bl	8003568 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e187      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056ee:	4b1b      	ldr	r3, [pc, #108]	; (800575c <HAL_RCC_OscConfig+0x240>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1f0      	bne.n	80056dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0308 	and.w	r3, r3, #8
 8005702:	2b00      	cmp	r3, #0
 8005704:	d036      	beq.n	8005774 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d016      	beq.n	800573c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800570e:	4b15      	ldr	r3, [pc, #84]	; (8005764 <HAL_RCC_OscConfig+0x248>)
 8005710:	2201      	movs	r2, #1
 8005712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005714:	f7fd ff28 	bl	8003568 <HAL_GetTick>
 8005718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800571a:	e008      	b.n	800572e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800571c:	f7fd ff24 	bl	8003568 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e167      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800572e:	4b0b      	ldr	r3, [pc, #44]	; (800575c <HAL_RCC_OscConfig+0x240>)
 8005730:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005732:	f003 0302 	and.w	r3, r3, #2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0f0      	beq.n	800571c <HAL_RCC_OscConfig+0x200>
 800573a:	e01b      	b.n	8005774 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800573c:	4b09      	ldr	r3, [pc, #36]	; (8005764 <HAL_RCC_OscConfig+0x248>)
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005742:	f7fd ff11 	bl	8003568 <HAL_GetTick>
 8005746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005748:	e00e      	b.n	8005768 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800574a:	f7fd ff0d 	bl	8003568 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d907      	bls.n	8005768 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e150      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
 800575c:	40023800 	.word	0x40023800
 8005760:	42470000 	.word	0x42470000
 8005764:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005768:	4b88      	ldr	r3, [pc, #544]	; (800598c <HAL_RCC_OscConfig+0x470>)
 800576a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1ea      	bne.n	800574a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0304 	and.w	r3, r3, #4
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 8097 	beq.w	80058b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005782:	2300      	movs	r3, #0
 8005784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005786:	4b81      	ldr	r3, [pc, #516]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10f      	bne.n	80057b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005792:	2300      	movs	r3, #0
 8005794:	60bb      	str	r3, [r7, #8]
 8005796:	4b7d      	ldr	r3, [pc, #500]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579a:	4a7c      	ldr	r2, [pc, #496]	; (800598c <HAL_RCC_OscConfig+0x470>)
 800579c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057a0:	6413      	str	r3, [r2, #64]	; 0x40
 80057a2:	4b7a      	ldr	r3, [pc, #488]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80057a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057aa:	60bb      	str	r3, [r7, #8]
 80057ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ae:	2301      	movs	r3, #1
 80057b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b2:	4b77      	ldr	r3, [pc, #476]	; (8005990 <HAL_RCC_OscConfig+0x474>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d118      	bne.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057be:	4b74      	ldr	r3, [pc, #464]	; (8005990 <HAL_RCC_OscConfig+0x474>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a73      	ldr	r2, [pc, #460]	; (8005990 <HAL_RCC_OscConfig+0x474>)
 80057c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ca:	f7fd fecd 	bl	8003568 <HAL_GetTick>
 80057ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d0:	e008      	b.n	80057e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d2:	f7fd fec9 	bl	8003568 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e10c      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e4:	4b6a      	ldr	r3, [pc, #424]	; (8005990 <HAL_RCC_OscConfig+0x474>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d0f0      	beq.n	80057d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d106      	bne.n	8005806 <HAL_RCC_OscConfig+0x2ea>
 80057f8:	4b64      	ldr	r3, [pc, #400]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80057fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fc:	4a63      	ldr	r2, [pc, #396]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	6713      	str	r3, [r2, #112]	; 0x70
 8005804:	e01c      	b.n	8005840 <HAL_RCC_OscConfig+0x324>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	2b05      	cmp	r3, #5
 800580c:	d10c      	bne.n	8005828 <HAL_RCC_OscConfig+0x30c>
 800580e:	4b5f      	ldr	r3, [pc, #380]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005812:	4a5e      	ldr	r2, [pc, #376]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005814:	f043 0304 	orr.w	r3, r3, #4
 8005818:	6713      	str	r3, [r2, #112]	; 0x70
 800581a:	4b5c      	ldr	r3, [pc, #368]	; (800598c <HAL_RCC_OscConfig+0x470>)
 800581c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800581e:	4a5b      	ldr	r2, [pc, #364]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005820:	f043 0301 	orr.w	r3, r3, #1
 8005824:	6713      	str	r3, [r2, #112]	; 0x70
 8005826:	e00b      	b.n	8005840 <HAL_RCC_OscConfig+0x324>
 8005828:	4b58      	ldr	r3, [pc, #352]	; (800598c <HAL_RCC_OscConfig+0x470>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582c:	4a57      	ldr	r2, [pc, #348]	; (800598c <HAL_RCC_OscConfig+0x470>)
 800582e:	f023 0301 	bic.w	r3, r3, #1
 8005832:	6713      	str	r3, [r2, #112]	; 0x70
 8005834:	4b55      	ldr	r3, [pc, #340]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005838:	4a54      	ldr	r2, [pc, #336]	; (800598c <HAL_RCC_OscConfig+0x470>)
 800583a:	f023 0304 	bic.w	r3, r3, #4
 800583e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d015      	beq.n	8005874 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005848:	f7fd fe8e 	bl	8003568 <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584e:	e00a      	b.n	8005866 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005850:	f7fd fe8a 	bl	8003568 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	f241 3288 	movw	r2, #5000	; 0x1388
 800585e:	4293      	cmp	r3, r2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e0cb      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005866:	4b49      	ldr	r3, [pc, #292]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d0ee      	beq.n	8005850 <HAL_RCC_OscConfig+0x334>
 8005872:	e014      	b.n	800589e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005874:	f7fd fe78 	bl	8003568 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800587a:	e00a      	b.n	8005892 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800587c:	f7fd fe74 	bl	8003568 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	f241 3288 	movw	r2, #5000	; 0x1388
 800588a:	4293      	cmp	r3, r2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e0b5      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005892:	4b3e      	ldr	r3, [pc, #248]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1ee      	bne.n	800587c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800589e:	7dfb      	ldrb	r3, [r7, #23]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d105      	bne.n	80058b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058a4:	4b39      	ldr	r3, [pc, #228]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80058a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a8:	4a38      	ldr	r2, [pc, #224]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80058aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 80a1 	beq.w	80059fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058ba:	4b34      	ldr	r3, [pc, #208]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f003 030c 	and.w	r3, r3, #12
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d05c      	beq.n	8005980 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d141      	bne.n	8005952 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058ce:	4b31      	ldr	r3, [pc, #196]	; (8005994 <HAL_RCC_OscConfig+0x478>)
 80058d0:	2200      	movs	r2, #0
 80058d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d4:	f7fd fe48 	bl	8003568 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058dc:	f7fd fe44 	bl	8003568 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e087      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ee:	4b27      	ldr	r3, [pc, #156]	; (800598c <HAL_RCC_OscConfig+0x470>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f0      	bne.n	80058dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	69da      	ldr	r2, [r3, #28]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	431a      	orrs	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005908:	019b      	lsls	r3, r3, #6
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005910:	085b      	lsrs	r3, r3, #1
 8005912:	3b01      	subs	r3, #1
 8005914:	041b      	lsls	r3, r3, #16
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591c:	061b      	lsls	r3, r3, #24
 800591e:	491b      	ldr	r1, [pc, #108]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005920:	4313      	orrs	r3, r2
 8005922:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005924:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <HAL_RCC_OscConfig+0x478>)
 8005926:	2201      	movs	r2, #1
 8005928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800592a:	f7fd fe1d 	bl	8003568 <HAL_GetTick>
 800592e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005932:	f7fd fe19 	bl	8003568 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e05c      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005944:	4b11      	ldr	r3, [pc, #68]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0f0      	beq.n	8005932 <HAL_RCC_OscConfig+0x416>
 8005950:	e054      	b.n	80059fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005952:	4b10      	ldr	r3, [pc, #64]	; (8005994 <HAL_RCC_OscConfig+0x478>)
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005958:	f7fd fe06 	bl	8003568 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005960:	f7fd fe02 	bl	8003568 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e045      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005972:	4b06      	ldr	r3, [pc, #24]	; (800598c <HAL_RCC_OscConfig+0x470>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1f0      	bne.n	8005960 <HAL_RCC_OscConfig+0x444>
 800597e:	e03d      	b.n	80059fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d107      	bne.n	8005998 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e038      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
 800598c:	40023800 	.word	0x40023800
 8005990:	40007000 	.word	0x40007000
 8005994:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005998:	4b1b      	ldr	r3, [pc, #108]	; (8005a08 <HAL_RCC_OscConfig+0x4ec>)
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d028      	beq.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d121      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059be:	429a      	cmp	r2, r3
 80059c0:	d11a      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80059c8:	4013      	ands	r3, r2
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80059ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d111      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059de:	085b      	lsrs	r3, r3, #1
 80059e0:	3b01      	subs	r3, #1
 80059e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d107      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d001      	beq.n	80059fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e000      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40023800 	.word	0x40023800

08005a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d101      	bne.n	8005a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e0cc      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a20:	4b68      	ldr	r3, [pc, #416]	; (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0307 	and.w	r3, r3, #7
 8005a28:	683a      	ldr	r2, [r7, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d90c      	bls.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a2e:	4b65      	ldr	r3, [pc, #404]	; (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a36:	4b63      	ldr	r3, [pc, #396]	; (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0307 	and.w	r3, r3, #7
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d001      	beq.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e0b8      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d020      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a60:	4b59      	ldr	r3, [pc, #356]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	4a58      	ldr	r2, [pc, #352]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005a6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a78:	4b53      	ldr	r3, [pc, #332]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	4a52      	ldr	r2, [pc, #328]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a84:	4b50      	ldr	r3, [pc, #320]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	494d      	ldr	r1, [pc, #308]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d044      	beq.n	8005b2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d107      	bne.n	8005aba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aaa:	4b47      	ldr	r3, [pc, #284]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d119      	bne.n	8005aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e07f      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d003      	beq.n	8005aca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ac6:	2b03      	cmp	r3, #3
 8005ac8:	d107      	bne.n	8005ada <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aca:	4b3f      	ldr	r3, [pc, #252]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d109      	bne.n	8005aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e06f      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ada:	4b3b      	ldr	r3, [pc, #236]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e067      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005aea:	4b37      	ldr	r3, [pc, #220]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f023 0203 	bic.w	r2, r3, #3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	4934      	ldr	r1, [pc, #208]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005afc:	f7fd fd34 	bl	8003568 <HAL_GetTick>
 8005b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b02:	e00a      	b.n	8005b1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b04:	f7fd fd30 	bl	8003568 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e04f      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1a:	4b2b      	ldr	r3, [pc, #172]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 020c 	and.w	r2, r3, #12
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d1eb      	bne.n	8005b04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b2c:	4b25      	ldr	r3, [pc, #148]	; (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0307 	and.w	r3, r3, #7
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d20c      	bcs.n	8005b54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b3a:	4b22      	ldr	r3, [pc, #136]	; (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	b2d2      	uxtb	r2, r2
 8005b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b42:	4b20      	ldr	r3, [pc, #128]	; (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 0307 	and.w	r3, r3, #7
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d001      	beq.n	8005b54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e032      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d008      	beq.n	8005b72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b60:	4b19      	ldr	r3, [pc, #100]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	4916      	ldr	r1, [pc, #88]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0308 	and.w	r3, r3, #8
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d009      	beq.n	8005b92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b7e:	4b12      	ldr	r3, [pc, #72]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	490e      	ldr	r1, [pc, #56]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b92:	f000 f821 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005b96:	4602      	mov	r2, r0
 8005b98:	4b0b      	ldr	r3, [pc, #44]	; (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	091b      	lsrs	r3, r3, #4
 8005b9e:	f003 030f 	and.w	r3, r3, #15
 8005ba2:	490a      	ldr	r1, [pc, #40]	; (8005bcc <HAL_RCC_ClockConfig+0x1c0>)
 8005ba4:	5ccb      	ldrb	r3, [r1, r3]
 8005ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8005baa:	4a09      	ldr	r2, [pc, #36]	; (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005bac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005bae:	4b09      	ldr	r3, [pc, #36]	; (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fd fc94 	bl	80034e0 <HAL_InitTick>

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	40023c00 	.word	0x40023c00
 8005bc8:	40023800 	.word	0x40023800
 8005bcc:	0800c320 	.word	0x0800c320
 8005bd0:	20000004 	.word	0x20000004
 8005bd4:	20000008 	.word	0x20000008

08005bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bdc:	b090      	sub	sp, #64	; 0x40
 8005bde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	637b      	str	r3, [r7, #52]	; 0x34
 8005be4:	2300      	movs	r3, #0
 8005be6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005be8:	2300      	movs	r3, #0
 8005bea:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bf0:	4b59      	ldr	r3, [pc, #356]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 030c 	and.w	r3, r3, #12
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d00d      	beq.n	8005c18 <HAL_RCC_GetSysClockFreq+0x40>
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	f200 80a1 	bhi.w	8005d44 <HAL_RCC_GetSysClockFreq+0x16c>
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d002      	beq.n	8005c0c <HAL_RCC_GetSysClockFreq+0x34>
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	d003      	beq.n	8005c12 <HAL_RCC_GetSysClockFreq+0x3a>
 8005c0a:	e09b      	b.n	8005d44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c0c:	4b53      	ldr	r3, [pc, #332]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005c0e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005c10:	e09b      	b.n	8005d4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c12:	4b53      	ldr	r3, [pc, #332]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005c14:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005c16:	e098      	b.n	8005d4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c18:	4b4f      	ldr	r3, [pc, #316]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c20:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c22:	4b4d      	ldr	r3, [pc, #308]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d028      	beq.n	8005c80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c2e:	4b4a      	ldr	r3, [pc, #296]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	099b      	lsrs	r3, r3, #6
 8005c34:	2200      	movs	r2, #0
 8005c36:	623b      	str	r3, [r7, #32]
 8005c38:	627a      	str	r2, [r7, #36]	; 0x24
 8005c3a:	6a3b      	ldr	r3, [r7, #32]
 8005c3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005c40:	2100      	movs	r1, #0
 8005c42:	4b47      	ldr	r3, [pc, #284]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005c44:	fb03 f201 	mul.w	r2, r3, r1
 8005c48:	2300      	movs	r3, #0
 8005c4a:	fb00 f303 	mul.w	r3, r0, r3
 8005c4e:	4413      	add	r3, r2
 8005c50:	4a43      	ldr	r2, [pc, #268]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005c52:	fba0 1202 	umull	r1, r2, r0, r2
 8005c56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c58:	460a      	mov	r2, r1
 8005c5a:	62ba      	str	r2, [r7, #40]	; 0x28
 8005c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c5e:	4413      	add	r3, r2
 8005c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c64:	2200      	movs	r2, #0
 8005c66:	61bb      	str	r3, [r7, #24]
 8005c68:	61fa      	str	r2, [r7, #28]
 8005c6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005c72:	f7fa ffc3 	bl	8000bfc <__aeabi_uldivmod>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c7e:	e053      	b.n	8005d28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c80:	4b35      	ldr	r3, [pc, #212]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	099b      	lsrs	r3, r3, #6
 8005c86:	2200      	movs	r2, #0
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	617a      	str	r2, [r7, #20]
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005c92:	f04f 0b00 	mov.w	fp, #0
 8005c96:	4652      	mov	r2, sl
 8005c98:	465b      	mov	r3, fp
 8005c9a:	f04f 0000 	mov.w	r0, #0
 8005c9e:	f04f 0100 	mov.w	r1, #0
 8005ca2:	0159      	lsls	r1, r3, #5
 8005ca4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ca8:	0150      	lsls	r0, r2, #5
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	ebb2 080a 	subs.w	r8, r2, sl
 8005cb2:	eb63 090b 	sbc.w	r9, r3, fp
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	f04f 0300 	mov.w	r3, #0
 8005cbe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005cc2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005cc6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005cca:	ebb2 0408 	subs.w	r4, r2, r8
 8005cce:	eb63 0509 	sbc.w	r5, r3, r9
 8005cd2:	f04f 0200 	mov.w	r2, #0
 8005cd6:	f04f 0300 	mov.w	r3, #0
 8005cda:	00eb      	lsls	r3, r5, #3
 8005cdc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ce0:	00e2      	lsls	r2, r4, #3
 8005ce2:	4614      	mov	r4, r2
 8005ce4:	461d      	mov	r5, r3
 8005ce6:	eb14 030a 	adds.w	r3, r4, sl
 8005cea:	603b      	str	r3, [r7, #0]
 8005cec:	eb45 030b 	adc.w	r3, r5, fp
 8005cf0:	607b      	str	r3, [r7, #4]
 8005cf2:	f04f 0200 	mov.w	r2, #0
 8005cf6:	f04f 0300 	mov.w	r3, #0
 8005cfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005cfe:	4629      	mov	r1, r5
 8005d00:	028b      	lsls	r3, r1, #10
 8005d02:	4621      	mov	r1, r4
 8005d04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d08:	4621      	mov	r1, r4
 8005d0a:	028a      	lsls	r2, r1, #10
 8005d0c:	4610      	mov	r0, r2
 8005d0e:	4619      	mov	r1, r3
 8005d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d12:	2200      	movs	r2, #0
 8005d14:	60bb      	str	r3, [r7, #8]
 8005d16:	60fa      	str	r2, [r7, #12]
 8005d18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d1c:	f7fa ff6e 	bl	8000bfc <__aeabi_uldivmod>
 8005d20:	4602      	mov	r2, r0
 8005d22:	460b      	mov	r3, r1
 8005d24:	4613      	mov	r3, r2
 8005d26:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d28:	4b0b      	ldr	r3, [pc, #44]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	0c1b      	lsrs	r3, r3, #16
 8005d2e:	f003 0303 	and.w	r3, r3, #3
 8005d32:	3301      	adds	r3, #1
 8005d34:	005b      	lsls	r3, r3, #1
 8005d36:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005d38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d40:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005d42:	e002      	b.n	8005d4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d44:	4b05      	ldr	r3, [pc, #20]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005d46:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3740      	adds	r7, #64	; 0x40
 8005d50:	46bd      	mov	sp, r7
 8005d52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d56:	bf00      	nop
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	00f42400 	.word	0x00f42400
 8005d60:	017d7840 	.word	0x017d7840

08005d64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d64:	b480      	push	{r7}
 8005d66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d68:	4b03      	ldr	r3, [pc, #12]	; (8005d78 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	20000004 	.word	0x20000004

08005d7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d80:	f7ff fff0 	bl	8005d64 <HAL_RCC_GetHCLKFreq>
 8005d84:	4602      	mov	r2, r0
 8005d86:	4b05      	ldr	r3, [pc, #20]	; (8005d9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	0a9b      	lsrs	r3, r3, #10
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	4903      	ldr	r1, [pc, #12]	; (8005da0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d92:	5ccb      	ldrb	r3, [r1, r3]
 8005d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	0800c330 	.word	0x0800c330

08005da4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005da8:	f7ff ffdc 	bl	8005d64 <HAL_RCC_GetHCLKFreq>
 8005dac:	4602      	mov	r2, r0
 8005dae:	4b05      	ldr	r3, [pc, #20]	; (8005dc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	0b5b      	lsrs	r3, r3, #13
 8005db4:	f003 0307 	and.w	r3, r3, #7
 8005db8:	4903      	ldr	r1, [pc, #12]	; (8005dc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005dba:	5ccb      	ldrb	r3, [r1, r3]
 8005dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	40023800 	.word	0x40023800
 8005dc8:	0800c330 	.word	0x0800c330

08005dcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e03f      	b.n	8005e5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d106      	bne.n	8005df8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f7fd f93c 	bl	8003070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2224      	movs	r2, #36	; 0x24
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68da      	ldr	r2, [r3, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 f9cb 	bl	80061ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	691a      	ldr	r2, [r3, #16]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	695a      	ldr	r2, [r3, #20]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68da      	ldr	r2, [r3, #12]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b08a      	sub	sp, #40	; 0x28
 8005e6a:	af02      	add	r7, sp, #8
 8005e6c:	60f8      	str	r0, [r7, #12]
 8005e6e:	60b9      	str	r1, [r7, #8]
 8005e70:	603b      	str	r3, [r7, #0]
 8005e72:	4613      	mov	r3, r2
 8005e74:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e76:	2300      	movs	r3, #0
 8005e78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	d17c      	bne.n	8005f80 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <HAL_UART_Transmit+0x2c>
 8005e8c:	88fb      	ldrh	r3, [r7, #6]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d101      	bne.n	8005e96 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e075      	b.n	8005f82 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_UART_Transmit+0x3e>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e06e      	b.n	8005f82 <HAL_UART_Transmit+0x11c>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2221      	movs	r2, #33	; 0x21
 8005eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eba:	f7fd fb55 	bl	8003568 <HAL_GetTick>
 8005ebe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	88fa      	ldrh	r2, [r7, #6]
 8005ec4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	88fa      	ldrh	r2, [r7, #6]
 8005eca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed4:	d108      	bne.n	8005ee8 <HAL_UART_Transmit+0x82>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d104      	bne.n	8005ee8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	e003      	b.n	8005ef0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005eec:	2300      	movs	r3, #0
 8005eee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005ef8:	e02a      	b.n	8005f50 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2200      	movs	r2, #0
 8005f02:	2180      	movs	r1, #128	; 0x80
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 f8e2 	bl	80060ce <UART_WaitOnFlagUntilTimeout>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e036      	b.n	8005f82 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10b      	bne.n	8005f32 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	461a      	mov	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	61bb      	str	r3, [r7, #24]
 8005f30:	e007      	b.n	8005f42 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1cf      	bne.n	8005efa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2200      	movs	r2, #0
 8005f62:	2140      	movs	r1, #64	; 0x40
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f000 f8b2 	bl	80060ce <UART_WaitOnFlagUntilTimeout>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e006      	b.n	8005f82 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	e000      	b.n	8005f82 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005f80:	2302      	movs	r3, #2
  }
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3720      	adds	r7, #32
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b08a      	sub	sp, #40	; 0x28
 8005f8e:	af02      	add	r7, sp, #8
 8005f90:	60f8      	str	r0, [r7, #12]
 8005f92:	60b9      	str	r1, [r7, #8]
 8005f94:	603b      	str	r3, [r7, #0]
 8005f96:	4613      	mov	r3, r2
 8005f98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	f040 808c 	bne.w	80060c4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d002      	beq.n	8005fb8 <HAL_UART_Receive+0x2e>
 8005fb2:	88fb      	ldrh	r3, [r7, #6]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e084      	b.n	80060c6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_UART_Receive+0x40>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e07d      	b.n	80060c6 <HAL_UART_Receive+0x13c>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2222      	movs	r2, #34	; 0x22
 8005fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fe6:	f7fd fabf 	bl	8003568 <HAL_GetTick>
 8005fea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	88fa      	ldrh	r2, [r7, #6]
 8005ff0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	88fa      	ldrh	r2, [r7, #6]
 8005ff6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006000:	d108      	bne.n	8006014 <HAL_UART_Receive+0x8a>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d104      	bne.n	8006014 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800600a:	2300      	movs	r3, #0
 800600c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	61bb      	str	r3, [r7, #24]
 8006012:	e003      	b.n	800601c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006018:	2300      	movs	r3, #0
 800601a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006024:	e043      	b.n	80060ae <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	2200      	movs	r2, #0
 800602e:	2120      	movs	r1, #32
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f84c 	bl	80060ce <UART_WaitOnFlagUntilTimeout>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e042      	b.n	80060c6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10c      	bne.n	8006060 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	b29b      	uxth	r3, r3
 800604e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006052:	b29a      	uxth	r2, r3
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	3302      	adds	r3, #2
 800605c:	61bb      	str	r3, [r7, #24]
 800605e:	e01f      	b.n	80060a0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006068:	d007      	beq.n	800607a <HAL_UART_Receive+0xf0>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d10a      	bne.n	8006088 <HAL_UART_Receive+0xfe>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d106      	bne.n	8006088 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	b2da      	uxtb	r2, r3
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	701a      	strb	r2, [r3, #0]
 8006086:	e008      	b.n	800609a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	b2db      	uxtb	r3, r3
 8006090:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006094:	b2da      	uxtb	r2, r3
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	3301      	adds	r3, #1
 800609e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	3b01      	subs	r3, #1
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1b6      	bne.n	8006026 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80060c0:	2300      	movs	r3, #0
 80060c2:	e000      	b.n	80060c6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80060c4:	2302      	movs	r3, #2
  }
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3720      	adds	r7, #32
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b090      	sub	sp, #64	; 0x40
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	60f8      	str	r0, [r7, #12]
 80060d6:	60b9      	str	r1, [r7, #8]
 80060d8:	603b      	str	r3, [r7, #0]
 80060da:	4613      	mov	r3, r2
 80060dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060de:	e050      	b.n	8006182 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060e6:	d04c      	beq.n	8006182 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80060e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d007      	beq.n	80060fe <UART_WaitOnFlagUntilTimeout+0x30>
 80060ee:	f7fd fa3b 	bl	8003568 <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d241      	bcs.n	8006182 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	330c      	adds	r3, #12
 8006104:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006108:	e853 3f00 	ldrex	r3, [r3]
 800610c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006114:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	330c      	adds	r3, #12
 800611c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800611e:	637a      	str	r2, [r7, #52]	; 0x34
 8006120:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006122:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006124:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006126:	e841 2300 	strex	r3, r2, [r1]
 800612a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800612c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1e5      	bne.n	80060fe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3314      	adds	r3, #20
 8006138:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	613b      	str	r3, [r7, #16]
   return(result);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f023 0301 	bic.w	r3, r3, #1
 8006148:	63bb      	str	r3, [r7, #56]	; 0x38
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3314      	adds	r3, #20
 8006150:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006152:	623a      	str	r2, [r7, #32]
 8006154:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	69f9      	ldr	r1, [r7, #28]
 8006158:	6a3a      	ldr	r2, [r7, #32]
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e5      	bne.n	8006132 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2220      	movs	r2, #32
 8006172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e00f      	b.n	80061a2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	4013      	ands	r3, r2
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	429a      	cmp	r2, r3
 8006190:	bf0c      	ite	eq
 8006192:	2301      	moveq	r3, #1
 8006194:	2300      	movne	r3, #0
 8006196:	b2db      	uxtb	r3, r3
 8006198:	461a      	mov	r2, r3
 800619a:	79fb      	ldrb	r3, [r7, #7]
 800619c:	429a      	cmp	r2, r3
 800619e:	d09f      	beq.n	80060e0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3740      	adds	r7, #64	; 0x40
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061b0:	b0c0      	sub	sp, #256	; 0x100
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80061c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c8:	68d9      	ldr	r1, [r3, #12]
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	ea40 0301 	orr.w	r3, r0, r1
 80061d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006204:	f021 010c 	bic.w	r1, r1, #12
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006212:	430b      	orrs	r3, r1
 8006214:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006226:	6999      	ldr	r1, [r3, #24]
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	ea40 0301 	orr.w	r3, r0, r1
 8006232:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b8f      	ldr	r3, [pc, #572]	; (8006478 <UART_SetConfig+0x2cc>)
 800623c:	429a      	cmp	r2, r3
 800623e:	d005      	beq.n	800624c <UART_SetConfig+0xa0>
 8006240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	4b8d      	ldr	r3, [pc, #564]	; (800647c <UART_SetConfig+0x2d0>)
 8006248:	429a      	cmp	r2, r3
 800624a:	d104      	bne.n	8006256 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800624c:	f7ff fdaa 	bl	8005da4 <HAL_RCC_GetPCLK2Freq>
 8006250:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006254:	e003      	b.n	800625e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006256:	f7ff fd91 	bl	8005d7c <HAL_RCC_GetPCLK1Freq>
 800625a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800625e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006268:	f040 810c 	bne.w	8006484 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800626c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006270:	2200      	movs	r2, #0
 8006272:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006276:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800627a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800627e:	4622      	mov	r2, r4
 8006280:	462b      	mov	r3, r5
 8006282:	1891      	adds	r1, r2, r2
 8006284:	65b9      	str	r1, [r7, #88]	; 0x58
 8006286:	415b      	adcs	r3, r3
 8006288:	65fb      	str	r3, [r7, #92]	; 0x5c
 800628a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800628e:	4621      	mov	r1, r4
 8006290:	eb12 0801 	adds.w	r8, r2, r1
 8006294:	4629      	mov	r1, r5
 8006296:	eb43 0901 	adc.w	r9, r3, r1
 800629a:	f04f 0200 	mov.w	r2, #0
 800629e:	f04f 0300 	mov.w	r3, #0
 80062a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062ae:	4690      	mov	r8, r2
 80062b0:	4699      	mov	r9, r3
 80062b2:	4623      	mov	r3, r4
 80062b4:	eb18 0303 	adds.w	r3, r8, r3
 80062b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80062bc:	462b      	mov	r3, r5
 80062be:	eb49 0303 	adc.w	r3, r9, r3
 80062c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80062c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80062d2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80062d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80062da:	460b      	mov	r3, r1
 80062dc:	18db      	adds	r3, r3, r3
 80062de:	653b      	str	r3, [r7, #80]	; 0x50
 80062e0:	4613      	mov	r3, r2
 80062e2:	eb42 0303 	adc.w	r3, r2, r3
 80062e6:	657b      	str	r3, [r7, #84]	; 0x54
 80062e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80062ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80062f0:	f7fa fc84 	bl	8000bfc <__aeabi_uldivmod>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	4b61      	ldr	r3, [pc, #388]	; (8006480 <UART_SetConfig+0x2d4>)
 80062fa:	fba3 2302 	umull	r2, r3, r3, r2
 80062fe:	095b      	lsrs	r3, r3, #5
 8006300:	011c      	lsls	r4, r3, #4
 8006302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006306:	2200      	movs	r2, #0
 8006308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800630c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006310:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006314:	4642      	mov	r2, r8
 8006316:	464b      	mov	r3, r9
 8006318:	1891      	adds	r1, r2, r2
 800631a:	64b9      	str	r1, [r7, #72]	; 0x48
 800631c:	415b      	adcs	r3, r3
 800631e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006320:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006324:	4641      	mov	r1, r8
 8006326:	eb12 0a01 	adds.w	sl, r2, r1
 800632a:	4649      	mov	r1, r9
 800632c:	eb43 0b01 	adc.w	fp, r3, r1
 8006330:	f04f 0200 	mov.w	r2, #0
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800633c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006340:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006344:	4692      	mov	sl, r2
 8006346:	469b      	mov	fp, r3
 8006348:	4643      	mov	r3, r8
 800634a:	eb1a 0303 	adds.w	r3, sl, r3
 800634e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006352:	464b      	mov	r3, r9
 8006354:	eb4b 0303 	adc.w	r3, fp, r3
 8006358:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006368:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800636c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006370:	460b      	mov	r3, r1
 8006372:	18db      	adds	r3, r3, r3
 8006374:	643b      	str	r3, [r7, #64]	; 0x40
 8006376:	4613      	mov	r3, r2
 8006378:	eb42 0303 	adc.w	r3, r2, r3
 800637c:	647b      	str	r3, [r7, #68]	; 0x44
 800637e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006382:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006386:	f7fa fc39 	bl	8000bfc <__aeabi_uldivmod>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4611      	mov	r1, r2
 8006390:	4b3b      	ldr	r3, [pc, #236]	; (8006480 <UART_SetConfig+0x2d4>)
 8006392:	fba3 2301 	umull	r2, r3, r3, r1
 8006396:	095b      	lsrs	r3, r3, #5
 8006398:	2264      	movs	r2, #100	; 0x64
 800639a:	fb02 f303 	mul.w	r3, r2, r3
 800639e:	1acb      	subs	r3, r1, r3
 80063a0:	00db      	lsls	r3, r3, #3
 80063a2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80063a6:	4b36      	ldr	r3, [pc, #216]	; (8006480 <UART_SetConfig+0x2d4>)
 80063a8:	fba3 2302 	umull	r2, r3, r3, r2
 80063ac:	095b      	lsrs	r3, r3, #5
 80063ae:	005b      	lsls	r3, r3, #1
 80063b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80063b4:	441c      	add	r4, r3
 80063b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063ba:	2200      	movs	r2, #0
 80063bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063c0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80063c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80063c8:	4642      	mov	r2, r8
 80063ca:	464b      	mov	r3, r9
 80063cc:	1891      	adds	r1, r2, r2
 80063ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80063d0:	415b      	adcs	r3, r3
 80063d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80063d8:	4641      	mov	r1, r8
 80063da:	1851      	adds	r1, r2, r1
 80063dc:	6339      	str	r1, [r7, #48]	; 0x30
 80063de:	4649      	mov	r1, r9
 80063e0:	414b      	adcs	r3, r1
 80063e2:	637b      	str	r3, [r7, #52]	; 0x34
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80063f0:	4659      	mov	r1, fp
 80063f2:	00cb      	lsls	r3, r1, #3
 80063f4:	4651      	mov	r1, sl
 80063f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063fa:	4651      	mov	r1, sl
 80063fc:	00ca      	lsls	r2, r1, #3
 80063fe:	4610      	mov	r0, r2
 8006400:	4619      	mov	r1, r3
 8006402:	4603      	mov	r3, r0
 8006404:	4642      	mov	r2, r8
 8006406:	189b      	adds	r3, r3, r2
 8006408:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800640c:	464b      	mov	r3, r9
 800640e:	460a      	mov	r2, r1
 8006410:	eb42 0303 	adc.w	r3, r2, r3
 8006414:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006424:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006428:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800642c:	460b      	mov	r3, r1
 800642e:	18db      	adds	r3, r3, r3
 8006430:	62bb      	str	r3, [r7, #40]	; 0x28
 8006432:	4613      	mov	r3, r2
 8006434:	eb42 0303 	adc.w	r3, r2, r3
 8006438:	62fb      	str	r3, [r7, #44]	; 0x2c
 800643a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800643e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006442:	f7fa fbdb 	bl	8000bfc <__aeabi_uldivmod>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4b0d      	ldr	r3, [pc, #52]	; (8006480 <UART_SetConfig+0x2d4>)
 800644c:	fba3 1302 	umull	r1, r3, r3, r2
 8006450:	095b      	lsrs	r3, r3, #5
 8006452:	2164      	movs	r1, #100	; 0x64
 8006454:	fb01 f303 	mul.w	r3, r1, r3
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	3332      	adds	r3, #50	; 0x32
 800645e:	4a08      	ldr	r2, [pc, #32]	; (8006480 <UART_SetConfig+0x2d4>)
 8006460:	fba2 2303 	umull	r2, r3, r2, r3
 8006464:	095b      	lsrs	r3, r3, #5
 8006466:	f003 0207 	and.w	r2, r3, #7
 800646a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4422      	add	r2, r4
 8006472:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006474:	e106      	b.n	8006684 <UART_SetConfig+0x4d8>
 8006476:	bf00      	nop
 8006478:	40011000 	.word	0x40011000
 800647c:	40011400 	.word	0x40011400
 8006480:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006488:	2200      	movs	r2, #0
 800648a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800648e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006492:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006496:	4642      	mov	r2, r8
 8006498:	464b      	mov	r3, r9
 800649a:	1891      	adds	r1, r2, r2
 800649c:	6239      	str	r1, [r7, #32]
 800649e:	415b      	adcs	r3, r3
 80064a0:	627b      	str	r3, [r7, #36]	; 0x24
 80064a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064a6:	4641      	mov	r1, r8
 80064a8:	1854      	adds	r4, r2, r1
 80064aa:	4649      	mov	r1, r9
 80064ac:	eb43 0501 	adc.w	r5, r3, r1
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	00eb      	lsls	r3, r5, #3
 80064ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064be:	00e2      	lsls	r2, r4, #3
 80064c0:	4614      	mov	r4, r2
 80064c2:	461d      	mov	r5, r3
 80064c4:	4643      	mov	r3, r8
 80064c6:	18e3      	adds	r3, r4, r3
 80064c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80064cc:	464b      	mov	r3, r9
 80064ce:	eb45 0303 	adc.w	r3, r5, r3
 80064d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80064e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80064f2:	4629      	mov	r1, r5
 80064f4:	008b      	lsls	r3, r1, #2
 80064f6:	4621      	mov	r1, r4
 80064f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064fc:	4621      	mov	r1, r4
 80064fe:	008a      	lsls	r2, r1, #2
 8006500:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006504:	f7fa fb7a 	bl	8000bfc <__aeabi_uldivmod>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4b60      	ldr	r3, [pc, #384]	; (8006690 <UART_SetConfig+0x4e4>)
 800650e:	fba3 2302 	umull	r2, r3, r3, r2
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	011c      	lsls	r4, r3, #4
 8006516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800651a:	2200      	movs	r2, #0
 800651c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006520:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006524:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	1891      	adds	r1, r2, r2
 800652e:	61b9      	str	r1, [r7, #24]
 8006530:	415b      	adcs	r3, r3
 8006532:	61fb      	str	r3, [r7, #28]
 8006534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006538:	4641      	mov	r1, r8
 800653a:	1851      	adds	r1, r2, r1
 800653c:	6139      	str	r1, [r7, #16]
 800653e:	4649      	mov	r1, r9
 8006540:	414b      	adcs	r3, r1
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	f04f 0200 	mov.w	r2, #0
 8006548:	f04f 0300 	mov.w	r3, #0
 800654c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006550:	4659      	mov	r1, fp
 8006552:	00cb      	lsls	r3, r1, #3
 8006554:	4651      	mov	r1, sl
 8006556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800655a:	4651      	mov	r1, sl
 800655c:	00ca      	lsls	r2, r1, #3
 800655e:	4610      	mov	r0, r2
 8006560:	4619      	mov	r1, r3
 8006562:	4603      	mov	r3, r0
 8006564:	4642      	mov	r2, r8
 8006566:	189b      	adds	r3, r3, r2
 8006568:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800656c:	464b      	mov	r3, r9
 800656e:	460a      	mov	r2, r1
 8006570:	eb42 0303 	adc.w	r3, r2, r3
 8006574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	67bb      	str	r3, [r7, #120]	; 0x78
 8006582:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	f04f 0300 	mov.w	r3, #0
 800658c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006590:	4649      	mov	r1, r9
 8006592:	008b      	lsls	r3, r1, #2
 8006594:	4641      	mov	r1, r8
 8006596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800659a:	4641      	mov	r1, r8
 800659c:	008a      	lsls	r2, r1, #2
 800659e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80065a2:	f7fa fb2b 	bl	8000bfc <__aeabi_uldivmod>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4611      	mov	r1, r2
 80065ac:	4b38      	ldr	r3, [pc, #224]	; (8006690 <UART_SetConfig+0x4e4>)
 80065ae:	fba3 2301 	umull	r2, r3, r3, r1
 80065b2:	095b      	lsrs	r3, r3, #5
 80065b4:	2264      	movs	r2, #100	; 0x64
 80065b6:	fb02 f303 	mul.w	r3, r2, r3
 80065ba:	1acb      	subs	r3, r1, r3
 80065bc:	011b      	lsls	r3, r3, #4
 80065be:	3332      	adds	r3, #50	; 0x32
 80065c0:	4a33      	ldr	r2, [pc, #204]	; (8006690 <UART_SetConfig+0x4e4>)
 80065c2:	fba2 2303 	umull	r2, r3, r2, r3
 80065c6:	095b      	lsrs	r3, r3, #5
 80065c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065cc:	441c      	add	r4, r3
 80065ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d2:	2200      	movs	r2, #0
 80065d4:	673b      	str	r3, [r7, #112]	; 0x70
 80065d6:	677a      	str	r2, [r7, #116]	; 0x74
 80065d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80065dc:	4642      	mov	r2, r8
 80065de:	464b      	mov	r3, r9
 80065e0:	1891      	adds	r1, r2, r2
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	415b      	adcs	r3, r3
 80065e6:	60fb      	str	r3, [r7, #12]
 80065e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065ec:	4641      	mov	r1, r8
 80065ee:	1851      	adds	r1, r2, r1
 80065f0:	6039      	str	r1, [r7, #0]
 80065f2:	4649      	mov	r1, r9
 80065f4:	414b      	adcs	r3, r1
 80065f6:	607b      	str	r3, [r7, #4]
 80065f8:	f04f 0200 	mov.w	r2, #0
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006604:	4659      	mov	r1, fp
 8006606:	00cb      	lsls	r3, r1, #3
 8006608:	4651      	mov	r1, sl
 800660a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800660e:	4651      	mov	r1, sl
 8006610:	00ca      	lsls	r2, r1, #3
 8006612:	4610      	mov	r0, r2
 8006614:	4619      	mov	r1, r3
 8006616:	4603      	mov	r3, r0
 8006618:	4642      	mov	r2, r8
 800661a:	189b      	adds	r3, r3, r2
 800661c:	66bb      	str	r3, [r7, #104]	; 0x68
 800661e:	464b      	mov	r3, r9
 8006620:	460a      	mov	r2, r1
 8006622:	eb42 0303 	adc.w	r3, r2, r3
 8006626:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	663b      	str	r3, [r7, #96]	; 0x60
 8006632:	667a      	str	r2, [r7, #100]	; 0x64
 8006634:	f04f 0200 	mov.w	r2, #0
 8006638:	f04f 0300 	mov.w	r3, #0
 800663c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006640:	4649      	mov	r1, r9
 8006642:	008b      	lsls	r3, r1, #2
 8006644:	4641      	mov	r1, r8
 8006646:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800664a:	4641      	mov	r1, r8
 800664c:	008a      	lsls	r2, r1, #2
 800664e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006652:	f7fa fad3 	bl	8000bfc <__aeabi_uldivmod>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	4b0d      	ldr	r3, [pc, #52]	; (8006690 <UART_SetConfig+0x4e4>)
 800665c:	fba3 1302 	umull	r1, r3, r3, r2
 8006660:	095b      	lsrs	r3, r3, #5
 8006662:	2164      	movs	r1, #100	; 0x64
 8006664:	fb01 f303 	mul.w	r3, r1, r3
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	011b      	lsls	r3, r3, #4
 800666c:	3332      	adds	r3, #50	; 0x32
 800666e:	4a08      	ldr	r2, [pc, #32]	; (8006690 <UART_SetConfig+0x4e4>)
 8006670:	fba2 2303 	umull	r2, r3, r2, r3
 8006674:	095b      	lsrs	r3, r3, #5
 8006676:	f003 020f 	and.w	r2, r3, #15
 800667a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4422      	add	r2, r4
 8006682:	609a      	str	r2, [r3, #8]
}
 8006684:	bf00      	nop
 8006686:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800668a:	46bd      	mov	sp, r7
 800668c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006690:	51eb851f 	.word	0x51eb851f

08006694 <__NVIC_SetPriority>:
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	4603      	mov	r3, r0
 800669c:	6039      	str	r1, [r7, #0]
 800669e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	db0a      	blt.n	80066be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	490c      	ldr	r1, [pc, #48]	; (80066e0 <__NVIC_SetPriority+0x4c>)
 80066ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066b2:	0112      	lsls	r2, r2, #4
 80066b4:	b2d2      	uxtb	r2, r2
 80066b6:	440b      	add	r3, r1
 80066b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80066bc:	e00a      	b.n	80066d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	b2da      	uxtb	r2, r3
 80066c2:	4908      	ldr	r1, [pc, #32]	; (80066e4 <__NVIC_SetPriority+0x50>)
 80066c4:	79fb      	ldrb	r3, [r7, #7]
 80066c6:	f003 030f 	and.w	r3, r3, #15
 80066ca:	3b04      	subs	r3, #4
 80066cc:	0112      	lsls	r2, r2, #4
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	440b      	add	r3, r1
 80066d2:	761a      	strb	r2, [r3, #24]
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	e000e100 	.word	0xe000e100
 80066e4:	e000ed00 	.word	0xe000ed00

080066e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80066ec:	2100      	movs	r1, #0
 80066ee:	f06f 0004 	mvn.w	r0, #4
 80066f2:	f7ff ffcf 	bl	8006694 <__NVIC_SetPriority>
#endif
}
 80066f6:	bf00      	nop
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006702:	f3ef 8305 	mrs	r3, IPSR
 8006706:	603b      	str	r3, [r7, #0]
  return(result);
 8006708:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800670e:	f06f 0305 	mvn.w	r3, #5
 8006712:	607b      	str	r3, [r7, #4]
 8006714:	e00c      	b.n	8006730 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006716:	4b0a      	ldr	r3, [pc, #40]	; (8006740 <osKernelInitialize+0x44>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d105      	bne.n	800672a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800671e:	4b08      	ldr	r3, [pc, #32]	; (8006740 <osKernelInitialize+0x44>)
 8006720:	2201      	movs	r2, #1
 8006722:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006724:	2300      	movs	r3, #0
 8006726:	607b      	str	r3, [r7, #4]
 8006728:	e002      	b.n	8006730 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800672a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800672e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006730:	687b      	ldr	r3, [r7, #4]
}
 8006732:	4618      	mov	r0, r3
 8006734:	370c      	adds	r7, #12
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	200004c4 	.word	0x200004c4

08006744 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800674a:	f3ef 8305 	mrs	r3, IPSR
 800674e:	603b      	str	r3, [r7, #0]
  return(result);
 8006750:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006756:	f06f 0305 	mvn.w	r3, #5
 800675a:	607b      	str	r3, [r7, #4]
 800675c:	e010      	b.n	8006780 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800675e:	4b0b      	ldr	r3, [pc, #44]	; (800678c <osKernelStart+0x48>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d109      	bne.n	800677a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006766:	f7ff ffbf 	bl	80066e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800676a:	4b08      	ldr	r3, [pc, #32]	; (800678c <osKernelStart+0x48>)
 800676c:	2202      	movs	r2, #2
 800676e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006770:	f001 f866 	bl	8007840 <vTaskStartScheduler>
      stat = osOK;
 8006774:	2300      	movs	r3, #0
 8006776:	607b      	str	r3, [r7, #4]
 8006778:	e002      	b.n	8006780 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800677a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800677e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006780:	687b      	ldr	r3, [r7, #4]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	200004c4 	.word	0x200004c4

08006790 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006790:	b580      	push	{r7, lr}
 8006792:	b08e      	sub	sp, #56	; 0x38
 8006794:	af04      	add	r7, sp, #16
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800679c:	2300      	movs	r3, #0
 800679e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067a0:	f3ef 8305 	mrs	r3, IPSR
 80067a4:	617b      	str	r3, [r7, #20]
  return(result);
 80067a6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d17e      	bne.n	80068aa <osThreadNew+0x11a>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d07b      	beq.n	80068aa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80067b2:	2380      	movs	r3, #128	; 0x80
 80067b4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80067b6:	2318      	movs	r3, #24
 80067b8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80067ba:	2300      	movs	r3, #0
 80067bc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80067be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d045      	beq.n	8006856 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d002      	beq.n	80067d8 <osThreadNew+0x48>
        name = attr->name;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d002      	beq.n	80067e6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d008      	beq.n	80067fe <osThreadNew+0x6e>
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	2b38      	cmp	r3, #56	; 0x38
 80067f0:	d805      	bhi.n	80067fe <osThreadNew+0x6e>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d001      	beq.n	8006802 <osThreadNew+0x72>
        return (NULL);
 80067fe:	2300      	movs	r3, #0
 8006800:	e054      	b.n	80068ac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d003      	beq.n	8006812 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	089b      	lsrs	r3, r3, #2
 8006810:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00e      	beq.n	8006838 <osThreadNew+0xa8>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	2b5b      	cmp	r3, #91	; 0x5b
 8006820:	d90a      	bls.n	8006838 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006826:	2b00      	cmp	r3, #0
 8006828:	d006      	beq.n	8006838 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d002      	beq.n	8006838 <osThreadNew+0xa8>
        mem = 1;
 8006832:	2301      	movs	r3, #1
 8006834:	61bb      	str	r3, [r7, #24]
 8006836:	e010      	b.n	800685a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10c      	bne.n	800685a <osThreadNew+0xca>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d108      	bne.n	800685a <osThreadNew+0xca>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d104      	bne.n	800685a <osThreadNew+0xca>
          mem = 0;
 8006850:	2300      	movs	r3, #0
 8006852:	61bb      	str	r3, [r7, #24]
 8006854:	e001      	b.n	800685a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d110      	bne.n	8006882 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006868:	9202      	str	r2, [sp, #8]
 800686a:	9301      	str	r3, [sp, #4]
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	6a3a      	ldr	r2, [r7, #32]
 8006874:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f000 fe0c 	bl	8007494 <xTaskCreateStatic>
 800687c:	4603      	mov	r3, r0
 800687e:	613b      	str	r3, [r7, #16]
 8006880:	e013      	b.n	80068aa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d110      	bne.n	80068aa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	b29a      	uxth	r2, r3
 800688c:	f107 0310 	add.w	r3, r7, #16
 8006890:	9301      	str	r3, [sp, #4]
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 fe57 	bl	800754e <xTaskCreate>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d001      	beq.n	80068aa <osThreadNew+0x11a>
            hTask = NULL;
 80068a6:	2300      	movs	r3, #0
 80068a8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80068aa:	693b      	ldr	r3, [r7, #16]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3728      	adds	r7, #40	; 0x28
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068bc:	f3ef 8305 	mrs	r3, IPSR
 80068c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80068c2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d003      	beq.n	80068d0 <osDelay+0x1c>
    stat = osErrorISR;
 80068c8:	f06f 0305 	mvn.w	r3, #5
 80068cc:	60fb      	str	r3, [r7, #12]
 80068ce:	e007      	b.n	80068e0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80068d0:	2300      	movs	r3, #0
 80068d2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 ff7c 	bl	80077d8 <vTaskDelay>
    }
  }

  return (stat);
 80068e0:	68fb      	ldr	r3, [r7, #12]
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
	...

080068ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	4a07      	ldr	r2, [pc, #28]	; (8006918 <vApplicationGetIdleTaskMemory+0x2c>)
 80068fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	4a06      	ldr	r2, [pc, #24]	; (800691c <vApplicationGetIdleTaskMemory+0x30>)
 8006902:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2280      	movs	r2, #128	; 0x80
 8006908:	601a      	str	r2, [r3, #0]
}
 800690a:	bf00      	nop
 800690c:	3714      	adds	r7, #20
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	200004c8 	.word	0x200004c8
 800691c:	20000524 	.word	0x20000524

08006920 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	4a07      	ldr	r2, [pc, #28]	; (800694c <vApplicationGetTimerTaskMemory+0x2c>)
 8006930:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	4a06      	ldr	r2, [pc, #24]	; (8006950 <vApplicationGetTimerTaskMemory+0x30>)
 8006936:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800693e:	601a      	str	r2, [r3, #0]
}
 8006940:	bf00      	nop
 8006942:	3714      	adds	r7, #20
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	20000724 	.word	0x20000724
 8006950:	20000780 	.word	0x20000780

08006954 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f103 0208 	add.w	r2, r3, #8
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800696c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f103 0208 	add.w	r2, r3, #8
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f103 0208 	add.w	r2, r3, #8
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80069a2:	bf00      	nop
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069ae:	b480      	push	{r7}
 80069b0:	b085      	sub	sp, #20
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
 80069b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	689a      	ldr	r2, [r3, #8]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	683a      	ldr	r2, [r7, #0]
 80069d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	601a      	str	r2, [r3, #0]
}
 80069ea:	bf00      	nop
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069f6:	b480      	push	{r7}
 80069f8:	b085      	sub	sp, #20
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
 80069fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a0c:	d103      	bne.n	8006a16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	60fb      	str	r3, [r7, #12]
 8006a14:	e00c      	b.n	8006a30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	3308      	adds	r3, #8
 8006a1a:	60fb      	str	r3, [r7, #12]
 8006a1c:	e002      	b.n	8006a24 <vListInsert+0x2e>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d2f6      	bcs.n	8006a1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	601a      	str	r2, [r3, #0]
}
 8006a5c:	bf00      	nop
 8006a5e:	3714      	adds	r7, #20
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6892      	ldr	r2, [r2, #8]
 8006a7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	6852      	ldr	r2, [r2, #4]
 8006a88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d103      	bne.n	8006a9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689a      	ldr	r2, [r3, #8]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	1e5a      	subs	r2, r3, #1
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3714      	adds	r7, #20
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10a      	bne.n	8006ae6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad4:	f383 8811 	msr	BASEPRI, r3
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	f3bf 8f4f 	dsb	sy
 8006ae0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006ae2:	bf00      	nop
 8006ae4:	e7fe      	b.n	8006ae4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006ae6:	f002 f84d 	bl	8008b84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af2:	68f9      	ldr	r1, [r7, #12]
 8006af4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006af6:	fb01 f303 	mul.w	r3, r1, r3
 8006afa:	441a      	add	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b16:	3b01      	subs	r3, #1
 8006b18:	68f9      	ldr	r1, [r7, #12]
 8006b1a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006b1c:	fb01 f303 	mul.w	r3, r1, r3
 8006b20:	441a      	add	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	22ff      	movs	r2, #255	; 0xff
 8006b2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	22ff      	movs	r2, #255	; 0xff
 8006b32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d114      	bne.n	8006b66 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d01a      	beq.n	8006b7a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	3310      	adds	r3, #16
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f001 f903 	bl	8007d54 <xTaskRemoveFromEventList>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d012      	beq.n	8006b7a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006b54:	4b0c      	ldr	r3, [pc, #48]	; (8006b88 <xQueueGenericReset+0xcc>)
 8006b56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b5a:	601a      	str	r2, [r3, #0]
 8006b5c:	f3bf 8f4f 	dsb	sy
 8006b60:	f3bf 8f6f 	isb	sy
 8006b64:	e009      	b.n	8006b7a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	3310      	adds	r3, #16
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7ff fef2 	bl	8006954 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	3324      	adds	r3, #36	; 0x24
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7ff feed 	bl	8006954 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006b7a:	f002 f833 	bl	8008be4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006b7e:	2301      	movs	r3, #1
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3710      	adds	r7, #16
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	e000ed04 	.word	0xe000ed04

08006b8c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b08e      	sub	sp, #56	; 0x38
 8006b90:	af02      	add	r7, sp, #8
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10a      	bne.n	8006bb6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba4:	f383 8811 	msr	BASEPRI, r3
 8006ba8:	f3bf 8f6f 	isb	sy
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006bb2:	bf00      	nop
 8006bb4:	e7fe      	b.n	8006bb4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d10a      	bne.n	8006bd2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc0:	f383 8811 	msr	BASEPRI, r3
 8006bc4:	f3bf 8f6f 	isb	sy
 8006bc8:	f3bf 8f4f 	dsb	sy
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006bce:	bf00      	nop
 8006bd0:	e7fe      	b.n	8006bd0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d002      	beq.n	8006bde <xQueueGenericCreateStatic+0x52>
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <xQueueGenericCreateStatic+0x56>
 8006bde:	2301      	movs	r3, #1
 8006be0:	e000      	b.n	8006be4 <xQueueGenericCreateStatic+0x58>
 8006be2:	2300      	movs	r3, #0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10a      	bne.n	8006bfe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	f3bf 8f6f 	isb	sy
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	623b      	str	r3, [r7, #32]
}
 8006bfa:	bf00      	nop
 8006bfc:	e7fe      	b.n	8006bfc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d102      	bne.n	8006c0a <xQueueGenericCreateStatic+0x7e>
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <xQueueGenericCreateStatic+0x82>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <xQueueGenericCreateStatic+0x84>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d10a      	bne.n	8006c2a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c18:	f383 8811 	msr	BASEPRI, r3
 8006c1c:	f3bf 8f6f 	isb	sy
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	61fb      	str	r3, [r7, #28]
}
 8006c26:	bf00      	nop
 8006c28:	e7fe      	b.n	8006c28 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006c2a:	2350      	movs	r3, #80	; 0x50
 8006c2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	2b50      	cmp	r3, #80	; 0x50
 8006c32:	d00a      	beq.n	8006c4a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c38:	f383 8811 	msr	BASEPRI, r3
 8006c3c:	f3bf 8f6f 	isb	sy
 8006c40:	f3bf 8f4f 	dsb	sy
 8006c44:	61bb      	str	r3, [r7, #24]
}
 8006c46:	bf00      	nop
 8006c48:	e7fe      	b.n	8006c48 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006c4a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00d      	beq.n	8006c72 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c5e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	4613      	mov	r3, r2
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	68b9      	ldr	r1, [r7, #8]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 f805 	bl	8006c7c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3730      	adds	r7, #48	; 0x30
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d103      	bne.n	8006c98 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e002      	b.n	8006c9e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006caa:	2101      	movs	r1, #1
 8006cac:	69b8      	ldr	r0, [r7, #24]
 8006cae:	f7ff ff05 	bl	8006abc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	78fa      	ldrb	r2, [r7, #3]
 8006cb6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006cba:	bf00      	nop
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08e      	sub	sp, #56	; 0x38
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
 8006cd0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d10a      	bne.n	8006cf6 <xQueueGenericSend+0x32>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cf2:	bf00      	nop
 8006cf4:	e7fe      	b.n	8006cf4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <xQueueGenericSend+0x40>
 8006cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <xQueueGenericSend+0x44>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e000      	b.n	8006d0a <xQueueGenericSend+0x46>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10a      	bne.n	8006d24 <xQueueGenericSend+0x60>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d20:	bf00      	nop
 8006d22:	e7fe      	b.n	8006d22 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d103      	bne.n	8006d32 <xQueueGenericSend+0x6e>
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d101      	bne.n	8006d36 <xQueueGenericSend+0x72>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e000      	b.n	8006d38 <xQueueGenericSend+0x74>
 8006d36:	2300      	movs	r3, #0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10a      	bne.n	8006d52 <xQueueGenericSend+0x8e>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d40:	f383 8811 	msr	BASEPRI, r3
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	623b      	str	r3, [r7, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	e7fe      	b.n	8006d50 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d52:	f001 f9bd 	bl	80080d0 <xTaskGetSchedulerState>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d102      	bne.n	8006d62 <xQueueGenericSend+0x9e>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <xQueueGenericSend+0xa2>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e000      	b.n	8006d68 <xQueueGenericSend+0xa4>
 8006d66:	2300      	movs	r3, #0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d10a      	bne.n	8006d82 <xQueueGenericSend+0xbe>
	__asm volatile
 8006d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d70:	f383 8811 	msr	BASEPRI, r3
 8006d74:	f3bf 8f6f 	isb	sy
 8006d78:	f3bf 8f4f 	dsb	sy
 8006d7c:	61fb      	str	r3, [r7, #28]
}
 8006d7e:	bf00      	nop
 8006d80:	e7fe      	b.n	8006d80 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d82:	f001 feff 	bl	8008b84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d302      	bcc.n	8006d98 <xQueueGenericSend+0xd4>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d129      	bne.n	8006dec <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	68b9      	ldr	r1, [r7, #8]
 8006d9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d9e:	f000 fa0b 	bl	80071b8 <prvCopyDataToQueue>
 8006da2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d010      	beq.n	8006dce <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dae:	3324      	adds	r3, #36	; 0x24
 8006db0:	4618      	mov	r0, r3
 8006db2:	f000 ffcf 	bl	8007d54 <xTaskRemoveFromEventList>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d013      	beq.n	8006de4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006dbc:	4b3f      	ldr	r3, [pc, #252]	; (8006ebc <xQueueGenericSend+0x1f8>)
 8006dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	e00a      	b.n	8006de4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d007      	beq.n	8006de4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006dd4:	4b39      	ldr	r3, [pc, #228]	; (8006ebc <xQueueGenericSend+0x1f8>)
 8006dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	f3bf 8f4f 	dsb	sy
 8006de0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006de4:	f001 fefe 	bl	8008be4 <vPortExitCritical>
				return pdPASS;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e063      	b.n	8006eb4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d103      	bne.n	8006dfa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006df2:	f001 fef7 	bl	8008be4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006df6:	2300      	movs	r3, #0
 8006df8:	e05c      	b.n	8006eb4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d106      	bne.n	8006e0e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e00:	f107 0314 	add.w	r3, r7, #20
 8006e04:	4618      	mov	r0, r3
 8006e06:	f001 f809 	bl	8007e1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e0e:	f001 fee9 	bl	8008be4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e12:	f000 fd7b 	bl	800790c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e16:	f001 feb5 	bl	8008b84 <vPortEnterCritical>
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e20:	b25b      	sxtb	r3, r3
 8006e22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e26:	d103      	bne.n	8006e30 <xQueueGenericSend+0x16c>
 8006e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e36:	b25b      	sxtb	r3, r3
 8006e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e3c:	d103      	bne.n	8006e46 <xQueueGenericSend+0x182>
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e46:	f001 fecd 	bl	8008be4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e4a:	1d3a      	adds	r2, r7, #4
 8006e4c:	f107 0314 	add.w	r3, r7, #20
 8006e50:	4611      	mov	r1, r2
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fff8 	bl	8007e48 <xTaskCheckForTimeOut>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d124      	bne.n	8006ea8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e60:	f000 faa2 	bl	80073a8 <prvIsQueueFull>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d018      	beq.n	8006e9c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6c:	3310      	adds	r3, #16
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	4611      	mov	r1, r2
 8006e72:	4618      	mov	r0, r3
 8006e74:	f000 ff1e 	bl	8007cb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e7a:	f000 fa2d 	bl	80072d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e7e:	f000 fd53 	bl	8007928 <xTaskResumeAll>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f47f af7c 	bne.w	8006d82 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006e8a:	4b0c      	ldr	r3, [pc, #48]	; (8006ebc <xQueueGenericSend+0x1f8>)
 8006e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e90:	601a      	str	r2, [r3, #0]
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	f3bf 8f6f 	isb	sy
 8006e9a:	e772      	b.n	8006d82 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e9e:	f000 fa1b 	bl	80072d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ea2:	f000 fd41 	bl	8007928 <xTaskResumeAll>
 8006ea6:	e76c      	b.n	8006d82 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006eaa:	f000 fa15 	bl	80072d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006eae:	f000 fd3b 	bl	8007928 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006eb2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3738      	adds	r7, #56	; 0x38
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	e000ed04 	.word	0xe000ed04

08006ec0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b090      	sub	sp, #64	; 0x40
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
 8006ecc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10a      	bne.n	8006eee <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006edc:	f383 8811 	msr	BASEPRI, r3
 8006ee0:	f3bf 8f6f 	isb	sy
 8006ee4:	f3bf 8f4f 	dsb	sy
 8006ee8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006eea:	bf00      	nop
 8006eec:	e7fe      	b.n	8006eec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d103      	bne.n	8006efc <xQueueGenericSendFromISR+0x3c>
 8006ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d101      	bne.n	8006f00 <xQueueGenericSendFromISR+0x40>
 8006efc:	2301      	movs	r3, #1
 8006efe:	e000      	b.n	8006f02 <xQueueGenericSendFromISR+0x42>
 8006f00:	2300      	movs	r3, #0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10a      	bne.n	8006f1c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f18:	bf00      	nop
 8006f1a:	e7fe      	b.n	8006f1a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d103      	bne.n	8006f2a <xQueueGenericSendFromISR+0x6a>
 8006f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d101      	bne.n	8006f2e <xQueueGenericSendFromISR+0x6e>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e000      	b.n	8006f30 <xQueueGenericSendFromISR+0x70>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10a      	bne.n	8006f4a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	623b      	str	r3, [r7, #32]
}
 8006f46:	bf00      	nop
 8006f48:	e7fe      	b.n	8006f48 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f4a:	f001 fefd 	bl	8008d48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f4e:	f3ef 8211 	mrs	r2, BASEPRI
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	61fa      	str	r2, [r7, #28]
 8006f64:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f66:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f68:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d302      	bcc.n	8006f7c <xQueueGenericSendFromISR+0xbc>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d12f      	bne.n	8006fdc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	68b9      	ldr	r1, [r7, #8]
 8006f90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f92:	f000 f911 	bl	80071b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f96:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f9e:	d112      	bne.n	8006fc6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d016      	beq.n	8006fd6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	3324      	adds	r3, #36	; 0x24
 8006fac:	4618      	mov	r0, r3
 8006fae:	f000 fed1 	bl	8007d54 <xTaskRemoveFromEventList>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d00e      	beq.n	8006fd6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00b      	beq.n	8006fd6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	e007      	b.n	8006fd6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006fc6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006fca:	3301      	adds	r3, #1
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	b25a      	sxtb	r2, r3
 8006fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006fda:	e001      	b.n	8006fe0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fe2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006fea:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3740      	adds	r7, #64	; 0x40
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
	...

08006ff8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08c      	sub	sp, #48	; 0x30
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007004:	2300      	movs	r3, #0
 8007006:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800700c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10a      	bne.n	8007028 <xQueueReceive+0x30>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	623b      	str	r3, [r7, #32]
}
 8007024:	bf00      	nop
 8007026:	e7fe      	b.n	8007026 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d103      	bne.n	8007036 <xQueueReceive+0x3e>
 800702e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <xQueueReceive+0x42>
 8007036:	2301      	movs	r3, #1
 8007038:	e000      	b.n	800703c <xQueueReceive+0x44>
 800703a:	2300      	movs	r3, #0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10a      	bne.n	8007056 <xQueueReceive+0x5e>
	__asm volatile
 8007040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007044:	f383 8811 	msr	BASEPRI, r3
 8007048:	f3bf 8f6f 	isb	sy
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	61fb      	str	r3, [r7, #28]
}
 8007052:	bf00      	nop
 8007054:	e7fe      	b.n	8007054 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007056:	f001 f83b 	bl	80080d0 <xTaskGetSchedulerState>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d102      	bne.n	8007066 <xQueueReceive+0x6e>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <xQueueReceive+0x72>
 8007066:	2301      	movs	r3, #1
 8007068:	e000      	b.n	800706c <xQueueReceive+0x74>
 800706a:	2300      	movs	r3, #0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10a      	bne.n	8007086 <xQueueReceive+0x8e>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	61bb      	str	r3, [r7, #24]
}
 8007082:	bf00      	nop
 8007084:	e7fe      	b.n	8007084 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007086:	f001 fd7d 	bl	8008b84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800708a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	2b00      	cmp	r3, #0
 8007094:	d01f      	beq.n	80070d6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007096:	68b9      	ldr	r1, [r7, #8]
 8007098:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800709a:	f000 f8f7 	bl	800728c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800709e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a0:	1e5a      	subs	r2, r3, #1
 80070a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00f      	beq.n	80070ce <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b0:	3310      	adds	r3, #16
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fe4e 	bl	8007d54 <xTaskRemoveFromEventList>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d007      	beq.n	80070ce <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80070be:	4b3d      	ldr	r3, [pc, #244]	; (80071b4 <xQueueReceive+0x1bc>)
 80070c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070c4:	601a      	str	r2, [r3, #0]
 80070c6:	f3bf 8f4f 	dsb	sy
 80070ca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070ce:	f001 fd89 	bl	8008be4 <vPortExitCritical>
				return pdPASS;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e069      	b.n	80071aa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d103      	bne.n	80070e4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070dc:	f001 fd82 	bl	8008be4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070e0:	2300      	movs	r3, #0
 80070e2:	e062      	b.n	80071aa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d106      	bne.n	80070f8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070ea:	f107 0310 	add.w	r3, r7, #16
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 fe94 	bl	8007e1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070f4:	2301      	movs	r3, #1
 80070f6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070f8:	f001 fd74 	bl	8008be4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070fc:	f000 fc06 	bl	800790c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007100:	f001 fd40 	bl	8008b84 <vPortEnterCritical>
 8007104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007106:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800710a:	b25b      	sxtb	r3, r3
 800710c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007110:	d103      	bne.n	800711a <xQueueReceive+0x122>
 8007112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800711a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007120:	b25b      	sxtb	r3, r3
 8007122:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007126:	d103      	bne.n	8007130 <xQueueReceive+0x138>
 8007128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007130:	f001 fd58 	bl	8008be4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007134:	1d3a      	adds	r2, r7, #4
 8007136:	f107 0310 	add.w	r3, r7, #16
 800713a:	4611      	mov	r1, r2
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fe83 	bl	8007e48 <xTaskCheckForTimeOut>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d123      	bne.n	8007190 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007148:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800714a:	f000 f917 	bl	800737c <prvIsQueueEmpty>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d017      	beq.n	8007184 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007156:	3324      	adds	r3, #36	; 0x24
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	4611      	mov	r1, r2
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fda9 	bl	8007cb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007162:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007164:	f000 f8b8 	bl	80072d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007168:	f000 fbde 	bl	8007928 <xTaskResumeAll>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d189      	bne.n	8007086 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007172:	4b10      	ldr	r3, [pc, #64]	; (80071b4 <xQueueReceive+0x1bc>)
 8007174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	e780      	b.n	8007086 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007184:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007186:	f000 f8a7 	bl	80072d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800718a:	f000 fbcd 	bl	8007928 <xTaskResumeAll>
 800718e:	e77a      	b.n	8007086 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007190:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007192:	f000 f8a1 	bl	80072d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007196:	f000 fbc7 	bl	8007928 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800719a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800719c:	f000 f8ee 	bl	800737c <prvIsQueueEmpty>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f43f af6f 	beq.w	8007086 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3730      	adds	r7, #48	; 0x30
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	e000ed04 	.word	0xe000ed04

080071b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80071c4:	2300      	movs	r3, #0
 80071c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10d      	bne.n	80071f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d14d      	bne.n	800727a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	4618      	mov	r0, r3
 80071e4:	f000 ff92 	bl	800810c <xTaskPriorityDisinherit>
 80071e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	609a      	str	r2, [r3, #8]
 80071f0:	e043      	b.n	800727a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d119      	bne.n	800722c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6858      	ldr	r0, [r3, #4]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007200:	461a      	mov	r2, r3
 8007202:	68b9      	ldr	r1, [r7, #8]
 8007204:	f003 f877 	bl	800a2f6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007210:	441a      	add	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	429a      	cmp	r2, r3
 8007220:	d32b      	bcc.n	800727a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	605a      	str	r2, [r3, #4]
 800722a:	e026      	b.n	800727a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	68d8      	ldr	r0, [r3, #12]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007234:	461a      	mov	r2, r3
 8007236:	68b9      	ldr	r1, [r7, #8]
 8007238:	f003 f85d 	bl	800a2f6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	68da      	ldr	r2, [r3, #12]
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007244:	425b      	negs	r3, r3
 8007246:	441a      	add	r2, r3
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	429a      	cmp	r2, r3
 8007256:	d207      	bcs.n	8007268 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	689a      	ldr	r2, [r3, #8]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007260:	425b      	negs	r3, r3
 8007262:	441a      	add	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b02      	cmp	r3, #2
 800726c:	d105      	bne.n	800727a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	3b01      	subs	r3, #1
 8007278:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007282:	697b      	ldr	r3, [r7, #20]
}
 8007284:	4618      	mov	r0, r3
 8007286:	3718      	adds	r7, #24
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729a:	2b00      	cmp	r3, #0
 800729c:	d018      	beq.n	80072d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68da      	ldr	r2, [r3, #12]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a6:	441a      	add	r2, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	68da      	ldr	r2, [r3, #12]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d303      	bcc.n	80072c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68d9      	ldr	r1, [r3, #12]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c8:	461a      	mov	r2, r3
 80072ca:	6838      	ldr	r0, [r7, #0]
 80072cc:	f003 f813 	bl	800a2f6 <memcpy>
	}
}
 80072d0:	bf00      	nop
 80072d2:	3708      	adds	r7, #8
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80072e0:	f001 fc50 	bl	8008b84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80072ec:	e011      	b.n	8007312 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d012      	beq.n	800731c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	3324      	adds	r3, #36	; 0x24
 80072fa:	4618      	mov	r0, r3
 80072fc:	f000 fd2a 	bl	8007d54 <xTaskRemoveFromEventList>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007306:	f000 fe01 	bl	8007f0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800730a:	7bfb      	ldrb	r3, [r7, #15]
 800730c:	3b01      	subs	r3, #1
 800730e:	b2db      	uxtb	r3, r3
 8007310:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007316:	2b00      	cmp	r3, #0
 8007318:	dce9      	bgt.n	80072ee <prvUnlockQueue+0x16>
 800731a:	e000      	b.n	800731e <prvUnlockQueue+0x46>
					break;
 800731c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	22ff      	movs	r2, #255	; 0xff
 8007322:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007326:	f001 fc5d 	bl	8008be4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800732a:	f001 fc2b 	bl	8008b84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007334:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007336:	e011      	b.n	800735c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d012      	beq.n	8007366 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	3310      	adds	r3, #16
 8007344:	4618      	mov	r0, r3
 8007346:	f000 fd05 	bl	8007d54 <xTaskRemoveFromEventList>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007350:	f000 fddc 	bl	8007f0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007354:	7bbb      	ldrb	r3, [r7, #14]
 8007356:	3b01      	subs	r3, #1
 8007358:	b2db      	uxtb	r3, r3
 800735a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800735c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007360:	2b00      	cmp	r3, #0
 8007362:	dce9      	bgt.n	8007338 <prvUnlockQueue+0x60>
 8007364:	e000      	b.n	8007368 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007366:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	22ff      	movs	r2, #255	; 0xff
 800736c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007370:	f001 fc38 	bl	8008be4 <vPortExitCritical>
}
 8007374:	bf00      	nop
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007384:	f001 fbfe 	bl	8008b84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738c:	2b00      	cmp	r3, #0
 800738e:	d102      	bne.n	8007396 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007390:	2301      	movs	r3, #1
 8007392:	60fb      	str	r3, [r7, #12]
 8007394:	e001      	b.n	800739a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007396:	2300      	movs	r3, #0
 8007398:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800739a:	f001 fc23 	bl	8008be4 <vPortExitCritical>

	return xReturn;
 800739e:	68fb      	ldr	r3, [r7, #12]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b084      	sub	sp, #16
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073b0:	f001 fbe8 	bl	8008b84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073bc:	429a      	cmp	r2, r3
 80073be:	d102      	bne.n	80073c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80073c0:	2301      	movs	r3, #1
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	e001      	b.n	80073ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80073c6:	2300      	movs	r3, #0
 80073c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073ca:	f001 fc0b 	bl	8008be4 <vPortExitCritical>

	return xReturn;
 80073ce:	68fb      	ldr	r3, [r7, #12]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80073e2:	2300      	movs	r3, #0
 80073e4:	60fb      	str	r3, [r7, #12]
 80073e6:	e014      	b.n	8007412 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80073e8:	4a0f      	ldr	r2, [pc, #60]	; (8007428 <vQueueAddToRegistry+0x50>)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10b      	bne.n	800740c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80073f4:	490c      	ldr	r1, [pc, #48]	; (8007428 <vQueueAddToRegistry+0x50>)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	683a      	ldr	r2, [r7, #0]
 80073fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80073fe:	4a0a      	ldr	r2, [pc, #40]	; (8007428 <vQueueAddToRegistry+0x50>)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	00db      	lsls	r3, r3, #3
 8007404:	4413      	add	r3, r2
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800740a:	e006      	b.n	800741a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	3301      	adds	r3, #1
 8007410:	60fb      	str	r3, [r7, #12]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2b07      	cmp	r3, #7
 8007416:	d9e7      	bls.n	80073e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	3714      	adds	r7, #20
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	20000b80 	.word	0x20000b80

0800742c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800742c:	b580      	push	{r7, lr}
 800742e:	b086      	sub	sp, #24
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800743c:	f001 fba2 	bl	8008b84 <vPortEnterCritical>
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007446:	b25b      	sxtb	r3, r3
 8007448:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800744c:	d103      	bne.n	8007456 <vQueueWaitForMessageRestricted+0x2a>
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800745c:	b25b      	sxtb	r3, r3
 800745e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007462:	d103      	bne.n	800746c <vQueueWaitForMessageRestricted+0x40>
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800746c:	f001 fbba 	bl	8008be4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	3324      	adds	r3, #36	; 0x24
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	68b9      	ldr	r1, [r7, #8]
 8007480:	4618      	mov	r0, r3
 8007482:	f000 fc3b 	bl	8007cfc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007486:	6978      	ldr	r0, [r7, #20]
 8007488:	f7ff ff26 	bl	80072d8 <prvUnlockQueue>
	}
 800748c:	bf00      	nop
 800748e:	3718      	adds	r7, #24
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007494:	b580      	push	{r7, lr}
 8007496:	b08e      	sub	sp, #56	; 0x38
 8007498:	af04      	add	r7, sp, #16
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
 80074a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80074a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <xTaskCreateStatic+0x2a>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	623b      	str	r3, [r7, #32]
}
 80074ba:	bf00      	nop
 80074bc:	e7fe      	b.n	80074bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80074be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d10a      	bne.n	80074da <xTaskCreateStatic+0x46>
	__asm volatile
 80074c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c8:	f383 8811 	msr	BASEPRI, r3
 80074cc:	f3bf 8f6f 	isb	sy
 80074d0:	f3bf 8f4f 	dsb	sy
 80074d4:	61fb      	str	r3, [r7, #28]
}
 80074d6:	bf00      	nop
 80074d8:	e7fe      	b.n	80074d8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80074da:	235c      	movs	r3, #92	; 0x5c
 80074dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	2b5c      	cmp	r3, #92	; 0x5c
 80074e2:	d00a      	beq.n	80074fa <xTaskCreateStatic+0x66>
	__asm volatile
 80074e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e8:	f383 8811 	msr	BASEPRI, r3
 80074ec:	f3bf 8f6f 	isb	sy
 80074f0:	f3bf 8f4f 	dsb	sy
 80074f4:	61bb      	str	r3, [r7, #24]
}
 80074f6:	bf00      	nop
 80074f8:	e7fe      	b.n	80074f8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80074fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80074fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d01e      	beq.n	8007540 <xTaskCreateStatic+0xac>
 8007502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007504:	2b00      	cmp	r3, #0
 8007506:	d01b      	beq.n	8007540 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800750c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007510:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007514:	2202      	movs	r2, #2
 8007516:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800751a:	2300      	movs	r3, #0
 800751c:	9303      	str	r3, [sp, #12]
 800751e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007520:	9302      	str	r3, [sp, #8]
 8007522:	f107 0314 	add.w	r3, r7, #20
 8007526:	9301      	str	r3, [sp, #4]
 8007528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	68b9      	ldr	r1, [r7, #8]
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f000 f850 	bl	80075d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007538:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800753a:	f000 f8dd 	bl	80076f8 <prvAddNewTaskToReadyList>
 800753e:	e001      	b.n	8007544 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007540:	2300      	movs	r3, #0
 8007542:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007544:	697b      	ldr	r3, [r7, #20]
	}
 8007546:	4618      	mov	r0, r3
 8007548:	3728      	adds	r7, #40	; 0x28
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800754e:	b580      	push	{r7, lr}
 8007550:	b08c      	sub	sp, #48	; 0x30
 8007552:	af04      	add	r7, sp, #16
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	603b      	str	r3, [r7, #0]
 800755a:	4613      	mov	r3, r2
 800755c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800755e:	88fb      	ldrh	r3, [r7, #6]
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	4618      	mov	r0, r3
 8007564:	f001 fc30 	bl	8008dc8 <pvPortMalloc>
 8007568:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00e      	beq.n	800758e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007570:	205c      	movs	r0, #92	; 0x5c
 8007572:	f001 fc29 	bl	8008dc8 <pvPortMalloc>
 8007576:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	631a      	str	r2, [r3, #48]	; 0x30
 8007584:	e005      	b.n	8007592 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007586:	6978      	ldr	r0, [r7, #20]
 8007588:	f001 fcea 	bl	8008f60 <vPortFree>
 800758c:	e001      	b.n	8007592 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800758e:	2300      	movs	r3, #0
 8007590:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d017      	beq.n	80075c8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	2200      	movs	r2, #0
 800759c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80075a0:	88fa      	ldrh	r2, [r7, #6]
 80075a2:	2300      	movs	r3, #0
 80075a4:	9303      	str	r3, [sp, #12]
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	9302      	str	r3, [sp, #8]
 80075aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b0:	9300      	str	r3, [sp, #0]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	68b9      	ldr	r1, [r7, #8]
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 f80e 	bl	80075d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075bc:	69f8      	ldr	r0, [r7, #28]
 80075be:	f000 f89b 	bl	80076f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075c2:	2301      	movs	r3, #1
 80075c4:	61bb      	str	r3, [r7, #24]
 80075c6:	e002      	b.n	80075ce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80075cc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80075ce:	69bb      	ldr	r3, [r7, #24]
	}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3720      	adds	r7, #32
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af00      	add	r7, sp, #0
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	607a      	str	r2, [r7, #4]
 80075e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80075e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	461a      	mov	r2, r3
 80075f0:	21a5      	movs	r1, #165	; 0xa5
 80075f2:	f002 fdf3 	bl	800a1dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80075f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007600:	3b01      	subs	r3, #1
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	4413      	add	r3, r2
 8007606:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	f023 0307 	bic.w	r3, r3, #7
 800760e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	f003 0307 	and.w	r3, r3, #7
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <prvInitialiseNewTask+0x58>
	__asm volatile
 800761a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800761e:	f383 8811 	msr	BASEPRI, r3
 8007622:	f3bf 8f6f 	isb	sy
 8007626:	f3bf 8f4f 	dsb	sy
 800762a:	617b      	str	r3, [r7, #20]
}
 800762c:	bf00      	nop
 800762e:	e7fe      	b.n	800762e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d01f      	beq.n	8007676 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007636:	2300      	movs	r3, #0
 8007638:	61fb      	str	r3, [r7, #28]
 800763a:	e012      	b.n	8007662 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	4413      	add	r3, r2
 8007642:	7819      	ldrb	r1, [r3, #0]
 8007644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	4413      	add	r3, r2
 800764a:	3334      	adds	r3, #52	; 0x34
 800764c:	460a      	mov	r2, r1
 800764e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	4413      	add	r3, r2
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d006      	beq.n	800766a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	3301      	adds	r3, #1
 8007660:	61fb      	str	r3, [r7, #28]
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	2b0f      	cmp	r3, #15
 8007666:	d9e9      	bls.n	800763c <prvInitialiseNewTask+0x64>
 8007668:	e000      	b.n	800766c <prvInitialiseNewTask+0x94>
			{
				break;
 800766a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800766c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766e:	2200      	movs	r2, #0
 8007670:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007674:	e003      	b.n	800767e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007678:	2200      	movs	r2, #0
 800767a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800767e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007680:	2b37      	cmp	r3, #55	; 0x37
 8007682:	d901      	bls.n	8007688 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007684:	2337      	movs	r3, #55	; 0x37
 8007686:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800768c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800768e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007690:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007692:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007696:	2200      	movs	r2, #0
 8007698:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800769a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800769c:	3304      	adds	r3, #4
 800769e:	4618      	mov	r0, r3
 80076a0:	f7ff f978 	bl	8006994 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80076a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a6:	3318      	adds	r3, #24
 80076a8:	4618      	mov	r0, r3
 80076aa:	f7ff f973 	bl	8006994 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80076ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80076ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80076be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80076c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c6:	2200      	movs	r2, #0
 80076c8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	68f9      	ldr	r1, [r7, #12]
 80076d6:	69b8      	ldr	r0, [r7, #24]
 80076d8:	f001 f928 	bl	800892c <pxPortInitialiseStack>
 80076dc:	4602      	mov	r2, r0
 80076de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80076e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d002      	beq.n	80076ee <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80076e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076ee:	bf00      	nop
 80076f0:	3720      	adds	r7, #32
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
	...

080076f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007700:	f001 fa40 	bl	8008b84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007704:	4b2d      	ldr	r3, [pc, #180]	; (80077bc <prvAddNewTaskToReadyList+0xc4>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3301      	adds	r3, #1
 800770a:	4a2c      	ldr	r2, [pc, #176]	; (80077bc <prvAddNewTaskToReadyList+0xc4>)
 800770c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800770e:	4b2c      	ldr	r3, [pc, #176]	; (80077c0 <prvAddNewTaskToReadyList+0xc8>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d109      	bne.n	800772a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007716:	4a2a      	ldr	r2, [pc, #168]	; (80077c0 <prvAddNewTaskToReadyList+0xc8>)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800771c:	4b27      	ldr	r3, [pc, #156]	; (80077bc <prvAddNewTaskToReadyList+0xc4>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b01      	cmp	r3, #1
 8007722:	d110      	bne.n	8007746 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007724:	f000 fc16 	bl	8007f54 <prvInitialiseTaskLists>
 8007728:	e00d      	b.n	8007746 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800772a:	4b26      	ldr	r3, [pc, #152]	; (80077c4 <prvAddNewTaskToReadyList+0xcc>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d109      	bne.n	8007746 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007732:	4b23      	ldr	r3, [pc, #140]	; (80077c0 <prvAddNewTaskToReadyList+0xc8>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800773c:	429a      	cmp	r2, r3
 800773e:	d802      	bhi.n	8007746 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007740:	4a1f      	ldr	r2, [pc, #124]	; (80077c0 <prvAddNewTaskToReadyList+0xc8>)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007746:	4b20      	ldr	r3, [pc, #128]	; (80077c8 <prvAddNewTaskToReadyList+0xd0>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3301      	adds	r3, #1
 800774c:	4a1e      	ldr	r2, [pc, #120]	; (80077c8 <prvAddNewTaskToReadyList+0xd0>)
 800774e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007750:	4b1d      	ldr	r3, [pc, #116]	; (80077c8 <prvAddNewTaskToReadyList+0xd0>)
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775c:	4b1b      	ldr	r3, [pc, #108]	; (80077cc <prvAddNewTaskToReadyList+0xd4>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	429a      	cmp	r2, r3
 8007762:	d903      	bls.n	800776c <prvAddNewTaskToReadyList+0x74>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007768:	4a18      	ldr	r2, [pc, #96]	; (80077cc <prvAddNewTaskToReadyList+0xd4>)
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4a15      	ldr	r2, [pc, #84]	; (80077d0 <prvAddNewTaskToReadyList+0xd8>)
 800777a:	441a      	add	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	3304      	adds	r3, #4
 8007780:	4619      	mov	r1, r3
 8007782:	4610      	mov	r0, r2
 8007784:	f7ff f913 	bl	80069ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007788:	f001 fa2c 	bl	8008be4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800778c:	4b0d      	ldr	r3, [pc, #52]	; (80077c4 <prvAddNewTaskToReadyList+0xcc>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00e      	beq.n	80077b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007794:	4b0a      	ldr	r3, [pc, #40]	; (80077c0 <prvAddNewTaskToReadyList+0xc8>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779e:	429a      	cmp	r2, r3
 80077a0:	d207      	bcs.n	80077b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80077a2:	4b0c      	ldr	r3, [pc, #48]	; (80077d4 <prvAddNewTaskToReadyList+0xdc>)
 80077a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077a8:	601a      	str	r2, [r3, #0]
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077b2:	bf00      	nop
 80077b4:	3708      	adds	r7, #8
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	20001094 	.word	0x20001094
 80077c0:	20000bc0 	.word	0x20000bc0
 80077c4:	200010a0 	.word	0x200010a0
 80077c8:	200010b0 	.word	0x200010b0
 80077cc:	2000109c 	.word	0x2000109c
 80077d0:	20000bc4 	.word	0x20000bc4
 80077d4:	e000ed04 	.word	0xe000ed04

080077d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d017      	beq.n	800781a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80077ea:	4b13      	ldr	r3, [pc, #76]	; (8007838 <vTaskDelay+0x60>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00a      	beq.n	8007808 <vTaskDelay+0x30>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	60bb      	str	r3, [r7, #8]
}
 8007804:	bf00      	nop
 8007806:	e7fe      	b.n	8007806 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007808:	f000 f880 	bl	800790c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800780c:	2100      	movs	r1, #0
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 fcea 	bl	80081e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007814:	f000 f888 	bl	8007928 <xTaskResumeAll>
 8007818:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d107      	bne.n	8007830 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007820:	4b06      	ldr	r3, [pc, #24]	; (800783c <vTaskDelay+0x64>)
 8007822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	f3bf 8f4f 	dsb	sy
 800782c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007830:	bf00      	nop
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	200010bc 	.word	0x200010bc
 800783c:	e000ed04 	.word	0xe000ed04

08007840 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b08a      	sub	sp, #40	; 0x28
 8007844:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007846:	2300      	movs	r3, #0
 8007848:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800784a:	2300      	movs	r3, #0
 800784c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800784e:	463a      	mov	r2, r7
 8007850:	1d39      	adds	r1, r7, #4
 8007852:	f107 0308 	add.w	r3, r7, #8
 8007856:	4618      	mov	r0, r3
 8007858:	f7ff f848 	bl	80068ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800785c:	6839      	ldr	r1, [r7, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	68ba      	ldr	r2, [r7, #8]
 8007862:	9202      	str	r2, [sp, #8]
 8007864:	9301      	str	r3, [sp, #4]
 8007866:	2300      	movs	r3, #0
 8007868:	9300      	str	r3, [sp, #0]
 800786a:	2300      	movs	r3, #0
 800786c:	460a      	mov	r2, r1
 800786e:	4921      	ldr	r1, [pc, #132]	; (80078f4 <vTaskStartScheduler+0xb4>)
 8007870:	4821      	ldr	r0, [pc, #132]	; (80078f8 <vTaskStartScheduler+0xb8>)
 8007872:	f7ff fe0f 	bl	8007494 <xTaskCreateStatic>
 8007876:	4603      	mov	r3, r0
 8007878:	4a20      	ldr	r2, [pc, #128]	; (80078fc <vTaskStartScheduler+0xbc>)
 800787a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800787c:	4b1f      	ldr	r3, [pc, #124]	; (80078fc <vTaskStartScheduler+0xbc>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007884:	2301      	movs	r3, #1
 8007886:	617b      	str	r3, [r7, #20]
 8007888:	e001      	b.n	800788e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800788a:	2300      	movs	r3, #0
 800788c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d102      	bne.n	800789a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007894:	f000 fcfc 	bl	8008290 <xTimerCreateTimerTask>
 8007898:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d116      	bne.n	80078ce <vTaskStartScheduler+0x8e>
	__asm volatile
 80078a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a4:	f383 8811 	msr	BASEPRI, r3
 80078a8:	f3bf 8f6f 	isb	sy
 80078ac:	f3bf 8f4f 	dsb	sy
 80078b0:	613b      	str	r3, [r7, #16]
}
 80078b2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80078b4:	4b12      	ldr	r3, [pc, #72]	; (8007900 <vTaskStartScheduler+0xc0>)
 80078b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80078bc:	4b11      	ldr	r3, [pc, #68]	; (8007904 <vTaskStartScheduler+0xc4>)
 80078be:	2201      	movs	r2, #1
 80078c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80078c2:	4b11      	ldr	r3, [pc, #68]	; (8007908 <vTaskStartScheduler+0xc8>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80078c8:	f001 f8ba 	bl	8008a40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80078cc:	e00e      	b.n	80078ec <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078d4:	d10a      	bne.n	80078ec <vTaskStartScheduler+0xac>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	60fb      	str	r3, [r7, #12]
}
 80078e8:	bf00      	nop
 80078ea:	e7fe      	b.n	80078ea <vTaskStartScheduler+0xaa>
}
 80078ec:	bf00      	nop
 80078ee:	3718      	adds	r7, #24
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	0800c2e4 	.word	0x0800c2e4
 80078f8:	08007f25 	.word	0x08007f25
 80078fc:	200010b8 	.word	0x200010b8
 8007900:	200010b4 	.word	0x200010b4
 8007904:	200010a0 	.word	0x200010a0
 8007908:	20001098 	.word	0x20001098

0800790c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800790c:	b480      	push	{r7}
 800790e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007910:	4b04      	ldr	r3, [pc, #16]	; (8007924 <vTaskSuspendAll+0x18>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	3301      	adds	r3, #1
 8007916:	4a03      	ldr	r2, [pc, #12]	; (8007924 <vTaskSuspendAll+0x18>)
 8007918:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800791a:	bf00      	nop
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr
 8007924:	200010bc 	.word	0x200010bc

08007928 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007932:	2300      	movs	r3, #0
 8007934:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007936:	4b42      	ldr	r3, [pc, #264]	; (8007a40 <xTaskResumeAll+0x118>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10a      	bne.n	8007954 <xTaskResumeAll+0x2c>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	603b      	str	r3, [r7, #0]
}
 8007950:	bf00      	nop
 8007952:	e7fe      	b.n	8007952 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007954:	f001 f916 	bl	8008b84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007958:	4b39      	ldr	r3, [pc, #228]	; (8007a40 <xTaskResumeAll+0x118>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	3b01      	subs	r3, #1
 800795e:	4a38      	ldr	r2, [pc, #224]	; (8007a40 <xTaskResumeAll+0x118>)
 8007960:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007962:	4b37      	ldr	r3, [pc, #220]	; (8007a40 <xTaskResumeAll+0x118>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d162      	bne.n	8007a30 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800796a:	4b36      	ldr	r3, [pc, #216]	; (8007a44 <xTaskResumeAll+0x11c>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d05e      	beq.n	8007a30 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007972:	e02f      	b.n	80079d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007974:	4b34      	ldr	r3, [pc, #208]	; (8007a48 <xTaskResumeAll+0x120>)
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	3318      	adds	r3, #24
 8007980:	4618      	mov	r0, r3
 8007982:	f7ff f871 	bl	8006a68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	3304      	adds	r3, #4
 800798a:	4618      	mov	r0, r3
 800798c:	f7ff f86c 	bl	8006a68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007994:	4b2d      	ldr	r3, [pc, #180]	; (8007a4c <xTaskResumeAll+0x124>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	429a      	cmp	r2, r3
 800799a:	d903      	bls.n	80079a4 <xTaskResumeAll+0x7c>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a0:	4a2a      	ldr	r2, [pc, #168]	; (8007a4c <xTaskResumeAll+0x124>)
 80079a2:	6013      	str	r3, [r2, #0]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a8:	4613      	mov	r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	4413      	add	r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	4a27      	ldr	r2, [pc, #156]	; (8007a50 <xTaskResumeAll+0x128>)
 80079b2:	441a      	add	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	3304      	adds	r3, #4
 80079b8:	4619      	mov	r1, r3
 80079ba:	4610      	mov	r0, r2
 80079bc:	f7fe fff7 	bl	80069ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c4:	4b23      	ldr	r3, [pc, #140]	; (8007a54 <xTaskResumeAll+0x12c>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d302      	bcc.n	80079d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80079ce:	4b22      	ldr	r3, [pc, #136]	; (8007a58 <xTaskResumeAll+0x130>)
 80079d0:	2201      	movs	r2, #1
 80079d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80079d4:	4b1c      	ldr	r3, [pc, #112]	; (8007a48 <xTaskResumeAll+0x120>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1cb      	bne.n	8007974 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80079e2:	f000 fb55 	bl	8008090 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80079e6:	4b1d      	ldr	r3, [pc, #116]	; (8007a5c <xTaskResumeAll+0x134>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d010      	beq.n	8007a14 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80079f2:	f000 f847 	bl	8007a84 <xTaskIncrementTick>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d002      	beq.n	8007a02 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80079fc:	4b16      	ldr	r3, [pc, #88]	; (8007a58 <xTaskResumeAll+0x130>)
 80079fe:	2201      	movs	r2, #1
 8007a00:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	3b01      	subs	r3, #1
 8007a06:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1f1      	bne.n	80079f2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007a0e:	4b13      	ldr	r3, [pc, #76]	; (8007a5c <xTaskResumeAll+0x134>)
 8007a10:	2200      	movs	r2, #0
 8007a12:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007a14:	4b10      	ldr	r3, [pc, #64]	; (8007a58 <xTaskResumeAll+0x130>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d009      	beq.n	8007a30 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007a20:	4b0f      	ldr	r3, [pc, #60]	; (8007a60 <xTaskResumeAll+0x138>)
 8007a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a26:	601a      	str	r2, [r3, #0]
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a30:	f001 f8d8 	bl	8008be4 <vPortExitCritical>

	return xAlreadyYielded;
 8007a34:	68bb      	ldr	r3, [r7, #8]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	200010bc 	.word	0x200010bc
 8007a44:	20001094 	.word	0x20001094
 8007a48:	20001054 	.word	0x20001054
 8007a4c:	2000109c 	.word	0x2000109c
 8007a50:	20000bc4 	.word	0x20000bc4
 8007a54:	20000bc0 	.word	0x20000bc0
 8007a58:	200010a8 	.word	0x200010a8
 8007a5c:	200010a4 	.word	0x200010a4
 8007a60:	e000ed04 	.word	0xe000ed04

08007a64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007a6a:	4b05      	ldr	r3, [pc, #20]	; (8007a80 <xTaskGetTickCount+0x1c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007a70:	687b      	ldr	r3, [r7, #4]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	20001098 	.word	0x20001098

08007a84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a8e:	4b4f      	ldr	r3, [pc, #316]	; (8007bcc <xTaskIncrementTick+0x148>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f040 808f 	bne.w	8007bb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007a98:	4b4d      	ldr	r3, [pc, #308]	; (8007bd0 <xTaskIncrementTick+0x14c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007aa0:	4a4b      	ldr	r2, [pc, #300]	; (8007bd0 <xTaskIncrementTick+0x14c>)
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d120      	bne.n	8007aee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007aac:	4b49      	ldr	r3, [pc, #292]	; (8007bd4 <xTaskIncrementTick+0x150>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d00a      	beq.n	8007acc <xTaskIncrementTick+0x48>
	__asm volatile
 8007ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aba:	f383 8811 	msr	BASEPRI, r3
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	603b      	str	r3, [r7, #0]
}
 8007ac8:	bf00      	nop
 8007aca:	e7fe      	b.n	8007aca <xTaskIncrementTick+0x46>
 8007acc:	4b41      	ldr	r3, [pc, #260]	; (8007bd4 <xTaskIncrementTick+0x150>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	60fb      	str	r3, [r7, #12]
 8007ad2:	4b41      	ldr	r3, [pc, #260]	; (8007bd8 <xTaskIncrementTick+0x154>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a3f      	ldr	r2, [pc, #252]	; (8007bd4 <xTaskIncrementTick+0x150>)
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	4a3f      	ldr	r2, [pc, #252]	; (8007bd8 <xTaskIncrementTick+0x154>)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6013      	str	r3, [r2, #0]
 8007ae0:	4b3e      	ldr	r3, [pc, #248]	; (8007bdc <xTaskIncrementTick+0x158>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	4a3d      	ldr	r2, [pc, #244]	; (8007bdc <xTaskIncrementTick+0x158>)
 8007ae8:	6013      	str	r3, [r2, #0]
 8007aea:	f000 fad1 	bl	8008090 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007aee:	4b3c      	ldr	r3, [pc, #240]	; (8007be0 <xTaskIncrementTick+0x15c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d349      	bcc.n	8007b8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007af8:	4b36      	ldr	r3, [pc, #216]	; (8007bd4 <xTaskIncrementTick+0x150>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d104      	bne.n	8007b0c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b02:	4b37      	ldr	r3, [pc, #220]	; (8007be0 <xTaskIncrementTick+0x15c>)
 8007b04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b08:	601a      	str	r2, [r3, #0]
					break;
 8007b0a:	e03f      	b.n	8007b8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b0c:	4b31      	ldr	r3, [pc, #196]	; (8007bd4 <xTaskIncrementTick+0x150>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d203      	bcs.n	8007b2c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007b24:	4a2e      	ldr	r2, [pc, #184]	; (8007be0 <xTaskIncrementTick+0x15c>)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007b2a:	e02f      	b.n	8007b8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	3304      	adds	r3, #4
 8007b30:	4618      	mov	r0, r3
 8007b32:	f7fe ff99 	bl	8006a68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d004      	beq.n	8007b48 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	3318      	adds	r3, #24
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7fe ff90 	bl	8006a68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b4c:	4b25      	ldr	r3, [pc, #148]	; (8007be4 <xTaskIncrementTick+0x160>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d903      	bls.n	8007b5c <xTaskIncrementTick+0xd8>
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b58:	4a22      	ldr	r2, [pc, #136]	; (8007be4 <xTaskIncrementTick+0x160>)
 8007b5a:	6013      	str	r3, [r2, #0]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b60:	4613      	mov	r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	4413      	add	r3, r2
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	4a1f      	ldr	r2, [pc, #124]	; (8007be8 <xTaskIncrementTick+0x164>)
 8007b6a:	441a      	add	r2, r3
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	3304      	adds	r3, #4
 8007b70:	4619      	mov	r1, r3
 8007b72:	4610      	mov	r0, r2
 8007b74:	f7fe ff1b 	bl	80069ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b7c:	4b1b      	ldr	r3, [pc, #108]	; (8007bec <xTaskIncrementTick+0x168>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d3b8      	bcc.n	8007af8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007b86:	2301      	movs	r3, #1
 8007b88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b8a:	e7b5      	b.n	8007af8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007b8c:	4b17      	ldr	r3, [pc, #92]	; (8007bec <xTaskIncrementTick+0x168>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b92:	4915      	ldr	r1, [pc, #84]	; (8007be8 <xTaskIncrementTick+0x164>)
 8007b94:	4613      	mov	r3, r2
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	4413      	add	r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	440b      	add	r3, r1
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d901      	bls.n	8007ba8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ba8:	4b11      	ldr	r3, [pc, #68]	; (8007bf0 <xTaskIncrementTick+0x16c>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d007      	beq.n	8007bc0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	617b      	str	r3, [r7, #20]
 8007bb4:	e004      	b.n	8007bc0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007bb6:	4b0f      	ldr	r3, [pc, #60]	; (8007bf4 <xTaskIncrementTick+0x170>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	4a0d      	ldr	r2, [pc, #52]	; (8007bf4 <xTaskIncrementTick+0x170>)
 8007bbe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007bc0:	697b      	ldr	r3, [r7, #20]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3718      	adds	r7, #24
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	200010bc 	.word	0x200010bc
 8007bd0:	20001098 	.word	0x20001098
 8007bd4:	2000104c 	.word	0x2000104c
 8007bd8:	20001050 	.word	0x20001050
 8007bdc:	200010ac 	.word	0x200010ac
 8007be0:	200010b4 	.word	0x200010b4
 8007be4:	2000109c 	.word	0x2000109c
 8007be8:	20000bc4 	.word	0x20000bc4
 8007bec:	20000bc0 	.word	0x20000bc0
 8007bf0:	200010a8 	.word	0x200010a8
 8007bf4:	200010a4 	.word	0x200010a4

08007bf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007bfe:	4b28      	ldr	r3, [pc, #160]	; (8007ca0 <vTaskSwitchContext+0xa8>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d003      	beq.n	8007c0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007c06:	4b27      	ldr	r3, [pc, #156]	; (8007ca4 <vTaskSwitchContext+0xac>)
 8007c08:	2201      	movs	r2, #1
 8007c0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007c0c:	e041      	b.n	8007c92 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007c0e:	4b25      	ldr	r3, [pc, #148]	; (8007ca4 <vTaskSwitchContext+0xac>)
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c14:	4b24      	ldr	r3, [pc, #144]	; (8007ca8 <vTaskSwitchContext+0xb0>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	60fb      	str	r3, [r7, #12]
 8007c1a:	e010      	b.n	8007c3e <vTaskSwitchContext+0x46>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d10a      	bne.n	8007c38 <vTaskSwitchContext+0x40>
	__asm volatile
 8007c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c26:	f383 8811 	msr	BASEPRI, r3
 8007c2a:	f3bf 8f6f 	isb	sy
 8007c2e:	f3bf 8f4f 	dsb	sy
 8007c32:	607b      	str	r3, [r7, #4]
}
 8007c34:	bf00      	nop
 8007c36:	e7fe      	b.n	8007c36 <vTaskSwitchContext+0x3e>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	60fb      	str	r3, [r7, #12]
 8007c3e:	491b      	ldr	r1, [pc, #108]	; (8007cac <vTaskSwitchContext+0xb4>)
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	4613      	mov	r3, r2
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	4413      	add	r3, r2
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	440b      	add	r3, r1
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d0e4      	beq.n	8007c1c <vTaskSwitchContext+0x24>
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4613      	mov	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	4413      	add	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4a13      	ldr	r2, [pc, #76]	; (8007cac <vTaskSwitchContext+0xb4>)
 8007c5e:	4413      	add	r3, r2
 8007c60:	60bb      	str	r3, [r7, #8]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	685a      	ldr	r2, [r3, #4]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	605a      	str	r2, [r3, #4]
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	685a      	ldr	r2, [r3, #4]
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	3308      	adds	r3, #8
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d104      	bne.n	8007c82 <vTaskSwitchContext+0x8a>
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	685a      	ldr	r2, [r3, #4]
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	605a      	str	r2, [r3, #4]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	4a09      	ldr	r2, [pc, #36]	; (8007cb0 <vTaskSwitchContext+0xb8>)
 8007c8a:	6013      	str	r3, [r2, #0]
 8007c8c:	4a06      	ldr	r2, [pc, #24]	; (8007ca8 <vTaskSwitchContext+0xb0>)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6013      	str	r3, [r2, #0]
}
 8007c92:	bf00      	nop
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	200010bc 	.word	0x200010bc
 8007ca4:	200010a8 	.word	0x200010a8
 8007ca8:	2000109c 	.word	0x2000109c
 8007cac:	20000bc4 	.word	0x20000bc4
 8007cb0:	20000bc0 	.word	0x20000bc0

08007cb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d10a      	bne.n	8007cda <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc8:	f383 8811 	msr	BASEPRI, r3
 8007ccc:	f3bf 8f6f 	isb	sy
 8007cd0:	f3bf 8f4f 	dsb	sy
 8007cd4:	60fb      	str	r3, [r7, #12]
}
 8007cd6:	bf00      	nop
 8007cd8:	e7fe      	b.n	8007cd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007cda:	4b07      	ldr	r3, [pc, #28]	; (8007cf8 <vTaskPlaceOnEventList+0x44>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	3318      	adds	r3, #24
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f7fe fe87 	bl	80069f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ce8:	2101      	movs	r1, #1
 8007cea:	6838      	ldr	r0, [r7, #0]
 8007cec:	f000 fa7c 	bl	80081e8 <prvAddCurrentTaskToDelayedList>
}
 8007cf0:	bf00      	nop
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	20000bc0 	.word	0x20000bc0

08007cfc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b086      	sub	sp, #24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60f8      	str	r0, [r7, #12]
 8007d04:	60b9      	str	r1, [r7, #8]
 8007d06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10a      	bne.n	8007d24 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	617b      	str	r3, [r7, #20]
}
 8007d20:	bf00      	nop
 8007d22:	e7fe      	b.n	8007d22 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d24:	4b0a      	ldr	r3, [pc, #40]	; (8007d50 <vTaskPlaceOnEventListRestricted+0x54>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3318      	adds	r3, #24
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f7fe fe3e 	bl	80069ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007d38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d3c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007d3e:	6879      	ldr	r1, [r7, #4]
 8007d40:	68b8      	ldr	r0, [r7, #8]
 8007d42:	f000 fa51 	bl	80081e8 <prvAddCurrentTaskToDelayedList>
	}
 8007d46:	bf00      	nop
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20000bc0 	.word	0x20000bc0

08007d54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b086      	sub	sp, #24
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d10a      	bne.n	8007d80 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	60fb      	str	r3, [r7, #12]
}
 8007d7c:	bf00      	nop
 8007d7e:	e7fe      	b.n	8007d7e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	3318      	adds	r3, #24
 8007d84:	4618      	mov	r0, r3
 8007d86:	f7fe fe6f 	bl	8006a68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d8a:	4b1e      	ldr	r3, [pc, #120]	; (8007e04 <xTaskRemoveFromEventList+0xb0>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d11d      	bne.n	8007dce <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	3304      	adds	r3, #4
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7fe fe66 	bl	8006a68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da0:	4b19      	ldr	r3, [pc, #100]	; (8007e08 <xTaskRemoveFromEventList+0xb4>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d903      	bls.n	8007db0 <xTaskRemoveFromEventList+0x5c>
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dac:	4a16      	ldr	r2, [pc, #88]	; (8007e08 <xTaskRemoveFromEventList+0xb4>)
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db4:	4613      	mov	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4a13      	ldr	r2, [pc, #76]	; (8007e0c <xTaskRemoveFromEventList+0xb8>)
 8007dbe:	441a      	add	r2, r3
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4610      	mov	r0, r2
 8007dc8:	f7fe fdf1 	bl	80069ae <vListInsertEnd>
 8007dcc:	e005      	b.n	8007dda <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	3318      	adds	r3, #24
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	480e      	ldr	r0, [pc, #56]	; (8007e10 <xTaskRemoveFromEventList+0xbc>)
 8007dd6:	f7fe fdea 	bl	80069ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dde:	4b0d      	ldr	r3, [pc, #52]	; (8007e14 <xTaskRemoveFromEventList+0xc0>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d905      	bls.n	8007df4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007de8:	2301      	movs	r3, #1
 8007dea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007dec:	4b0a      	ldr	r3, [pc, #40]	; (8007e18 <xTaskRemoveFromEventList+0xc4>)
 8007dee:	2201      	movs	r2, #1
 8007df0:	601a      	str	r2, [r3, #0]
 8007df2:	e001      	b.n	8007df8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007df4:	2300      	movs	r3, #0
 8007df6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007df8:	697b      	ldr	r3, [r7, #20]
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3718      	adds	r7, #24
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	200010bc 	.word	0x200010bc
 8007e08:	2000109c 	.word	0x2000109c
 8007e0c:	20000bc4 	.word	0x20000bc4
 8007e10:	20001054 	.word	0x20001054
 8007e14:	20000bc0 	.word	0x20000bc0
 8007e18:	200010a8 	.word	0x200010a8

08007e1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007e24:	4b06      	ldr	r3, [pc, #24]	; (8007e40 <vTaskInternalSetTimeOutState+0x24>)
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007e2c:	4b05      	ldr	r3, [pc, #20]	; (8007e44 <vTaskInternalSetTimeOutState+0x28>)
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	605a      	str	r2, [r3, #4]
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr
 8007e40:	200010ac 	.word	0x200010ac
 8007e44:	20001098 	.word	0x20001098

08007e48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b088      	sub	sp, #32
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10a      	bne.n	8007e6e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5c:	f383 8811 	msr	BASEPRI, r3
 8007e60:	f3bf 8f6f 	isb	sy
 8007e64:	f3bf 8f4f 	dsb	sy
 8007e68:	613b      	str	r3, [r7, #16]
}
 8007e6a:	bf00      	nop
 8007e6c:	e7fe      	b.n	8007e6c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10a      	bne.n	8007e8a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e78:	f383 8811 	msr	BASEPRI, r3
 8007e7c:	f3bf 8f6f 	isb	sy
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	60fb      	str	r3, [r7, #12]
}
 8007e86:	bf00      	nop
 8007e88:	e7fe      	b.n	8007e88 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007e8a:	f000 fe7b 	bl	8008b84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007e8e:	4b1d      	ldr	r3, [pc, #116]	; (8007f04 <xTaskCheckForTimeOut+0xbc>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	69ba      	ldr	r2, [r7, #24]
 8007e9a:	1ad3      	subs	r3, r2, r3
 8007e9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ea6:	d102      	bne.n	8007eae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	61fb      	str	r3, [r7, #28]
 8007eac:	e023      	b.n	8007ef6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	4b15      	ldr	r3, [pc, #84]	; (8007f08 <xTaskCheckForTimeOut+0xc0>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d007      	beq.n	8007eca <xTaskCheckForTimeOut+0x82>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	69ba      	ldr	r2, [r7, #24]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d302      	bcc.n	8007eca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	61fb      	str	r3, [r7, #28]
 8007ec8:	e015      	b.n	8007ef6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	697a      	ldr	r2, [r7, #20]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d20b      	bcs.n	8007eec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	1ad2      	subs	r2, r2, r3
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7ff ff9b 	bl	8007e1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	61fb      	str	r3, [r7, #28]
 8007eea:	e004      	b.n	8007ef6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ef6:	f000 fe75 	bl	8008be4 <vPortExitCritical>

	return xReturn;
 8007efa:	69fb      	ldr	r3, [r7, #28]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3720      	adds	r7, #32
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	20001098 	.word	0x20001098
 8007f08:	200010ac 	.word	0x200010ac

08007f0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007f10:	4b03      	ldr	r3, [pc, #12]	; (8007f20 <vTaskMissedYield+0x14>)
 8007f12:	2201      	movs	r2, #1
 8007f14:	601a      	str	r2, [r3, #0]
}
 8007f16:	bf00      	nop
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	200010a8 	.word	0x200010a8

08007f24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007f2c:	f000 f852 	bl	8007fd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007f30:	4b06      	ldr	r3, [pc, #24]	; (8007f4c <prvIdleTask+0x28>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d9f9      	bls.n	8007f2c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007f38:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <prvIdleTask+0x2c>)
 8007f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007f48:	e7f0      	b.n	8007f2c <prvIdleTask+0x8>
 8007f4a:	bf00      	nop
 8007f4c:	20000bc4 	.word	0x20000bc4
 8007f50:	e000ed04 	.word	0xe000ed04

08007f54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b082      	sub	sp, #8
 8007f58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	607b      	str	r3, [r7, #4]
 8007f5e:	e00c      	b.n	8007f7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	4613      	mov	r3, r2
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	4413      	add	r3, r2
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	4a12      	ldr	r2, [pc, #72]	; (8007fb4 <prvInitialiseTaskLists+0x60>)
 8007f6c:	4413      	add	r3, r2
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7fe fcf0 	bl	8006954 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	3301      	adds	r3, #1
 8007f78:	607b      	str	r3, [r7, #4]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b37      	cmp	r3, #55	; 0x37
 8007f7e:	d9ef      	bls.n	8007f60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007f80:	480d      	ldr	r0, [pc, #52]	; (8007fb8 <prvInitialiseTaskLists+0x64>)
 8007f82:	f7fe fce7 	bl	8006954 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007f86:	480d      	ldr	r0, [pc, #52]	; (8007fbc <prvInitialiseTaskLists+0x68>)
 8007f88:	f7fe fce4 	bl	8006954 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007f8c:	480c      	ldr	r0, [pc, #48]	; (8007fc0 <prvInitialiseTaskLists+0x6c>)
 8007f8e:	f7fe fce1 	bl	8006954 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007f92:	480c      	ldr	r0, [pc, #48]	; (8007fc4 <prvInitialiseTaskLists+0x70>)
 8007f94:	f7fe fcde 	bl	8006954 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007f98:	480b      	ldr	r0, [pc, #44]	; (8007fc8 <prvInitialiseTaskLists+0x74>)
 8007f9a:	f7fe fcdb 	bl	8006954 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007f9e:	4b0b      	ldr	r3, [pc, #44]	; (8007fcc <prvInitialiseTaskLists+0x78>)
 8007fa0:	4a05      	ldr	r2, [pc, #20]	; (8007fb8 <prvInitialiseTaskLists+0x64>)
 8007fa2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007fa4:	4b0a      	ldr	r3, [pc, #40]	; (8007fd0 <prvInitialiseTaskLists+0x7c>)
 8007fa6:	4a05      	ldr	r2, [pc, #20]	; (8007fbc <prvInitialiseTaskLists+0x68>)
 8007fa8:	601a      	str	r2, [r3, #0]
}
 8007faa:	bf00      	nop
 8007fac:	3708      	adds	r7, #8
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	20000bc4 	.word	0x20000bc4
 8007fb8:	20001024 	.word	0x20001024
 8007fbc:	20001038 	.word	0x20001038
 8007fc0:	20001054 	.word	0x20001054
 8007fc4:	20001068 	.word	0x20001068
 8007fc8:	20001080 	.word	0x20001080
 8007fcc:	2000104c 	.word	0x2000104c
 8007fd0:	20001050 	.word	0x20001050

08007fd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fda:	e019      	b.n	8008010 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007fdc:	f000 fdd2 	bl	8008b84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fe0:	4b10      	ldr	r3, [pc, #64]	; (8008024 <prvCheckTasksWaitingTermination+0x50>)
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	3304      	adds	r3, #4
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7fe fd3b 	bl	8006a68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ff2:	4b0d      	ldr	r3, [pc, #52]	; (8008028 <prvCheckTasksWaitingTermination+0x54>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	4a0b      	ldr	r2, [pc, #44]	; (8008028 <prvCheckTasksWaitingTermination+0x54>)
 8007ffa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ffc:	4b0b      	ldr	r3, [pc, #44]	; (800802c <prvCheckTasksWaitingTermination+0x58>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3b01      	subs	r3, #1
 8008002:	4a0a      	ldr	r2, [pc, #40]	; (800802c <prvCheckTasksWaitingTermination+0x58>)
 8008004:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008006:	f000 fded 	bl	8008be4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 f810 	bl	8008030 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008010:	4b06      	ldr	r3, [pc, #24]	; (800802c <prvCheckTasksWaitingTermination+0x58>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1e1      	bne.n	8007fdc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008018:	bf00      	nop
 800801a:	bf00      	nop
 800801c:	3708      	adds	r7, #8
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	20001068 	.word	0x20001068
 8008028:	20001094 	.word	0x20001094
 800802c:	2000107c 	.word	0x2000107c

08008030 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800803e:	2b00      	cmp	r3, #0
 8008040:	d108      	bne.n	8008054 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008046:	4618      	mov	r0, r3
 8008048:	f000 ff8a 	bl	8008f60 <vPortFree>
				vPortFree( pxTCB );
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 ff87 	bl	8008f60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008052:	e018      	b.n	8008086 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800805a:	2b01      	cmp	r3, #1
 800805c:	d103      	bne.n	8008066 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 ff7e 	bl	8008f60 <vPortFree>
	}
 8008064:	e00f      	b.n	8008086 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800806c:	2b02      	cmp	r3, #2
 800806e:	d00a      	beq.n	8008086 <prvDeleteTCB+0x56>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	60fb      	str	r3, [r7, #12]
}
 8008082:	bf00      	nop
 8008084:	e7fe      	b.n	8008084 <prvDeleteTCB+0x54>
	}
 8008086:	bf00      	nop
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
	...

08008090 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008096:	4b0c      	ldr	r3, [pc, #48]	; (80080c8 <prvResetNextTaskUnblockTime+0x38>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d104      	bne.n	80080aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80080a0:	4b0a      	ldr	r3, [pc, #40]	; (80080cc <prvResetNextTaskUnblockTime+0x3c>)
 80080a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80080a8:	e008      	b.n	80080bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080aa:	4b07      	ldr	r3, [pc, #28]	; (80080c8 <prvResetNextTaskUnblockTime+0x38>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	4a04      	ldr	r2, [pc, #16]	; (80080cc <prvResetNextTaskUnblockTime+0x3c>)
 80080ba:	6013      	str	r3, [r2, #0]
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr
 80080c8:	2000104c 	.word	0x2000104c
 80080cc:	200010b4 	.word	0x200010b4

080080d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80080d6:	4b0b      	ldr	r3, [pc, #44]	; (8008104 <xTaskGetSchedulerState+0x34>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d102      	bne.n	80080e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80080de:	2301      	movs	r3, #1
 80080e0:	607b      	str	r3, [r7, #4]
 80080e2:	e008      	b.n	80080f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080e4:	4b08      	ldr	r3, [pc, #32]	; (8008108 <xTaskGetSchedulerState+0x38>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d102      	bne.n	80080f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80080ec:	2302      	movs	r3, #2
 80080ee:	607b      	str	r3, [r7, #4]
 80080f0:	e001      	b.n	80080f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80080f2:	2300      	movs	r3, #0
 80080f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80080f6:	687b      	ldr	r3, [r7, #4]
	}
 80080f8:	4618      	mov	r0, r3
 80080fa:	370c      	adds	r7, #12
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr
 8008104:	200010a0 	.word	0x200010a0
 8008108:	200010bc 	.word	0x200010bc

0800810c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008118:	2300      	movs	r3, #0
 800811a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d056      	beq.n	80081d0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008122:	4b2e      	ldr	r3, [pc, #184]	; (80081dc <xTaskPriorityDisinherit+0xd0>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	429a      	cmp	r2, r3
 800812a:	d00a      	beq.n	8008142 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800812c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008130:	f383 8811 	msr	BASEPRI, r3
 8008134:	f3bf 8f6f 	isb	sy
 8008138:	f3bf 8f4f 	dsb	sy
 800813c:	60fb      	str	r3, [r7, #12]
}
 800813e:	bf00      	nop
 8008140:	e7fe      	b.n	8008140 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008146:	2b00      	cmp	r3, #0
 8008148:	d10a      	bne.n	8008160 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800814a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814e:	f383 8811 	msr	BASEPRI, r3
 8008152:	f3bf 8f6f 	isb	sy
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	60bb      	str	r3, [r7, #8]
}
 800815c:	bf00      	nop
 800815e:	e7fe      	b.n	800815e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008164:	1e5a      	subs	r2, r3, #1
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008172:	429a      	cmp	r2, r3
 8008174:	d02c      	beq.n	80081d0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800817a:	2b00      	cmp	r3, #0
 800817c:	d128      	bne.n	80081d0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	3304      	adds	r3, #4
 8008182:	4618      	mov	r0, r3
 8008184:	f7fe fc70 	bl	8006a68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008194:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081a0:	4b0f      	ldr	r3, [pc, #60]	; (80081e0 <xTaskPriorityDisinherit+0xd4>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d903      	bls.n	80081b0 <xTaskPriorityDisinherit+0xa4>
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ac:	4a0c      	ldr	r2, [pc, #48]	; (80081e0 <xTaskPriorityDisinherit+0xd4>)
 80081ae:	6013      	str	r3, [r2, #0]
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081b4:	4613      	mov	r3, r2
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	4413      	add	r3, r2
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	4a09      	ldr	r2, [pc, #36]	; (80081e4 <xTaskPriorityDisinherit+0xd8>)
 80081be:	441a      	add	r2, r3
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	3304      	adds	r3, #4
 80081c4:	4619      	mov	r1, r3
 80081c6:	4610      	mov	r0, r2
 80081c8:	f7fe fbf1 	bl	80069ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80081cc:	2301      	movs	r3, #1
 80081ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80081d0:	697b      	ldr	r3, [r7, #20]
	}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3718      	adds	r7, #24
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	20000bc0 	.word	0x20000bc0
 80081e0:	2000109c 	.word	0x2000109c
 80081e4:	20000bc4 	.word	0x20000bc4

080081e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80081f2:	4b21      	ldr	r3, [pc, #132]	; (8008278 <prvAddCurrentTaskToDelayedList+0x90>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081f8:	4b20      	ldr	r3, [pc, #128]	; (800827c <prvAddCurrentTaskToDelayedList+0x94>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	3304      	adds	r3, #4
 80081fe:	4618      	mov	r0, r3
 8008200:	f7fe fc32 	bl	8006a68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800820a:	d10a      	bne.n	8008222 <prvAddCurrentTaskToDelayedList+0x3a>
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d007      	beq.n	8008222 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008212:	4b1a      	ldr	r3, [pc, #104]	; (800827c <prvAddCurrentTaskToDelayedList+0x94>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3304      	adds	r3, #4
 8008218:	4619      	mov	r1, r3
 800821a:	4819      	ldr	r0, [pc, #100]	; (8008280 <prvAddCurrentTaskToDelayedList+0x98>)
 800821c:	f7fe fbc7 	bl	80069ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008220:	e026      	b.n	8008270 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4413      	add	r3, r2
 8008228:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800822a:	4b14      	ldr	r3, [pc, #80]	; (800827c <prvAddCurrentTaskToDelayedList+0x94>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68ba      	ldr	r2, [r7, #8]
 8008230:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	429a      	cmp	r2, r3
 8008238:	d209      	bcs.n	800824e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800823a:	4b12      	ldr	r3, [pc, #72]	; (8008284 <prvAddCurrentTaskToDelayedList+0x9c>)
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	4b0f      	ldr	r3, [pc, #60]	; (800827c <prvAddCurrentTaskToDelayedList+0x94>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3304      	adds	r3, #4
 8008244:	4619      	mov	r1, r3
 8008246:	4610      	mov	r0, r2
 8008248:	f7fe fbd5 	bl	80069f6 <vListInsert>
}
 800824c:	e010      	b.n	8008270 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800824e:	4b0e      	ldr	r3, [pc, #56]	; (8008288 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	4b0a      	ldr	r3, [pc, #40]	; (800827c <prvAddCurrentTaskToDelayedList+0x94>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3304      	adds	r3, #4
 8008258:	4619      	mov	r1, r3
 800825a:	4610      	mov	r0, r2
 800825c:	f7fe fbcb 	bl	80069f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008260:	4b0a      	ldr	r3, [pc, #40]	; (800828c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68ba      	ldr	r2, [r7, #8]
 8008266:	429a      	cmp	r2, r3
 8008268:	d202      	bcs.n	8008270 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800826a:	4a08      	ldr	r2, [pc, #32]	; (800828c <prvAddCurrentTaskToDelayedList+0xa4>)
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	6013      	str	r3, [r2, #0]
}
 8008270:	bf00      	nop
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	20001098 	.word	0x20001098
 800827c:	20000bc0 	.word	0x20000bc0
 8008280:	20001080 	.word	0x20001080
 8008284:	20001050 	.word	0x20001050
 8008288:	2000104c 	.word	0x2000104c
 800828c:	200010b4 	.word	0x200010b4

08008290 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b08a      	sub	sp, #40	; 0x28
 8008294:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008296:	2300      	movs	r3, #0
 8008298:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800829a:	f000 fb07 	bl	80088ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800829e:	4b1c      	ldr	r3, [pc, #112]	; (8008310 <xTimerCreateTimerTask+0x80>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d021      	beq.n	80082ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80082a6:	2300      	movs	r3, #0
 80082a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80082aa:	2300      	movs	r3, #0
 80082ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80082ae:	1d3a      	adds	r2, r7, #4
 80082b0:	f107 0108 	add.w	r1, r7, #8
 80082b4:	f107 030c 	add.w	r3, r7, #12
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7fe fb31 	bl	8006920 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80082be:	6879      	ldr	r1, [r7, #4]
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	9202      	str	r2, [sp, #8]
 80082c6:	9301      	str	r3, [sp, #4]
 80082c8:	2302      	movs	r3, #2
 80082ca:	9300      	str	r3, [sp, #0]
 80082cc:	2300      	movs	r3, #0
 80082ce:	460a      	mov	r2, r1
 80082d0:	4910      	ldr	r1, [pc, #64]	; (8008314 <xTimerCreateTimerTask+0x84>)
 80082d2:	4811      	ldr	r0, [pc, #68]	; (8008318 <xTimerCreateTimerTask+0x88>)
 80082d4:	f7ff f8de 	bl	8007494 <xTaskCreateStatic>
 80082d8:	4603      	mov	r3, r0
 80082da:	4a10      	ldr	r2, [pc, #64]	; (800831c <xTimerCreateTimerTask+0x8c>)
 80082dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80082de:	4b0f      	ldr	r3, [pc, #60]	; (800831c <xTimerCreateTimerTask+0x8c>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d001      	beq.n	80082ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80082e6:	2301      	movs	r3, #1
 80082e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d10a      	bne.n	8008306 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80082f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f4:	f383 8811 	msr	BASEPRI, r3
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	613b      	str	r3, [r7, #16]
}
 8008302:	bf00      	nop
 8008304:	e7fe      	b.n	8008304 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008306:	697b      	ldr	r3, [r7, #20]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}
 8008310:	200010f0 	.word	0x200010f0
 8008314:	0800c2ec 	.word	0x0800c2ec
 8008318:	08008455 	.word	0x08008455
 800831c:	200010f4 	.word	0x200010f4

08008320 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08a      	sub	sp, #40	; 0x28
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800832e:	2300      	movs	r3, #0
 8008330:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10a      	bne.n	800834e <xTimerGenericCommand+0x2e>
	__asm volatile
 8008338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	623b      	str	r3, [r7, #32]
}
 800834a:	bf00      	nop
 800834c:	e7fe      	b.n	800834c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800834e:	4b1a      	ldr	r3, [pc, #104]	; (80083b8 <xTimerGenericCommand+0x98>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d02a      	beq.n	80083ac <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	2b05      	cmp	r3, #5
 8008366:	dc18      	bgt.n	800839a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008368:	f7ff feb2 	bl	80080d0 <xTaskGetSchedulerState>
 800836c:	4603      	mov	r3, r0
 800836e:	2b02      	cmp	r3, #2
 8008370:	d109      	bne.n	8008386 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008372:	4b11      	ldr	r3, [pc, #68]	; (80083b8 <xTimerGenericCommand+0x98>)
 8008374:	6818      	ldr	r0, [r3, #0]
 8008376:	f107 0110 	add.w	r1, r7, #16
 800837a:	2300      	movs	r3, #0
 800837c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800837e:	f7fe fca1 	bl	8006cc4 <xQueueGenericSend>
 8008382:	6278      	str	r0, [r7, #36]	; 0x24
 8008384:	e012      	b.n	80083ac <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008386:	4b0c      	ldr	r3, [pc, #48]	; (80083b8 <xTimerGenericCommand+0x98>)
 8008388:	6818      	ldr	r0, [r3, #0]
 800838a:	f107 0110 	add.w	r1, r7, #16
 800838e:	2300      	movs	r3, #0
 8008390:	2200      	movs	r2, #0
 8008392:	f7fe fc97 	bl	8006cc4 <xQueueGenericSend>
 8008396:	6278      	str	r0, [r7, #36]	; 0x24
 8008398:	e008      	b.n	80083ac <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800839a:	4b07      	ldr	r3, [pc, #28]	; (80083b8 <xTimerGenericCommand+0x98>)
 800839c:	6818      	ldr	r0, [r3, #0]
 800839e:	f107 0110 	add.w	r1, r7, #16
 80083a2:	2300      	movs	r3, #0
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	f7fe fd8b 	bl	8006ec0 <xQueueGenericSendFromISR>
 80083aa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3728      	adds	r7, #40	; 0x28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	200010f0 	.word	0x200010f0

080083bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b088      	sub	sp, #32
 80083c0:	af02      	add	r7, sp, #8
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083c6:	4b22      	ldr	r3, [pc, #136]	; (8008450 <prvProcessExpiredTimer+0x94>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	3304      	adds	r3, #4
 80083d4:	4618      	mov	r0, r3
 80083d6:	f7fe fb47 	bl	8006a68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80083e0:	f003 0304 	and.w	r3, r3, #4
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d022      	beq.n	800842e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	699a      	ldr	r2, [r3, #24]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	18d1      	adds	r1, r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	6978      	ldr	r0, [r7, #20]
 80083f6:	f000 f8d1 	bl	800859c <prvInsertTimerInActiveList>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d01f      	beq.n	8008440 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008400:	2300      	movs	r3, #0
 8008402:	9300      	str	r3, [sp, #0]
 8008404:	2300      	movs	r3, #0
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	2100      	movs	r1, #0
 800840a:	6978      	ldr	r0, [r7, #20]
 800840c:	f7ff ff88 	bl	8008320 <xTimerGenericCommand>
 8008410:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d113      	bne.n	8008440 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	60fb      	str	r3, [r7, #12]
}
 800842a:	bf00      	nop
 800842c:	e7fe      	b.n	800842c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008434:	f023 0301 	bic.w	r3, r3, #1
 8008438:	b2da      	uxtb	r2, r3
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	6a1b      	ldr	r3, [r3, #32]
 8008444:	6978      	ldr	r0, [r7, #20]
 8008446:	4798      	blx	r3
}
 8008448:	bf00      	nop
 800844a:	3718      	adds	r7, #24
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}
 8008450:	200010e8 	.word	0x200010e8

08008454 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800845c:	f107 0308 	add.w	r3, r7, #8
 8008460:	4618      	mov	r0, r3
 8008462:	f000 f857 	bl	8008514 <prvGetNextExpireTime>
 8008466:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	4619      	mov	r1, r3
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f000 f803 	bl	8008478 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008472:	f000 f8d5 	bl	8008620 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008476:	e7f1      	b.n	800845c <prvTimerTask+0x8>

08008478 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008482:	f7ff fa43 	bl	800790c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008486:	f107 0308 	add.w	r3, r7, #8
 800848a:	4618      	mov	r0, r3
 800848c:	f000 f866 	bl	800855c <prvSampleTimeNow>
 8008490:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d130      	bne.n	80084fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d10a      	bne.n	80084b4 <prvProcessTimerOrBlockTask+0x3c>
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d806      	bhi.n	80084b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80084a6:	f7ff fa3f 	bl	8007928 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80084aa:	68f9      	ldr	r1, [r7, #12]
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7ff ff85 	bl	80083bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80084b2:	e024      	b.n	80084fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d008      	beq.n	80084cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80084ba:	4b13      	ldr	r3, [pc, #76]	; (8008508 <prvProcessTimerOrBlockTask+0x90>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d101      	bne.n	80084c8 <prvProcessTimerOrBlockTask+0x50>
 80084c4:	2301      	movs	r3, #1
 80084c6:	e000      	b.n	80084ca <prvProcessTimerOrBlockTask+0x52>
 80084c8:	2300      	movs	r3, #0
 80084ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80084cc:	4b0f      	ldr	r3, [pc, #60]	; (800850c <prvProcessTimerOrBlockTask+0x94>)
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	683a      	ldr	r2, [r7, #0]
 80084d8:	4619      	mov	r1, r3
 80084da:	f7fe ffa7 	bl	800742c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80084de:	f7ff fa23 	bl	8007928 <xTaskResumeAll>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10a      	bne.n	80084fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80084e8:	4b09      	ldr	r3, [pc, #36]	; (8008510 <prvProcessTimerOrBlockTask+0x98>)
 80084ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	f3bf 8f6f 	isb	sy
}
 80084f8:	e001      	b.n	80084fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80084fa:	f7ff fa15 	bl	8007928 <xTaskResumeAll>
}
 80084fe:	bf00      	nop
 8008500:	3710      	adds	r7, #16
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	200010ec 	.word	0x200010ec
 800850c:	200010f0 	.word	0x200010f0
 8008510:	e000ed04 	.word	0xe000ed04

08008514 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008514:	b480      	push	{r7}
 8008516:	b085      	sub	sp, #20
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800851c:	4b0e      	ldr	r3, [pc, #56]	; (8008558 <prvGetNextExpireTime+0x44>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d101      	bne.n	800852a <prvGetNextExpireTime+0x16>
 8008526:	2201      	movs	r2, #1
 8008528:	e000      	b.n	800852c <prvGetNextExpireTime+0x18>
 800852a:	2200      	movs	r2, #0
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d105      	bne.n	8008544 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008538:	4b07      	ldr	r3, [pc, #28]	; (8008558 <prvGetNextExpireTime+0x44>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	60fb      	str	r3, [r7, #12]
 8008542:	e001      	b.n	8008548 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008544:	2300      	movs	r3, #0
 8008546:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008548:	68fb      	ldr	r3, [r7, #12]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3714      	adds	r7, #20
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	200010e8 	.word	0x200010e8

0800855c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008564:	f7ff fa7e 	bl	8007a64 <xTaskGetTickCount>
 8008568:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800856a:	4b0b      	ldr	r3, [pc, #44]	; (8008598 <prvSampleTimeNow+0x3c>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	429a      	cmp	r2, r3
 8008572:	d205      	bcs.n	8008580 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008574:	f000 f936 	bl	80087e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	e002      	b.n	8008586 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008586:	4a04      	ldr	r2, [pc, #16]	; (8008598 <prvSampleTimeNow+0x3c>)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800858c:	68fb      	ldr	r3, [r7, #12]
}
 800858e:	4618      	mov	r0, r3
 8008590:	3710      	adds	r7, #16
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	200010f8 	.word	0x200010f8

0800859c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b086      	sub	sp, #24
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	607a      	str	r2, [r7, #4]
 80085a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80085aa:	2300      	movs	r3, #0
 80085ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	429a      	cmp	r2, r3
 80085c0:	d812      	bhi.n	80085e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	1ad2      	subs	r2, r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	699b      	ldr	r3, [r3, #24]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d302      	bcc.n	80085d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80085d0:	2301      	movs	r3, #1
 80085d2:	617b      	str	r3, [r7, #20]
 80085d4:	e01b      	b.n	800860e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80085d6:	4b10      	ldr	r3, [pc, #64]	; (8008618 <prvInsertTimerInActiveList+0x7c>)
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	3304      	adds	r3, #4
 80085de:	4619      	mov	r1, r3
 80085e0:	4610      	mov	r0, r2
 80085e2:	f7fe fa08 	bl	80069f6 <vListInsert>
 80085e6:	e012      	b.n	800860e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d206      	bcs.n	80085fe <prvInsertTimerInActiveList+0x62>
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d302      	bcc.n	80085fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80085f8:	2301      	movs	r3, #1
 80085fa:	617b      	str	r3, [r7, #20]
 80085fc:	e007      	b.n	800860e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80085fe:	4b07      	ldr	r3, [pc, #28]	; (800861c <prvInsertTimerInActiveList+0x80>)
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	3304      	adds	r3, #4
 8008606:	4619      	mov	r1, r3
 8008608:	4610      	mov	r0, r2
 800860a:	f7fe f9f4 	bl	80069f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800860e:	697b      	ldr	r3, [r7, #20]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3718      	adds	r7, #24
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	200010ec 	.word	0x200010ec
 800861c:	200010e8 	.word	0x200010e8

08008620 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b08e      	sub	sp, #56	; 0x38
 8008624:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008626:	e0ca      	b.n	80087be <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2b00      	cmp	r3, #0
 800862c:	da18      	bge.n	8008660 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800862e:	1d3b      	adds	r3, r7, #4
 8008630:	3304      	adds	r3, #4
 8008632:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008636:	2b00      	cmp	r3, #0
 8008638:	d10a      	bne.n	8008650 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800863a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863e:	f383 8811 	msr	BASEPRI, r3
 8008642:	f3bf 8f6f 	isb	sy
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	61fb      	str	r3, [r7, #28]
}
 800864c:	bf00      	nop
 800864e:	e7fe      	b.n	800864e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008656:	6850      	ldr	r0, [r2, #4]
 8008658:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800865a:	6892      	ldr	r2, [r2, #8]
 800865c:	4611      	mov	r1, r2
 800865e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2b00      	cmp	r3, #0
 8008664:	f2c0 80ab 	blt.w	80087be <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800866c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866e:	695b      	ldr	r3, [r3, #20]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d004      	beq.n	800867e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008676:	3304      	adds	r3, #4
 8008678:	4618      	mov	r0, r3
 800867a:	f7fe f9f5 	bl	8006a68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800867e:	463b      	mov	r3, r7
 8008680:	4618      	mov	r0, r3
 8008682:	f7ff ff6b 	bl	800855c <prvSampleTimeNow>
 8008686:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2b09      	cmp	r3, #9
 800868c:	f200 8096 	bhi.w	80087bc <prvProcessReceivedCommands+0x19c>
 8008690:	a201      	add	r2, pc, #4	; (adr r2, 8008698 <prvProcessReceivedCommands+0x78>)
 8008692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008696:	bf00      	nop
 8008698:	080086c1 	.word	0x080086c1
 800869c:	080086c1 	.word	0x080086c1
 80086a0:	080086c1 	.word	0x080086c1
 80086a4:	08008735 	.word	0x08008735
 80086a8:	08008749 	.word	0x08008749
 80086ac:	08008793 	.word	0x08008793
 80086b0:	080086c1 	.word	0x080086c1
 80086b4:	080086c1 	.word	0x080086c1
 80086b8:	08008735 	.word	0x08008735
 80086bc:	08008749 	.word	0x08008749
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80086c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086c6:	f043 0301 	orr.w	r3, r3, #1
 80086ca:	b2da      	uxtb	r2, r3
 80086cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086d6:	699b      	ldr	r3, [r3, #24]
 80086d8:	18d1      	adds	r1, r2, r3
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086e0:	f7ff ff5c 	bl	800859c <prvInsertTimerInActiveList>
 80086e4:	4603      	mov	r3, r0
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d069      	beq.n	80087be <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086f8:	f003 0304 	and.w	r3, r3, #4
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d05e      	beq.n	80087be <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008700:	68ba      	ldr	r2, [r7, #8]
 8008702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	441a      	add	r2, r3
 8008708:	2300      	movs	r3, #0
 800870a:	9300      	str	r3, [sp, #0]
 800870c:	2300      	movs	r3, #0
 800870e:	2100      	movs	r1, #0
 8008710:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008712:	f7ff fe05 	bl	8008320 <xTimerGenericCommand>
 8008716:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008718:	6a3b      	ldr	r3, [r7, #32]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d14f      	bne.n	80087be <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800871e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008722:	f383 8811 	msr	BASEPRI, r3
 8008726:	f3bf 8f6f 	isb	sy
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	61bb      	str	r3, [r7, #24]
}
 8008730:	bf00      	nop
 8008732:	e7fe      	b.n	8008732 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008736:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800873a:	f023 0301 	bic.w	r3, r3, #1
 800873e:	b2da      	uxtb	r2, r3
 8008740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008742:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008746:	e03a      	b.n	80087be <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800874a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800874e:	f043 0301 	orr.w	r3, r3, #1
 8008752:	b2da      	uxtb	r2, r3
 8008754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008756:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800875a:	68ba      	ldr	r2, [r7, #8]
 800875c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800875e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d10a      	bne.n	800877e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	617b      	str	r3, [r7, #20]
}
 800877a:	bf00      	nop
 800877c:	e7fe      	b.n	800877c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800877e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008780:	699a      	ldr	r2, [r3, #24]
 8008782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008784:	18d1      	adds	r1, r2, r3
 8008786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800878a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800878c:	f7ff ff06 	bl	800859c <prvInsertTimerInActiveList>
					break;
 8008790:	e015      	b.n	80087be <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008794:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008798:	f003 0302 	and.w	r3, r3, #2
 800879c:	2b00      	cmp	r3, #0
 800879e:	d103      	bne.n	80087a8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80087a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087a2:	f000 fbdd 	bl	8008f60 <vPortFree>
 80087a6:	e00a      	b.n	80087be <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087ae:	f023 0301 	bic.w	r3, r3, #1
 80087b2:	b2da      	uxtb	r2, r3
 80087b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80087ba:	e000      	b.n	80087be <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80087bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087be:	4b08      	ldr	r3, [pc, #32]	; (80087e0 <prvProcessReceivedCommands+0x1c0>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	1d39      	adds	r1, r7, #4
 80087c4:	2200      	movs	r2, #0
 80087c6:	4618      	mov	r0, r3
 80087c8:	f7fe fc16 	bl	8006ff8 <xQueueReceive>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f47f af2a 	bne.w	8008628 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80087d4:	bf00      	nop
 80087d6:	bf00      	nop
 80087d8:	3730      	adds	r7, #48	; 0x30
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	200010f0 	.word	0x200010f0

080087e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b088      	sub	sp, #32
 80087e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087ea:	e048      	b.n	800887e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087ec:	4b2d      	ldr	r3, [pc, #180]	; (80088a4 <prvSwitchTimerLists+0xc0>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087f6:	4b2b      	ldr	r3, [pc, #172]	; (80088a4 <prvSwitchTimerLists+0xc0>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	68db      	ldr	r3, [r3, #12]
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	3304      	adds	r3, #4
 8008804:	4618      	mov	r0, r3
 8008806:	f7fe f92f 	bl	8006a68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008818:	f003 0304 	and.w	r3, r3, #4
 800881c:	2b00      	cmp	r3, #0
 800881e:	d02e      	beq.n	800887e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	699b      	ldr	r3, [r3, #24]
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	4413      	add	r3, r2
 8008828:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	429a      	cmp	r2, r3
 8008830:	d90e      	bls.n	8008850 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800883e:	4b19      	ldr	r3, [pc, #100]	; (80088a4 <prvSwitchTimerLists+0xc0>)
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3304      	adds	r3, #4
 8008846:	4619      	mov	r1, r3
 8008848:	4610      	mov	r0, r2
 800884a:	f7fe f8d4 	bl	80069f6 <vListInsert>
 800884e:	e016      	b.n	800887e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008850:	2300      	movs	r3, #0
 8008852:	9300      	str	r3, [sp, #0]
 8008854:	2300      	movs	r3, #0
 8008856:	693a      	ldr	r2, [r7, #16]
 8008858:	2100      	movs	r1, #0
 800885a:	68f8      	ldr	r0, [r7, #12]
 800885c:	f7ff fd60 	bl	8008320 <xTimerGenericCommand>
 8008860:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d10a      	bne.n	800887e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886c:	f383 8811 	msr	BASEPRI, r3
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	f3bf 8f4f 	dsb	sy
 8008878:	603b      	str	r3, [r7, #0]
}
 800887a:	bf00      	nop
 800887c:	e7fe      	b.n	800887c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800887e:	4b09      	ldr	r3, [pc, #36]	; (80088a4 <prvSwitchTimerLists+0xc0>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1b1      	bne.n	80087ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008888:	4b06      	ldr	r3, [pc, #24]	; (80088a4 <prvSwitchTimerLists+0xc0>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800888e:	4b06      	ldr	r3, [pc, #24]	; (80088a8 <prvSwitchTimerLists+0xc4>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a04      	ldr	r2, [pc, #16]	; (80088a4 <prvSwitchTimerLists+0xc0>)
 8008894:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008896:	4a04      	ldr	r2, [pc, #16]	; (80088a8 <prvSwitchTimerLists+0xc4>)
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	6013      	str	r3, [r2, #0]
}
 800889c:	bf00      	nop
 800889e:	3718      	adds	r7, #24
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	200010e8 	.word	0x200010e8
 80088a8:	200010ec 	.word	0x200010ec

080088ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80088b2:	f000 f967 	bl	8008b84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80088b6:	4b15      	ldr	r3, [pc, #84]	; (800890c <prvCheckForValidListAndQueue+0x60>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d120      	bne.n	8008900 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80088be:	4814      	ldr	r0, [pc, #80]	; (8008910 <prvCheckForValidListAndQueue+0x64>)
 80088c0:	f7fe f848 	bl	8006954 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80088c4:	4813      	ldr	r0, [pc, #76]	; (8008914 <prvCheckForValidListAndQueue+0x68>)
 80088c6:	f7fe f845 	bl	8006954 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80088ca:	4b13      	ldr	r3, [pc, #76]	; (8008918 <prvCheckForValidListAndQueue+0x6c>)
 80088cc:	4a10      	ldr	r2, [pc, #64]	; (8008910 <prvCheckForValidListAndQueue+0x64>)
 80088ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80088d0:	4b12      	ldr	r3, [pc, #72]	; (800891c <prvCheckForValidListAndQueue+0x70>)
 80088d2:	4a10      	ldr	r2, [pc, #64]	; (8008914 <prvCheckForValidListAndQueue+0x68>)
 80088d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80088d6:	2300      	movs	r3, #0
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	4b11      	ldr	r3, [pc, #68]	; (8008920 <prvCheckForValidListAndQueue+0x74>)
 80088dc:	4a11      	ldr	r2, [pc, #68]	; (8008924 <prvCheckForValidListAndQueue+0x78>)
 80088de:	2110      	movs	r1, #16
 80088e0:	200a      	movs	r0, #10
 80088e2:	f7fe f953 	bl	8006b8c <xQueueGenericCreateStatic>
 80088e6:	4603      	mov	r3, r0
 80088e8:	4a08      	ldr	r2, [pc, #32]	; (800890c <prvCheckForValidListAndQueue+0x60>)
 80088ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80088ec:	4b07      	ldr	r3, [pc, #28]	; (800890c <prvCheckForValidListAndQueue+0x60>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d005      	beq.n	8008900 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80088f4:	4b05      	ldr	r3, [pc, #20]	; (800890c <prvCheckForValidListAndQueue+0x60>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	490b      	ldr	r1, [pc, #44]	; (8008928 <prvCheckForValidListAndQueue+0x7c>)
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7fe fd6c 	bl	80073d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008900:	f000 f970 	bl	8008be4 <vPortExitCritical>
}
 8008904:	bf00      	nop
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	200010f0 	.word	0x200010f0
 8008910:	200010c0 	.word	0x200010c0
 8008914:	200010d4 	.word	0x200010d4
 8008918:	200010e8 	.word	0x200010e8
 800891c:	200010ec 	.word	0x200010ec
 8008920:	2000119c 	.word	0x2000119c
 8008924:	200010fc 	.word	0x200010fc
 8008928:	0800c2f4 	.word	0x0800c2f4

0800892c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	3b04      	subs	r3, #4
 800893c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008944:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	3b04      	subs	r3, #4
 800894a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	f023 0201 	bic.w	r2, r3, #1
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	3b04      	subs	r3, #4
 800895a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800895c:	4a0c      	ldr	r2, [pc, #48]	; (8008990 <pxPortInitialiseStack+0x64>)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	3b14      	subs	r3, #20
 8008966:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3b04      	subs	r3, #4
 8008972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f06f 0202 	mvn.w	r2, #2
 800897a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	3b20      	subs	r3, #32
 8008980:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008982:	68fb      	ldr	r3, [r7, #12]
}
 8008984:	4618      	mov	r0, r3
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr
 8008990:	08008995 	.word	0x08008995

08008994 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800899a:	2300      	movs	r3, #0
 800899c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800899e:	4b12      	ldr	r3, [pc, #72]	; (80089e8 <prvTaskExitError+0x54>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089a6:	d00a      	beq.n	80089be <prvTaskExitError+0x2a>
	__asm volatile
 80089a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ac:	f383 8811 	msr	BASEPRI, r3
 80089b0:	f3bf 8f6f 	isb	sy
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	60fb      	str	r3, [r7, #12]
}
 80089ba:	bf00      	nop
 80089bc:	e7fe      	b.n	80089bc <prvTaskExitError+0x28>
	__asm volatile
 80089be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c2:	f383 8811 	msr	BASEPRI, r3
 80089c6:	f3bf 8f6f 	isb	sy
 80089ca:	f3bf 8f4f 	dsb	sy
 80089ce:	60bb      	str	r3, [r7, #8]
}
 80089d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80089d2:	bf00      	nop
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d0fc      	beq.n	80089d4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80089da:	bf00      	nop
 80089dc:	bf00      	nop
 80089de:	3714      	adds	r7, #20
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr
 80089e8:	20000010 	.word	0x20000010
 80089ec:	00000000 	.word	0x00000000

080089f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80089f0:	4b07      	ldr	r3, [pc, #28]	; (8008a10 <pxCurrentTCBConst2>)
 80089f2:	6819      	ldr	r1, [r3, #0]
 80089f4:	6808      	ldr	r0, [r1, #0]
 80089f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fa:	f380 8809 	msr	PSP, r0
 80089fe:	f3bf 8f6f 	isb	sy
 8008a02:	f04f 0000 	mov.w	r0, #0
 8008a06:	f380 8811 	msr	BASEPRI, r0
 8008a0a:	4770      	bx	lr
 8008a0c:	f3af 8000 	nop.w

08008a10 <pxCurrentTCBConst2>:
 8008a10:	20000bc0 	.word	0x20000bc0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008a14:	bf00      	nop
 8008a16:	bf00      	nop

08008a18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008a18:	4808      	ldr	r0, [pc, #32]	; (8008a3c <prvPortStartFirstTask+0x24>)
 8008a1a:	6800      	ldr	r0, [r0, #0]
 8008a1c:	6800      	ldr	r0, [r0, #0]
 8008a1e:	f380 8808 	msr	MSP, r0
 8008a22:	f04f 0000 	mov.w	r0, #0
 8008a26:	f380 8814 	msr	CONTROL, r0
 8008a2a:	b662      	cpsie	i
 8008a2c:	b661      	cpsie	f
 8008a2e:	f3bf 8f4f 	dsb	sy
 8008a32:	f3bf 8f6f 	isb	sy
 8008a36:	df00      	svc	0
 8008a38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008a3a:	bf00      	nop
 8008a3c:	e000ed08 	.word	0xe000ed08

08008a40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008a46:	4b46      	ldr	r3, [pc, #280]	; (8008b60 <xPortStartScheduler+0x120>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a46      	ldr	r2, [pc, #280]	; (8008b64 <xPortStartScheduler+0x124>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d10a      	bne.n	8008a66 <xPortStartScheduler+0x26>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	613b      	str	r3, [r7, #16]
}
 8008a62:	bf00      	nop
 8008a64:	e7fe      	b.n	8008a64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008a66:	4b3e      	ldr	r3, [pc, #248]	; (8008b60 <xPortStartScheduler+0x120>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a3f      	ldr	r2, [pc, #252]	; (8008b68 <xPortStartScheduler+0x128>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d10a      	bne.n	8008a86 <xPortStartScheduler+0x46>
	__asm volatile
 8008a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a74:	f383 8811 	msr	BASEPRI, r3
 8008a78:	f3bf 8f6f 	isb	sy
 8008a7c:	f3bf 8f4f 	dsb	sy
 8008a80:	60fb      	str	r3, [r7, #12]
}
 8008a82:	bf00      	nop
 8008a84:	e7fe      	b.n	8008a84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008a86:	4b39      	ldr	r3, [pc, #228]	; (8008b6c <xPortStartScheduler+0x12c>)
 8008a88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	22ff      	movs	r2, #255	; 0xff
 8008a96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008aa0:	78fb      	ldrb	r3, [r7, #3]
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	4b31      	ldr	r3, [pc, #196]	; (8008b70 <xPortStartScheduler+0x130>)
 8008aac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008aae:	4b31      	ldr	r3, [pc, #196]	; (8008b74 <xPortStartScheduler+0x134>)
 8008ab0:	2207      	movs	r2, #7
 8008ab2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ab4:	e009      	b.n	8008aca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008ab6:	4b2f      	ldr	r3, [pc, #188]	; (8008b74 <xPortStartScheduler+0x134>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	3b01      	subs	r3, #1
 8008abc:	4a2d      	ldr	r2, [pc, #180]	; (8008b74 <xPortStartScheduler+0x134>)
 8008abe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ac0:	78fb      	ldrb	r3, [r7, #3]
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	005b      	lsls	r3, r3, #1
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008aca:	78fb      	ldrb	r3, [r7, #3]
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ad2:	2b80      	cmp	r3, #128	; 0x80
 8008ad4:	d0ef      	beq.n	8008ab6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008ad6:	4b27      	ldr	r3, [pc, #156]	; (8008b74 <xPortStartScheduler+0x134>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f1c3 0307 	rsb	r3, r3, #7
 8008ade:	2b04      	cmp	r3, #4
 8008ae0:	d00a      	beq.n	8008af8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae6:	f383 8811 	msr	BASEPRI, r3
 8008aea:	f3bf 8f6f 	isb	sy
 8008aee:	f3bf 8f4f 	dsb	sy
 8008af2:	60bb      	str	r3, [r7, #8]
}
 8008af4:	bf00      	nop
 8008af6:	e7fe      	b.n	8008af6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008af8:	4b1e      	ldr	r3, [pc, #120]	; (8008b74 <xPortStartScheduler+0x134>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	021b      	lsls	r3, r3, #8
 8008afe:	4a1d      	ldr	r2, [pc, #116]	; (8008b74 <xPortStartScheduler+0x134>)
 8008b00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b02:	4b1c      	ldr	r3, [pc, #112]	; (8008b74 <xPortStartScheduler+0x134>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008b0a:	4a1a      	ldr	r2, [pc, #104]	; (8008b74 <xPortStartScheduler+0x134>)
 8008b0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b16:	4b18      	ldr	r3, [pc, #96]	; (8008b78 <xPortStartScheduler+0x138>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a17      	ldr	r2, [pc, #92]	; (8008b78 <xPortStartScheduler+0x138>)
 8008b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008b20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b22:	4b15      	ldr	r3, [pc, #84]	; (8008b78 <xPortStartScheduler+0x138>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a14      	ldr	r2, [pc, #80]	; (8008b78 <xPortStartScheduler+0x138>)
 8008b28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008b2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b2e:	f000 f8dd 	bl	8008cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b32:	4b12      	ldr	r3, [pc, #72]	; (8008b7c <xPortStartScheduler+0x13c>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008b38:	f000 f8fc 	bl	8008d34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008b3c:	4b10      	ldr	r3, [pc, #64]	; (8008b80 <xPortStartScheduler+0x140>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a0f      	ldr	r2, [pc, #60]	; (8008b80 <xPortStartScheduler+0x140>)
 8008b42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008b46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b48:	f7ff ff66 	bl	8008a18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b4c:	f7ff f854 	bl	8007bf8 <vTaskSwitchContext>
	prvTaskExitError();
 8008b50:	f7ff ff20 	bl	8008994 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3718      	adds	r7, #24
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	e000ed00 	.word	0xe000ed00
 8008b64:	410fc271 	.word	0x410fc271
 8008b68:	410fc270 	.word	0x410fc270
 8008b6c:	e000e400 	.word	0xe000e400
 8008b70:	200011ec 	.word	0x200011ec
 8008b74:	200011f0 	.word	0x200011f0
 8008b78:	e000ed20 	.word	0xe000ed20
 8008b7c:	20000010 	.word	0x20000010
 8008b80:	e000ef34 	.word	0xe000ef34

08008b84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	607b      	str	r3, [r7, #4]
}
 8008b9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b9e:	4b0f      	ldr	r3, [pc, #60]	; (8008bdc <vPortEnterCritical+0x58>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	4a0d      	ldr	r2, [pc, #52]	; (8008bdc <vPortEnterCritical+0x58>)
 8008ba6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ba8:	4b0c      	ldr	r3, [pc, #48]	; (8008bdc <vPortEnterCritical+0x58>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d10f      	bne.n	8008bd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008bb0:	4b0b      	ldr	r3, [pc, #44]	; (8008be0 <vPortEnterCritical+0x5c>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00a      	beq.n	8008bd0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bbe:	f383 8811 	msr	BASEPRI, r3
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	f3bf 8f4f 	dsb	sy
 8008bca:	603b      	str	r3, [r7, #0]
}
 8008bcc:	bf00      	nop
 8008bce:	e7fe      	b.n	8008bce <vPortEnterCritical+0x4a>
	}
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr
 8008bdc:	20000010 	.word	0x20000010
 8008be0:	e000ed04 	.word	0xe000ed04

08008be4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008bea:	4b12      	ldr	r3, [pc, #72]	; (8008c34 <vPortExitCritical+0x50>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d10a      	bne.n	8008c08 <vPortExitCritical+0x24>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf6:	f383 8811 	msr	BASEPRI, r3
 8008bfa:	f3bf 8f6f 	isb	sy
 8008bfe:	f3bf 8f4f 	dsb	sy
 8008c02:	607b      	str	r3, [r7, #4]
}
 8008c04:	bf00      	nop
 8008c06:	e7fe      	b.n	8008c06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c08:	4b0a      	ldr	r3, [pc, #40]	; (8008c34 <vPortExitCritical+0x50>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3b01      	subs	r3, #1
 8008c0e:	4a09      	ldr	r2, [pc, #36]	; (8008c34 <vPortExitCritical+0x50>)
 8008c10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c12:	4b08      	ldr	r3, [pc, #32]	; (8008c34 <vPortExitCritical+0x50>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d105      	bne.n	8008c26 <vPortExitCritical+0x42>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	f383 8811 	msr	BASEPRI, r3
}
 8008c24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c26:	bf00      	nop
 8008c28:	370c      	adds	r7, #12
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr
 8008c32:	bf00      	nop
 8008c34:	20000010 	.word	0x20000010
	...

08008c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c40:	f3ef 8009 	mrs	r0, PSP
 8008c44:	f3bf 8f6f 	isb	sy
 8008c48:	4b15      	ldr	r3, [pc, #84]	; (8008ca0 <pxCurrentTCBConst>)
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	f01e 0f10 	tst.w	lr, #16
 8008c50:	bf08      	it	eq
 8008c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c5a:	6010      	str	r0, [r2, #0]
 8008c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008c60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008c64:	f380 8811 	msr	BASEPRI, r0
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	f3bf 8f6f 	isb	sy
 8008c70:	f7fe ffc2 	bl	8007bf8 <vTaskSwitchContext>
 8008c74:	f04f 0000 	mov.w	r0, #0
 8008c78:	f380 8811 	msr	BASEPRI, r0
 8008c7c:	bc09      	pop	{r0, r3}
 8008c7e:	6819      	ldr	r1, [r3, #0]
 8008c80:	6808      	ldr	r0, [r1, #0]
 8008c82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c86:	f01e 0f10 	tst.w	lr, #16
 8008c8a:	bf08      	it	eq
 8008c8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008c90:	f380 8809 	msr	PSP, r0
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	f3af 8000 	nop.w

08008ca0 <pxCurrentTCBConst>:
 8008ca0:	20000bc0 	.word	0x20000bc0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ca4:	bf00      	nop
 8008ca6:	bf00      	nop

08008ca8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
	__asm volatile
 8008cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb2:	f383 8811 	msr	BASEPRI, r3
 8008cb6:	f3bf 8f6f 	isb	sy
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	607b      	str	r3, [r7, #4]
}
 8008cc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cc2:	f7fe fedf 	bl	8007a84 <xTaskIncrementTick>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d003      	beq.n	8008cd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ccc:	4b06      	ldr	r3, [pc, #24]	; (8008ce8 <xPortSysTickHandler+0x40>)
 8008cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	f383 8811 	msr	BASEPRI, r3
}
 8008cde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ce0:	bf00      	nop
 8008ce2:	3708      	adds	r7, #8
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	e000ed04 	.word	0xe000ed04

08008cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008cec:	b480      	push	{r7}
 8008cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008cf0:	4b0b      	ldr	r3, [pc, #44]	; (8008d20 <vPortSetupTimerInterrupt+0x34>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008cf6:	4b0b      	ldr	r3, [pc, #44]	; (8008d24 <vPortSetupTimerInterrupt+0x38>)
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008cfc:	4b0a      	ldr	r3, [pc, #40]	; (8008d28 <vPortSetupTimerInterrupt+0x3c>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a0a      	ldr	r2, [pc, #40]	; (8008d2c <vPortSetupTimerInterrupt+0x40>)
 8008d02:	fba2 2303 	umull	r2, r3, r2, r3
 8008d06:	099b      	lsrs	r3, r3, #6
 8008d08:	4a09      	ldr	r2, [pc, #36]	; (8008d30 <vPortSetupTimerInterrupt+0x44>)
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d0e:	4b04      	ldr	r3, [pc, #16]	; (8008d20 <vPortSetupTimerInterrupt+0x34>)
 8008d10:	2207      	movs	r2, #7
 8008d12:	601a      	str	r2, [r3, #0]
}
 8008d14:	bf00      	nop
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	e000e010 	.word	0xe000e010
 8008d24:	e000e018 	.word	0xe000e018
 8008d28:	20000004 	.word	0x20000004
 8008d2c:	10624dd3 	.word	0x10624dd3
 8008d30:	e000e014 	.word	0xe000e014

08008d34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008d34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008d44 <vPortEnableVFP+0x10>
 8008d38:	6801      	ldr	r1, [r0, #0]
 8008d3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008d3e:	6001      	str	r1, [r0, #0]
 8008d40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008d42:	bf00      	nop
 8008d44:	e000ed88 	.word	0xe000ed88

08008d48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d4e:	f3ef 8305 	mrs	r3, IPSR
 8008d52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2b0f      	cmp	r3, #15
 8008d58:	d914      	bls.n	8008d84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d5a:	4a17      	ldr	r2, [pc, #92]	; (8008db8 <vPortValidateInterruptPriority+0x70>)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	4413      	add	r3, r2
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d64:	4b15      	ldr	r3, [pc, #84]	; (8008dbc <vPortValidateInterruptPriority+0x74>)
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	7afa      	ldrb	r2, [r7, #11]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d20a      	bcs.n	8008d84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	607b      	str	r3, [r7, #4]
}
 8008d80:	bf00      	nop
 8008d82:	e7fe      	b.n	8008d82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d84:	4b0e      	ldr	r3, [pc, #56]	; (8008dc0 <vPortValidateInterruptPriority+0x78>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008d8c:	4b0d      	ldr	r3, [pc, #52]	; (8008dc4 <vPortValidateInterruptPriority+0x7c>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d90a      	bls.n	8008daa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	603b      	str	r3, [r7, #0]
}
 8008da6:	bf00      	nop
 8008da8:	e7fe      	b.n	8008da8 <vPortValidateInterruptPriority+0x60>
	}
 8008daa:	bf00      	nop
 8008dac:	3714      	adds	r7, #20
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop
 8008db8:	e000e3f0 	.word	0xe000e3f0
 8008dbc:	200011ec 	.word	0x200011ec
 8008dc0:	e000ed0c 	.word	0xe000ed0c
 8008dc4:	200011f0 	.word	0x200011f0

08008dc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b08a      	sub	sp, #40	; 0x28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008dd4:	f7fe fd9a 	bl	800790c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008dd8:	4b5b      	ldr	r3, [pc, #364]	; (8008f48 <pvPortMalloc+0x180>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d101      	bne.n	8008de4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008de0:	f000 f920 	bl	8009024 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008de4:	4b59      	ldr	r3, [pc, #356]	; (8008f4c <pvPortMalloc+0x184>)
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4013      	ands	r3, r2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f040 8093 	bne.w	8008f18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d01d      	beq.n	8008e34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008df8:	2208      	movs	r2, #8
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f003 0307 	and.w	r3, r3, #7
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d014      	beq.n	8008e34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f023 0307 	bic.w	r3, r3, #7
 8008e10:	3308      	adds	r3, #8
 8008e12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f003 0307 	and.w	r3, r3, #7
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00a      	beq.n	8008e34 <pvPortMalloc+0x6c>
	__asm volatile
 8008e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e22:	f383 8811 	msr	BASEPRI, r3
 8008e26:	f3bf 8f6f 	isb	sy
 8008e2a:	f3bf 8f4f 	dsb	sy
 8008e2e:	617b      	str	r3, [r7, #20]
}
 8008e30:	bf00      	nop
 8008e32:	e7fe      	b.n	8008e32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d06e      	beq.n	8008f18 <pvPortMalloc+0x150>
 8008e3a:	4b45      	ldr	r3, [pc, #276]	; (8008f50 <pvPortMalloc+0x188>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d869      	bhi.n	8008f18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e44:	4b43      	ldr	r3, [pc, #268]	; (8008f54 <pvPortMalloc+0x18c>)
 8008e46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e48:	4b42      	ldr	r3, [pc, #264]	; (8008f54 <pvPortMalloc+0x18c>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e4e:	e004      	b.n	8008e5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d903      	bls.n	8008e6c <pvPortMalloc+0xa4>
 8008e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1f1      	bne.n	8008e50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008e6c:	4b36      	ldr	r3, [pc, #216]	; (8008f48 <pvPortMalloc+0x180>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d050      	beq.n	8008f18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e76:	6a3b      	ldr	r3, [r7, #32]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2208      	movs	r2, #8
 8008e7c:	4413      	add	r3, r2
 8008e7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	6a3b      	ldr	r3, [r7, #32]
 8008e86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8a:	685a      	ldr	r2, [r3, #4]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	1ad2      	subs	r2, r2, r3
 8008e90:	2308      	movs	r3, #8
 8008e92:	005b      	lsls	r3, r3, #1
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d91f      	bls.n	8008ed8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	f003 0307 	and.w	r3, r3, #7
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00a      	beq.n	8008ec0 <pvPortMalloc+0xf8>
	__asm volatile
 8008eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	613b      	str	r3, [r7, #16]
}
 8008ebc:	bf00      	nop
 8008ebe:	e7fe      	b.n	8008ebe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	1ad2      	subs	r2, r2, r3
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ed2:	69b8      	ldr	r0, [r7, #24]
 8008ed4:	f000 f908 	bl	80090e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ed8:	4b1d      	ldr	r3, [pc, #116]	; (8008f50 <pvPortMalloc+0x188>)
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	1ad3      	subs	r3, r2, r3
 8008ee2:	4a1b      	ldr	r2, [pc, #108]	; (8008f50 <pvPortMalloc+0x188>)
 8008ee4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ee6:	4b1a      	ldr	r3, [pc, #104]	; (8008f50 <pvPortMalloc+0x188>)
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	4b1b      	ldr	r3, [pc, #108]	; (8008f58 <pvPortMalloc+0x190>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d203      	bcs.n	8008efa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ef2:	4b17      	ldr	r3, [pc, #92]	; (8008f50 <pvPortMalloc+0x188>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a18      	ldr	r2, [pc, #96]	; (8008f58 <pvPortMalloc+0x190>)
 8008ef8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008efc:	685a      	ldr	r2, [r3, #4]
 8008efe:	4b13      	ldr	r3, [pc, #76]	; (8008f4c <pvPortMalloc+0x184>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	431a      	orrs	r2, r3
 8008f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008f0e:	4b13      	ldr	r3, [pc, #76]	; (8008f5c <pvPortMalloc+0x194>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3301      	adds	r3, #1
 8008f14:	4a11      	ldr	r2, [pc, #68]	; (8008f5c <pvPortMalloc+0x194>)
 8008f16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f18:	f7fe fd06 	bl	8007928 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	f003 0307 	and.w	r3, r3, #7
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00a      	beq.n	8008f3c <pvPortMalloc+0x174>
	__asm volatile
 8008f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	60fb      	str	r3, [r7, #12]
}
 8008f38:	bf00      	nop
 8008f3a:	e7fe      	b.n	8008f3a <pvPortMalloc+0x172>
	return pvReturn;
 8008f3c:	69fb      	ldr	r3, [r7, #28]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3728      	adds	r7, #40	; 0x28
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
 8008f46:	bf00      	nop
 8008f48:	20004dfc 	.word	0x20004dfc
 8008f4c:	20004e10 	.word	0x20004e10
 8008f50:	20004e00 	.word	0x20004e00
 8008f54:	20004df4 	.word	0x20004df4
 8008f58:	20004e04 	.word	0x20004e04
 8008f5c:	20004e08 	.word	0x20004e08

08008f60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d04d      	beq.n	800900e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008f72:	2308      	movs	r3, #8
 8008f74:	425b      	negs	r3, r3
 8008f76:	697a      	ldr	r2, [r7, #20]
 8008f78:	4413      	add	r3, r2
 8008f7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	685a      	ldr	r2, [r3, #4]
 8008f84:	4b24      	ldr	r3, [pc, #144]	; (8009018 <vPortFree+0xb8>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4013      	ands	r3, r2
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10a      	bne.n	8008fa4 <vPortFree+0x44>
	__asm volatile
 8008f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	60fb      	str	r3, [r7, #12]
}
 8008fa0:	bf00      	nop
 8008fa2:	e7fe      	b.n	8008fa2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00a      	beq.n	8008fc2 <vPortFree+0x62>
	__asm volatile
 8008fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb0:	f383 8811 	msr	BASEPRI, r3
 8008fb4:	f3bf 8f6f 	isb	sy
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	60bb      	str	r3, [r7, #8]
}
 8008fbe:	bf00      	nop
 8008fc0:	e7fe      	b.n	8008fc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	685a      	ldr	r2, [r3, #4]
 8008fc6:	4b14      	ldr	r3, [pc, #80]	; (8009018 <vPortFree+0xb8>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4013      	ands	r3, r2
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d01e      	beq.n	800900e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d11a      	bne.n	800900e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	685a      	ldr	r2, [r3, #4]
 8008fdc:	4b0e      	ldr	r3, [pc, #56]	; (8009018 <vPortFree+0xb8>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	43db      	mvns	r3, r3
 8008fe2:	401a      	ands	r2, r3
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008fe8:	f7fe fc90 	bl	800790c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	685a      	ldr	r2, [r3, #4]
 8008ff0:	4b0a      	ldr	r3, [pc, #40]	; (800901c <vPortFree+0xbc>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	4a09      	ldr	r2, [pc, #36]	; (800901c <vPortFree+0xbc>)
 8008ff8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ffa:	6938      	ldr	r0, [r7, #16]
 8008ffc:	f000 f874 	bl	80090e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009000:	4b07      	ldr	r3, [pc, #28]	; (8009020 <vPortFree+0xc0>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3301      	adds	r3, #1
 8009006:	4a06      	ldr	r2, [pc, #24]	; (8009020 <vPortFree+0xc0>)
 8009008:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800900a:	f7fe fc8d 	bl	8007928 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800900e:	bf00      	nop
 8009010:	3718      	adds	r7, #24
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	20004e10 	.word	0x20004e10
 800901c:	20004e00 	.word	0x20004e00
 8009020:	20004e0c 	.word	0x20004e0c

08009024 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800902a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800902e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009030:	4b27      	ldr	r3, [pc, #156]	; (80090d0 <prvHeapInit+0xac>)
 8009032:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f003 0307 	and.w	r3, r3, #7
 800903a:	2b00      	cmp	r3, #0
 800903c:	d00c      	beq.n	8009058 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	3307      	adds	r3, #7
 8009042:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f023 0307 	bic.w	r3, r3, #7
 800904a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	1ad3      	subs	r3, r2, r3
 8009052:	4a1f      	ldr	r2, [pc, #124]	; (80090d0 <prvHeapInit+0xac>)
 8009054:	4413      	add	r3, r2
 8009056:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800905c:	4a1d      	ldr	r2, [pc, #116]	; (80090d4 <prvHeapInit+0xb0>)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009062:	4b1c      	ldr	r3, [pc, #112]	; (80090d4 <prvHeapInit+0xb0>)
 8009064:	2200      	movs	r2, #0
 8009066:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	68ba      	ldr	r2, [r7, #8]
 800906c:	4413      	add	r3, r2
 800906e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009070:	2208      	movs	r2, #8
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	1a9b      	subs	r3, r3, r2
 8009076:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f023 0307 	bic.w	r3, r3, #7
 800907e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	4a15      	ldr	r2, [pc, #84]	; (80090d8 <prvHeapInit+0xb4>)
 8009084:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009086:	4b14      	ldr	r3, [pc, #80]	; (80090d8 <prvHeapInit+0xb4>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	2200      	movs	r2, #0
 800908c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800908e:	4b12      	ldr	r3, [pc, #72]	; (80090d8 <prvHeapInit+0xb4>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	2200      	movs	r2, #0
 8009094:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	1ad2      	subs	r2, r2, r3
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090a4:	4b0c      	ldr	r3, [pc, #48]	; (80090d8 <prvHeapInit+0xb4>)
 80090a6:	681a      	ldr	r2, [r3, #0]
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	4a0a      	ldr	r2, [pc, #40]	; (80090dc <prvHeapInit+0xb8>)
 80090b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	4a09      	ldr	r2, [pc, #36]	; (80090e0 <prvHeapInit+0xbc>)
 80090ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090bc:	4b09      	ldr	r3, [pc, #36]	; (80090e4 <prvHeapInit+0xc0>)
 80090be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80090c2:	601a      	str	r2, [r3, #0]
}
 80090c4:	bf00      	nop
 80090c6:	3714      	adds	r7, #20
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr
 80090d0:	200011f4 	.word	0x200011f4
 80090d4:	20004df4 	.word	0x20004df4
 80090d8:	20004dfc 	.word	0x20004dfc
 80090dc:	20004e04 	.word	0x20004e04
 80090e0:	20004e00 	.word	0x20004e00
 80090e4:	20004e10 	.word	0x20004e10

080090e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80090f0:	4b28      	ldr	r3, [pc, #160]	; (8009194 <prvInsertBlockIntoFreeList+0xac>)
 80090f2:	60fb      	str	r3, [r7, #12]
 80090f4:	e002      	b.n	80090fc <prvInsertBlockIntoFreeList+0x14>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	60fb      	str	r3, [r7, #12]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	429a      	cmp	r2, r3
 8009104:	d8f7      	bhi.n	80090f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	68ba      	ldr	r2, [r7, #8]
 8009110:	4413      	add	r3, r2
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	429a      	cmp	r2, r3
 8009116:	d108      	bne.n	800912a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	441a      	add	r2, r3
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	68ba      	ldr	r2, [r7, #8]
 8009134:	441a      	add	r2, r3
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	429a      	cmp	r2, r3
 800913c:	d118      	bne.n	8009170 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	4b15      	ldr	r3, [pc, #84]	; (8009198 <prvInsertBlockIntoFreeList+0xb0>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	429a      	cmp	r2, r3
 8009148:	d00d      	beq.n	8009166 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	441a      	add	r2, r3
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	601a      	str	r2, [r3, #0]
 8009164:	e008      	b.n	8009178 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009166:	4b0c      	ldr	r3, [pc, #48]	; (8009198 <prvInsertBlockIntoFreeList+0xb0>)
 8009168:	681a      	ldr	r2, [r3, #0]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	e003      	b.n	8009178 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009178:	68fa      	ldr	r2, [r7, #12]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	429a      	cmp	r2, r3
 800917e:	d002      	beq.n	8009186 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009186:	bf00      	nop
 8009188:	3714      	adds	r7, #20
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	20004df4 	.word	0x20004df4
 8009198:	20004dfc 	.word	0x20004dfc

0800919c <_ZdlPvj>:
 800919c:	f000 b93b 	b.w	8009416 <_ZdlPv>

080091a0 <_Znwj>:
 80091a0:	2801      	cmp	r0, #1
 80091a2:	bf38      	it	cc
 80091a4:	2001      	movcc	r0, #1
 80091a6:	b510      	push	{r4, lr}
 80091a8:	4604      	mov	r4, r0
 80091aa:	4620      	mov	r0, r4
 80091ac:	f000 fcbc 	bl	8009b28 <malloc>
 80091b0:	b100      	cbz	r0, 80091b4 <_Znwj+0x14>
 80091b2:	bd10      	pop	{r4, pc}
 80091b4:	f000 f932 	bl	800941c <_ZSt15get_new_handlerv>
 80091b8:	b908      	cbnz	r0, 80091be <_Znwj+0x1e>
 80091ba:	f000 f9b9 	bl	8009530 <abort>
 80091be:	4780      	blx	r0
 80091c0:	e7f3      	b.n	80091aa <_Znwj+0xa>

080091c2 <_ZNSaIcEC1Ev>:
 80091c2:	4770      	bx	lr

080091c4 <_ZNSaIcED1Ev>:
 80091c4:	4770      	bx	lr

080091c6 <_ZSt17__throw_bad_allocv>:
 80091c6:	b508      	push	{r3, lr}
 80091c8:	f000 f9b2 	bl	8009530 <abort>

080091cc <_ZSt28__throw_bad_array_new_lengthv>:
 80091cc:	b508      	push	{r3, lr}
 80091ce:	f000 f9af 	bl	8009530 <abort>

080091d2 <_ZSt19__throw_logic_errorPKc>:
 80091d2:	b508      	push	{r3, lr}
 80091d4:	f000 f9ac 	bl	8009530 <abort>

080091d8 <_ZSt20__throw_length_errorPKc>:
 80091d8:	b508      	push	{r3, lr}
 80091da:	f000 f9a9 	bl	8009530 <abort>
	...

080091e0 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>:
 80091e0:	290d      	cmp	r1, #13
 80091e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e4:	4605      	mov	r5, r0
 80091e6:	d81c      	bhi.n	8009222 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x42>
 80091e8:	2900      	cmp	r1, #0
 80091ea:	d035      	beq.n	8009258 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x78>
 80091ec:	4b1b      	ldr	r3, [pc, #108]	; (800925c <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x7c>)
 80091ee:	5c5c      	ldrb	r4, [r3, r1]
 80091f0:	4620      	mov	r0, r4
 80091f2:	f7f7 f9a1 	bl	8000538 <__aeabi_i2d>
 80091f6:	4606      	mov	r6, r0
 80091f8:	6828      	ldr	r0, [r5, #0]
 80091fa:	460f      	mov	r7, r1
 80091fc:	f7f7 f9ae 	bl	800055c <__aeabi_f2d>
 8009200:	4602      	mov	r2, r0
 8009202:	460b      	mov	r3, r1
 8009204:	4630      	mov	r0, r6
 8009206:	4639      	mov	r1, r7
 8009208:	f7f7 fa00 	bl	800060c <__aeabi_dmul>
 800920c:	ec41 0b10 	vmov	d0, r0, r1
 8009210:	f000 f90e 	bl	8009430 <floor>
 8009214:	ec51 0b10 	vmov	r0, r1, d0
 8009218:	f7f7 fcd0 	bl	8000bbc <__aeabi_d2uiz>
 800921c:	6068      	str	r0, [r5, #4]
 800921e:	4620      	mov	r0, r4
 8009220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009222:	4a0f      	ldr	r2, [pc, #60]	; (8009260 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x80>)
 8009224:	23f9      	movs	r3, #249	; 0xf9
 8009226:	1058      	asrs	r0, r3, #1
 8009228:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 800922c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8009230:	428e      	cmp	r6, r1
 8009232:	bf3b      	ittet	cc
 8009234:	1a1b      	subcc	r3, r3, r0
 8009236:	f103 33ff 	addcc.w	r3, r3, #4294967295	; 0xffffffff
 800923a:	4603      	movcs	r3, r0
 800923c:	1d22      	addcc	r2, r4, #4
 800923e:	2b00      	cmp	r3, #0
 8009240:	dcf1      	bgt.n	8009226 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x46>
 8009242:	4b08      	ldr	r3, [pc, #32]	; (8009264 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x84>)
 8009244:	6814      	ldr	r4, [r2, #0]
 8009246:	429a      	cmp	r2, r3
 8009248:	d003      	beq.n	8009252 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x72>
 800924a:	4620      	mov	r0, r4
 800924c:	f7f7 f964 	bl	8000518 <__aeabi_ui2d>
 8009250:	e7d1      	b.n	80091f6 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x16>
 8009252:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009256:	e7e1      	b.n	800921c <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3c>
 8009258:	2401      	movs	r4, #1
 800925a:	e7e0      	b.n	800921e <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3e>
 800925c:	0800c744 	.word	0x0800c744
 8009260:	0800c358 	.word	0x0800c358
 8009264:	0800c73c 	.word	0x0800c73c

08009268 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>:
 8009268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800926c:	ed2d 8b02 	vpush	{d8}
 8009270:	4692      	mov	sl, r2
 8009272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009274:	eb03 0802 	add.w	r8, r3, r2
 8009278:	684b      	ldr	r3, [r1, #4]
 800927a:	4598      	cmp	r8, r3
 800927c:	4604      	mov	r4, r0
 800927e:	460d      	mov	r5, r1
 8009280:	d94d      	bls.n	800931e <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xb6>
 8009282:	2b00      	cmp	r3, #0
 8009284:	6808      	ldr	r0, [r1, #0]
 8009286:	bf14      	ite	ne
 8009288:	f04f 0900 	movne.w	r9, #0
 800928c:	f04f 090b 	moveq.w	r9, #11
 8009290:	f7f7 f964 	bl	800055c <__aeabi_f2d>
 8009294:	45c8      	cmp	r8, r9
 8009296:	4606      	mov	r6, r0
 8009298:	460f      	mov	r7, r1
 800929a:	4640      	mov	r0, r8
 800929c:	bf38      	it	cc
 800929e:	4648      	movcc	r0, r9
 80092a0:	f7f7 f93a 	bl	8000518 <__aeabi_ui2d>
 80092a4:	4632      	mov	r2, r6
 80092a6:	463b      	mov	r3, r7
 80092a8:	f7f7 fada 	bl	8000860 <__aeabi_ddiv>
 80092ac:	ec41 0b18 	vmov	d8, r0, r1
 80092b0:	4650      	mov	r0, sl
 80092b2:	f7f7 f931 	bl	8000518 <__aeabi_ui2d>
 80092b6:	ec53 2b18 	vmov	r2, r3, d8
 80092ba:	4680      	mov	r8, r0
 80092bc:	4689      	mov	r9, r1
 80092be:	f7f7 fc21 	bl	8000b04 <__aeabi_dcmple>
 80092c2:	b1e8      	cbz	r0, 8009300 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x98>
 80092c4:	eeb0 0a48 	vmov.f32	s0, s16
 80092c8:	eef0 0a68 	vmov.f32	s1, s17
 80092cc:	f000 f8b0 	bl	8009430 <floor>
 80092d0:	4b15      	ldr	r3, [pc, #84]	; (8009328 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xc0>)
 80092d2:	ec51 0b10 	vmov	r0, r1, d0
 80092d6:	2200      	movs	r2, #0
 80092d8:	f7f6 ffe2 	bl	80002a0 <__adddf3>
 80092dc:	f7f7 fc6e 	bl	8000bbc <__aeabi_d2uiz>
 80092e0:	ea4f 014a 	mov.w	r1, sl, lsl #1
 80092e4:	4281      	cmp	r1, r0
 80092e6:	bf38      	it	cc
 80092e8:	4601      	movcc	r1, r0
 80092ea:	4628      	mov	r0, r5
 80092ec:	f7ff ff78 	bl	80091e0 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 80092f0:	2301      	movs	r3, #1
 80092f2:	7023      	strb	r3, [r4, #0]
 80092f4:	6060      	str	r0, [r4, #4]
 80092f6:	ecbd 8b02 	vpop	{d8}
 80092fa:	4620      	mov	r0, r4
 80092fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009300:	4642      	mov	r2, r8
 8009302:	464b      	mov	r3, r9
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	f7f7 f980 	bl	800060c <__aeabi_dmul>
 800930c:	ec41 0b10 	vmov	d0, r0, r1
 8009310:	f000 f88e 	bl	8009430 <floor>
 8009314:	ec51 0b10 	vmov	r0, r1, d0
 8009318:	f7f7 fc50 	bl	8000bbc <__aeabi_d2uiz>
 800931c:	6068      	str	r0, [r5, #4]
 800931e:	2300      	movs	r3, #0
 8009320:	e9c4 3300 	strd	r3, r3, [r4]
 8009324:	e7e7      	b.n	80092f6 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x8e>
 8009326:	bf00      	nop
 8009328:	3ff00000 	.word	0x3ff00000

0800932c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800932c:	b10a      	cbz	r2, 8009332 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800932e:	f000 bfe2 	b.w	800a2f6 <memcpy>
 8009332:	4770      	bx	lr

08009334 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8009334:	b508      	push	{r3, lr}
 8009336:	680b      	ldr	r3, [r1, #0]
 8009338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800933c:	d302      	bcc.n	8009344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800933e:	480d      	ldr	r0, [pc, #52]	; (8009374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 8009340:	f7ff ff4a 	bl	80091d8 <_ZSt20__throw_length_errorPKc>
 8009344:	4293      	cmp	r3, r2
 8009346:	d90b      	bls.n	8009360 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8009348:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800934c:	ea4f 0042 	mov.w	r0, r2, lsl #1
 8009350:	d206      	bcs.n	8009360 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8009352:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8009356:	bf2a      	itet	cs
 8009358:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800935c:	6008      	strcc	r0, [r1, #0]
 800935e:	600b      	strcs	r3, [r1, #0]
 8009360:	6808      	ldr	r0, [r1, #0]
 8009362:	3001      	adds	r0, #1
 8009364:	d501      	bpl.n	800936a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 8009366:	f7ff ff2e 	bl	80091c6 <_ZSt17__throw_bad_allocv>
 800936a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800936e:	f7ff bf17 	b.w	80091a0 <_Znwj>
 8009372:	bf00      	nop
 8009374:	0800c752 	.word	0x0800c752

08009378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8009378:	2a01      	cmp	r2, #1
 800937a:	b410      	push	{r4}
 800937c:	d104      	bne.n	8009388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800937e:	780a      	ldrb	r2, [r1, #0]
 8009380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009384:	7002      	strb	r2, [r0, #0]
 8009386:	4770      	bx	lr
 8009388:	f85d 4b04 	ldr.w	r4, [sp], #4
 800938c:	f7ff bfce 	b.w	800932c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

08009390 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8009390:	b508      	push	{r3, lr}
 8009392:	1a52      	subs	r2, r2, r1
 8009394:	f7ff fff0 	bl	8009378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8009398:	bd08      	pop	{r3, pc}

0800939a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 800939a:	6840      	ldr	r0, [r0, #4]
 800939c:	4770      	bx	lr

0800939e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800939e:	6800      	ldr	r0, [r0, #0]
 80093a0:	4770      	bx	lr
	...

080093a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 80093a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093a6:	4604      	mov	r4, r0
 80093a8:	4616      	mov	r6, r2
 80093aa:	460d      	mov	r5, r1
 80093ac:	b919      	cbnz	r1, 80093b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 80093ae:	b112      	cbz	r2, 80093b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 80093b0:	480d      	ldr	r0, [pc, #52]	; (80093e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 80093b2:	f7ff ff0e 	bl	80091d2 <_ZSt19__throw_logic_errorPKc>
 80093b6:	1b73      	subs	r3, r6, r5
 80093b8:	2b0f      	cmp	r3, #15
 80093ba:	9301      	str	r3, [sp, #4]
 80093bc:	d907      	bls.n	80093ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 80093be:	2200      	movs	r2, #0
 80093c0:	a901      	add	r1, sp, #4
 80093c2:	4620      	mov	r0, r4
 80093c4:	f7ff ffb6 	bl	8009334 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	6020      	str	r0, [r4, #0]
 80093cc:	60a3      	str	r3, [r4, #8]
 80093ce:	4632      	mov	r2, r6
 80093d0:	4629      	mov	r1, r5
 80093d2:	6820      	ldr	r0, [r4, #0]
 80093d4:	f7ff ffdc 	bl	8009390 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 80093d8:	9b01      	ldr	r3, [sp, #4]
 80093da:	6822      	ldr	r2, [r4, #0]
 80093dc:	6063      	str	r3, [r4, #4]
 80093de:	2100      	movs	r1, #0
 80093e0:	54d1      	strb	r1, [r2, r3]
 80093e2:	b002      	add	sp, #8
 80093e4:	bd70      	pop	{r4, r5, r6, pc}
 80093e6:	bf00      	nop
 80093e8:	0800c76a 	.word	0x0800c76a

080093ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	f100 0308 	add.w	r3, r0, #8
 80093f2:	4604      	mov	r4, r0
 80093f4:	6003      	str	r3, [r0, #0]
 80093f6:	460d      	mov	r5, r1
 80093f8:	b159      	cbz	r1, 8009412 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 80093fa:	4608      	mov	r0, r1
 80093fc:	f7f6 ff38 	bl	8000270 <strlen>
 8009400:	182a      	adds	r2, r5, r0
 8009402:	4620      	mov	r0, r4
 8009404:	f04f 0300 	mov.w	r3, #0
 8009408:	4629      	mov	r1, r5
 800940a:	f7ff ffcb 	bl	80093a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800940e:	4620      	mov	r0, r4
 8009410:	bd38      	pop	{r3, r4, r5, pc}
 8009412:	2201      	movs	r2, #1
 8009414:	e7f5      	b.n	8009402 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

08009416 <_ZdlPv>:
 8009416:	f000 bb8f 	b.w	8009b38 <free>
	...

0800941c <_ZSt15get_new_handlerv>:
 800941c:	4b02      	ldr	r3, [pc, #8]	; (8009428 <_ZSt15get_new_handlerv+0xc>)
 800941e:	6818      	ldr	r0, [r3, #0]
 8009420:	f3bf 8f5b 	dmb	ish
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	20004e14 	.word	0x20004e14
 800942c:	00000000 	.word	0x00000000

08009430 <floor>:
 8009430:	ec51 0b10 	vmov	r0, r1, d0
 8009434:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800943c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8009440:	2e13      	cmp	r6, #19
 8009442:	ee10 5a10 	vmov	r5, s0
 8009446:	ee10 8a10 	vmov	r8, s0
 800944a:	460c      	mov	r4, r1
 800944c:	dc31      	bgt.n	80094b2 <floor+0x82>
 800944e:	2e00      	cmp	r6, #0
 8009450:	da14      	bge.n	800947c <floor+0x4c>
 8009452:	a333      	add	r3, pc, #204	; (adr r3, 8009520 <floor+0xf0>)
 8009454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009458:	f7f6 ff22 	bl	80002a0 <__adddf3>
 800945c:	2200      	movs	r2, #0
 800945e:	2300      	movs	r3, #0
 8009460:	f7f7 fb64 	bl	8000b2c <__aeabi_dcmpgt>
 8009464:	b138      	cbz	r0, 8009476 <floor+0x46>
 8009466:	2c00      	cmp	r4, #0
 8009468:	da53      	bge.n	8009512 <floor+0xe2>
 800946a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800946e:	4325      	orrs	r5, r4
 8009470:	d052      	beq.n	8009518 <floor+0xe8>
 8009472:	4c2d      	ldr	r4, [pc, #180]	; (8009528 <floor+0xf8>)
 8009474:	2500      	movs	r5, #0
 8009476:	4621      	mov	r1, r4
 8009478:	4628      	mov	r0, r5
 800947a:	e024      	b.n	80094c6 <floor+0x96>
 800947c:	4f2b      	ldr	r7, [pc, #172]	; (800952c <floor+0xfc>)
 800947e:	4137      	asrs	r7, r6
 8009480:	ea01 0307 	and.w	r3, r1, r7
 8009484:	4303      	orrs	r3, r0
 8009486:	d01e      	beq.n	80094c6 <floor+0x96>
 8009488:	a325      	add	r3, pc, #148	; (adr r3, 8009520 <floor+0xf0>)
 800948a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948e:	f7f6 ff07 	bl	80002a0 <__adddf3>
 8009492:	2200      	movs	r2, #0
 8009494:	2300      	movs	r3, #0
 8009496:	f7f7 fb49 	bl	8000b2c <__aeabi_dcmpgt>
 800949a:	2800      	cmp	r0, #0
 800949c:	d0eb      	beq.n	8009476 <floor+0x46>
 800949e:	2c00      	cmp	r4, #0
 80094a0:	bfbe      	ittt	lt
 80094a2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80094a6:	4133      	asrlt	r3, r6
 80094a8:	18e4      	addlt	r4, r4, r3
 80094aa:	ea24 0407 	bic.w	r4, r4, r7
 80094ae:	2500      	movs	r5, #0
 80094b0:	e7e1      	b.n	8009476 <floor+0x46>
 80094b2:	2e33      	cmp	r6, #51	; 0x33
 80094b4:	dd0b      	ble.n	80094ce <floor+0x9e>
 80094b6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80094ba:	d104      	bne.n	80094c6 <floor+0x96>
 80094bc:	ee10 2a10 	vmov	r2, s0
 80094c0:	460b      	mov	r3, r1
 80094c2:	f7f6 feed 	bl	80002a0 <__adddf3>
 80094c6:	ec41 0b10 	vmov	d0, r0, r1
 80094ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094ce:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 80094d2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80094d6:	40df      	lsrs	r7, r3
 80094d8:	4238      	tst	r0, r7
 80094da:	d0f4      	beq.n	80094c6 <floor+0x96>
 80094dc:	a310      	add	r3, pc, #64	; (adr r3, 8009520 <floor+0xf0>)
 80094de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e2:	f7f6 fedd 	bl	80002a0 <__adddf3>
 80094e6:	2200      	movs	r2, #0
 80094e8:	2300      	movs	r3, #0
 80094ea:	f7f7 fb1f 	bl	8000b2c <__aeabi_dcmpgt>
 80094ee:	2800      	cmp	r0, #0
 80094f0:	d0c1      	beq.n	8009476 <floor+0x46>
 80094f2:	2c00      	cmp	r4, #0
 80094f4:	da0a      	bge.n	800950c <floor+0xdc>
 80094f6:	2e14      	cmp	r6, #20
 80094f8:	d101      	bne.n	80094fe <floor+0xce>
 80094fa:	3401      	adds	r4, #1
 80094fc:	e006      	b.n	800950c <floor+0xdc>
 80094fe:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009502:	2301      	movs	r3, #1
 8009504:	40b3      	lsls	r3, r6
 8009506:	441d      	add	r5, r3
 8009508:	45a8      	cmp	r8, r5
 800950a:	d8f6      	bhi.n	80094fa <floor+0xca>
 800950c:	ea25 0507 	bic.w	r5, r5, r7
 8009510:	e7b1      	b.n	8009476 <floor+0x46>
 8009512:	2500      	movs	r5, #0
 8009514:	462c      	mov	r4, r5
 8009516:	e7ae      	b.n	8009476 <floor+0x46>
 8009518:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800951c:	e7ab      	b.n	8009476 <floor+0x46>
 800951e:	bf00      	nop
 8009520:	8800759c 	.word	0x8800759c
 8009524:	7e37e43c 	.word	0x7e37e43c
 8009528:	bff00000 	.word	0xbff00000
 800952c:	000fffff 	.word	0x000fffff

08009530 <abort>:
 8009530:	b508      	push	{r3, lr}
 8009532:	2006      	movs	r0, #6
 8009534:	f000 fe86 	bl	800a244 <raise>
 8009538:	2001      	movs	r0, #1
 800953a:	f7f9 fec5 	bl	80032c8 <_exit>
	...

08009540 <__assert_func>:
 8009540:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009542:	4614      	mov	r4, r2
 8009544:	461a      	mov	r2, r3
 8009546:	4b09      	ldr	r3, [pc, #36]	; (800956c <__assert_func+0x2c>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4605      	mov	r5, r0
 800954c:	68d8      	ldr	r0, [r3, #12]
 800954e:	b14c      	cbz	r4, 8009564 <__assert_func+0x24>
 8009550:	4b07      	ldr	r3, [pc, #28]	; (8009570 <__assert_func+0x30>)
 8009552:	9100      	str	r1, [sp, #0]
 8009554:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009558:	4906      	ldr	r1, [pc, #24]	; (8009574 <__assert_func+0x34>)
 800955a:	462b      	mov	r3, r5
 800955c:	f000 fdf4 	bl	800a148 <fiprintf>
 8009560:	f7ff ffe6 	bl	8009530 <abort>
 8009564:	4b04      	ldr	r3, [pc, #16]	; (8009578 <__assert_func+0x38>)
 8009566:	461c      	mov	r4, r3
 8009568:	e7f3      	b.n	8009552 <__assert_func+0x12>
 800956a:	bf00      	nop
 800956c:	2000006c 	.word	0x2000006c
 8009570:	0800c794 	.word	0x0800c794
 8009574:	0800c7a1 	.word	0x0800c7a1
 8009578:	0800c7cf 	.word	0x0800c7cf

0800957c <__cvt>:
 800957c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009580:	ec55 4b10 	vmov	r4, r5, d0
 8009584:	2d00      	cmp	r5, #0
 8009586:	460e      	mov	r6, r1
 8009588:	4619      	mov	r1, r3
 800958a:	462b      	mov	r3, r5
 800958c:	bfbb      	ittet	lt
 800958e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009592:	461d      	movlt	r5, r3
 8009594:	2300      	movge	r3, #0
 8009596:	232d      	movlt	r3, #45	; 0x2d
 8009598:	700b      	strb	r3, [r1, #0]
 800959a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800959c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80095a0:	4691      	mov	r9, r2
 80095a2:	f023 0820 	bic.w	r8, r3, #32
 80095a6:	bfbc      	itt	lt
 80095a8:	4622      	movlt	r2, r4
 80095aa:	4614      	movlt	r4, r2
 80095ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80095b0:	d005      	beq.n	80095be <__cvt+0x42>
 80095b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80095b6:	d100      	bne.n	80095ba <__cvt+0x3e>
 80095b8:	3601      	adds	r6, #1
 80095ba:	2102      	movs	r1, #2
 80095bc:	e000      	b.n	80095c0 <__cvt+0x44>
 80095be:	2103      	movs	r1, #3
 80095c0:	ab03      	add	r3, sp, #12
 80095c2:	9301      	str	r3, [sp, #4]
 80095c4:	ab02      	add	r3, sp, #8
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	ec45 4b10 	vmov	d0, r4, r5
 80095cc:	4653      	mov	r3, sl
 80095ce:	4632      	mov	r2, r6
 80095d0:	f000 ff2a 	bl	800a428 <_dtoa_r>
 80095d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80095d8:	4607      	mov	r7, r0
 80095da:	d102      	bne.n	80095e2 <__cvt+0x66>
 80095dc:	f019 0f01 	tst.w	r9, #1
 80095e0:	d022      	beq.n	8009628 <__cvt+0xac>
 80095e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80095e6:	eb07 0906 	add.w	r9, r7, r6
 80095ea:	d110      	bne.n	800960e <__cvt+0x92>
 80095ec:	783b      	ldrb	r3, [r7, #0]
 80095ee:	2b30      	cmp	r3, #48	; 0x30
 80095f0:	d10a      	bne.n	8009608 <__cvt+0x8c>
 80095f2:	2200      	movs	r2, #0
 80095f4:	2300      	movs	r3, #0
 80095f6:	4620      	mov	r0, r4
 80095f8:	4629      	mov	r1, r5
 80095fa:	f7f7 fa6f 	bl	8000adc <__aeabi_dcmpeq>
 80095fe:	b918      	cbnz	r0, 8009608 <__cvt+0x8c>
 8009600:	f1c6 0601 	rsb	r6, r6, #1
 8009604:	f8ca 6000 	str.w	r6, [sl]
 8009608:	f8da 3000 	ldr.w	r3, [sl]
 800960c:	4499      	add	r9, r3
 800960e:	2200      	movs	r2, #0
 8009610:	2300      	movs	r3, #0
 8009612:	4620      	mov	r0, r4
 8009614:	4629      	mov	r1, r5
 8009616:	f7f7 fa61 	bl	8000adc <__aeabi_dcmpeq>
 800961a:	b108      	cbz	r0, 8009620 <__cvt+0xa4>
 800961c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009620:	2230      	movs	r2, #48	; 0x30
 8009622:	9b03      	ldr	r3, [sp, #12]
 8009624:	454b      	cmp	r3, r9
 8009626:	d307      	bcc.n	8009638 <__cvt+0xbc>
 8009628:	9b03      	ldr	r3, [sp, #12]
 800962a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800962c:	1bdb      	subs	r3, r3, r7
 800962e:	4638      	mov	r0, r7
 8009630:	6013      	str	r3, [r2, #0]
 8009632:	b004      	add	sp, #16
 8009634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009638:	1c59      	adds	r1, r3, #1
 800963a:	9103      	str	r1, [sp, #12]
 800963c:	701a      	strb	r2, [r3, #0]
 800963e:	e7f0      	b.n	8009622 <__cvt+0xa6>

08009640 <__exponent>:
 8009640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009642:	4603      	mov	r3, r0
 8009644:	2900      	cmp	r1, #0
 8009646:	bfb8      	it	lt
 8009648:	4249      	neglt	r1, r1
 800964a:	f803 2b02 	strb.w	r2, [r3], #2
 800964e:	bfb4      	ite	lt
 8009650:	222d      	movlt	r2, #45	; 0x2d
 8009652:	222b      	movge	r2, #43	; 0x2b
 8009654:	2909      	cmp	r1, #9
 8009656:	7042      	strb	r2, [r0, #1]
 8009658:	dd2a      	ble.n	80096b0 <__exponent+0x70>
 800965a:	f10d 0207 	add.w	r2, sp, #7
 800965e:	4617      	mov	r7, r2
 8009660:	260a      	movs	r6, #10
 8009662:	4694      	mov	ip, r2
 8009664:	fb91 f5f6 	sdiv	r5, r1, r6
 8009668:	fb06 1415 	mls	r4, r6, r5, r1
 800966c:	3430      	adds	r4, #48	; 0x30
 800966e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009672:	460c      	mov	r4, r1
 8009674:	2c63      	cmp	r4, #99	; 0x63
 8009676:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800967a:	4629      	mov	r1, r5
 800967c:	dcf1      	bgt.n	8009662 <__exponent+0x22>
 800967e:	3130      	adds	r1, #48	; 0x30
 8009680:	f1ac 0402 	sub.w	r4, ip, #2
 8009684:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009688:	1c41      	adds	r1, r0, #1
 800968a:	4622      	mov	r2, r4
 800968c:	42ba      	cmp	r2, r7
 800968e:	d30a      	bcc.n	80096a6 <__exponent+0x66>
 8009690:	f10d 0209 	add.w	r2, sp, #9
 8009694:	eba2 020c 	sub.w	r2, r2, ip
 8009698:	42bc      	cmp	r4, r7
 800969a:	bf88      	it	hi
 800969c:	2200      	movhi	r2, #0
 800969e:	4413      	add	r3, r2
 80096a0:	1a18      	subs	r0, r3, r0
 80096a2:	b003      	add	sp, #12
 80096a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80096aa:	f801 5f01 	strb.w	r5, [r1, #1]!
 80096ae:	e7ed      	b.n	800968c <__exponent+0x4c>
 80096b0:	2330      	movs	r3, #48	; 0x30
 80096b2:	3130      	adds	r1, #48	; 0x30
 80096b4:	7083      	strb	r3, [r0, #2]
 80096b6:	70c1      	strb	r1, [r0, #3]
 80096b8:	1d03      	adds	r3, r0, #4
 80096ba:	e7f1      	b.n	80096a0 <__exponent+0x60>

080096bc <_printf_float>:
 80096bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c0:	ed2d 8b02 	vpush	{d8}
 80096c4:	b08d      	sub	sp, #52	; 0x34
 80096c6:	460c      	mov	r4, r1
 80096c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80096cc:	4616      	mov	r6, r2
 80096ce:	461f      	mov	r7, r3
 80096d0:	4605      	mov	r5, r0
 80096d2:	f000 fd8b 	bl	800a1ec <_localeconv_r>
 80096d6:	f8d0 a000 	ldr.w	sl, [r0]
 80096da:	4650      	mov	r0, sl
 80096dc:	f7f6 fdc8 	bl	8000270 <strlen>
 80096e0:	2300      	movs	r3, #0
 80096e2:	930a      	str	r3, [sp, #40]	; 0x28
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	9305      	str	r3, [sp, #20]
 80096e8:	f8d8 3000 	ldr.w	r3, [r8]
 80096ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80096f0:	3307      	adds	r3, #7
 80096f2:	f023 0307 	bic.w	r3, r3, #7
 80096f6:	f103 0208 	add.w	r2, r3, #8
 80096fa:	f8c8 2000 	str.w	r2, [r8]
 80096fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009702:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009706:	9307      	str	r3, [sp, #28]
 8009708:	f8cd 8018 	str.w	r8, [sp, #24]
 800970c:	ee08 0a10 	vmov	s16, r0
 8009710:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009714:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009718:	4b9e      	ldr	r3, [pc, #632]	; (8009994 <_printf_float+0x2d8>)
 800971a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800971e:	f7f7 fa0f 	bl	8000b40 <__aeabi_dcmpun>
 8009722:	bb88      	cbnz	r0, 8009788 <_printf_float+0xcc>
 8009724:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009728:	4b9a      	ldr	r3, [pc, #616]	; (8009994 <_printf_float+0x2d8>)
 800972a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800972e:	f7f7 f9e9 	bl	8000b04 <__aeabi_dcmple>
 8009732:	bb48      	cbnz	r0, 8009788 <_printf_float+0xcc>
 8009734:	2200      	movs	r2, #0
 8009736:	2300      	movs	r3, #0
 8009738:	4640      	mov	r0, r8
 800973a:	4649      	mov	r1, r9
 800973c:	f7f7 f9d8 	bl	8000af0 <__aeabi_dcmplt>
 8009740:	b110      	cbz	r0, 8009748 <_printf_float+0x8c>
 8009742:	232d      	movs	r3, #45	; 0x2d
 8009744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009748:	4a93      	ldr	r2, [pc, #588]	; (8009998 <_printf_float+0x2dc>)
 800974a:	4b94      	ldr	r3, [pc, #592]	; (800999c <_printf_float+0x2e0>)
 800974c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009750:	bf94      	ite	ls
 8009752:	4690      	movls	r8, r2
 8009754:	4698      	movhi	r8, r3
 8009756:	2303      	movs	r3, #3
 8009758:	6123      	str	r3, [r4, #16]
 800975a:	9b05      	ldr	r3, [sp, #20]
 800975c:	f023 0304 	bic.w	r3, r3, #4
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	f04f 0900 	mov.w	r9, #0
 8009766:	9700      	str	r7, [sp, #0]
 8009768:	4633      	mov	r3, r6
 800976a:	aa0b      	add	r2, sp, #44	; 0x2c
 800976c:	4621      	mov	r1, r4
 800976e:	4628      	mov	r0, r5
 8009770:	f000 fa8a 	bl	8009c88 <_printf_common>
 8009774:	3001      	adds	r0, #1
 8009776:	f040 8090 	bne.w	800989a <_printf_float+0x1de>
 800977a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800977e:	b00d      	add	sp, #52	; 0x34
 8009780:	ecbd 8b02 	vpop	{d8}
 8009784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009788:	4642      	mov	r2, r8
 800978a:	464b      	mov	r3, r9
 800978c:	4640      	mov	r0, r8
 800978e:	4649      	mov	r1, r9
 8009790:	f7f7 f9d6 	bl	8000b40 <__aeabi_dcmpun>
 8009794:	b140      	cbz	r0, 80097a8 <_printf_float+0xec>
 8009796:	464b      	mov	r3, r9
 8009798:	2b00      	cmp	r3, #0
 800979a:	bfbc      	itt	lt
 800979c:	232d      	movlt	r3, #45	; 0x2d
 800979e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80097a2:	4a7f      	ldr	r2, [pc, #508]	; (80099a0 <_printf_float+0x2e4>)
 80097a4:	4b7f      	ldr	r3, [pc, #508]	; (80099a4 <_printf_float+0x2e8>)
 80097a6:	e7d1      	b.n	800974c <_printf_float+0x90>
 80097a8:	6863      	ldr	r3, [r4, #4]
 80097aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80097ae:	9206      	str	r2, [sp, #24]
 80097b0:	1c5a      	adds	r2, r3, #1
 80097b2:	d13f      	bne.n	8009834 <_printf_float+0x178>
 80097b4:	2306      	movs	r3, #6
 80097b6:	6063      	str	r3, [r4, #4]
 80097b8:	9b05      	ldr	r3, [sp, #20]
 80097ba:	6861      	ldr	r1, [r4, #4]
 80097bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80097c0:	2300      	movs	r3, #0
 80097c2:	9303      	str	r3, [sp, #12]
 80097c4:	ab0a      	add	r3, sp, #40	; 0x28
 80097c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80097ca:	ab09      	add	r3, sp, #36	; 0x24
 80097cc:	ec49 8b10 	vmov	d0, r8, r9
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	6022      	str	r2, [r4, #0]
 80097d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80097d8:	4628      	mov	r0, r5
 80097da:	f7ff fecf 	bl	800957c <__cvt>
 80097de:	9b06      	ldr	r3, [sp, #24]
 80097e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097e2:	2b47      	cmp	r3, #71	; 0x47
 80097e4:	4680      	mov	r8, r0
 80097e6:	d108      	bne.n	80097fa <_printf_float+0x13e>
 80097e8:	1cc8      	adds	r0, r1, #3
 80097ea:	db02      	blt.n	80097f2 <_printf_float+0x136>
 80097ec:	6863      	ldr	r3, [r4, #4]
 80097ee:	4299      	cmp	r1, r3
 80097f0:	dd41      	ble.n	8009876 <_printf_float+0x1ba>
 80097f2:	f1ab 0302 	sub.w	r3, fp, #2
 80097f6:	fa5f fb83 	uxtb.w	fp, r3
 80097fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80097fe:	d820      	bhi.n	8009842 <_printf_float+0x186>
 8009800:	3901      	subs	r1, #1
 8009802:	465a      	mov	r2, fp
 8009804:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009808:	9109      	str	r1, [sp, #36]	; 0x24
 800980a:	f7ff ff19 	bl	8009640 <__exponent>
 800980e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009810:	1813      	adds	r3, r2, r0
 8009812:	2a01      	cmp	r2, #1
 8009814:	4681      	mov	r9, r0
 8009816:	6123      	str	r3, [r4, #16]
 8009818:	dc02      	bgt.n	8009820 <_printf_float+0x164>
 800981a:	6822      	ldr	r2, [r4, #0]
 800981c:	07d2      	lsls	r2, r2, #31
 800981e:	d501      	bpl.n	8009824 <_printf_float+0x168>
 8009820:	3301      	adds	r3, #1
 8009822:	6123      	str	r3, [r4, #16]
 8009824:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009828:	2b00      	cmp	r3, #0
 800982a:	d09c      	beq.n	8009766 <_printf_float+0xaa>
 800982c:	232d      	movs	r3, #45	; 0x2d
 800982e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009832:	e798      	b.n	8009766 <_printf_float+0xaa>
 8009834:	9a06      	ldr	r2, [sp, #24]
 8009836:	2a47      	cmp	r2, #71	; 0x47
 8009838:	d1be      	bne.n	80097b8 <_printf_float+0xfc>
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1bc      	bne.n	80097b8 <_printf_float+0xfc>
 800983e:	2301      	movs	r3, #1
 8009840:	e7b9      	b.n	80097b6 <_printf_float+0xfa>
 8009842:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009846:	d118      	bne.n	800987a <_printf_float+0x1be>
 8009848:	2900      	cmp	r1, #0
 800984a:	6863      	ldr	r3, [r4, #4]
 800984c:	dd0b      	ble.n	8009866 <_printf_float+0x1aa>
 800984e:	6121      	str	r1, [r4, #16]
 8009850:	b913      	cbnz	r3, 8009858 <_printf_float+0x19c>
 8009852:	6822      	ldr	r2, [r4, #0]
 8009854:	07d0      	lsls	r0, r2, #31
 8009856:	d502      	bpl.n	800985e <_printf_float+0x1a2>
 8009858:	3301      	adds	r3, #1
 800985a:	440b      	add	r3, r1
 800985c:	6123      	str	r3, [r4, #16]
 800985e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009860:	f04f 0900 	mov.w	r9, #0
 8009864:	e7de      	b.n	8009824 <_printf_float+0x168>
 8009866:	b913      	cbnz	r3, 800986e <_printf_float+0x1b2>
 8009868:	6822      	ldr	r2, [r4, #0]
 800986a:	07d2      	lsls	r2, r2, #31
 800986c:	d501      	bpl.n	8009872 <_printf_float+0x1b6>
 800986e:	3302      	adds	r3, #2
 8009870:	e7f4      	b.n	800985c <_printf_float+0x1a0>
 8009872:	2301      	movs	r3, #1
 8009874:	e7f2      	b.n	800985c <_printf_float+0x1a0>
 8009876:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800987a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800987c:	4299      	cmp	r1, r3
 800987e:	db05      	blt.n	800988c <_printf_float+0x1d0>
 8009880:	6823      	ldr	r3, [r4, #0]
 8009882:	6121      	str	r1, [r4, #16]
 8009884:	07d8      	lsls	r0, r3, #31
 8009886:	d5ea      	bpl.n	800985e <_printf_float+0x1a2>
 8009888:	1c4b      	adds	r3, r1, #1
 800988a:	e7e7      	b.n	800985c <_printf_float+0x1a0>
 800988c:	2900      	cmp	r1, #0
 800988e:	bfd4      	ite	le
 8009890:	f1c1 0202 	rsble	r2, r1, #2
 8009894:	2201      	movgt	r2, #1
 8009896:	4413      	add	r3, r2
 8009898:	e7e0      	b.n	800985c <_printf_float+0x1a0>
 800989a:	6823      	ldr	r3, [r4, #0]
 800989c:	055a      	lsls	r2, r3, #21
 800989e:	d407      	bmi.n	80098b0 <_printf_float+0x1f4>
 80098a0:	6923      	ldr	r3, [r4, #16]
 80098a2:	4642      	mov	r2, r8
 80098a4:	4631      	mov	r1, r6
 80098a6:	4628      	mov	r0, r5
 80098a8:	47b8      	blx	r7
 80098aa:	3001      	adds	r0, #1
 80098ac:	d12c      	bne.n	8009908 <_printf_float+0x24c>
 80098ae:	e764      	b.n	800977a <_printf_float+0xbe>
 80098b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80098b4:	f240 80e0 	bls.w	8009a78 <_printf_float+0x3bc>
 80098b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80098bc:	2200      	movs	r2, #0
 80098be:	2300      	movs	r3, #0
 80098c0:	f7f7 f90c 	bl	8000adc <__aeabi_dcmpeq>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	d034      	beq.n	8009932 <_printf_float+0x276>
 80098c8:	4a37      	ldr	r2, [pc, #220]	; (80099a8 <_printf_float+0x2ec>)
 80098ca:	2301      	movs	r3, #1
 80098cc:	4631      	mov	r1, r6
 80098ce:	4628      	mov	r0, r5
 80098d0:	47b8      	blx	r7
 80098d2:	3001      	adds	r0, #1
 80098d4:	f43f af51 	beq.w	800977a <_printf_float+0xbe>
 80098d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098dc:	429a      	cmp	r2, r3
 80098de:	db02      	blt.n	80098e6 <_printf_float+0x22a>
 80098e0:	6823      	ldr	r3, [r4, #0]
 80098e2:	07d8      	lsls	r0, r3, #31
 80098e4:	d510      	bpl.n	8009908 <_printf_float+0x24c>
 80098e6:	ee18 3a10 	vmov	r3, s16
 80098ea:	4652      	mov	r2, sl
 80098ec:	4631      	mov	r1, r6
 80098ee:	4628      	mov	r0, r5
 80098f0:	47b8      	blx	r7
 80098f2:	3001      	adds	r0, #1
 80098f4:	f43f af41 	beq.w	800977a <_printf_float+0xbe>
 80098f8:	f04f 0800 	mov.w	r8, #0
 80098fc:	f104 091a 	add.w	r9, r4, #26
 8009900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009902:	3b01      	subs	r3, #1
 8009904:	4543      	cmp	r3, r8
 8009906:	dc09      	bgt.n	800991c <_printf_float+0x260>
 8009908:	6823      	ldr	r3, [r4, #0]
 800990a:	079b      	lsls	r3, r3, #30
 800990c:	f100 8107 	bmi.w	8009b1e <_printf_float+0x462>
 8009910:	68e0      	ldr	r0, [r4, #12]
 8009912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009914:	4298      	cmp	r0, r3
 8009916:	bfb8      	it	lt
 8009918:	4618      	movlt	r0, r3
 800991a:	e730      	b.n	800977e <_printf_float+0xc2>
 800991c:	2301      	movs	r3, #1
 800991e:	464a      	mov	r2, r9
 8009920:	4631      	mov	r1, r6
 8009922:	4628      	mov	r0, r5
 8009924:	47b8      	blx	r7
 8009926:	3001      	adds	r0, #1
 8009928:	f43f af27 	beq.w	800977a <_printf_float+0xbe>
 800992c:	f108 0801 	add.w	r8, r8, #1
 8009930:	e7e6      	b.n	8009900 <_printf_float+0x244>
 8009932:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009934:	2b00      	cmp	r3, #0
 8009936:	dc39      	bgt.n	80099ac <_printf_float+0x2f0>
 8009938:	4a1b      	ldr	r2, [pc, #108]	; (80099a8 <_printf_float+0x2ec>)
 800993a:	2301      	movs	r3, #1
 800993c:	4631      	mov	r1, r6
 800993e:	4628      	mov	r0, r5
 8009940:	47b8      	blx	r7
 8009942:	3001      	adds	r0, #1
 8009944:	f43f af19 	beq.w	800977a <_printf_float+0xbe>
 8009948:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800994c:	4313      	orrs	r3, r2
 800994e:	d102      	bne.n	8009956 <_printf_float+0x29a>
 8009950:	6823      	ldr	r3, [r4, #0]
 8009952:	07d9      	lsls	r1, r3, #31
 8009954:	d5d8      	bpl.n	8009908 <_printf_float+0x24c>
 8009956:	ee18 3a10 	vmov	r3, s16
 800995a:	4652      	mov	r2, sl
 800995c:	4631      	mov	r1, r6
 800995e:	4628      	mov	r0, r5
 8009960:	47b8      	blx	r7
 8009962:	3001      	adds	r0, #1
 8009964:	f43f af09 	beq.w	800977a <_printf_float+0xbe>
 8009968:	f04f 0900 	mov.w	r9, #0
 800996c:	f104 0a1a 	add.w	sl, r4, #26
 8009970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009972:	425b      	negs	r3, r3
 8009974:	454b      	cmp	r3, r9
 8009976:	dc01      	bgt.n	800997c <_printf_float+0x2c0>
 8009978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800997a:	e792      	b.n	80098a2 <_printf_float+0x1e6>
 800997c:	2301      	movs	r3, #1
 800997e:	4652      	mov	r2, sl
 8009980:	4631      	mov	r1, r6
 8009982:	4628      	mov	r0, r5
 8009984:	47b8      	blx	r7
 8009986:	3001      	adds	r0, #1
 8009988:	f43f aef7 	beq.w	800977a <_printf_float+0xbe>
 800998c:	f109 0901 	add.w	r9, r9, #1
 8009990:	e7ee      	b.n	8009970 <_printf_float+0x2b4>
 8009992:	bf00      	nop
 8009994:	7fefffff 	.word	0x7fefffff
 8009998:	0800c7d0 	.word	0x0800c7d0
 800999c:	0800c7d4 	.word	0x0800c7d4
 80099a0:	0800c7d8 	.word	0x0800c7d8
 80099a4:	0800c7dc 	.word	0x0800c7dc
 80099a8:	0800c7e0 	.word	0x0800c7e0
 80099ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80099b0:	429a      	cmp	r2, r3
 80099b2:	bfa8      	it	ge
 80099b4:	461a      	movge	r2, r3
 80099b6:	2a00      	cmp	r2, #0
 80099b8:	4691      	mov	r9, r2
 80099ba:	dc37      	bgt.n	8009a2c <_printf_float+0x370>
 80099bc:	f04f 0b00 	mov.w	fp, #0
 80099c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099c4:	f104 021a 	add.w	r2, r4, #26
 80099c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80099ca:	9305      	str	r3, [sp, #20]
 80099cc:	eba3 0309 	sub.w	r3, r3, r9
 80099d0:	455b      	cmp	r3, fp
 80099d2:	dc33      	bgt.n	8009a3c <_printf_float+0x380>
 80099d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099d8:	429a      	cmp	r2, r3
 80099da:	db3b      	blt.n	8009a54 <_printf_float+0x398>
 80099dc:	6823      	ldr	r3, [r4, #0]
 80099de:	07da      	lsls	r2, r3, #31
 80099e0:	d438      	bmi.n	8009a54 <_printf_float+0x398>
 80099e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80099e6:	eba2 0903 	sub.w	r9, r2, r3
 80099ea:	9b05      	ldr	r3, [sp, #20]
 80099ec:	1ad2      	subs	r2, r2, r3
 80099ee:	4591      	cmp	r9, r2
 80099f0:	bfa8      	it	ge
 80099f2:	4691      	movge	r9, r2
 80099f4:	f1b9 0f00 	cmp.w	r9, #0
 80099f8:	dc35      	bgt.n	8009a66 <_printf_float+0x3aa>
 80099fa:	f04f 0800 	mov.w	r8, #0
 80099fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a02:	f104 0a1a 	add.w	sl, r4, #26
 8009a06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a0a:	1a9b      	subs	r3, r3, r2
 8009a0c:	eba3 0309 	sub.w	r3, r3, r9
 8009a10:	4543      	cmp	r3, r8
 8009a12:	f77f af79 	ble.w	8009908 <_printf_float+0x24c>
 8009a16:	2301      	movs	r3, #1
 8009a18:	4652      	mov	r2, sl
 8009a1a:	4631      	mov	r1, r6
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	47b8      	blx	r7
 8009a20:	3001      	adds	r0, #1
 8009a22:	f43f aeaa 	beq.w	800977a <_printf_float+0xbe>
 8009a26:	f108 0801 	add.w	r8, r8, #1
 8009a2a:	e7ec      	b.n	8009a06 <_printf_float+0x34a>
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	4631      	mov	r1, r6
 8009a30:	4642      	mov	r2, r8
 8009a32:	4628      	mov	r0, r5
 8009a34:	47b8      	blx	r7
 8009a36:	3001      	adds	r0, #1
 8009a38:	d1c0      	bne.n	80099bc <_printf_float+0x300>
 8009a3a:	e69e      	b.n	800977a <_printf_float+0xbe>
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	4631      	mov	r1, r6
 8009a40:	4628      	mov	r0, r5
 8009a42:	9205      	str	r2, [sp, #20]
 8009a44:	47b8      	blx	r7
 8009a46:	3001      	adds	r0, #1
 8009a48:	f43f ae97 	beq.w	800977a <_printf_float+0xbe>
 8009a4c:	9a05      	ldr	r2, [sp, #20]
 8009a4e:	f10b 0b01 	add.w	fp, fp, #1
 8009a52:	e7b9      	b.n	80099c8 <_printf_float+0x30c>
 8009a54:	ee18 3a10 	vmov	r3, s16
 8009a58:	4652      	mov	r2, sl
 8009a5a:	4631      	mov	r1, r6
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	47b8      	blx	r7
 8009a60:	3001      	adds	r0, #1
 8009a62:	d1be      	bne.n	80099e2 <_printf_float+0x326>
 8009a64:	e689      	b.n	800977a <_printf_float+0xbe>
 8009a66:	9a05      	ldr	r2, [sp, #20]
 8009a68:	464b      	mov	r3, r9
 8009a6a:	4442      	add	r2, r8
 8009a6c:	4631      	mov	r1, r6
 8009a6e:	4628      	mov	r0, r5
 8009a70:	47b8      	blx	r7
 8009a72:	3001      	adds	r0, #1
 8009a74:	d1c1      	bne.n	80099fa <_printf_float+0x33e>
 8009a76:	e680      	b.n	800977a <_printf_float+0xbe>
 8009a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a7a:	2a01      	cmp	r2, #1
 8009a7c:	dc01      	bgt.n	8009a82 <_printf_float+0x3c6>
 8009a7e:	07db      	lsls	r3, r3, #31
 8009a80:	d53a      	bpl.n	8009af8 <_printf_float+0x43c>
 8009a82:	2301      	movs	r3, #1
 8009a84:	4642      	mov	r2, r8
 8009a86:	4631      	mov	r1, r6
 8009a88:	4628      	mov	r0, r5
 8009a8a:	47b8      	blx	r7
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	f43f ae74 	beq.w	800977a <_printf_float+0xbe>
 8009a92:	ee18 3a10 	vmov	r3, s16
 8009a96:	4652      	mov	r2, sl
 8009a98:	4631      	mov	r1, r6
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	47b8      	blx	r7
 8009a9e:	3001      	adds	r0, #1
 8009aa0:	f43f ae6b 	beq.w	800977a <_printf_float+0xbe>
 8009aa4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	2300      	movs	r3, #0
 8009aac:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009ab0:	f7f7 f814 	bl	8000adc <__aeabi_dcmpeq>
 8009ab4:	b9d8      	cbnz	r0, 8009aee <_printf_float+0x432>
 8009ab6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009aba:	f108 0201 	add.w	r2, r8, #1
 8009abe:	4631      	mov	r1, r6
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	47b8      	blx	r7
 8009ac4:	3001      	adds	r0, #1
 8009ac6:	d10e      	bne.n	8009ae6 <_printf_float+0x42a>
 8009ac8:	e657      	b.n	800977a <_printf_float+0xbe>
 8009aca:	2301      	movs	r3, #1
 8009acc:	4652      	mov	r2, sl
 8009ace:	4631      	mov	r1, r6
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	47b8      	blx	r7
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	f43f ae50 	beq.w	800977a <_printf_float+0xbe>
 8009ada:	f108 0801 	add.w	r8, r8, #1
 8009ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	4543      	cmp	r3, r8
 8009ae4:	dcf1      	bgt.n	8009aca <_printf_float+0x40e>
 8009ae6:	464b      	mov	r3, r9
 8009ae8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009aec:	e6da      	b.n	80098a4 <_printf_float+0x1e8>
 8009aee:	f04f 0800 	mov.w	r8, #0
 8009af2:	f104 0a1a 	add.w	sl, r4, #26
 8009af6:	e7f2      	b.n	8009ade <_printf_float+0x422>
 8009af8:	2301      	movs	r3, #1
 8009afa:	4642      	mov	r2, r8
 8009afc:	e7df      	b.n	8009abe <_printf_float+0x402>
 8009afe:	2301      	movs	r3, #1
 8009b00:	464a      	mov	r2, r9
 8009b02:	4631      	mov	r1, r6
 8009b04:	4628      	mov	r0, r5
 8009b06:	47b8      	blx	r7
 8009b08:	3001      	adds	r0, #1
 8009b0a:	f43f ae36 	beq.w	800977a <_printf_float+0xbe>
 8009b0e:	f108 0801 	add.w	r8, r8, #1
 8009b12:	68e3      	ldr	r3, [r4, #12]
 8009b14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b16:	1a5b      	subs	r3, r3, r1
 8009b18:	4543      	cmp	r3, r8
 8009b1a:	dcf0      	bgt.n	8009afe <_printf_float+0x442>
 8009b1c:	e6f8      	b.n	8009910 <_printf_float+0x254>
 8009b1e:	f04f 0800 	mov.w	r8, #0
 8009b22:	f104 0919 	add.w	r9, r4, #25
 8009b26:	e7f4      	b.n	8009b12 <_printf_float+0x456>

08009b28 <malloc>:
 8009b28:	4b02      	ldr	r3, [pc, #8]	; (8009b34 <malloc+0xc>)
 8009b2a:	4601      	mov	r1, r0
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	f000 b82b 	b.w	8009b88 <_malloc_r>
 8009b32:	bf00      	nop
 8009b34:	2000006c 	.word	0x2000006c

08009b38 <free>:
 8009b38:	4b02      	ldr	r3, [pc, #8]	; (8009b44 <free+0xc>)
 8009b3a:	4601      	mov	r1, r0
 8009b3c:	6818      	ldr	r0, [r3, #0]
 8009b3e:	f001 ba65 	b.w	800b00c <_free_r>
 8009b42:	bf00      	nop
 8009b44:	2000006c 	.word	0x2000006c

08009b48 <sbrk_aligned>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	4e0e      	ldr	r6, [pc, #56]	; (8009b84 <sbrk_aligned+0x3c>)
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	6831      	ldr	r1, [r6, #0]
 8009b50:	4605      	mov	r5, r0
 8009b52:	b911      	cbnz	r1, 8009b5a <sbrk_aligned+0x12>
 8009b54:	f000 fb92 	bl	800a27c <_sbrk_r>
 8009b58:	6030      	str	r0, [r6, #0]
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f000 fb8d 	bl	800a27c <_sbrk_r>
 8009b62:	1c43      	adds	r3, r0, #1
 8009b64:	d00a      	beq.n	8009b7c <sbrk_aligned+0x34>
 8009b66:	1cc4      	adds	r4, r0, #3
 8009b68:	f024 0403 	bic.w	r4, r4, #3
 8009b6c:	42a0      	cmp	r0, r4
 8009b6e:	d007      	beq.n	8009b80 <sbrk_aligned+0x38>
 8009b70:	1a21      	subs	r1, r4, r0
 8009b72:	4628      	mov	r0, r5
 8009b74:	f000 fb82 	bl	800a27c <_sbrk_r>
 8009b78:	3001      	adds	r0, #1
 8009b7a:	d101      	bne.n	8009b80 <sbrk_aligned+0x38>
 8009b7c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009b80:	4620      	mov	r0, r4
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	20004e1c 	.word	0x20004e1c

08009b88 <_malloc_r>:
 8009b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b8c:	1ccd      	adds	r5, r1, #3
 8009b8e:	f025 0503 	bic.w	r5, r5, #3
 8009b92:	3508      	adds	r5, #8
 8009b94:	2d0c      	cmp	r5, #12
 8009b96:	bf38      	it	cc
 8009b98:	250c      	movcc	r5, #12
 8009b9a:	2d00      	cmp	r5, #0
 8009b9c:	4607      	mov	r7, r0
 8009b9e:	db01      	blt.n	8009ba4 <_malloc_r+0x1c>
 8009ba0:	42a9      	cmp	r1, r5
 8009ba2:	d905      	bls.n	8009bb0 <_malloc_r+0x28>
 8009ba4:	230c      	movs	r3, #12
 8009ba6:	603b      	str	r3, [r7, #0]
 8009ba8:	2600      	movs	r6, #0
 8009baa:	4630      	mov	r0, r6
 8009bac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009c84 <_malloc_r+0xfc>
 8009bb4:	f000 f9f8 	bl	8009fa8 <__malloc_lock>
 8009bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8009bbc:	461c      	mov	r4, r3
 8009bbe:	bb5c      	cbnz	r4, 8009c18 <_malloc_r+0x90>
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	4638      	mov	r0, r7
 8009bc4:	f7ff ffc0 	bl	8009b48 <sbrk_aligned>
 8009bc8:	1c43      	adds	r3, r0, #1
 8009bca:	4604      	mov	r4, r0
 8009bcc:	d155      	bne.n	8009c7a <_malloc_r+0xf2>
 8009bce:	f8d8 4000 	ldr.w	r4, [r8]
 8009bd2:	4626      	mov	r6, r4
 8009bd4:	2e00      	cmp	r6, #0
 8009bd6:	d145      	bne.n	8009c64 <_malloc_r+0xdc>
 8009bd8:	2c00      	cmp	r4, #0
 8009bda:	d048      	beq.n	8009c6e <_malloc_r+0xe6>
 8009bdc:	6823      	ldr	r3, [r4, #0]
 8009bde:	4631      	mov	r1, r6
 8009be0:	4638      	mov	r0, r7
 8009be2:	eb04 0903 	add.w	r9, r4, r3
 8009be6:	f000 fb49 	bl	800a27c <_sbrk_r>
 8009bea:	4581      	cmp	r9, r0
 8009bec:	d13f      	bne.n	8009c6e <_malloc_r+0xe6>
 8009bee:	6821      	ldr	r1, [r4, #0]
 8009bf0:	1a6d      	subs	r5, r5, r1
 8009bf2:	4629      	mov	r1, r5
 8009bf4:	4638      	mov	r0, r7
 8009bf6:	f7ff ffa7 	bl	8009b48 <sbrk_aligned>
 8009bfa:	3001      	adds	r0, #1
 8009bfc:	d037      	beq.n	8009c6e <_malloc_r+0xe6>
 8009bfe:	6823      	ldr	r3, [r4, #0]
 8009c00:	442b      	add	r3, r5
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	f8d8 3000 	ldr.w	r3, [r8]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d038      	beq.n	8009c7e <_malloc_r+0xf6>
 8009c0c:	685a      	ldr	r2, [r3, #4]
 8009c0e:	42a2      	cmp	r2, r4
 8009c10:	d12b      	bne.n	8009c6a <_malloc_r+0xe2>
 8009c12:	2200      	movs	r2, #0
 8009c14:	605a      	str	r2, [r3, #4]
 8009c16:	e00f      	b.n	8009c38 <_malloc_r+0xb0>
 8009c18:	6822      	ldr	r2, [r4, #0]
 8009c1a:	1b52      	subs	r2, r2, r5
 8009c1c:	d41f      	bmi.n	8009c5e <_malloc_r+0xd6>
 8009c1e:	2a0b      	cmp	r2, #11
 8009c20:	d917      	bls.n	8009c52 <_malloc_r+0xca>
 8009c22:	1961      	adds	r1, r4, r5
 8009c24:	42a3      	cmp	r3, r4
 8009c26:	6025      	str	r5, [r4, #0]
 8009c28:	bf18      	it	ne
 8009c2a:	6059      	strne	r1, [r3, #4]
 8009c2c:	6863      	ldr	r3, [r4, #4]
 8009c2e:	bf08      	it	eq
 8009c30:	f8c8 1000 	streq.w	r1, [r8]
 8009c34:	5162      	str	r2, [r4, r5]
 8009c36:	604b      	str	r3, [r1, #4]
 8009c38:	4638      	mov	r0, r7
 8009c3a:	f104 060b 	add.w	r6, r4, #11
 8009c3e:	f000 f9b9 	bl	8009fb4 <__malloc_unlock>
 8009c42:	f026 0607 	bic.w	r6, r6, #7
 8009c46:	1d23      	adds	r3, r4, #4
 8009c48:	1af2      	subs	r2, r6, r3
 8009c4a:	d0ae      	beq.n	8009baa <_malloc_r+0x22>
 8009c4c:	1b9b      	subs	r3, r3, r6
 8009c4e:	50a3      	str	r3, [r4, r2]
 8009c50:	e7ab      	b.n	8009baa <_malloc_r+0x22>
 8009c52:	42a3      	cmp	r3, r4
 8009c54:	6862      	ldr	r2, [r4, #4]
 8009c56:	d1dd      	bne.n	8009c14 <_malloc_r+0x8c>
 8009c58:	f8c8 2000 	str.w	r2, [r8]
 8009c5c:	e7ec      	b.n	8009c38 <_malloc_r+0xb0>
 8009c5e:	4623      	mov	r3, r4
 8009c60:	6864      	ldr	r4, [r4, #4]
 8009c62:	e7ac      	b.n	8009bbe <_malloc_r+0x36>
 8009c64:	4634      	mov	r4, r6
 8009c66:	6876      	ldr	r6, [r6, #4]
 8009c68:	e7b4      	b.n	8009bd4 <_malloc_r+0x4c>
 8009c6a:	4613      	mov	r3, r2
 8009c6c:	e7cc      	b.n	8009c08 <_malloc_r+0x80>
 8009c6e:	230c      	movs	r3, #12
 8009c70:	603b      	str	r3, [r7, #0]
 8009c72:	4638      	mov	r0, r7
 8009c74:	f000 f99e 	bl	8009fb4 <__malloc_unlock>
 8009c78:	e797      	b.n	8009baa <_malloc_r+0x22>
 8009c7a:	6025      	str	r5, [r4, #0]
 8009c7c:	e7dc      	b.n	8009c38 <_malloc_r+0xb0>
 8009c7e:	605b      	str	r3, [r3, #4]
 8009c80:	deff      	udf	#255	; 0xff
 8009c82:	bf00      	nop
 8009c84:	20004e18 	.word	0x20004e18

08009c88 <_printf_common>:
 8009c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c8c:	4616      	mov	r6, r2
 8009c8e:	4699      	mov	r9, r3
 8009c90:	688a      	ldr	r2, [r1, #8]
 8009c92:	690b      	ldr	r3, [r1, #16]
 8009c94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	bfb8      	it	lt
 8009c9c:	4613      	movlt	r3, r2
 8009c9e:	6033      	str	r3, [r6, #0]
 8009ca0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ca4:	4607      	mov	r7, r0
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	b10a      	cbz	r2, 8009cae <_printf_common+0x26>
 8009caa:	3301      	adds	r3, #1
 8009cac:	6033      	str	r3, [r6, #0]
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	0699      	lsls	r1, r3, #26
 8009cb2:	bf42      	ittt	mi
 8009cb4:	6833      	ldrmi	r3, [r6, #0]
 8009cb6:	3302      	addmi	r3, #2
 8009cb8:	6033      	strmi	r3, [r6, #0]
 8009cba:	6825      	ldr	r5, [r4, #0]
 8009cbc:	f015 0506 	ands.w	r5, r5, #6
 8009cc0:	d106      	bne.n	8009cd0 <_printf_common+0x48>
 8009cc2:	f104 0a19 	add.w	sl, r4, #25
 8009cc6:	68e3      	ldr	r3, [r4, #12]
 8009cc8:	6832      	ldr	r2, [r6, #0]
 8009cca:	1a9b      	subs	r3, r3, r2
 8009ccc:	42ab      	cmp	r3, r5
 8009cce:	dc26      	bgt.n	8009d1e <_printf_common+0x96>
 8009cd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009cd4:	1e13      	subs	r3, r2, #0
 8009cd6:	6822      	ldr	r2, [r4, #0]
 8009cd8:	bf18      	it	ne
 8009cda:	2301      	movne	r3, #1
 8009cdc:	0692      	lsls	r2, r2, #26
 8009cde:	d42b      	bmi.n	8009d38 <_printf_common+0xb0>
 8009ce0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ce4:	4649      	mov	r1, r9
 8009ce6:	4638      	mov	r0, r7
 8009ce8:	47c0      	blx	r8
 8009cea:	3001      	adds	r0, #1
 8009cec:	d01e      	beq.n	8009d2c <_printf_common+0xa4>
 8009cee:	6823      	ldr	r3, [r4, #0]
 8009cf0:	6922      	ldr	r2, [r4, #16]
 8009cf2:	f003 0306 	and.w	r3, r3, #6
 8009cf6:	2b04      	cmp	r3, #4
 8009cf8:	bf02      	ittt	eq
 8009cfa:	68e5      	ldreq	r5, [r4, #12]
 8009cfc:	6833      	ldreq	r3, [r6, #0]
 8009cfe:	1aed      	subeq	r5, r5, r3
 8009d00:	68a3      	ldr	r3, [r4, #8]
 8009d02:	bf0c      	ite	eq
 8009d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d08:	2500      	movne	r5, #0
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	bfc4      	itt	gt
 8009d0e:	1a9b      	subgt	r3, r3, r2
 8009d10:	18ed      	addgt	r5, r5, r3
 8009d12:	2600      	movs	r6, #0
 8009d14:	341a      	adds	r4, #26
 8009d16:	42b5      	cmp	r5, r6
 8009d18:	d11a      	bne.n	8009d50 <_printf_common+0xc8>
 8009d1a:	2000      	movs	r0, #0
 8009d1c:	e008      	b.n	8009d30 <_printf_common+0xa8>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	4652      	mov	r2, sl
 8009d22:	4649      	mov	r1, r9
 8009d24:	4638      	mov	r0, r7
 8009d26:	47c0      	blx	r8
 8009d28:	3001      	adds	r0, #1
 8009d2a:	d103      	bne.n	8009d34 <_printf_common+0xac>
 8009d2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d34:	3501      	adds	r5, #1
 8009d36:	e7c6      	b.n	8009cc6 <_printf_common+0x3e>
 8009d38:	18e1      	adds	r1, r4, r3
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	2030      	movs	r0, #48	; 0x30
 8009d3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009d42:	4422      	add	r2, r4
 8009d44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009d48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009d4c:	3302      	adds	r3, #2
 8009d4e:	e7c7      	b.n	8009ce0 <_printf_common+0x58>
 8009d50:	2301      	movs	r3, #1
 8009d52:	4622      	mov	r2, r4
 8009d54:	4649      	mov	r1, r9
 8009d56:	4638      	mov	r0, r7
 8009d58:	47c0      	blx	r8
 8009d5a:	3001      	adds	r0, #1
 8009d5c:	d0e6      	beq.n	8009d2c <_printf_common+0xa4>
 8009d5e:	3601      	adds	r6, #1
 8009d60:	e7d9      	b.n	8009d16 <_printf_common+0x8e>
	...

08009d64 <_printf_i>:
 8009d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d68:	7e0f      	ldrb	r7, [r1, #24]
 8009d6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009d6c:	2f78      	cmp	r7, #120	; 0x78
 8009d6e:	4691      	mov	r9, r2
 8009d70:	4680      	mov	r8, r0
 8009d72:	460c      	mov	r4, r1
 8009d74:	469a      	mov	sl, r3
 8009d76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009d7a:	d807      	bhi.n	8009d8c <_printf_i+0x28>
 8009d7c:	2f62      	cmp	r7, #98	; 0x62
 8009d7e:	d80a      	bhi.n	8009d96 <_printf_i+0x32>
 8009d80:	2f00      	cmp	r7, #0
 8009d82:	f000 80d4 	beq.w	8009f2e <_printf_i+0x1ca>
 8009d86:	2f58      	cmp	r7, #88	; 0x58
 8009d88:	f000 80c0 	beq.w	8009f0c <_printf_i+0x1a8>
 8009d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009d94:	e03a      	b.n	8009e0c <_printf_i+0xa8>
 8009d96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009d9a:	2b15      	cmp	r3, #21
 8009d9c:	d8f6      	bhi.n	8009d8c <_printf_i+0x28>
 8009d9e:	a101      	add	r1, pc, #4	; (adr r1, 8009da4 <_printf_i+0x40>)
 8009da0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009da4:	08009dfd 	.word	0x08009dfd
 8009da8:	08009e11 	.word	0x08009e11
 8009dac:	08009d8d 	.word	0x08009d8d
 8009db0:	08009d8d 	.word	0x08009d8d
 8009db4:	08009d8d 	.word	0x08009d8d
 8009db8:	08009d8d 	.word	0x08009d8d
 8009dbc:	08009e11 	.word	0x08009e11
 8009dc0:	08009d8d 	.word	0x08009d8d
 8009dc4:	08009d8d 	.word	0x08009d8d
 8009dc8:	08009d8d 	.word	0x08009d8d
 8009dcc:	08009d8d 	.word	0x08009d8d
 8009dd0:	08009f15 	.word	0x08009f15
 8009dd4:	08009e3d 	.word	0x08009e3d
 8009dd8:	08009ecf 	.word	0x08009ecf
 8009ddc:	08009d8d 	.word	0x08009d8d
 8009de0:	08009d8d 	.word	0x08009d8d
 8009de4:	08009f37 	.word	0x08009f37
 8009de8:	08009d8d 	.word	0x08009d8d
 8009dec:	08009e3d 	.word	0x08009e3d
 8009df0:	08009d8d 	.word	0x08009d8d
 8009df4:	08009d8d 	.word	0x08009d8d
 8009df8:	08009ed7 	.word	0x08009ed7
 8009dfc:	682b      	ldr	r3, [r5, #0]
 8009dfe:	1d1a      	adds	r2, r3, #4
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	602a      	str	r2, [r5, #0]
 8009e04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e09f      	b.n	8009f50 <_printf_i+0x1ec>
 8009e10:	6820      	ldr	r0, [r4, #0]
 8009e12:	682b      	ldr	r3, [r5, #0]
 8009e14:	0607      	lsls	r7, r0, #24
 8009e16:	f103 0104 	add.w	r1, r3, #4
 8009e1a:	6029      	str	r1, [r5, #0]
 8009e1c:	d501      	bpl.n	8009e22 <_printf_i+0xbe>
 8009e1e:	681e      	ldr	r6, [r3, #0]
 8009e20:	e003      	b.n	8009e2a <_printf_i+0xc6>
 8009e22:	0646      	lsls	r6, r0, #25
 8009e24:	d5fb      	bpl.n	8009e1e <_printf_i+0xba>
 8009e26:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009e2a:	2e00      	cmp	r6, #0
 8009e2c:	da03      	bge.n	8009e36 <_printf_i+0xd2>
 8009e2e:	232d      	movs	r3, #45	; 0x2d
 8009e30:	4276      	negs	r6, r6
 8009e32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e36:	485a      	ldr	r0, [pc, #360]	; (8009fa0 <_printf_i+0x23c>)
 8009e38:	230a      	movs	r3, #10
 8009e3a:	e012      	b.n	8009e62 <_printf_i+0xfe>
 8009e3c:	682b      	ldr	r3, [r5, #0]
 8009e3e:	6820      	ldr	r0, [r4, #0]
 8009e40:	1d19      	adds	r1, r3, #4
 8009e42:	6029      	str	r1, [r5, #0]
 8009e44:	0605      	lsls	r5, r0, #24
 8009e46:	d501      	bpl.n	8009e4c <_printf_i+0xe8>
 8009e48:	681e      	ldr	r6, [r3, #0]
 8009e4a:	e002      	b.n	8009e52 <_printf_i+0xee>
 8009e4c:	0641      	lsls	r1, r0, #25
 8009e4e:	d5fb      	bpl.n	8009e48 <_printf_i+0xe4>
 8009e50:	881e      	ldrh	r6, [r3, #0]
 8009e52:	4853      	ldr	r0, [pc, #332]	; (8009fa0 <_printf_i+0x23c>)
 8009e54:	2f6f      	cmp	r7, #111	; 0x6f
 8009e56:	bf0c      	ite	eq
 8009e58:	2308      	moveq	r3, #8
 8009e5a:	230a      	movne	r3, #10
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e62:	6865      	ldr	r5, [r4, #4]
 8009e64:	60a5      	str	r5, [r4, #8]
 8009e66:	2d00      	cmp	r5, #0
 8009e68:	bfa2      	ittt	ge
 8009e6a:	6821      	ldrge	r1, [r4, #0]
 8009e6c:	f021 0104 	bicge.w	r1, r1, #4
 8009e70:	6021      	strge	r1, [r4, #0]
 8009e72:	b90e      	cbnz	r6, 8009e78 <_printf_i+0x114>
 8009e74:	2d00      	cmp	r5, #0
 8009e76:	d04b      	beq.n	8009f10 <_printf_i+0x1ac>
 8009e78:	4615      	mov	r5, r2
 8009e7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009e7e:	fb03 6711 	mls	r7, r3, r1, r6
 8009e82:	5dc7      	ldrb	r7, [r0, r7]
 8009e84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009e88:	4637      	mov	r7, r6
 8009e8a:	42bb      	cmp	r3, r7
 8009e8c:	460e      	mov	r6, r1
 8009e8e:	d9f4      	bls.n	8009e7a <_printf_i+0x116>
 8009e90:	2b08      	cmp	r3, #8
 8009e92:	d10b      	bne.n	8009eac <_printf_i+0x148>
 8009e94:	6823      	ldr	r3, [r4, #0]
 8009e96:	07de      	lsls	r6, r3, #31
 8009e98:	d508      	bpl.n	8009eac <_printf_i+0x148>
 8009e9a:	6923      	ldr	r3, [r4, #16]
 8009e9c:	6861      	ldr	r1, [r4, #4]
 8009e9e:	4299      	cmp	r1, r3
 8009ea0:	bfde      	ittt	le
 8009ea2:	2330      	movle	r3, #48	; 0x30
 8009ea4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ea8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009eac:	1b52      	subs	r2, r2, r5
 8009eae:	6122      	str	r2, [r4, #16]
 8009eb0:	f8cd a000 	str.w	sl, [sp]
 8009eb4:	464b      	mov	r3, r9
 8009eb6:	aa03      	add	r2, sp, #12
 8009eb8:	4621      	mov	r1, r4
 8009eba:	4640      	mov	r0, r8
 8009ebc:	f7ff fee4 	bl	8009c88 <_printf_common>
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	d14a      	bne.n	8009f5a <_printf_i+0x1f6>
 8009ec4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ec8:	b004      	add	sp, #16
 8009eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	f043 0320 	orr.w	r3, r3, #32
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	4833      	ldr	r0, [pc, #204]	; (8009fa4 <_printf_i+0x240>)
 8009ed8:	2778      	movs	r7, #120	; 0x78
 8009eda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	6829      	ldr	r1, [r5, #0]
 8009ee2:	061f      	lsls	r7, r3, #24
 8009ee4:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ee8:	d402      	bmi.n	8009ef0 <_printf_i+0x18c>
 8009eea:	065f      	lsls	r7, r3, #25
 8009eec:	bf48      	it	mi
 8009eee:	b2b6      	uxthmi	r6, r6
 8009ef0:	07df      	lsls	r7, r3, #31
 8009ef2:	bf48      	it	mi
 8009ef4:	f043 0320 	orrmi.w	r3, r3, #32
 8009ef8:	6029      	str	r1, [r5, #0]
 8009efa:	bf48      	it	mi
 8009efc:	6023      	strmi	r3, [r4, #0]
 8009efe:	b91e      	cbnz	r6, 8009f08 <_printf_i+0x1a4>
 8009f00:	6823      	ldr	r3, [r4, #0]
 8009f02:	f023 0320 	bic.w	r3, r3, #32
 8009f06:	6023      	str	r3, [r4, #0]
 8009f08:	2310      	movs	r3, #16
 8009f0a:	e7a7      	b.n	8009e5c <_printf_i+0xf8>
 8009f0c:	4824      	ldr	r0, [pc, #144]	; (8009fa0 <_printf_i+0x23c>)
 8009f0e:	e7e4      	b.n	8009eda <_printf_i+0x176>
 8009f10:	4615      	mov	r5, r2
 8009f12:	e7bd      	b.n	8009e90 <_printf_i+0x12c>
 8009f14:	682b      	ldr	r3, [r5, #0]
 8009f16:	6826      	ldr	r6, [r4, #0]
 8009f18:	6961      	ldr	r1, [r4, #20]
 8009f1a:	1d18      	adds	r0, r3, #4
 8009f1c:	6028      	str	r0, [r5, #0]
 8009f1e:	0635      	lsls	r5, r6, #24
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	d501      	bpl.n	8009f28 <_printf_i+0x1c4>
 8009f24:	6019      	str	r1, [r3, #0]
 8009f26:	e002      	b.n	8009f2e <_printf_i+0x1ca>
 8009f28:	0670      	lsls	r0, r6, #25
 8009f2a:	d5fb      	bpl.n	8009f24 <_printf_i+0x1c0>
 8009f2c:	8019      	strh	r1, [r3, #0]
 8009f2e:	2300      	movs	r3, #0
 8009f30:	6123      	str	r3, [r4, #16]
 8009f32:	4615      	mov	r5, r2
 8009f34:	e7bc      	b.n	8009eb0 <_printf_i+0x14c>
 8009f36:	682b      	ldr	r3, [r5, #0]
 8009f38:	1d1a      	adds	r2, r3, #4
 8009f3a:	602a      	str	r2, [r5, #0]
 8009f3c:	681d      	ldr	r5, [r3, #0]
 8009f3e:	6862      	ldr	r2, [r4, #4]
 8009f40:	2100      	movs	r1, #0
 8009f42:	4628      	mov	r0, r5
 8009f44:	f7f6 f944 	bl	80001d0 <memchr>
 8009f48:	b108      	cbz	r0, 8009f4e <_printf_i+0x1ea>
 8009f4a:	1b40      	subs	r0, r0, r5
 8009f4c:	6060      	str	r0, [r4, #4]
 8009f4e:	6863      	ldr	r3, [r4, #4]
 8009f50:	6123      	str	r3, [r4, #16]
 8009f52:	2300      	movs	r3, #0
 8009f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f58:	e7aa      	b.n	8009eb0 <_printf_i+0x14c>
 8009f5a:	6923      	ldr	r3, [r4, #16]
 8009f5c:	462a      	mov	r2, r5
 8009f5e:	4649      	mov	r1, r9
 8009f60:	4640      	mov	r0, r8
 8009f62:	47d0      	blx	sl
 8009f64:	3001      	adds	r0, #1
 8009f66:	d0ad      	beq.n	8009ec4 <_printf_i+0x160>
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	079b      	lsls	r3, r3, #30
 8009f6c:	d413      	bmi.n	8009f96 <_printf_i+0x232>
 8009f6e:	68e0      	ldr	r0, [r4, #12]
 8009f70:	9b03      	ldr	r3, [sp, #12]
 8009f72:	4298      	cmp	r0, r3
 8009f74:	bfb8      	it	lt
 8009f76:	4618      	movlt	r0, r3
 8009f78:	e7a6      	b.n	8009ec8 <_printf_i+0x164>
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	4632      	mov	r2, r6
 8009f7e:	4649      	mov	r1, r9
 8009f80:	4640      	mov	r0, r8
 8009f82:	47d0      	blx	sl
 8009f84:	3001      	adds	r0, #1
 8009f86:	d09d      	beq.n	8009ec4 <_printf_i+0x160>
 8009f88:	3501      	adds	r5, #1
 8009f8a:	68e3      	ldr	r3, [r4, #12]
 8009f8c:	9903      	ldr	r1, [sp, #12]
 8009f8e:	1a5b      	subs	r3, r3, r1
 8009f90:	42ab      	cmp	r3, r5
 8009f92:	dcf2      	bgt.n	8009f7a <_printf_i+0x216>
 8009f94:	e7eb      	b.n	8009f6e <_printf_i+0x20a>
 8009f96:	2500      	movs	r5, #0
 8009f98:	f104 0619 	add.w	r6, r4, #25
 8009f9c:	e7f5      	b.n	8009f8a <_printf_i+0x226>
 8009f9e:	bf00      	nop
 8009fa0:	0800c7e2 	.word	0x0800c7e2
 8009fa4:	0800c7f3 	.word	0x0800c7f3

08009fa8 <__malloc_lock>:
 8009fa8:	4801      	ldr	r0, [pc, #4]	; (8009fb0 <__malloc_lock+0x8>)
 8009faa:	f000 b9a2 	b.w	800a2f2 <__retarget_lock_acquire_recursive>
 8009fae:	bf00      	nop
 8009fb0:	20004f5c 	.word	0x20004f5c

08009fb4 <__malloc_unlock>:
 8009fb4:	4801      	ldr	r0, [pc, #4]	; (8009fbc <__malloc_unlock+0x8>)
 8009fb6:	f000 b99d 	b.w	800a2f4 <__retarget_lock_release_recursive>
 8009fba:	bf00      	nop
 8009fbc:	20004f5c 	.word	0x20004f5c

08009fc0 <siprintf>:
 8009fc0:	b40e      	push	{r1, r2, r3}
 8009fc2:	b500      	push	{lr}
 8009fc4:	b09c      	sub	sp, #112	; 0x70
 8009fc6:	ab1d      	add	r3, sp, #116	; 0x74
 8009fc8:	9002      	str	r0, [sp, #8]
 8009fca:	9006      	str	r0, [sp, #24]
 8009fcc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009fd0:	4809      	ldr	r0, [pc, #36]	; (8009ff8 <siprintf+0x38>)
 8009fd2:	9107      	str	r1, [sp, #28]
 8009fd4:	9104      	str	r1, [sp, #16]
 8009fd6:	4909      	ldr	r1, [pc, #36]	; (8009ffc <siprintf+0x3c>)
 8009fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fdc:	9105      	str	r1, [sp, #20]
 8009fde:	6800      	ldr	r0, [r0, #0]
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	a902      	add	r1, sp, #8
 8009fe4:	f001 f8b8 	bl	800b158 <_svfiprintf_r>
 8009fe8:	9b02      	ldr	r3, [sp, #8]
 8009fea:	2200      	movs	r2, #0
 8009fec:	701a      	strb	r2, [r3, #0]
 8009fee:	b01c      	add	sp, #112	; 0x70
 8009ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ff4:	b003      	add	sp, #12
 8009ff6:	4770      	bx	lr
 8009ff8:	2000006c 	.word	0x2000006c
 8009ffc:	ffff0208 	.word	0xffff0208

0800a000 <std>:
 800a000:	2300      	movs	r3, #0
 800a002:	b510      	push	{r4, lr}
 800a004:	4604      	mov	r4, r0
 800a006:	e9c0 3300 	strd	r3, r3, [r0]
 800a00a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a00e:	6083      	str	r3, [r0, #8]
 800a010:	8181      	strh	r1, [r0, #12]
 800a012:	6643      	str	r3, [r0, #100]	; 0x64
 800a014:	81c2      	strh	r2, [r0, #14]
 800a016:	6183      	str	r3, [r0, #24]
 800a018:	4619      	mov	r1, r3
 800a01a:	2208      	movs	r2, #8
 800a01c:	305c      	adds	r0, #92	; 0x5c
 800a01e:	f000 f8dd 	bl	800a1dc <memset>
 800a022:	4b0d      	ldr	r3, [pc, #52]	; (800a058 <std+0x58>)
 800a024:	6263      	str	r3, [r4, #36]	; 0x24
 800a026:	4b0d      	ldr	r3, [pc, #52]	; (800a05c <std+0x5c>)
 800a028:	62a3      	str	r3, [r4, #40]	; 0x28
 800a02a:	4b0d      	ldr	r3, [pc, #52]	; (800a060 <std+0x60>)
 800a02c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a02e:	4b0d      	ldr	r3, [pc, #52]	; (800a064 <std+0x64>)
 800a030:	6323      	str	r3, [r4, #48]	; 0x30
 800a032:	4b0d      	ldr	r3, [pc, #52]	; (800a068 <std+0x68>)
 800a034:	6224      	str	r4, [r4, #32]
 800a036:	429c      	cmp	r4, r3
 800a038:	d006      	beq.n	800a048 <std+0x48>
 800a03a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a03e:	4294      	cmp	r4, r2
 800a040:	d002      	beq.n	800a048 <std+0x48>
 800a042:	33d0      	adds	r3, #208	; 0xd0
 800a044:	429c      	cmp	r4, r3
 800a046:	d105      	bne.n	800a054 <std+0x54>
 800a048:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a04c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a050:	f000 b94e 	b.w	800a2f0 <__retarget_lock_init_recursive>
 800a054:	bd10      	pop	{r4, pc}
 800a056:	bf00      	nop
 800a058:	0800be31 	.word	0x0800be31
 800a05c:	0800be53 	.word	0x0800be53
 800a060:	0800be8b 	.word	0x0800be8b
 800a064:	0800beaf 	.word	0x0800beaf
 800a068:	20004e20 	.word	0x20004e20

0800a06c <stdio_exit_handler>:
 800a06c:	4a02      	ldr	r2, [pc, #8]	; (800a078 <stdio_exit_handler+0xc>)
 800a06e:	4903      	ldr	r1, [pc, #12]	; (800a07c <stdio_exit_handler+0x10>)
 800a070:	4803      	ldr	r0, [pc, #12]	; (800a080 <stdio_exit_handler+0x14>)
 800a072:	f000 b87b 	b.w	800a16c <_fwalk_sglue>
 800a076:	bf00      	nop
 800a078:	20000014 	.word	0x20000014
 800a07c:	0800b6e9 	.word	0x0800b6e9
 800a080:	20000020 	.word	0x20000020

0800a084 <cleanup_stdio>:
 800a084:	6841      	ldr	r1, [r0, #4]
 800a086:	4b0c      	ldr	r3, [pc, #48]	; (800a0b8 <cleanup_stdio+0x34>)
 800a088:	4299      	cmp	r1, r3
 800a08a:	b510      	push	{r4, lr}
 800a08c:	4604      	mov	r4, r0
 800a08e:	d001      	beq.n	800a094 <cleanup_stdio+0x10>
 800a090:	f001 fb2a 	bl	800b6e8 <_fflush_r>
 800a094:	68a1      	ldr	r1, [r4, #8]
 800a096:	4b09      	ldr	r3, [pc, #36]	; (800a0bc <cleanup_stdio+0x38>)
 800a098:	4299      	cmp	r1, r3
 800a09a:	d002      	beq.n	800a0a2 <cleanup_stdio+0x1e>
 800a09c:	4620      	mov	r0, r4
 800a09e:	f001 fb23 	bl	800b6e8 <_fflush_r>
 800a0a2:	68e1      	ldr	r1, [r4, #12]
 800a0a4:	4b06      	ldr	r3, [pc, #24]	; (800a0c0 <cleanup_stdio+0x3c>)
 800a0a6:	4299      	cmp	r1, r3
 800a0a8:	d004      	beq.n	800a0b4 <cleanup_stdio+0x30>
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0b0:	f001 bb1a 	b.w	800b6e8 <_fflush_r>
 800a0b4:	bd10      	pop	{r4, pc}
 800a0b6:	bf00      	nop
 800a0b8:	20004e20 	.word	0x20004e20
 800a0bc:	20004e88 	.word	0x20004e88
 800a0c0:	20004ef0 	.word	0x20004ef0

0800a0c4 <global_stdio_init.part.0>:
 800a0c4:	b510      	push	{r4, lr}
 800a0c6:	4b0b      	ldr	r3, [pc, #44]	; (800a0f4 <global_stdio_init.part.0+0x30>)
 800a0c8:	4c0b      	ldr	r4, [pc, #44]	; (800a0f8 <global_stdio_init.part.0+0x34>)
 800a0ca:	4a0c      	ldr	r2, [pc, #48]	; (800a0fc <global_stdio_init.part.0+0x38>)
 800a0cc:	601a      	str	r2, [r3, #0]
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	2104      	movs	r1, #4
 800a0d4:	f7ff ff94 	bl	800a000 <std>
 800a0d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a0dc:	2201      	movs	r2, #1
 800a0de:	2109      	movs	r1, #9
 800a0e0:	f7ff ff8e 	bl	800a000 <std>
 800a0e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a0e8:	2202      	movs	r2, #2
 800a0ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0ee:	2112      	movs	r1, #18
 800a0f0:	f7ff bf86 	b.w	800a000 <std>
 800a0f4:	20004f58 	.word	0x20004f58
 800a0f8:	20004e20 	.word	0x20004e20
 800a0fc:	0800a06d 	.word	0x0800a06d

0800a100 <__sfp_lock_acquire>:
 800a100:	4801      	ldr	r0, [pc, #4]	; (800a108 <__sfp_lock_acquire+0x8>)
 800a102:	f000 b8f6 	b.w	800a2f2 <__retarget_lock_acquire_recursive>
 800a106:	bf00      	nop
 800a108:	20004f5d 	.word	0x20004f5d

0800a10c <__sfp_lock_release>:
 800a10c:	4801      	ldr	r0, [pc, #4]	; (800a114 <__sfp_lock_release+0x8>)
 800a10e:	f000 b8f1 	b.w	800a2f4 <__retarget_lock_release_recursive>
 800a112:	bf00      	nop
 800a114:	20004f5d 	.word	0x20004f5d

0800a118 <__sinit>:
 800a118:	b510      	push	{r4, lr}
 800a11a:	4604      	mov	r4, r0
 800a11c:	f7ff fff0 	bl	800a100 <__sfp_lock_acquire>
 800a120:	6a23      	ldr	r3, [r4, #32]
 800a122:	b11b      	cbz	r3, 800a12c <__sinit+0x14>
 800a124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a128:	f7ff bff0 	b.w	800a10c <__sfp_lock_release>
 800a12c:	4b04      	ldr	r3, [pc, #16]	; (800a140 <__sinit+0x28>)
 800a12e:	6223      	str	r3, [r4, #32]
 800a130:	4b04      	ldr	r3, [pc, #16]	; (800a144 <__sinit+0x2c>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d1f5      	bne.n	800a124 <__sinit+0xc>
 800a138:	f7ff ffc4 	bl	800a0c4 <global_stdio_init.part.0>
 800a13c:	e7f2      	b.n	800a124 <__sinit+0xc>
 800a13e:	bf00      	nop
 800a140:	0800a085 	.word	0x0800a085
 800a144:	20004f58 	.word	0x20004f58

0800a148 <fiprintf>:
 800a148:	b40e      	push	{r1, r2, r3}
 800a14a:	b503      	push	{r0, r1, lr}
 800a14c:	4601      	mov	r1, r0
 800a14e:	ab03      	add	r3, sp, #12
 800a150:	4805      	ldr	r0, [pc, #20]	; (800a168 <fiprintf+0x20>)
 800a152:	f853 2b04 	ldr.w	r2, [r3], #4
 800a156:	6800      	ldr	r0, [r0, #0]
 800a158:	9301      	str	r3, [sp, #4]
 800a15a:	f001 f925 	bl	800b3a8 <_vfiprintf_r>
 800a15e:	b002      	add	sp, #8
 800a160:	f85d eb04 	ldr.w	lr, [sp], #4
 800a164:	b003      	add	sp, #12
 800a166:	4770      	bx	lr
 800a168:	2000006c 	.word	0x2000006c

0800a16c <_fwalk_sglue>:
 800a16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a170:	4607      	mov	r7, r0
 800a172:	4688      	mov	r8, r1
 800a174:	4614      	mov	r4, r2
 800a176:	2600      	movs	r6, #0
 800a178:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a17c:	f1b9 0901 	subs.w	r9, r9, #1
 800a180:	d505      	bpl.n	800a18e <_fwalk_sglue+0x22>
 800a182:	6824      	ldr	r4, [r4, #0]
 800a184:	2c00      	cmp	r4, #0
 800a186:	d1f7      	bne.n	800a178 <_fwalk_sglue+0xc>
 800a188:	4630      	mov	r0, r6
 800a18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a18e:	89ab      	ldrh	r3, [r5, #12]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d907      	bls.n	800a1a4 <_fwalk_sglue+0x38>
 800a194:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a198:	3301      	adds	r3, #1
 800a19a:	d003      	beq.n	800a1a4 <_fwalk_sglue+0x38>
 800a19c:	4629      	mov	r1, r5
 800a19e:	4638      	mov	r0, r7
 800a1a0:	47c0      	blx	r8
 800a1a2:	4306      	orrs	r6, r0
 800a1a4:	3568      	adds	r5, #104	; 0x68
 800a1a6:	e7e9      	b.n	800a17c <_fwalk_sglue+0x10>

0800a1a8 <memmove>:
 800a1a8:	4288      	cmp	r0, r1
 800a1aa:	b510      	push	{r4, lr}
 800a1ac:	eb01 0402 	add.w	r4, r1, r2
 800a1b0:	d902      	bls.n	800a1b8 <memmove+0x10>
 800a1b2:	4284      	cmp	r4, r0
 800a1b4:	4623      	mov	r3, r4
 800a1b6:	d807      	bhi.n	800a1c8 <memmove+0x20>
 800a1b8:	1e43      	subs	r3, r0, #1
 800a1ba:	42a1      	cmp	r1, r4
 800a1bc:	d008      	beq.n	800a1d0 <memmove+0x28>
 800a1be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1c6:	e7f8      	b.n	800a1ba <memmove+0x12>
 800a1c8:	4402      	add	r2, r0
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	428a      	cmp	r2, r1
 800a1ce:	d100      	bne.n	800a1d2 <memmove+0x2a>
 800a1d0:	bd10      	pop	{r4, pc}
 800a1d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1da:	e7f7      	b.n	800a1cc <memmove+0x24>

0800a1dc <memset>:
 800a1dc:	4402      	add	r2, r0
 800a1de:	4603      	mov	r3, r0
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d100      	bne.n	800a1e6 <memset+0xa>
 800a1e4:	4770      	bx	lr
 800a1e6:	f803 1b01 	strb.w	r1, [r3], #1
 800a1ea:	e7f9      	b.n	800a1e0 <memset+0x4>

0800a1ec <_localeconv_r>:
 800a1ec:	4800      	ldr	r0, [pc, #0]	; (800a1f0 <_localeconv_r+0x4>)
 800a1ee:	4770      	bx	lr
 800a1f0:	20000160 	.word	0x20000160

0800a1f4 <_raise_r>:
 800a1f4:	291f      	cmp	r1, #31
 800a1f6:	b538      	push	{r3, r4, r5, lr}
 800a1f8:	4604      	mov	r4, r0
 800a1fa:	460d      	mov	r5, r1
 800a1fc:	d904      	bls.n	800a208 <_raise_r+0x14>
 800a1fe:	2316      	movs	r3, #22
 800a200:	6003      	str	r3, [r0, #0]
 800a202:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a206:	bd38      	pop	{r3, r4, r5, pc}
 800a208:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a20a:	b112      	cbz	r2, 800a212 <_raise_r+0x1e>
 800a20c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a210:	b94b      	cbnz	r3, 800a226 <_raise_r+0x32>
 800a212:	4620      	mov	r0, r4
 800a214:	f000 f830 	bl	800a278 <_getpid_r>
 800a218:	462a      	mov	r2, r5
 800a21a:	4601      	mov	r1, r0
 800a21c:	4620      	mov	r0, r4
 800a21e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a222:	f000 b817 	b.w	800a254 <_kill_r>
 800a226:	2b01      	cmp	r3, #1
 800a228:	d00a      	beq.n	800a240 <_raise_r+0x4c>
 800a22a:	1c59      	adds	r1, r3, #1
 800a22c:	d103      	bne.n	800a236 <_raise_r+0x42>
 800a22e:	2316      	movs	r3, #22
 800a230:	6003      	str	r3, [r0, #0]
 800a232:	2001      	movs	r0, #1
 800a234:	e7e7      	b.n	800a206 <_raise_r+0x12>
 800a236:	2400      	movs	r4, #0
 800a238:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a23c:	4628      	mov	r0, r5
 800a23e:	4798      	blx	r3
 800a240:	2000      	movs	r0, #0
 800a242:	e7e0      	b.n	800a206 <_raise_r+0x12>

0800a244 <raise>:
 800a244:	4b02      	ldr	r3, [pc, #8]	; (800a250 <raise+0xc>)
 800a246:	4601      	mov	r1, r0
 800a248:	6818      	ldr	r0, [r3, #0]
 800a24a:	f7ff bfd3 	b.w	800a1f4 <_raise_r>
 800a24e:	bf00      	nop
 800a250:	2000006c 	.word	0x2000006c

0800a254 <_kill_r>:
 800a254:	b538      	push	{r3, r4, r5, lr}
 800a256:	4d07      	ldr	r5, [pc, #28]	; (800a274 <_kill_r+0x20>)
 800a258:	2300      	movs	r3, #0
 800a25a:	4604      	mov	r4, r0
 800a25c:	4608      	mov	r0, r1
 800a25e:	4611      	mov	r1, r2
 800a260:	602b      	str	r3, [r5, #0]
 800a262:	f7f9 f821 	bl	80032a8 <_kill>
 800a266:	1c43      	adds	r3, r0, #1
 800a268:	d102      	bne.n	800a270 <_kill_r+0x1c>
 800a26a:	682b      	ldr	r3, [r5, #0]
 800a26c:	b103      	cbz	r3, 800a270 <_kill_r+0x1c>
 800a26e:	6023      	str	r3, [r4, #0]
 800a270:	bd38      	pop	{r3, r4, r5, pc}
 800a272:	bf00      	nop
 800a274:	20004f60 	.word	0x20004f60

0800a278 <_getpid_r>:
 800a278:	f7f9 b80e 	b.w	8003298 <_getpid>

0800a27c <_sbrk_r>:
 800a27c:	b538      	push	{r3, r4, r5, lr}
 800a27e:	4d06      	ldr	r5, [pc, #24]	; (800a298 <_sbrk_r+0x1c>)
 800a280:	2300      	movs	r3, #0
 800a282:	4604      	mov	r4, r0
 800a284:	4608      	mov	r0, r1
 800a286:	602b      	str	r3, [r5, #0]
 800a288:	f7f9 f896 	bl	80033b8 <_sbrk>
 800a28c:	1c43      	adds	r3, r0, #1
 800a28e:	d102      	bne.n	800a296 <_sbrk_r+0x1a>
 800a290:	682b      	ldr	r3, [r5, #0]
 800a292:	b103      	cbz	r3, 800a296 <_sbrk_r+0x1a>
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	bd38      	pop	{r3, r4, r5, pc}
 800a298:	20004f60 	.word	0x20004f60

0800a29c <__errno>:
 800a29c:	4b01      	ldr	r3, [pc, #4]	; (800a2a4 <__errno+0x8>)
 800a29e:	6818      	ldr	r0, [r3, #0]
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	2000006c 	.word	0x2000006c

0800a2a8 <__libc_init_array>:
 800a2a8:	b570      	push	{r4, r5, r6, lr}
 800a2aa:	4d0d      	ldr	r5, [pc, #52]	; (800a2e0 <__libc_init_array+0x38>)
 800a2ac:	4c0d      	ldr	r4, [pc, #52]	; (800a2e4 <__libc_init_array+0x3c>)
 800a2ae:	1b64      	subs	r4, r4, r5
 800a2b0:	10a4      	asrs	r4, r4, #2
 800a2b2:	2600      	movs	r6, #0
 800a2b4:	42a6      	cmp	r6, r4
 800a2b6:	d109      	bne.n	800a2cc <__libc_init_array+0x24>
 800a2b8:	4d0b      	ldr	r5, [pc, #44]	; (800a2e8 <__libc_init_array+0x40>)
 800a2ba:	4c0c      	ldr	r4, [pc, #48]	; (800a2ec <__libc_init_array+0x44>)
 800a2bc:	f001 ffc8 	bl	800c250 <_init>
 800a2c0:	1b64      	subs	r4, r4, r5
 800a2c2:	10a4      	asrs	r4, r4, #2
 800a2c4:	2600      	movs	r6, #0
 800a2c6:	42a6      	cmp	r6, r4
 800a2c8:	d105      	bne.n	800a2d6 <__libc_init_array+0x2e>
 800a2ca:	bd70      	pop	{r4, r5, r6, pc}
 800a2cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2d0:	4798      	blx	r3
 800a2d2:	3601      	adds	r6, #1
 800a2d4:	e7ee      	b.n	800a2b4 <__libc_init_array+0xc>
 800a2d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2da:	4798      	blx	r3
 800a2dc:	3601      	adds	r6, #1
 800a2de:	e7f2      	b.n	800a2c6 <__libc_init_array+0x1e>
 800a2e0:	0800cb10 	.word	0x0800cb10
 800a2e4:	0800cb10 	.word	0x0800cb10
 800a2e8:	0800cb10 	.word	0x0800cb10
 800a2ec:	0800cb18 	.word	0x0800cb18

0800a2f0 <__retarget_lock_init_recursive>:
 800a2f0:	4770      	bx	lr

0800a2f2 <__retarget_lock_acquire_recursive>:
 800a2f2:	4770      	bx	lr

0800a2f4 <__retarget_lock_release_recursive>:
 800a2f4:	4770      	bx	lr

0800a2f6 <memcpy>:
 800a2f6:	440a      	add	r2, r1
 800a2f8:	4291      	cmp	r1, r2
 800a2fa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a2fe:	d100      	bne.n	800a302 <memcpy+0xc>
 800a300:	4770      	bx	lr
 800a302:	b510      	push	{r4, lr}
 800a304:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a308:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a30c:	4291      	cmp	r1, r2
 800a30e:	d1f9      	bne.n	800a304 <memcpy+0xe>
 800a310:	bd10      	pop	{r4, pc}

0800a312 <quorem>:
 800a312:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a316:	6903      	ldr	r3, [r0, #16]
 800a318:	690c      	ldr	r4, [r1, #16]
 800a31a:	42a3      	cmp	r3, r4
 800a31c:	4607      	mov	r7, r0
 800a31e:	db7e      	blt.n	800a41e <quorem+0x10c>
 800a320:	3c01      	subs	r4, #1
 800a322:	f101 0814 	add.w	r8, r1, #20
 800a326:	f100 0514 	add.w	r5, r0, #20
 800a32a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a32e:	9301      	str	r3, [sp, #4]
 800a330:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a334:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a338:	3301      	adds	r3, #1
 800a33a:	429a      	cmp	r2, r3
 800a33c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a340:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a344:	fbb2 f6f3 	udiv	r6, r2, r3
 800a348:	d331      	bcc.n	800a3ae <quorem+0x9c>
 800a34a:	f04f 0e00 	mov.w	lr, #0
 800a34e:	4640      	mov	r0, r8
 800a350:	46ac      	mov	ip, r5
 800a352:	46f2      	mov	sl, lr
 800a354:	f850 2b04 	ldr.w	r2, [r0], #4
 800a358:	b293      	uxth	r3, r2
 800a35a:	fb06 e303 	mla	r3, r6, r3, lr
 800a35e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a362:	0c1a      	lsrs	r2, r3, #16
 800a364:	b29b      	uxth	r3, r3
 800a366:	ebaa 0303 	sub.w	r3, sl, r3
 800a36a:	f8dc a000 	ldr.w	sl, [ip]
 800a36e:	fa13 f38a 	uxtah	r3, r3, sl
 800a372:	fb06 220e 	mla	r2, r6, lr, r2
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	9b00      	ldr	r3, [sp, #0]
 800a37a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a37e:	b292      	uxth	r2, r2
 800a380:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a384:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a388:	f8bd 3000 	ldrh.w	r3, [sp]
 800a38c:	4581      	cmp	r9, r0
 800a38e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a392:	f84c 3b04 	str.w	r3, [ip], #4
 800a396:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a39a:	d2db      	bcs.n	800a354 <quorem+0x42>
 800a39c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a3a0:	b92b      	cbnz	r3, 800a3ae <quorem+0x9c>
 800a3a2:	9b01      	ldr	r3, [sp, #4]
 800a3a4:	3b04      	subs	r3, #4
 800a3a6:	429d      	cmp	r5, r3
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	d32c      	bcc.n	800a406 <quorem+0xf4>
 800a3ac:	613c      	str	r4, [r7, #16]
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	f001 fc3e 	bl	800bc30 <__mcmp>
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	db22      	blt.n	800a3fe <quorem+0xec>
 800a3b8:	3601      	adds	r6, #1
 800a3ba:	4629      	mov	r1, r5
 800a3bc:	2000      	movs	r0, #0
 800a3be:	f858 2b04 	ldr.w	r2, [r8], #4
 800a3c2:	f8d1 c000 	ldr.w	ip, [r1]
 800a3c6:	b293      	uxth	r3, r2
 800a3c8:	1ac3      	subs	r3, r0, r3
 800a3ca:	0c12      	lsrs	r2, r2, #16
 800a3cc:	fa13 f38c 	uxtah	r3, r3, ip
 800a3d0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a3d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3de:	45c1      	cmp	r9, r8
 800a3e0:	f841 3b04 	str.w	r3, [r1], #4
 800a3e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a3e8:	d2e9      	bcs.n	800a3be <quorem+0xac>
 800a3ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3f2:	b922      	cbnz	r2, 800a3fe <quorem+0xec>
 800a3f4:	3b04      	subs	r3, #4
 800a3f6:	429d      	cmp	r5, r3
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	d30a      	bcc.n	800a412 <quorem+0x100>
 800a3fc:	613c      	str	r4, [r7, #16]
 800a3fe:	4630      	mov	r0, r6
 800a400:	b003      	add	sp, #12
 800a402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a406:	6812      	ldr	r2, [r2, #0]
 800a408:	3b04      	subs	r3, #4
 800a40a:	2a00      	cmp	r2, #0
 800a40c:	d1ce      	bne.n	800a3ac <quorem+0x9a>
 800a40e:	3c01      	subs	r4, #1
 800a410:	e7c9      	b.n	800a3a6 <quorem+0x94>
 800a412:	6812      	ldr	r2, [r2, #0]
 800a414:	3b04      	subs	r3, #4
 800a416:	2a00      	cmp	r2, #0
 800a418:	d1f0      	bne.n	800a3fc <quorem+0xea>
 800a41a:	3c01      	subs	r4, #1
 800a41c:	e7eb      	b.n	800a3f6 <quorem+0xe4>
 800a41e:	2000      	movs	r0, #0
 800a420:	e7ee      	b.n	800a400 <quorem+0xee>
 800a422:	0000      	movs	r0, r0
 800a424:	0000      	movs	r0, r0
	...

0800a428 <_dtoa_r>:
 800a428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	ed2d 8b04 	vpush	{d8-d9}
 800a430:	69c5      	ldr	r5, [r0, #28]
 800a432:	b093      	sub	sp, #76	; 0x4c
 800a434:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a438:	ec57 6b10 	vmov	r6, r7, d0
 800a43c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a440:	9107      	str	r1, [sp, #28]
 800a442:	4604      	mov	r4, r0
 800a444:	920a      	str	r2, [sp, #40]	; 0x28
 800a446:	930d      	str	r3, [sp, #52]	; 0x34
 800a448:	b975      	cbnz	r5, 800a468 <_dtoa_r+0x40>
 800a44a:	2010      	movs	r0, #16
 800a44c:	f7ff fb6c 	bl	8009b28 <malloc>
 800a450:	4602      	mov	r2, r0
 800a452:	61e0      	str	r0, [r4, #28]
 800a454:	b920      	cbnz	r0, 800a460 <_dtoa_r+0x38>
 800a456:	4bae      	ldr	r3, [pc, #696]	; (800a710 <_dtoa_r+0x2e8>)
 800a458:	21ef      	movs	r1, #239	; 0xef
 800a45a:	48ae      	ldr	r0, [pc, #696]	; (800a714 <_dtoa_r+0x2ec>)
 800a45c:	f7ff f870 	bl	8009540 <__assert_func>
 800a460:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a464:	6005      	str	r5, [r0, #0]
 800a466:	60c5      	str	r5, [r0, #12]
 800a468:	69e3      	ldr	r3, [r4, #28]
 800a46a:	6819      	ldr	r1, [r3, #0]
 800a46c:	b151      	cbz	r1, 800a484 <_dtoa_r+0x5c>
 800a46e:	685a      	ldr	r2, [r3, #4]
 800a470:	604a      	str	r2, [r1, #4]
 800a472:	2301      	movs	r3, #1
 800a474:	4093      	lsls	r3, r2
 800a476:	608b      	str	r3, [r1, #8]
 800a478:	4620      	mov	r0, r4
 800a47a:	f001 f99d 	bl	800b7b8 <_Bfree>
 800a47e:	69e3      	ldr	r3, [r4, #28]
 800a480:	2200      	movs	r2, #0
 800a482:	601a      	str	r2, [r3, #0]
 800a484:	1e3b      	subs	r3, r7, #0
 800a486:	bfbb      	ittet	lt
 800a488:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a48c:	9303      	strlt	r3, [sp, #12]
 800a48e:	2300      	movge	r3, #0
 800a490:	2201      	movlt	r2, #1
 800a492:	bfac      	ite	ge
 800a494:	f8c8 3000 	strge.w	r3, [r8]
 800a498:	f8c8 2000 	strlt.w	r2, [r8]
 800a49c:	4b9e      	ldr	r3, [pc, #632]	; (800a718 <_dtoa_r+0x2f0>)
 800a49e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a4a2:	ea33 0308 	bics.w	r3, r3, r8
 800a4a6:	d11b      	bne.n	800a4e0 <_dtoa_r+0xb8>
 800a4a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4aa:	f242 730f 	movw	r3, #9999	; 0x270f
 800a4ae:	6013      	str	r3, [r2, #0]
 800a4b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a4b4:	4333      	orrs	r3, r6
 800a4b6:	f000 8593 	beq.w	800afe0 <_dtoa_r+0xbb8>
 800a4ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4bc:	b963      	cbnz	r3, 800a4d8 <_dtoa_r+0xb0>
 800a4be:	4b97      	ldr	r3, [pc, #604]	; (800a71c <_dtoa_r+0x2f4>)
 800a4c0:	e027      	b.n	800a512 <_dtoa_r+0xea>
 800a4c2:	4b97      	ldr	r3, [pc, #604]	; (800a720 <_dtoa_r+0x2f8>)
 800a4c4:	9300      	str	r3, [sp, #0]
 800a4c6:	3308      	adds	r3, #8
 800a4c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a4ca:	6013      	str	r3, [r2, #0]
 800a4cc:	9800      	ldr	r0, [sp, #0]
 800a4ce:	b013      	add	sp, #76	; 0x4c
 800a4d0:	ecbd 8b04 	vpop	{d8-d9}
 800a4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d8:	4b90      	ldr	r3, [pc, #576]	; (800a71c <_dtoa_r+0x2f4>)
 800a4da:	9300      	str	r3, [sp, #0]
 800a4dc:	3303      	adds	r3, #3
 800a4de:	e7f3      	b.n	800a4c8 <_dtoa_r+0xa0>
 800a4e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	ec51 0b17 	vmov	r0, r1, d7
 800a4ea:	eeb0 8a47 	vmov.f32	s16, s14
 800a4ee:	eef0 8a67 	vmov.f32	s17, s15
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	f7f6 faf2 	bl	8000adc <__aeabi_dcmpeq>
 800a4f8:	4681      	mov	r9, r0
 800a4fa:	b160      	cbz	r0, 800a516 <_dtoa_r+0xee>
 800a4fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4fe:	2301      	movs	r3, #1
 800a500:	6013      	str	r3, [r2, #0]
 800a502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a504:	2b00      	cmp	r3, #0
 800a506:	f000 8568 	beq.w	800afda <_dtoa_r+0xbb2>
 800a50a:	4b86      	ldr	r3, [pc, #536]	; (800a724 <_dtoa_r+0x2fc>)
 800a50c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a50e:	6013      	str	r3, [r2, #0]
 800a510:	3b01      	subs	r3, #1
 800a512:	9300      	str	r3, [sp, #0]
 800a514:	e7da      	b.n	800a4cc <_dtoa_r+0xa4>
 800a516:	aa10      	add	r2, sp, #64	; 0x40
 800a518:	a911      	add	r1, sp, #68	; 0x44
 800a51a:	4620      	mov	r0, r4
 800a51c:	eeb0 0a48 	vmov.f32	s0, s16
 800a520:	eef0 0a68 	vmov.f32	s1, s17
 800a524:	f001 fc2a 	bl	800bd7c <__d2b>
 800a528:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a52c:	4682      	mov	sl, r0
 800a52e:	2d00      	cmp	r5, #0
 800a530:	d07f      	beq.n	800a632 <_dtoa_r+0x20a>
 800a532:	ee18 3a90 	vmov	r3, s17
 800a536:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a53a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a53e:	ec51 0b18 	vmov	r0, r1, d8
 800a542:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a546:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a54a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a54e:	4619      	mov	r1, r3
 800a550:	2200      	movs	r2, #0
 800a552:	4b75      	ldr	r3, [pc, #468]	; (800a728 <_dtoa_r+0x300>)
 800a554:	f7f5 fea2 	bl	800029c <__aeabi_dsub>
 800a558:	a367      	add	r3, pc, #412	; (adr r3, 800a6f8 <_dtoa_r+0x2d0>)
 800a55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55e:	f7f6 f855 	bl	800060c <__aeabi_dmul>
 800a562:	a367      	add	r3, pc, #412	; (adr r3, 800a700 <_dtoa_r+0x2d8>)
 800a564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a568:	f7f5 fe9a 	bl	80002a0 <__adddf3>
 800a56c:	4606      	mov	r6, r0
 800a56e:	4628      	mov	r0, r5
 800a570:	460f      	mov	r7, r1
 800a572:	f7f5 ffe1 	bl	8000538 <__aeabi_i2d>
 800a576:	a364      	add	r3, pc, #400	; (adr r3, 800a708 <_dtoa_r+0x2e0>)
 800a578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a57c:	f7f6 f846 	bl	800060c <__aeabi_dmul>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	4630      	mov	r0, r6
 800a586:	4639      	mov	r1, r7
 800a588:	f7f5 fe8a 	bl	80002a0 <__adddf3>
 800a58c:	4606      	mov	r6, r0
 800a58e:	460f      	mov	r7, r1
 800a590:	f7f6 faec 	bl	8000b6c <__aeabi_d2iz>
 800a594:	2200      	movs	r2, #0
 800a596:	4683      	mov	fp, r0
 800a598:	2300      	movs	r3, #0
 800a59a:	4630      	mov	r0, r6
 800a59c:	4639      	mov	r1, r7
 800a59e:	f7f6 faa7 	bl	8000af0 <__aeabi_dcmplt>
 800a5a2:	b148      	cbz	r0, 800a5b8 <_dtoa_r+0x190>
 800a5a4:	4658      	mov	r0, fp
 800a5a6:	f7f5 ffc7 	bl	8000538 <__aeabi_i2d>
 800a5aa:	4632      	mov	r2, r6
 800a5ac:	463b      	mov	r3, r7
 800a5ae:	f7f6 fa95 	bl	8000adc <__aeabi_dcmpeq>
 800a5b2:	b908      	cbnz	r0, 800a5b8 <_dtoa_r+0x190>
 800a5b4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a5b8:	f1bb 0f16 	cmp.w	fp, #22
 800a5bc:	d857      	bhi.n	800a66e <_dtoa_r+0x246>
 800a5be:	4b5b      	ldr	r3, [pc, #364]	; (800a72c <_dtoa_r+0x304>)
 800a5c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c8:	ec51 0b18 	vmov	r0, r1, d8
 800a5cc:	f7f6 fa90 	bl	8000af0 <__aeabi_dcmplt>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	d04e      	beq.n	800a672 <_dtoa_r+0x24a>
 800a5d4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a5d8:	2300      	movs	r3, #0
 800a5da:	930c      	str	r3, [sp, #48]	; 0x30
 800a5dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5de:	1b5b      	subs	r3, r3, r5
 800a5e0:	1e5a      	subs	r2, r3, #1
 800a5e2:	bf45      	ittet	mi
 800a5e4:	f1c3 0301 	rsbmi	r3, r3, #1
 800a5e8:	9305      	strmi	r3, [sp, #20]
 800a5ea:	2300      	movpl	r3, #0
 800a5ec:	2300      	movmi	r3, #0
 800a5ee:	9206      	str	r2, [sp, #24]
 800a5f0:	bf54      	ite	pl
 800a5f2:	9305      	strpl	r3, [sp, #20]
 800a5f4:	9306      	strmi	r3, [sp, #24]
 800a5f6:	f1bb 0f00 	cmp.w	fp, #0
 800a5fa:	db3c      	blt.n	800a676 <_dtoa_r+0x24e>
 800a5fc:	9b06      	ldr	r3, [sp, #24]
 800a5fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a602:	445b      	add	r3, fp
 800a604:	9306      	str	r3, [sp, #24]
 800a606:	2300      	movs	r3, #0
 800a608:	9308      	str	r3, [sp, #32]
 800a60a:	9b07      	ldr	r3, [sp, #28]
 800a60c:	2b09      	cmp	r3, #9
 800a60e:	d868      	bhi.n	800a6e2 <_dtoa_r+0x2ba>
 800a610:	2b05      	cmp	r3, #5
 800a612:	bfc4      	itt	gt
 800a614:	3b04      	subgt	r3, #4
 800a616:	9307      	strgt	r3, [sp, #28]
 800a618:	9b07      	ldr	r3, [sp, #28]
 800a61a:	f1a3 0302 	sub.w	r3, r3, #2
 800a61e:	bfcc      	ite	gt
 800a620:	2500      	movgt	r5, #0
 800a622:	2501      	movle	r5, #1
 800a624:	2b03      	cmp	r3, #3
 800a626:	f200 8085 	bhi.w	800a734 <_dtoa_r+0x30c>
 800a62a:	e8df f003 	tbb	[pc, r3]
 800a62e:	3b2e      	.short	0x3b2e
 800a630:	5839      	.short	0x5839
 800a632:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a636:	441d      	add	r5, r3
 800a638:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a63c:	2b20      	cmp	r3, #32
 800a63e:	bfc1      	itttt	gt
 800a640:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a644:	fa08 f803 	lslgt.w	r8, r8, r3
 800a648:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a64c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a650:	bfd6      	itet	le
 800a652:	f1c3 0320 	rsble	r3, r3, #32
 800a656:	ea48 0003 	orrgt.w	r0, r8, r3
 800a65a:	fa06 f003 	lslle.w	r0, r6, r3
 800a65e:	f7f5 ff5b 	bl	8000518 <__aeabi_ui2d>
 800a662:	2201      	movs	r2, #1
 800a664:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a668:	3d01      	subs	r5, #1
 800a66a:	920e      	str	r2, [sp, #56]	; 0x38
 800a66c:	e76f      	b.n	800a54e <_dtoa_r+0x126>
 800a66e:	2301      	movs	r3, #1
 800a670:	e7b3      	b.n	800a5da <_dtoa_r+0x1b2>
 800a672:	900c      	str	r0, [sp, #48]	; 0x30
 800a674:	e7b2      	b.n	800a5dc <_dtoa_r+0x1b4>
 800a676:	9b05      	ldr	r3, [sp, #20]
 800a678:	eba3 030b 	sub.w	r3, r3, fp
 800a67c:	9305      	str	r3, [sp, #20]
 800a67e:	f1cb 0300 	rsb	r3, fp, #0
 800a682:	9308      	str	r3, [sp, #32]
 800a684:	2300      	movs	r3, #0
 800a686:	930b      	str	r3, [sp, #44]	; 0x2c
 800a688:	e7bf      	b.n	800a60a <_dtoa_r+0x1e2>
 800a68a:	2300      	movs	r3, #0
 800a68c:	9309      	str	r3, [sp, #36]	; 0x24
 800a68e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a690:	2b00      	cmp	r3, #0
 800a692:	dc52      	bgt.n	800a73a <_dtoa_r+0x312>
 800a694:	2301      	movs	r3, #1
 800a696:	9301      	str	r3, [sp, #4]
 800a698:	9304      	str	r3, [sp, #16]
 800a69a:	461a      	mov	r2, r3
 800a69c:	920a      	str	r2, [sp, #40]	; 0x28
 800a69e:	e00b      	b.n	800a6b8 <_dtoa_r+0x290>
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	e7f3      	b.n	800a68c <_dtoa_r+0x264>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a6a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6aa:	445b      	add	r3, fp
 800a6ac:	9301      	str	r3, [sp, #4]
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	9304      	str	r3, [sp, #16]
 800a6b4:	bfb8      	it	lt
 800a6b6:	2301      	movlt	r3, #1
 800a6b8:	69e0      	ldr	r0, [r4, #28]
 800a6ba:	2100      	movs	r1, #0
 800a6bc:	2204      	movs	r2, #4
 800a6be:	f102 0614 	add.w	r6, r2, #20
 800a6c2:	429e      	cmp	r6, r3
 800a6c4:	d93d      	bls.n	800a742 <_dtoa_r+0x31a>
 800a6c6:	6041      	str	r1, [r0, #4]
 800a6c8:	4620      	mov	r0, r4
 800a6ca:	f001 f835 	bl	800b738 <_Balloc>
 800a6ce:	9000      	str	r0, [sp, #0]
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	d139      	bne.n	800a748 <_dtoa_r+0x320>
 800a6d4:	4b16      	ldr	r3, [pc, #88]	; (800a730 <_dtoa_r+0x308>)
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	f240 11af 	movw	r1, #431	; 0x1af
 800a6dc:	e6bd      	b.n	800a45a <_dtoa_r+0x32>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e7e1      	b.n	800a6a6 <_dtoa_r+0x27e>
 800a6e2:	2501      	movs	r5, #1
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	9307      	str	r3, [sp, #28]
 800a6e8:	9509      	str	r5, [sp, #36]	; 0x24
 800a6ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6ee:	9301      	str	r3, [sp, #4]
 800a6f0:	9304      	str	r3, [sp, #16]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	2312      	movs	r3, #18
 800a6f6:	e7d1      	b.n	800a69c <_dtoa_r+0x274>
 800a6f8:	636f4361 	.word	0x636f4361
 800a6fc:	3fd287a7 	.word	0x3fd287a7
 800a700:	8b60c8b3 	.word	0x8b60c8b3
 800a704:	3fc68a28 	.word	0x3fc68a28
 800a708:	509f79fb 	.word	0x509f79fb
 800a70c:	3fd34413 	.word	0x3fd34413
 800a710:	0800c811 	.word	0x0800c811
 800a714:	0800c828 	.word	0x0800c828
 800a718:	7ff00000 	.word	0x7ff00000
 800a71c:	0800c80d 	.word	0x0800c80d
 800a720:	0800c804 	.word	0x0800c804
 800a724:	0800c7e1 	.word	0x0800c7e1
 800a728:	3ff80000 	.word	0x3ff80000
 800a72c:	0800c928 	.word	0x0800c928
 800a730:	0800c880 	.word	0x0800c880
 800a734:	2301      	movs	r3, #1
 800a736:	9309      	str	r3, [sp, #36]	; 0x24
 800a738:	e7d7      	b.n	800a6ea <_dtoa_r+0x2c2>
 800a73a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a73c:	9301      	str	r3, [sp, #4]
 800a73e:	9304      	str	r3, [sp, #16]
 800a740:	e7ba      	b.n	800a6b8 <_dtoa_r+0x290>
 800a742:	3101      	adds	r1, #1
 800a744:	0052      	lsls	r2, r2, #1
 800a746:	e7ba      	b.n	800a6be <_dtoa_r+0x296>
 800a748:	69e3      	ldr	r3, [r4, #28]
 800a74a:	9a00      	ldr	r2, [sp, #0]
 800a74c:	601a      	str	r2, [r3, #0]
 800a74e:	9b04      	ldr	r3, [sp, #16]
 800a750:	2b0e      	cmp	r3, #14
 800a752:	f200 80a8 	bhi.w	800a8a6 <_dtoa_r+0x47e>
 800a756:	2d00      	cmp	r5, #0
 800a758:	f000 80a5 	beq.w	800a8a6 <_dtoa_r+0x47e>
 800a75c:	f1bb 0f00 	cmp.w	fp, #0
 800a760:	dd38      	ble.n	800a7d4 <_dtoa_r+0x3ac>
 800a762:	4bc0      	ldr	r3, [pc, #768]	; (800aa64 <_dtoa_r+0x63c>)
 800a764:	f00b 020f 	and.w	r2, fp, #15
 800a768:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a76c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a770:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a774:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a778:	d019      	beq.n	800a7ae <_dtoa_r+0x386>
 800a77a:	4bbb      	ldr	r3, [pc, #748]	; (800aa68 <_dtoa_r+0x640>)
 800a77c:	ec51 0b18 	vmov	r0, r1, d8
 800a780:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a784:	f7f6 f86c 	bl	8000860 <__aeabi_ddiv>
 800a788:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a78c:	f008 080f 	and.w	r8, r8, #15
 800a790:	2503      	movs	r5, #3
 800a792:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800aa68 <_dtoa_r+0x640>
 800a796:	f1b8 0f00 	cmp.w	r8, #0
 800a79a:	d10a      	bne.n	800a7b2 <_dtoa_r+0x38a>
 800a79c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7a0:	4632      	mov	r2, r6
 800a7a2:	463b      	mov	r3, r7
 800a7a4:	f7f6 f85c 	bl	8000860 <__aeabi_ddiv>
 800a7a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7ac:	e02b      	b.n	800a806 <_dtoa_r+0x3de>
 800a7ae:	2502      	movs	r5, #2
 800a7b0:	e7ef      	b.n	800a792 <_dtoa_r+0x36a>
 800a7b2:	f018 0f01 	tst.w	r8, #1
 800a7b6:	d008      	beq.n	800a7ca <_dtoa_r+0x3a2>
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	4639      	mov	r1, r7
 800a7bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a7c0:	f7f5 ff24 	bl	800060c <__aeabi_dmul>
 800a7c4:	3501      	adds	r5, #1
 800a7c6:	4606      	mov	r6, r0
 800a7c8:	460f      	mov	r7, r1
 800a7ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a7ce:	f109 0908 	add.w	r9, r9, #8
 800a7d2:	e7e0      	b.n	800a796 <_dtoa_r+0x36e>
 800a7d4:	f000 809f 	beq.w	800a916 <_dtoa_r+0x4ee>
 800a7d8:	f1cb 0600 	rsb	r6, fp, #0
 800a7dc:	4ba1      	ldr	r3, [pc, #644]	; (800aa64 <_dtoa_r+0x63c>)
 800a7de:	4fa2      	ldr	r7, [pc, #648]	; (800aa68 <_dtoa_r+0x640>)
 800a7e0:	f006 020f 	and.w	r2, r6, #15
 800a7e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ec:	ec51 0b18 	vmov	r0, r1, d8
 800a7f0:	f7f5 ff0c 	bl	800060c <__aeabi_dmul>
 800a7f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7f8:	1136      	asrs	r6, r6, #4
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	2502      	movs	r5, #2
 800a7fe:	2e00      	cmp	r6, #0
 800a800:	d17e      	bne.n	800a900 <_dtoa_r+0x4d8>
 800a802:	2b00      	cmp	r3, #0
 800a804:	d1d0      	bne.n	800a7a8 <_dtoa_r+0x380>
 800a806:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a808:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	f000 8084 	beq.w	800a91a <_dtoa_r+0x4f2>
 800a812:	4b96      	ldr	r3, [pc, #600]	; (800aa6c <_dtoa_r+0x644>)
 800a814:	2200      	movs	r2, #0
 800a816:	4640      	mov	r0, r8
 800a818:	4649      	mov	r1, r9
 800a81a:	f7f6 f969 	bl	8000af0 <__aeabi_dcmplt>
 800a81e:	2800      	cmp	r0, #0
 800a820:	d07b      	beq.n	800a91a <_dtoa_r+0x4f2>
 800a822:	9b04      	ldr	r3, [sp, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d078      	beq.n	800a91a <_dtoa_r+0x4f2>
 800a828:	9b01      	ldr	r3, [sp, #4]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	dd39      	ble.n	800a8a2 <_dtoa_r+0x47a>
 800a82e:	4b90      	ldr	r3, [pc, #576]	; (800aa70 <_dtoa_r+0x648>)
 800a830:	2200      	movs	r2, #0
 800a832:	4640      	mov	r0, r8
 800a834:	4649      	mov	r1, r9
 800a836:	f7f5 fee9 	bl	800060c <__aeabi_dmul>
 800a83a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a83e:	9e01      	ldr	r6, [sp, #4]
 800a840:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800a844:	3501      	adds	r5, #1
 800a846:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a84a:	4628      	mov	r0, r5
 800a84c:	f7f5 fe74 	bl	8000538 <__aeabi_i2d>
 800a850:	4642      	mov	r2, r8
 800a852:	464b      	mov	r3, r9
 800a854:	f7f5 feda 	bl	800060c <__aeabi_dmul>
 800a858:	4b86      	ldr	r3, [pc, #536]	; (800aa74 <_dtoa_r+0x64c>)
 800a85a:	2200      	movs	r2, #0
 800a85c:	f7f5 fd20 	bl	80002a0 <__adddf3>
 800a860:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a864:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a868:	9303      	str	r3, [sp, #12]
 800a86a:	2e00      	cmp	r6, #0
 800a86c:	d158      	bne.n	800a920 <_dtoa_r+0x4f8>
 800a86e:	4b82      	ldr	r3, [pc, #520]	; (800aa78 <_dtoa_r+0x650>)
 800a870:	2200      	movs	r2, #0
 800a872:	4640      	mov	r0, r8
 800a874:	4649      	mov	r1, r9
 800a876:	f7f5 fd11 	bl	800029c <__aeabi_dsub>
 800a87a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a87e:	4680      	mov	r8, r0
 800a880:	4689      	mov	r9, r1
 800a882:	f7f6 f953 	bl	8000b2c <__aeabi_dcmpgt>
 800a886:	2800      	cmp	r0, #0
 800a888:	f040 8296 	bne.w	800adb8 <_dtoa_r+0x990>
 800a88c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a890:	4640      	mov	r0, r8
 800a892:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a896:	4649      	mov	r1, r9
 800a898:	f7f6 f92a 	bl	8000af0 <__aeabi_dcmplt>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	f040 8289 	bne.w	800adb4 <_dtoa_r+0x98c>
 800a8a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a8a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f2c0 814e 	blt.w	800ab4a <_dtoa_r+0x722>
 800a8ae:	f1bb 0f0e 	cmp.w	fp, #14
 800a8b2:	f300 814a 	bgt.w	800ab4a <_dtoa_r+0x722>
 800a8b6:	4b6b      	ldr	r3, [pc, #428]	; (800aa64 <_dtoa_r+0x63c>)
 800a8b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a8bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	f280 80dc 	bge.w	800aa80 <_dtoa_r+0x658>
 800a8c8:	9b04      	ldr	r3, [sp, #16]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	f300 80d8 	bgt.w	800aa80 <_dtoa_r+0x658>
 800a8d0:	f040 826f 	bne.w	800adb2 <_dtoa_r+0x98a>
 800a8d4:	4b68      	ldr	r3, [pc, #416]	; (800aa78 <_dtoa_r+0x650>)
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	4640      	mov	r0, r8
 800a8da:	4649      	mov	r1, r9
 800a8dc:	f7f5 fe96 	bl	800060c <__aeabi_dmul>
 800a8e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a8e4:	f7f6 f918 	bl	8000b18 <__aeabi_dcmpge>
 800a8e8:	9e04      	ldr	r6, [sp, #16]
 800a8ea:	4637      	mov	r7, r6
 800a8ec:	2800      	cmp	r0, #0
 800a8ee:	f040 8245 	bne.w	800ad7c <_dtoa_r+0x954>
 800a8f2:	9d00      	ldr	r5, [sp, #0]
 800a8f4:	2331      	movs	r3, #49	; 0x31
 800a8f6:	f805 3b01 	strb.w	r3, [r5], #1
 800a8fa:	f10b 0b01 	add.w	fp, fp, #1
 800a8fe:	e241      	b.n	800ad84 <_dtoa_r+0x95c>
 800a900:	07f2      	lsls	r2, r6, #31
 800a902:	d505      	bpl.n	800a910 <_dtoa_r+0x4e8>
 800a904:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a908:	f7f5 fe80 	bl	800060c <__aeabi_dmul>
 800a90c:	3501      	adds	r5, #1
 800a90e:	2301      	movs	r3, #1
 800a910:	1076      	asrs	r6, r6, #1
 800a912:	3708      	adds	r7, #8
 800a914:	e773      	b.n	800a7fe <_dtoa_r+0x3d6>
 800a916:	2502      	movs	r5, #2
 800a918:	e775      	b.n	800a806 <_dtoa_r+0x3de>
 800a91a:	9e04      	ldr	r6, [sp, #16]
 800a91c:	465f      	mov	r7, fp
 800a91e:	e792      	b.n	800a846 <_dtoa_r+0x41e>
 800a920:	9900      	ldr	r1, [sp, #0]
 800a922:	4b50      	ldr	r3, [pc, #320]	; (800aa64 <_dtoa_r+0x63c>)
 800a924:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a928:	4431      	add	r1, r6
 800a92a:	9102      	str	r1, [sp, #8]
 800a92c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a92e:	eeb0 9a47 	vmov.f32	s18, s14
 800a932:	eef0 9a67 	vmov.f32	s19, s15
 800a936:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a93a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a93e:	2900      	cmp	r1, #0
 800a940:	d044      	beq.n	800a9cc <_dtoa_r+0x5a4>
 800a942:	494e      	ldr	r1, [pc, #312]	; (800aa7c <_dtoa_r+0x654>)
 800a944:	2000      	movs	r0, #0
 800a946:	f7f5 ff8b 	bl	8000860 <__aeabi_ddiv>
 800a94a:	ec53 2b19 	vmov	r2, r3, d9
 800a94e:	f7f5 fca5 	bl	800029c <__aeabi_dsub>
 800a952:	9d00      	ldr	r5, [sp, #0]
 800a954:	ec41 0b19 	vmov	d9, r0, r1
 800a958:	4649      	mov	r1, r9
 800a95a:	4640      	mov	r0, r8
 800a95c:	f7f6 f906 	bl	8000b6c <__aeabi_d2iz>
 800a960:	4606      	mov	r6, r0
 800a962:	f7f5 fde9 	bl	8000538 <__aeabi_i2d>
 800a966:	4602      	mov	r2, r0
 800a968:	460b      	mov	r3, r1
 800a96a:	4640      	mov	r0, r8
 800a96c:	4649      	mov	r1, r9
 800a96e:	f7f5 fc95 	bl	800029c <__aeabi_dsub>
 800a972:	3630      	adds	r6, #48	; 0x30
 800a974:	f805 6b01 	strb.w	r6, [r5], #1
 800a978:	ec53 2b19 	vmov	r2, r3, d9
 800a97c:	4680      	mov	r8, r0
 800a97e:	4689      	mov	r9, r1
 800a980:	f7f6 f8b6 	bl	8000af0 <__aeabi_dcmplt>
 800a984:	2800      	cmp	r0, #0
 800a986:	d164      	bne.n	800aa52 <_dtoa_r+0x62a>
 800a988:	4642      	mov	r2, r8
 800a98a:	464b      	mov	r3, r9
 800a98c:	4937      	ldr	r1, [pc, #220]	; (800aa6c <_dtoa_r+0x644>)
 800a98e:	2000      	movs	r0, #0
 800a990:	f7f5 fc84 	bl	800029c <__aeabi_dsub>
 800a994:	ec53 2b19 	vmov	r2, r3, d9
 800a998:	f7f6 f8aa 	bl	8000af0 <__aeabi_dcmplt>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	f040 80b6 	bne.w	800ab0e <_dtoa_r+0x6e6>
 800a9a2:	9b02      	ldr	r3, [sp, #8]
 800a9a4:	429d      	cmp	r5, r3
 800a9a6:	f43f af7c 	beq.w	800a8a2 <_dtoa_r+0x47a>
 800a9aa:	4b31      	ldr	r3, [pc, #196]	; (800aa70 <_dtoa_r+0x648>)
 800a9ac:	ec51 0b19 	vmov	r0, r1, d9
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f7f5 fe2b 	bl	800060c <__aeabi_dmul>
 800a9b6:	4b2e      	ldr	r3, [pc, #184]	; (800aa70 <_dtoa_r+0x648>)
 800a9b8:	ec41 0b19 	vmov	d9, r0, r1
 800a9bc:	2200      	movs	r2, #0
 800a9be:	4640      	mov	r0, r8
 800a9c0:	4649      	mov	r1, r9
 800a9c2:	f7f5 fe23 	bl	800060c <__aeabi_dmul>
 800a9c6:	4680      	mov	r8, r0
 800a9c8:	4689      	mov	r9, r1
 800a9ca:	e7c5      	b.n	800a958 <_dtoa_r+0x530>
 800a9cc:	ec51 0b17 	vmov	r0, r1, d7
 800a9d0:	f7f5 fe1c 	bl	800060c <__aeabi_dmul>
 800a9d4:	9b02      	ldr	r3, [sp, #8]
 800a9d6:	9d00      	ldr	r5, [sp, #0]
 800a9d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9da:	ec41 0b19 	vmov	d9, r0, r1
 800a9de:	4649      	mov	r1, r9
 800a9e0:	4640      	mov	r0, r8
 800a9e2:	f7f6 f8c3 	bl	8000b6c <__aeabi_d2iz>
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	f7f5 fda6 	bl	8000538 <__aeabi_i2d>
 800a9ec:	3630      	adds	r6, #48	; 0x30
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	4640      	mov	r0, r8
 800a9f4:	4649      	mov	r1, r9
 800a9f6:	f7f5 fc51 	bl	800029c <__aeabi_dsub>
 800a9fa:	f805 6b01 	strb.w	r6, [r5], #1
 800a9fe:	9b02      	ldr	r3, [sp, #8]
 800aa00:	429d      	cmp	r5, r3
 800aa02:	4680      	mov	r8, r0
 800aa04:	4689      	mov	r9, r1
 800aa06:	f04f 0200 	mov.w	r2, #0
 800aa0a:	d124      	bne.n	800aa56 <_dtoa_r+0x62e>
 800aa0c:	4b1b      	ldr	r3, [pc, #108]	; (800aa7c <_dtoa_r+0x654>)
 800aa0e:	ec51 0b19 	vmov	r0, r1, d9
 800aa12:	f7f5 fc45 	bl	80002a0 <__adddf3>
 800aa16:	4602      	mov	r2, r0
 800aa18:	460b      	mov	r3, r1
 800aa1a:	4640      	mov	r0, r8
 800aa1c:	4649      	mov	r1, r9
 800aa1e:	f7f6 f885 	bl	8000b2c <__aeabi_dcmpgt>
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d173      	bne.n	800ab0e <_dtoa_r+0x6e6>
 800aa26:	ec53 2b19 	vmov	r2, r3, d9
 800aa2a:	4914      	ldr	r1, [pc, #80]	; (800aa7c <_dtoa_r+0x654>)
 800aa2c:	2000      	movs	r0, #0
 800aa2e:	f7f5 fc35 	bl	800029c <__aeabi_dsub>
 800aa32:	4602      	mov	r2, r0
 800aa34:	460b      	mov	r3, r1
 800aa36:	4640      	mov	r0, r8
 800aa38:	4649      	mov	r1, r9
 800aa3a:	f7f6 f859 	bl	8000af0 <__aeabi_dcmplt>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	f43f af2f 	beq.w	800a8a2 <_dtoa_r+0x47a>
 800aa44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aa46:	1e6b      	subs	r3, r5, #1
 800aa48:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa4e:	2b30      	cmp	r3, #48	; 0x30
 800aa50:	d0f8      	beq.n	800aa44 <_dtoa_r+0x61c>
 800aa52:	46bb      	mov	fp, r7
 800aa54:	e04a      	b.n	800aaec <_dtoa_r+0x6c4>
 800aa56:	4b06      	ldr	r3, [pc, #24]	; (800aa70 <_dtoa_r+0x648>)
 800aa58:	f7f5 fdd8 	bl	800060c <__aeabi_dmul>
 800aa5c:	4680      	mov	r8, r0
 800aa5e:	4689      	mov	r9, r1
 800aa60:	e7bd      	b.n	800a9de <_dtoa_r+0x5b6>
 800aa62:	bf00      	nop
 800aa64:	0800c928 	.word	0x0800c928
 800aa68:	0800c900 	.word	0x0800c900
 800aa6c:	3ff00000 	.word	0x3ff00000
 800aa70:	40240000 	.word	0x40240000
 800aa74:	401c0000 	.word	0x401c0000
 800aa78:	40140000 	.word	0x40140000
 800aa7c:	3fe00000 	.word	0x3fe00000
 800aa80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aa84:	9d00      	ldr	r5, [sp, #0]
 800aa86:	4642      	mov	r2, r8
 800aa88:	464b      	mov	r3, r9
 800aa8a:	4630      	mov	r0, r6
 800aa8c:	4639      	mov	r1, r7
 800aa8e:	f7f5 fee7 	bl	8000860 <__aeabi_ddiv>
 800aa92:	f7f6 f86b 	bl	8000b6c <__aeabi_d2iz>
 800aa96:	9001      	str	r0, [sp, #4]
 800aa98:	f7f5 fd4e 	bl	8000538 <__aeabi_i2d>
 800aa9c:	4642      	mov	r2, r8
 800aa9e:	464b      	mov	r3, r9
 800aaa0:	f7f5 fdb4 	bl	800060c <__aeabi_dmul>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	4639      	mov	r1, r7
 800aaac:	f7f5 fbf6 	bl	800029c <__aeabi_dsub>
 800aab0:	9e01      	ldr	r6, [sp, #4]
 800aab2:	9f04      	ldr	r7, [sp, #16]
 800aab4:	3630      	adds	r6, #48	; 0x30
 800aab6:	f805 6b01 	strb.w	r6, [r5], #1
 800aaba:	9e00      	ldr	r6, [sp, #0]
 800aabc:	1bae      	subs	r6, r5, r6
 800aabe:	42b7      	cmp	r7, r6
 800aac0:	4602      	mov	r2, r0
 800aac2:	460b      	mov	r3, r1
 800aac4:	d134      	bne.n	800ab30 <_dtoa_r+0x708>
 800aac6:	f7f5 fbeb 	bl	80002a0 <__adddf3>
 800aaca:	4642      	mov	r2, r8
 800aacc:	464b      	mov	r3, r9
 800aace:	4606      	mov	r6, r0
 800aad0:	460f      	mov	r7, r1
 800aad2:	f7f6 f82b 	bl	8000b2c <__aeabi_dcmpgt>
 800aad6:	b9c8      	cbnz	r0, 800ab0c <_dtoa_r+0x6e4>
 800aad8:	4642      	mov	r2, r8
 800aada:	464b      	mov	r3, r9
 800aadc:	4630      	mov	r0, r6
 800aade:	4639      	mov	r1, r7
 800aae0:	f7f5 fffc 	bl	8000adc <__aeabi_dcmpeq>
 800aae4:	b110      	cbz	r0, 800aaec <_dtoa_r+0x6c4>
 800aae6:	9b01      	ldr	r3, [sp, #4]
 800aae8:	07db      	lsls	r3, r3, #31
 800aaea:	d40f      	bmi.n	800ab0c <_dtoa_r+0x6e4>
 800aaec:	4651      	mov	r1, sl
 800aaee:	4620      	mov	r0, r4
 800aaf0:	f000 fe62 	bl	800b7b8 <_Bfree>
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aaf8:	702b      	strb	r3, [r5, #0]
 800aafa:	f10b 0301 	add.w	r3, fp, #1
 800aafe:	6013      	str	r3, [r2, #0]
 800ab00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	f43f ace2 	beq.w	800a4cc <_dtoa_r+0xa4>
 800ab08:	601d      	str	r5, [r3, #0]
 800ab0a:	e4df      	b.n	800a4cc <_dtoa_r+0xa4>
 800ab0c:	465f      	mov	r7, fp
 800ab0e:	462b      	mov	r3, r5
 800ab10:	461d      	mov	r5, r3
 800ab12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab16:	2a39      	cmp	r2, #57	; 0x39
 800ab18:	d106      	bne.n	800ab28 <_dtoa_r+0x700>
 800ab1a:	9a00      	ldr	r2, [sp, #0]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d1f7      	bne.n	800ab10 <_dtoa_r+0x6e8>
 800ab20:	9900      	ldr	r1, [sp, #0]
 800ab22:	2230      	movs	r2, #48	; 0x30
 800ab24:	3701      	adds	r7, #1
 800ab26:	700a      	strb	r2, [r1, #0]
 800ab28:	781a      	ldrb	r2, [r3, #0]
 800ab2a:	3201      	adds	r2, #1
 800ab2c:	701a      	strb	r2, [r3, #0]
 800ab2e:	e790      	b.n	800aa52 <_dtoa_r+0x62a>
 800ab30:	4ba3      	ldr	r3, [pc, #652]	; (800adc0 <_dtoa_r+0x998>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	f7f5 fd6a 	bl	800060c <__aeabi_dmul>
 800ab38:	2200      	movs	r2, #0
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	4606      	mov	r6, r0
 800ab3e:	460f      	mov	r7, r1
 800ab40:	f7f5 ffcc 	bl	8000adc <__aeabi_dcmpeq>
 800ab44:	2800      	cmp	r0, #0
 800ab46:	d09e      	beq.n	800aa86 <_dtoa_r+0x65e>
 800ab48:	e7d0      	b.n	800aaec <_dtoa_r+0x6c4>
 800ab4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab4c:	2a00      	cmp	r2, #0
 800ab4e:	f000 80ca 	beq.w	800ace6 <_dtoa_r+0x8be>
 800ab52:	9a07      	ldr	r2, [sp, #28]
 800ab54:	2a01      	cmp	r2, #1
 800ab56:	f300 80ad 	bgt.w	800acb4 <_dtoa_r+0x88c>
 800ab5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab5c:	2a00      	cmp	r2, #0
 800ab5e:	f000 80a5 	beq.w	800acac <_dtoa_r+0x884>
 800ab62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ab66:	9e08      	ldr	r6, [sp, #32]
 800ab68:	9d05      	ldr	r5, [sp, #20]
 800ab6a:	9a05      	ldr	r2, [sp, #20]
 800ab6c:	441a      	add	r2, r3
 800ab6e:	9205      	str	r2, [sp, #20]
 800ab70:	9a06      	ldr	r2, [sp, #24]
 800ab72:	2101      	movs	r1, #1
 800ab74:	441a      	add	r2, r3
 800ab76:	4620      	mov	r0, r4
 800ab78:	9206      	str	r2, [sp, #24]
 800ab7a:	f000 fed3 	bl	800b924 <__i2b>
 800ab7e:	4607      	mov	r7, r0
 800ab80:	b165      	cbz	r5, 800ab9c <_dtoa_r+0x774>
 800ab82:	9b06      	ldr	r3, [sp, #24]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	dd09      	ble.n	800ab9c <_dtoa_r+0x774>
 800ab88:	42ab      	cmp	r3, r5
 800ab8a:	9a05      	ldr	r2, [sp, #20]
 800ab8c:	bfa8      	it	ge
 800ab8e:	462b      	movge	r3, r5
 800ab90:	1ad2      	subs	r2, r2, r3
 800ab92:	9205      	str	r2, [sp, #20]
 800ab94:	9a06      	ldr	r2, [sp, #24]
 800ab96:	1aed      	subs	r5, r5, r3
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	9306      	str	r3, [sp, #24]
 800ab9c:	9b08      	ldr	r3, [sp, #32]
 800ab9e:	b1f3      	cbz	r3, 800abde <_dtoa_r+0x7b6>
 800aba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f000 80a3 	beq.w	800acee <_dtoa_r+0x8c6>
 800aba8:	2e00      	cmp	r6, #0
 800abaa:	dd10      	ble.n	800abce <_dtoa_r+0x7a6>
 800abac:	4639      	mov	r1, r7
 800abae:	4632      	mov	r2, r6
 800abb0:	4620      	mov	r0, r4
 800abb2:	f000 ff77 	bl	800baa4 <__pow5mult>
 800abb6:	4652      	mov	r2, sl
 800abb8:	4601      	mov	r1, r0
 800abba:	4607      	mov	r7, r0
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 fec7 	bl	800b950 <__multiply>
 800abc2:	4651      	mov	r1, sl
 800abc4:	4680      	mov	r8, r0
 800abc6:	4620      	mov	r0, r4
 800abc8:	f000 fdf6 	bl	800b7b8 <_Bfree>
 800abcc:	46c2      	mov	sl, r8
 800abce:	9b08      	ldr	r3, [sp, #32]
 800abd0:	1b9a      	subs	r2, r3, r6
 800abd2:	d004      	beq.n	800abde <_dtoa_r+0x7b6>
 800abd4:	4651      	mov	r1, sl
 800abd6:	4620      	mov	r0, r4
 800abd8:	f000 ff64 	bl	800baa4 <__pow5mult>
 800abdc:	4682      	mov	sl, r0
 800abde:	2101      	movs	r1, #1
 800abe0:	4620      	mov	r0, r4
 800abe2:	f000 fe9f 	bl	800b924 <__i2b>
 800abe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abe8:	2b00      	cmp	r3, #0
 800abea:	4606      	mov	r6, r0
 800abec:	f340 8081 	ble.w	800acf2 <_dtoa_r+0x8ca>
 800abf0:	461a      	mov	r2, r3
 800abf2:	4601      	mov	r1, r0
 800abf4:	4620      	mov	r0, r4
 800abf6:	f000 ff55 	bl	800baa4 <__pow5mult>
 800abfa:	9b07      	ldr	r3, [sp, #28]
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	4606      	mov	r6, r0
 800ac00:	dd7a      	ble.n	800acf8 <_dtoa_r+0x8d0>
 800ac02:	f04f 0800 	mov.w	r8, #0
 800ac06:	6933      	ldr	r3, [r6, #16]
 800ac08:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ac0c:	6918      	ldr	r0, [r3, #16]
 800ac0e:	f000 fe3b 	bl	800b888 <__hi0bits>
 800ac12:	f1c0 0020 	rsb	r0, r0, #32
 800ac16:	9b06      	ldr	r3, [sp, #24]
 800ac18:	4418      	add	r0, r3
 800ac1a:	f010 001f 	ands.w	r0, r0, #31
 800ac1e:	f000 8094 	beq.w	800ad4a <_dtoa_r+0x922>
 800ac22:	f1c0 0320 	rsb	r3, r0, #32
 800ac26:	2b04      	cmp	r3, #4
 800ac28:	f340 8085 	ble.w	800ad36 <_dtoa_r+0x90e>
 800ac2c:	9b05      	ldr	r3, [sp, #20]
 800ac2e:	f1c0 001c 	rsb	r0, r0, #28
 800ac32:	4403      	add	r3, r0
 800ac34:	9305      	str	r3, [sp, #20]
 800ac36:	9b06      	ldr	r3, [sp, #24]
 800ac38:	4403      	add	r3, r0
 800ac3a:	4405      	add	r5, r0
 800ac3c:	9306      	str	r3, [sp, #24]
 800ac3e:	9b05      	ldr	r3, [sp, #20]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	dd05      	ble.n	800ac50 <_dtoa_r+0x828>
 800ac44:	4651      	mov	r1, sl
 800ac46:	461a      	mov	r2, r3
 800ac48:	4620      	mov	r0, r4
 800ac4a:	f000 ff85 	bl	800bb58 <__lshift>
 800ac4e:	4682      	mov	sl, r0
 800ac50:	9b06      	ldr	r3, [sp, #24]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	dd05      	ble.n	800ac62 <_dtoa_r+0x83a>
 800ac56:	4631      	mov	r1, r6
 800ac58:	461a      	mov	r2, r3
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	f000 ff7c 	bl	800bb58 <__lshift>
 800ac60:	4606      	mov	r6, r0
 800ac62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d072      	beq.n	800ad4e <_dtoa_r+0x926>
 800ac68:	4631      	mov	r1, r6
 800ac6a:	4650      	mov	r0, sl
 800ac6c:	f000 ffe0 	bl	800bc30 <__mcmp>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	da6c      	bge.n	800ad4e <_dtoa_r+0x926>
 800ac74:	2300      	movs	r3, #0
 800ac76:	4651      	mov	r1, sl
 800ac78:	220a      	movs	r2, #10
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	f000 fdbe 	bl	800b7fc <__multadd>
 800ac80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac82:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ac86:	4682      	mov	sl, r0
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 81b0 	beq.w	800afee <_dtoa_r+0xbc6>
 800ac8e:	2300      	movs	r3, #0
 800ac90:	4639      	mov	r1, r7
 800ac92:	220a      	movs	r2, #10
 800ac94:	4620      	mov	r0, r4
 800ac96:	f000 fdb1 	bl	800b7fc <__multadd>
 800ac9a:	9b01      	ldr	r3, [sp, #4]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	4607      	mov	r7, r0
 800aca0:	f300 8096 	bgt.w	800add0 <_dtoa_r+0x9a8>
 800aca4:	9b07      	ldr	r3, [sp, #28]
 800aca6:	2b02      	cmp	r3, #2
 800aca8:	dc59      	bgt.n	800ad5e <_dtoa_r+0x936>
 800acaa:	e091      	b.n	800add0 <_dtoa_r+0x9a8>
 800acac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800acae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800acb2:	e758      	b.n	800ab66 <_dtoa_r+0x73e>
 800acb4:	9b04      	ldr	r3, [sp, #16]
 800acb6:	1e5e      	subs	r6, r3, #1
 800acb8:	9b08      	ldr	r3, [sp, #32]
 800acba:	42b3      	cmp	r3, r6
 800acbc:	bfbf      	itttt	lt
 800acbe:	9b08      	ldrlt	r3, [sp, #32]
 800acc0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800acc2:	9608      	strlt	r6, [sp, #32]
 800acc4:	1af3      	sublt	r3, r6, r3
 800acc6:	bfb4      	ite	lt
 800acc8:	18d2      	addlt	r2, r2, r3
 800acca:	1b9e      	subge	r6, r3, r6
 800accc:	9b04      	ldr	r3, [sp, #16]
 800acce:	bfbc      	itt	lt
 800acd0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800acd2:	2600      	movlt	r6, #0
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	bfb7      	itett	lt
 800acd8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800acdc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ace0:	1a9d      	sublt	r5, r3, r2
 800ace2:	2300      	movlt	r3, #0
 800ace4:	e741      	b.n	800ab6a <_dtoa_r+0x742>
 800ace6:	9e08      	ldr	r6, [sp, #32]
 800ace8:	9d05      	ldr	r5, [sp, #20]
 800acea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800acec:	e748      	b.n	800ab80 <_dtoa_r+0x758>
 800acee:	9a08      	ldr	r2, [sp, #32]
 800acf0:	e770      	b.n	800abd4 <_dtoa_r+0x7ac>
 800acf2:	9b07      	ldr	r3, [sp, #28]
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	dc19      	bgt.n	800ad2c <_dtoa_r+0x904>
 800acf8:	9b02      	ldr	r3, [sp, #8]
 800acfa:	b9bb      	cbnz	r3, 800ad2c <_dtoa_r+0x904>
 800acfc:	9b03      	ldr	r3, [sp, #12]
 800acfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad02:	b99b      	cbnz	r3, 800ad2c <_dtoa_r+0x904>
 800ad04:	9b03      	ldr	r3, [sp, #12]
 800ad06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad0a:	0d1b      	lsrs	r3, r3, #20
 800ad0c:	051b      	lsls	r3, r3, #20
 800ad0e:	b183      	cbz	r3, 800ad32 <_dtoa_r+0x90a>
 800ad10:	9b05      	ldr	r3, [sp, #20]
 800ad12:	3301      	adds	r3, #1
 800ad14:	9305      	str	r3, [sp, #20]
 800ad16:	9b06      	ldr	r3, [sp, #24]
 800ad18:	3301      	adds	r3, #1
 800ad1a:	9306      	str	r3, [sp, #24]
 800ad1c:	f04f 0801 	mov.w	r8, #1
 800ad20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	f47f af6f 	bne.w	800ac06 <_dtoa_r+0x7de>
 800ad28:	2001      	movs	r0, #1
 800ad2a:	e774      	b.n	800ac16 <_dtoa_r+0x7ee>
 800ad2c:	f04f 0800 	mov.w	r8, #0
 800ad30:	e7f6      	b.n	800ad20 <_dtoa_r+0x8f8>
 800ad32:	4698      	mov	r8, r3
 800ad34:	e7f4      	b.n	800ad20 <_dtoa_r+0x8f8>
 800ad36:	d082      	beq.n	800ac3e <_dtoa_r+0x816>
 800ad38:	9a05      	ldr	r2, [sp, #20]
 800ad3a:	331c      	adds	r3, #28
 800ad3c:	441a      	add	r2, r3
 800ad3e:	9205      	str	r2, [sp, #20]
 800ad40:	9a06      	ldr	r2, [sp, #24]
 800ad42:	441a      	add	r2, r3
 800ad44:	441d      	add	r5, r3
 800ad46:	9206      	str	r2, [sp, #24]
 800ad48:	e779      	b.n	800ac3e <_dtoa_r+0x816>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	e7f4      	b.n	800ad38 <_dtoa_r+0x910>
 800ad4e:	9b04      	ldr	r3, [sp, #16]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	dc37      	bgt.n	800adc4 <_dtoa_r+0x99c>
 800ad54:	9b07      	ldr	r3, [sp, #28]
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	dd34      	ble.n	800adc4 <_dtoa_r+0x99c>
 800ad5a:	9b04      	ldr	r3, [sp, #16]
 800ad5c:	9301      	str	r3, [sp, #4]
 800ad5e:	9b01      	ldr	r3, [sp, #4]
 800ad60:	b963      	cbnz	r3, 800ad7c <_dtoa_r+0x954>
 800ad62:	4631      	mov	r1, r6
 800ad64:	2205      	movs	r2, #5
 800ad66:	4620      	mov	r0, r4
 800ad68:	f000 fd48 	bl	800b7fc <__multadd>
 800ad6c:	4601      	mov	r1, r0
 800ad6e:	4606      	mov	r6, r0
 800ad70:	4650      	mov	r0, sl
 800ad72:	f000 ff5d 	bl	800bc30 <__mcmp>
 800ad76:	2800      	cmp	r0, #0
 800ad78:	f73f adbb 	bgt.w	800a8f2 <_dtoa_r+0x4ca>
 800ad7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad7e:	9d00      	ldr	r5, [sp, #0]
 800ad80:	ea6f 0b03 	mvn.w	fp, r3
 800ad84:	f04f 0800 	mov.w	r8, #0
 800ad88:	4631      	mov	r1, r6
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f000 fd14 	bl	800b7b8 <_Bfree>
 800ad90:	2f00      	cmp	r7, #0
 800ad92:	f43f aeab 	beq.w	800aaec <_dtoa_r+0x6c4>
 800ad96:	f1b8 0f00 	cmp.w	r8, #0
 800ad9a:	d005      	beq.n	800ada8 <_dtoa_r+0x980>
 800ad9c:	45b8      	cmp	r8, r7
 800ad9e:	d003      	beq.n	800ada8 <_dtoa_r+0x980>
 800ada0:	4641      	mov	r1, r8
 800ada2:	4620      	mov	r0, r4
 800ada4:	f000 fd08 	bl	800b7b8 <_Bfree>
 800ada8:	4639      	mov	r1, r7
 800adaa:	4620      	mov	r0, r4
 800adac:	f000 fd04 	bl	800b7b8 <_Bfree>
 800adb0:	e69c      	b.n	800aaec <_dtoa_r+0x6c4>
 800adb2:	2600      	movs	r6, #0
 800adb4:	4637      	mov	r7, r6
 800adb6:	e7e1      	b.n	800ad7c <_dtoa_r+0x954>
 800adb8:	46bb      	mov	fp, r7
 800adba:	4637      	mov	r7, r6
 800adbc:	e599      	b.n	800a8f2 <_dtoa_r+0x4ca>
 800adbe:	bf00      	nop
 800adc0:	40240000 	.word	0x40240000
 800adc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f000 80c8 	beq.w	800af5c <_dtoa_r+0xb34>
 800adcc:	9b04      	ldr	r3, [sp, #16]
 800adce:	9301      	str	r3, [sp, #4]
 800add0:	2d00      	cmp	r5, #0
 800add2:	dd05      	ble.n	800ade0 <_dtoa_r+0x9b8>
 800add4:	4639      	mov	r1, r7
 800add6:	462a      	mov	r2, r5
 800add8:	4620      	mov	r0, r4
 800adda:	f000 febd 	bl	800bb58 <__lshift>
 800adde:	4607      	mov	r7, r0
 800ade0:	f1b8 0f00 	cmp.w	r8, #0
 800ade4:	d05b      	beq.n	800ae9e <_dtoa_r+0xa76>
 800ade6:	6879      	ldr	r1, [r7, #4]
 800ade8:	4620      	mov	r0, r4
 800adea:	f000 fca5 	bl	800b738 <_Balloc>
 800adee:	4605      	mov	r5, r0
 800adf0:	b928      	cbnz	r0, 800adfe <_dtoa_r+0x9d6>
 800adf2:	4b83      	ldr	r3, [pc, #524]	; (800b000 <_dtoa_r+0xbd8>)
 800adf4:	4602      	mov	r2, r0
 800adf6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800adfa:	f7ff bb2e 	b.w	800a45a <_dtoa_r+0x32>
 800adfe:	693a      	ldr	r2, [r7, #16]
 800ae00:	3202      	adds	r2, #2
 800ae02:	0092      	lsls	r2, r2, #2
 800ae04:	f107 010c 	add.w	r1, r7, #12
 800ae08:	300c      	adds	r0, #12
 800ae0a:	f7ff fa74 	bl	800a2f6 <memcpy>
 800ae0e:	2201      	movs	r2, #1
 800ae10:	4629      	mov	r1, r5
 800ae12:	4620      	mov	r0, r4
 800ae14:	f000 fea0 	bl	800bb58 <__lshift>
 800ae18:	9b00      	ldr	r3, [sp, #0]
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	9304      	str	r3, [sp, #16]
 800ae1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae22:	4413      	add	r3, r2
 800ae24:	9308      	str	r3, [sp, #32]
 800ae26:	9b02      	ldr	r3, [sp, #8]
 800ae28:	f003 0301 	and.w	r3, r3, #1
 800ae2c:	46b8      	mov	r8, r7
 800ae2e:	9306      	str	r3, [sp, #24]
 800ae30:	4607      	mov	r7, r0
 800ae32:	9b04      	ldr	r3, [sp, #16]
 800ae34:	4631      	mov	r1, r6
 800ae36:	3b01      	subs	r3, #1
 800ae38:	4650      	mov	r0, sl
 800ae3a:	9301      	str	r3, [sp, #4]
 800ae3c:	f7ff fa69 	bl	800a312 <quorem>
 800ae40:	4641      	mov	r1, r8
 800ae42:	9002      	str	r0, [sp, #8]
 800ae44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ae48:	4650      	mov	r0, sl
 800ae4a:	f000 fef1 	bl	800bc30 <__mcmp>
 800ae4e:	463a      	mov	r2, r7
 800ae50:	9005      	str	r0, [sp, #20]
 800ae52:	4631      	mov	r1, r6
 800ae54:	4620      	mov	r0, r4
 800ae56:	f000 ff07 	bl	800bc68 <__mdiff>
 800ae5a:	68c2      	ldr	r2, [r0, #12]
 800ae5c:	4605      	mov	r5, r0
 800ae5e:	bb02      	cbnz	r2, 800aea2 <_dtoa_r+0xa7a>
 800ae60:	4601      	mov	r1, r0
 800ae62:	4650      	mov	r0, sl
 800ae64:	f000 fee4 	bl	800bc30 <__mcmp>
 800ae68:	4602      	mov	r2, r0
 800ae6a:	4629      	mov	r1, r5
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	9209      	str	r2, [sp, #36]	; 0x24
 800ae70:	f000 fca2 	bl	800b7b8 <_Bfree>
 800ae74:	9b07      	ldr	r3, [sp, #28]
 800ae76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae78:	9d04      	ldr	r5, [sp, #16]
 800ae7a:	ea43 0102 	orr.w	r1, r3, r2
 800ae7e:	9b06      	ldr	r3, [sp, #24]
 800ae80:	4319      	orrs	r1, r3
 800ae82:	d110      	bne.n	800aea6 <_dtoa_r+0xa7e>
 800ae84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ae88:	d029      	beq.n	800aede <_dtoa_r+0xab6>
 800ae8a:	9b05      	ldr	r3, [sp, #20]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	dd02      	ble.n	800ae96 <_dtoa_r+0xa6e>
 800ae90:	9b02      	ldr	r3, [sp, #8]
 800ae92:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ae96:	9b01      	ldr	r3, [sp, #4]
 800ae98:	f883 9000 	strb.w	r9, [r3]
 800ae9c:	e774      	b.n	800ad88 <_dtoa_r+0x960>
 800ae9e:	4638      	mov	r0, r7
 800aea0:	e7ba      	b.n	800ae18 <_dtoa_r+0x9f0>
 800aea2:	2201      	movs	r2, #1
 800aea4:	e7e1      	b.n	800ae6a <_dtoa_r+0xa42>
 800aea6:	9b05      	ldr	r3, [sp, #20]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	db04      	blt.n	800aeb6 <_dtoa_r+0xa8e>
 800aeac:	9907      	ldr	r1, [sp, #28]
 800aeae:	430b      	orrs	r3, r1
 800aeb0:	9906      	ldr	r1, [sp, #24]
 800aeb2:	430b      	orrs	r3, r1
 800aeb4:	d120      	bne.n	800aef8 <_dtoa_r+0xad0>
 800aeb6:	2a00      	cmp	r2, #0
 800aeb8:	dded      	ble.n	800ae96 <_dtoa_r+0xa6e>
 800aeba:	4651      	mov	r1, sl
 800aebc:	2201      	movs	r2, #1
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 fe4a 	bl	800bb58 <__lshift>
 800aec4:	4631      	mov	r1, r6
 800aec6:	4682      	mov	sl, r0
 800aec8:	f000 feb2 	bl	800bc30 <__mcmp>
 800aecc:	2800      	cmp	r0, #0
 800aece:	dc03      	bgt.n	800aed8 <_dtoa_r+0xab0>
 800aed0:	d1e1      	bne.n	800ae96 <_dtoa_r+0xa6e>
 800aed2:	f019 0f01 	tst.w	r9, #1
 800aed6:	d0de      	beq.n	800ae96 <_dtoa_r+0xa6e>
 800aed8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aedc:	d1d8      	bne.n	800ae90 <_dtoa_r+0xa68>
 800aede:	9a01      	ldr	r2, [sp, #4]
 800aee0:	2339      	movs	r3, #57	; 0x39
 800aee2:	7013      	strb	r3, [r2, #0]
 800aee4:	462b      	mov	r3, r5
 800aee6:	461d      	mov	r5, r3
 800aee8:	3b01      	subs	r3, #1
 800aeea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aeee:	2a39      	cmp	r2, #57	; 0x39
 800aef0:	d06c      	beq.n	800afcc <_dtoa_r+0xba4>
 800aef2:	3201      	adds	r2, #1
 800aef4:	701a      	strb	r2, [r3, #0]
 800aef6:	e747      	b.n	800ad88 <_dtoa_r+0x960>
 800aef8:	2a00      	cmp	r2, #0
 800aefa:	dd07      	ble.n	800af0c <_dtoa_r+0xae4>
 800aefc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800af00:	d0ed      	beq.n	800aede <_dtoa_r+0xab6>
 800af02:	9a01      	ldr	r2, [sp, #4]
 800af04:	f109 0301 	add.w	r3, r9, #1
 800af08:	7013      	strb	r3, [r2, #0]
 800af0a:	e73d      	b.n	800ad88 <_dtoa_r+0x960>
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	9a08      	ldr	r2, [sp, #32]
 800af10:	f803 9c01 	strb.w	r9, [r3, #-1]
 800af14:	4293      	cmp	r3, r2
 800af16:	d043      	beq.n	800afa0 <_dtoa_r+0xb78>
 800af18:	4651      	mov	r1, sl
 800af1a:	2300      	movs	r3, #0
 800af1c:	220a      	movs	r2, #10
 800af1e:	4620      	mov	r0, r4
 800af20:	f000 fc6c 	bl	800b7fc <__multadd>
 800af24:	45b8      	cmp	r8, r7
 800af26:	4682      	mov	sl, r0
 800af28:	f04f 0300 	mov.w	r3, #0
 800af2c:	f04f 020a 	mov.w	r2, #10
 800af30:	4641      	mov	r1, r8
 800af32:	4620      	mov	r0, r4
 800af34:	d107      	bne.n	800af46 <_dtoa_r+0xb1e>
 800af36:	f000 fc61 	bl	800b7fc <__multadd>
 800af3a:	4680      	mov	r8, r0
 800af3c:	4607      	mov	r7, r0
 800af3e:	9b04      	ldr	r3, [sp, #16]
 800af40:	3301      	adds	r3, #1
 800af42:	9304      	str	r3, [sp, #16]
 800af44:	e775      	b.n	800ae32 <_dtoa_r+0xa0a>
 800af46:	f000 fc59 	bl	800b7fc <__multadd>
 800af4a:	4639      	mov	r1, r7
 800af4c:	4680      	mov	r8, r0
 800af4e:	2300      	movs	r3, #0
 800af50:	220a      	movs	r2, #10
 800af52:	4620      	mov	r0, r4
 800af54:	f000 fc52 	bl	800b7fc <__multadd>
 800af58:	4607      	mov	r7, r0
 800af5a:	e7f0      	b.n	800af3e <_dtoa_r+0xb16>
 800af5c:	9b04      	ldr	r3, [sp, #16]
 800af5e:	9301      	str	r3, [sp, #4]
 800af60:	9d00      	ldr	r5, [sp, #0]
 800af62:	4631      	mov	r1, r6
 800af64:	4650      	mov	r0, sl
 800af66:	f7ff f9d4 	bl	800a312 <quorem>
 800af6a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800af6e:	9b00      	ldr	r3, [sp, #0]
 800af70:	f805 9b01 	strb.w	r9, [r5], #1
 800af74:	1aea      	subs	r2, r5, r3
 800af76:	9b01      	ldr	r3, [sp, #4]
 800af78:	4293      	cmp	r3, r2
 800af7a:	dd07      	ble.n	800af8c <_dtoa_r+0xb64>
 800af7c:	4651      	mov	r1, sl
 800af7e:	2300      	movs	r3, #0
 800af80:	220a      	movs	r2, #10
 800af82:	4620      	mov	r0, r4
 800af84:	f000 fc3a 	bl	800b7fc <__multadd>
 800af88:	4682      	mov	sl, r0
 800af8a:	e7ea      	b.n	800af62 <_dtoa_r+0xb3a>
 800af8c:	9b01      	ldr	r3, [sp, #4]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	bfc8      	it	gt
 800af92:	461d      	movgt	r5, r3
 800af94:	9b00      	ldr	r3, [sp, #0]
 800af96:	bfd8      	it	le
 800af98:	2501      	movle	r5, #1
 800af9a:	441d      	add	r5, r3
 800af9c:	f04f 0800 	mov.w	r8, #0
 800afa0:	4651      	mov	r1, sl
 800afa2:	2201      	movs	r2, #1
 800afa4:	4620      	mov	r0, r4
 800afa6:	f000 fdd7 	bl	800bb58 <__lshift>
 800afaa:	4631      	mov	r1, r6
 800afac:	4682      	mov	sl, r0
 800afae:	f000 fe3f 	bl	800bc30 <__mcmp>
 800afb2:	2800      	cmp	r0, #0
 800afb4:	dc96      	bgt.n	800aee4 <_dtoa_r+0xabc>
 800afb6:	d102      	bne.n	800afbe <_dtoa_r+0xb96>
 800afb8:	f019 0f01 	tst.w	r9, #1
 800afbc:	d192      	bne.n	800aee4 <_dtoa_r+0xabc>
 800afbe:	462b      	mov	r3, r5
 800afc0:	461d      	mov	r5, r3
 800afc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afc6:	2a30      	cmp	r2, #48	; 0x30
 800afc8:	d0fa      	beq.n	800afc0 <_dtoa_r+0xb98>
 800afca:	e6dd      	b.n	800ad88 <_dtoa_r+0x960>
 800afcc:	9a00      	ldr	r2, [sp, #0]
 800afce:	429a      	cmp	r2, r3
 800afd0:	d189      	bne.n	800aee6 <_dtoa_r+0xabe>
 800afd2:	f10b 0b01 	add.w	fp, fp, #1
 800afd6:	2331      	movs	r3, #49	; 0x31
 800afd8:	e796      	b.n	800af08 <_dtoa_r+0xae0>
 800afda:	4b0a      	ldr	r3, [pc, #40]	; (800b004 <_dtoa_r+0xbdc>)
 800afdc:	f7ff ba99 	b.w	800a512 <_dtoa_r+0xea>
 800afe0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	f47f aa6d 	bne.w	800a4c2 <_dtoa_r+0x9a>
 800afe8:	4b07      	ldr	r3, [pc, #28]	; (800b008 <_dtoa_r+0xbe0>)
 800afea:	f7ff ba92 	b.w	800a512 <_dtoa_r+0xea>
 800afee:	9b01      	ldr	r3, [sp, #4]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	dcb5      	bgt.n	800af60 <_dtoa_r+0xb38>
 800aff4:	9b07      	ldr	r3, [sp, #28]
 800aff6:	2b02      	cmp	r3, #2
 800aff8:	f73f aeb1 	bgt.w	800ad5e <_dtoa_r+0x936>
 800affc:	e7b0      	b.n	800af60 <_dtoa_r+0xb38>
 800affe:	bf00      	nop
 800b000:	0800c880 	.word	0x0800c880
 800b004:	0800c7e0 	.word	0x0800c7e0
 800b008:	0800c804 	.word	0x0800c804

0800b00c <_free_r>:
 800b00c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b00e:	2900      	cmp	r1, #0
 800b010:	d044      	beq.n	800b09c <_free_r+0x90>
 800b012:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b016:	9001      	str	r0, [sp, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f1a1 0404 	sub.w	r4, r1, #4
 800b01e:	bfb8      	it	lt
 800b020:	18e4      	addlt	r4, r4, r3
 800b022:	f7fe ffc1 	bl	8009fa8 <__malloc_lock>
 800b026:	4a1e      	ldr	r2, [pc, #120]	; (800b0a0 <_free_r+0x94>)
 800b028:	9801      	ldr	r0, [sp, #4]
 800b02a:	6813      	ldr	r3, [r2, #0]
 800b02c:	b933      	cbnz	r3, 800b03c <_free_r+0x30>
 800b02e:	6063      	str	r3, [r4, #4]
 800b030:	6014      	str	r4, [r2, #0]
 800b032:	b003      	add	sp, #12
 800b034:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b038:	f7fe bfbc 	b.w	8009fb4 <__malloc_unlock>
 800b03c:	42a3      	cmp	r3, r4
 800b03e:	d908      	bls.n	800b052 <_free_r+0x46>
 800b040:	6825      	ldr	r5, [r4, #0]
 800b042:	1961      	adds	r1, r4, r5
 800b044:	428b      	cmp	r3, r1
 800b046:	bf01      	itttt	eq
 800b048:	6819      	ldreq	r1, [r3, #0]
 800b04a:	685b      	ldreq	r3, [r3, #4]
 800b04c:	1949      	addeq	r1, r1, r5
 800b04e:	6021      	streq	r1, [r4, #0]
 800b050:	e7ed      	b.n	800b02e <_free_r+0x22>
 800b052:	461a      	mov	r2, r3
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	b10b      	cbz	r3, 800b05c <_free_r+0x50>
 800b058:	42a3      	cmp	r3, r4
 800b05a:	d9fa      	bls.n	800b052 <_free_r+0x46>
 800b05c:	6811      	ldr	r1, [r2, #0]
 800b05e:	1855      	adds	r5, r2, r1
 800b060:	42a5      	cmp	r5, r4
 800b062:	d10b      	bne.n	800b07c <_free_r+0x70>
 800b064:	6824      	ldr	r4, [r4, #0]
 800b066:	4421      	add	r1, r4
 800b068:	1854      	adds	r4, r2, r1
 800b06a:	42a3      	cmp	r3, r4
 800b06c:	6011      	str	r1, [r2, #0]
 800b06e:	d1e0      	bne.n	800b032 <_free_r+0x26>
 800b070:	681c      	ldr	r4, [r3, #0]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	6053      	str	r3, [r2, #4]
 800b076:	440c      	add	r4, r1
 800b078:	6014      	str	r4, [r2, #0]
 800b07a:	e7da      	b.n	800b032 <_free_r+0x26>
 800b07c:	d902      	bls.n	800b084 <_free_r+0x78>
 800b07e:	230c      	movs	r3, #12
 800b080:	6003      	str	r3, [r0, #0]
 800b082:	e7d6      	b.n	800b032 <_free_r+0x26>
 800b084:	6825      	ldr	r5, [r4, #0]
 800b086:	1961      	adds	r1, r4, r5
 800b088:	428b      	cmp	r3, r1
 800b08a:	bf04      	itt	eq
 800b08c:	6819      	ldreq	r1, [r3, #0]
 800b08e:	685b      	ldreq	r3, [r3, #4]
 800b090:	6063      	str	r3, [r4, #4]
 800b092:	bf04      	itt	eq
 800b094:	1949      	addeq	r1, r1, r5
 800b096:	6021      	streq	r1, [r4, #0]
 800b098:	6054      	str	r4, [r2, #4]
 800b09a:	e7ca      	b.n	800b032 <_free_r+0x26>
 800b09c:	b003      	add	sp, #12
 800b09e:	bd30      	pop	{r4, r5, pc}
 800b0a0:	20004e18 	.word	0x20004e18

0800b0a4 <__ssputs_r>:
 800b0a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a8:	688e      	ldr	r6, [r1, #8]
 800b0aa:	461f      	mov	r7, r3
 800b0ac:	42be      	cmp	r6, r7
 800b0ae:	680b      	ldr	r3, [r1, #0]
 800b0b0:	4682      	mov	sl, r0
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	4690      	mov	r8, r2
 800b0b6:	d82c      	bhi.n	800b112 <__ssputs_r+0x6e>
 800b0b8:	898a      	ldrh	r2, [r1, #12]
 800b0ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0be:	d026      	beq.n	800b10e <__ssputs_r+0x6a>
 800b0c0:	6965      	ldr	r5, [r4, #20]
 800b0c2:	6909      	ldr	r1, [r1, #16]
 800b0c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0c8:	eba3 0901 	sub.w	r9, r3, r1
 800b0cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0d0:	1c7b      	adds	r3, r7, #1
 800b0d2:	444b      	add	r3, r9
 800b0d4:	106d      	asrs	r5, r5, #1
 800b0d6:	429d      	cmp	r5, r3
 800b0d8:	bf38      	it	cc
 800b0da:	461d      	movcc	r5, r3
 800b0dc:	0553      	lsls	r3, r2, #21
 800b0de:	d527      	bpl.n	800b130 <__ssputs_r+0x8c>
 800b0e0:	4629      	mov	r1, r5
 800b0e2:	f7fe fd51 	bl	8009b88 <_malloc_r>
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	b360      	cbz	r0, 800b144 <__ssputs_r+0xa0>
 800b0ea:	6921      	ldr	r1, [r4, #16]
 800b0ec:	464a      	mov	r2, r9
 800b0ee:	f7ff f902 	bl	800a2f6 <memcpy>
 800b0f2:	89a3      	ldrh	r3, [r4, #12]
 800b0f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b0f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0fc:	81a3      	strh	r3, [r4, #12]
 800b0fe:	6126      	str	r6, [r4, #16]
 800b100:	6165      	str	r5, [r4, #20]
 800b102:	444e      	add	r6, r9
 800b104:	eba5 0509 	sub.w	r5, r5, r9
 800b108:	6026      	str	r6, [r4, #0]
 800b10a:	60a5      	str	r5, [r4, #8]
 800b10c:	463e      	mov	r6, r7
 800b10e:	42be      	cmp	r6, r7
 800b110:	d900      	bls.n	800b114 <__ssputs_r+0x70>
 800b112:	463e      	mov	r6, r7
 800b114:	6820      	ldr	r0, [r4, #0]
 800b116:	4632      	mov	r2, r6
 800b118:	4641      	mov	r1, r8
 800b11a:	f7ff f845 	bl	800a1a8 <memmove>
 800b11e:	68a3      	ldr	r3, [r4, #8]
 800b120:	1b9b      	subs	r3, r3, r6
 800b122:	60a3      	str	r3, [r4, #8]
 800b124:	6823      	ldr	r3, [r4, #0]
 800b126:	4433      	add	r3, r6
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	2000      	movs	r0, #0
 800b12c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b130:	462a      	mov	r2, r5
 800b132:	f000 fec0 	bl	800beb6 <_realloc_r>
 800b136:	4606      	mov	r6, r0
 800b138:	2800      	cmp	r0, #0
 800b13a:	d1e0      	bne.n	800b0fe <__ssputs_r+0x5a>
 800b13c:	6921      	ldr	r1, [r4, #16]
 800b13e:	4650      	mov	r0, sl
 800b140:	f7ff ff64 	bl	800b00c <_free_r>
 800b144:	230c      	movs	r3, #12
 800b146:	f8ca 3000 	str.w	r3, [sl]
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b150:	81a3      	strh	r3, [r4, #12]
 800b152:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b156:	e7e9      	b.n	800b12c <__ssputs_r+0x88>

0800b158 <_svfiprintf_r>:
 800b158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b15c:	4698      	mov	r8, r3
 800b15e:	898b      	ldrh	r3, [r1, #12]
 800b160:	061b      	lsls	r3, r3, #24
 800b162:	b09d      	sub	sp, #116	; 0x74
 800b164:	4607      	mov	r7, r0
 800b166:	460d      	mov	r5, r1
 800b168:	4614      	mov	r4, r2
 800b16a:	d50e      	bpl.n	800b18a <_svfiprintf_r+0x32>
 800b16c:	690b      	ldr	r3, [r1, #16]
 800b16e:	b963      	cbnz	r3, 800b18a <_svfiprintf_r+0x32>
 800b170:	2140      	movs	r1, #64	; 0x40
 800b172:	f7fe fd09 	bl	8009b88 <_malloc_r>
 800b176:	6028      	str	r0, [r5, #0]
 800b178:	6128      	str	r0, [r5, #16]
 800b17a:	b920      	cbnz	r0, 800b186 <_svfiprintf_r+0x2e>
 800b17c:	230c      	movs	r3, #12
 800b17e:	603b      	str	r3, [r7, #0]
 800b180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b184:	e0d0      	b.n	800b328 <_svfiprintf_r+0x1d0>
 800b186:	2340      	movs	r3, #64	; 0x40
 800b188:	616b      	str	r3, [r5, #20]
 800b18a:	2300      	movs	r3, #0
 800b18c:	9309      	str	r3, [sp, #36]	; 0x24
 800b18e:	2320      	movs	r3, #32
 800b190:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b194:	f8cd 800c 	str.w	r8, [sp, #12]
 800b198:	2330      	movs	r3, #48	; 0x30
 800b19a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b340 <_svfiprintf_r+0x1e8>
 800b19e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1a2:	f04f 0901 	mov.w	r9, #1
 800b1a6:	4623      	mov	r3, r4
 800b1a8:	469a      	mov	sl, r3
 800b1aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1ae:	b10a      	cbz	r2, 800b1b4 <_svfiprintf_r+0x5c>
 800b1b0:	2a25      	cmp	r2, #37	; 0x25
 800b1b2:	d1f9      	bne.n	800b1a8 <_svfiprintf_r+0x50>
 800b1b4:	ebba 0b04 	subs.w	fp, sl, r4
 800b1b8:	d00b      	beq.n	800b1d2 <_svfiprintf_r+0x7a>
 800b1ba:	465b      	mov	r3, fp
 800b1bc:	4622      	mov	r2, r4
 800b1be:	4629      	mov	r1, r5
 800b1c0:	4638      	mov	r0, r7
 800b1c2:	f7ff ff6f 	bl	800b0a4 <__ssputs_r>
 800b1c6:	3001      	adds	r0, #1
 800b1c8:	f000 80a9 	beq.w	800b31e <_svfiprintf_r+0x1c6>
 800b1cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1ce:	445a      	add	r2, fp
 800b1d0:	9209      	str	r2, [sp, #36]	; 0x24
 800b1d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f000 80a1 	beq.w	800b31e <_svfiprintf_r+0x1c6>
 800b1dc:	2300      	movs	r3, #0
 800b1de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1e6:	f10a 0a01 	add.w	sl, sl, #1
 800b1ea:	9304      	str	r3, [sp, #16]
 800b1ec:	9307      	str	r3, [sp, #28]
 800b1ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1f2:	931a      	str	r3, [sp, #104]	; 0x68
 800b1f4:	4654      	mov	r4, sl
 800b1f6:	2205      	movs	r2, #5
 800b1f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1fc:	4850      	ldr	r0, [pc, #320]	; (800b340 <_svfiprintf_r+0x1e8>)
 800b1fe:	f7f4 ffe7 	bl	80001d0 <memchr>
 800b202:	9a04      	ldr	r2, [sp, #16]
 800b204:	b9d8      	cbnz	r0, 800b23e <_svfiprintf_r+0xe6>
 800b206:	06d0      	lsls	r0, r2, #27
 800b208:	bf44      	itt	mi
 800b20a:	2320      	movmi	r3, #32
 800b20c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b210:	0711      	lsls	r1, r2, #28
 800b212:	bf44      	itt	mi
 800b214:	232b      	movmi	r3, #43	; 0x2b
 800b216:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b21a:	f89a 3000 	ldrb.w	r3, [sl]
 800b21e:	2b2a      	cmp	r3, #42	; 0x2a
 800b220:	d015      	beq.n	800b24e <_svfiprintf_r+0xf6>
 800b222:	9a07      	ldr	r2, [sp, #28]
 800b224:	4654      	mov	r4, sl
 800b226:	2000      	movs	r0, #0
 800b228:	f04f 0c0a 	mov.w	ip, #10
 800b22c:	4621      	mov	r1, r4
 800b22e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b232:	3b30      	subs	r3, #48	; 0x30
 800b234:	2b09      	cmp	r3, #9
 800b236:	d94d      	bls.n	800b2d4 <_svfiprintf_r+0x17c>
 800b238:	b1b0      	cbz	r0, 800b268 <_svfiprintf_r+0x110>
 800b23a:	9207      	str	r2, [sp, #28]
 800b23c:	e014      	b.n	800b268 <_svfiprintf_r+0x110>
 800b23e:	eba0 0308 	sub.w	r3, r0, r8
 800b242:	fa09 f303 	lsl.w	r3, r9, r3
 800b246:	4313      	orrs	r3, r2
 800b248:	9304      	str	r3, [sp, #16]
 800b24a:	46a2      	mov	sl, r4
 800b24c:	e7d2      	b.n	800b1f4 <_svfiprintf_r+0x9c>
 800b24e:	9b03      	ldr	r3, [sp, #12]
 800b250:	1d19      	adds	r1, r3, #4
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	9103      	str	r1, [sp, #12]
 800b256:	2b00      	cmp	r3, #0
 800b258:	bfbb      	ittet	lt
 800b25a:	425b      	neglt	r3, r3
 800b25c:	f042 0202 	orrlt.w	r2, r2, #2
 800b260:	9307      	strge	r3, [sp, #28]
 800b262:	9307      	strlt	r3, [sp, #28]
 800b264:	bfb8      	it	lt
 800b266:	9204      	strlt	r2, [sp, #16]
 800b268:	7823      	ldrb	r3, [r4, #0]
 800b26a:	2b2e      	cmp	r3, #46	; 0x2e
 800b26c:	d10c      	bne.n	800b288 <_svfiprintf_r+0x130>
 800b26e:	7863      	ldrb	r3, [r4, #1]
 800b270:	2b2a      	cmp	r3, #42	; 0x2a
 800b272:	d134      	bne.n	800b2de <_svfiprintf_r+0x186>
 800b274:	9b03      	ldr	r3, [sp, #12]
 800b276:	1d1a      	adds	r2, r3, #4
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	9203      	str	r2, [sp, #12]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	bfb8      	it	lt
 800b280:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b284:	3402      	adds	r4, #2
 800b286:	9305      	str	r3, [sp, #20]
 800b288:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b350 <_svfiprintf_r+0x1f8>
 800b28c:	7821      	ldrb	r1, [r4, #0]
 800b28e:	2203      	movs	r2, #3
 800b290:	4650      	mov	r0, sl
 800b292:	f7f4 ff9d 	bl	80001d0 <memchr>
 800b296:	b138      	cbz	r0, 800b2a8 <_svfiprintf_r+0x150>
 800b298:	9b04      	ldr	r3, [sp, #16]
 800b29a:	eba0 000a 	sub.w	r0, r0, sl
 800b29e:	2240      	movs	r2, #64	; 0x40
 800b2a0:	4082      	lsls	r2, r0
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	3401      	adds	r4, #1
 800b2a6:	9304      	str	r3, [sp, #16]
 800b2a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ac:	4825      	ldr	r0, [pc, #148]	; (800b344 <_svfiprintf_r+0x1ec>)
 800b2ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2b2:	2206      	movs	r2, #6
 800b2b4:	f7f4 ff8c 	bl	80001d0 <memchr>
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	d038      	beq.n	800b32e <_svfiprintf_r+0x1d6>
 800b2bc:	4b22      	ldr	r3, [pc, #136]	; (800b348 <_svfiprintf_r+0x1f0>)
 800b2be:	bb1b      	cbnz	r3, 800b308 <_svfiprintf_r+0x1b0>
 800b2c0:	9b03      	ldr	r3, [sp, #12]
 800b2c2:	3307      	adds	r3, #7
 800b2c4:	f023 0307 	bic.w	r3, r3, #7
 800b2c8:	3308      	adds	r3, #8
 800b2ca:	9303      	str	r3, [sp, #12]
 800b2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ce:	4433      	add	r3, r6
 800b2d0:	9309      	str	r3, [sp, #36]	; 0x24
 800b2d2:	e768      	b.n	800b1a6 <_svfiprintf_r+0x4e>
 800b2d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2d8:	460c      	mov	r4, r1
 800b2da:	2001      	movs	r0, #1
 800b2dc:	e7a6      	b.n	800b22c <_svfiprintf_r+0xd4>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	3401      	adds	r4, #1
 800b2e2:	9305      	str	r3, [sp, #20]
 800b2e4:	4619      	mov	r1, r3
 800b2e6:	f04f 0c0a 	mov.w	ip, #10
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2f0:	3a30      	subs	r2, #48	; 0x30
 800b2f2:	2a09      	cmp	r2, #9
 800b2f4:	d903      	bls.n	800b2fe <_svfiprintf_r+0x1a6>
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d0c6      	beq.n	800b288 <_svfiprintf_r+0x130>
 800b2fa:	9105      	str	r1, [sp, #20]
 800b2fc:	e7c4      	b.n	800b288 <_svfiprintf_r+0x130>
 800b2fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800b302:	4604      	mov	r4, r0
 800b304:	2301      	movs	r3, #1
 800b306:	e7f0      	b.n	800b2ea <_svfiprintf_r+0x192>
 800b308:	ab03      	add	r3, sp, #12
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	462a      	mov	r2, r5
 800b30e:	4b0f      	ldr	r3, [pc, #60]	; (800b34c <_svfiprintf_r+0x1f4>)
 800b310:	a904      	add	r1, sp, #16
 800b312:	4638      	mov	r0, r7
 800b314:	f7fe f9d2 	bl	80096bc <_printf_float>
 800b318:	1c42      	adds	r2, r0, #1
 800b31a:	4606      	mov	r6, r0
 800b31c:	d1d6      	bne.n	800b2cc <_svfiprintf_r+0x174>
 800b31e:	89ab      	ldrh	r3, [r5, #12]
 800b320:	065b      	lsls	r3, r3, #25
 800b322:	f53f af2d 	bmi.w	800b180 <_svfiprintf_r+0x28>
 800b326:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b328:	b01d      	add	sp, #116	; 0x74
 800b32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b32e:	ab03      	add	r3, sp, #12
 800b330:	9300      	str	r3, [sp, #0]
 800b332:	462a      	mov	r2, r5
 800b334:	4b05      	ldr	r3, [pc, #20]	; (800b34c <_svfiprintf_r+0x1f4>)
 800b336:	a904      	add	r1, sp, #16
 800b338:	4638      	mov	r0, r7
 800b33a:	f7fe fd13 	bl	8009d64 <_printf_i>
 800b33e:	e7eb      	b.n	800b318 <_svfiprintf_r+0x1c0>
 800b340:	0800c891 	.word	0x0800c891
 800b344:	0800c89b 	.word	0x0800c89b
 800b348:	080096bd 	.word	0x080096bd
 800b34c:	0800b0a5 	.word	0x0800b0a5
 800b350:	0800c897 	.word	0x0800c897

0800b354 <__sfputc_r>:
 800b354:	6893      	ldr	r3, [r2, #8]
 800b356:	3b01      	subs	r3, #1
 800b358:	2b00      	cmp	r3, #0
 800b35a:	b410      	push	{r4}
 800b35c:	6093      	str	r3, [r2, #8]
 800b35e:	da08      	bge.n	800b372 <__sfputc_r+0x1e>
 800b360:	6994      	ldr	r4, [r2, #24]
 800b362:	42a3      	cmp	r3, r4
 800b364:	db01      	blt.n	800b36a <__sfputc_r+0x16>
 800b366:	290a      	cmp	r1, #10
 800b368:	d103      	bne.n	800b372 <__sfputc_r+0x1e>
 800b36a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b36e:	f000 bdd1 	b.w	800bf14 <__swbuf_r>
 800b372:	6813      	ldr	r3, [r2, #0]
 800b374:	1c58      	adds	r0, r3, #1
 800b376:	6010      	str	r0, [r2, #0]
 800b378:	7019      	strb	r1, [r3, #0]
 800b37a:	4608      	mov	r0, r1
 800b37c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <__sfputs_r>:
 800b382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b384:	4606      	mov	r6, r0
 800b386:	460f      	mov	r7, r1
 800b388:	4614      	mov	r4, r2
 800b38a:	18d5      	adds	r5, r2, r3
 800b38c:	42ac      	cmp	r4, r5
 800b38e:	d101      	bne.n	800b394 <__sfputs_r+0x12>
 800b390:	2000      	movs	r0, #0
 800b392:	e007      	b.n	800b3a4 <__sfputs_r+0x22>
 800b394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b398:	463a      	mov	r2, r7
 800b39a:	4630      	mov	r0, r6
 800b39c:	f7ff ffda 	bl	800b354 <__sfputc_r>
 800b3a0:	1c43      	adds	r3, r0, #1
 800b3a2:	d1f3      	bne.n	800b38c <__sfputs_r+0xa>
 800b3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b3a8 <_vfiprintf_r>:
 800b3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ac:	460d      	mov	r5, r1
 800b3ae:	b09d      	sub	sp, #116	; 0x74
 800b3b0:	4614      	mov	r4, r2
 800b3b2:	4698      	mov	r8, r3
 800b3b4:	4606      	mov	r6, r0
 800b3b6:	b118      	cbz	r0, 800b3c0 <_vfiprintf_r+0x18>
 800b3b8:	6a03      	ldr	r3, [r0, #32]
 800b3ba:	b90b      	cbnz	r3, 800b3c0 <_vfiprintf_r+0x18>
 800b3bc:	f7fe feac 	bl	800a118 <__sinit>
 800b3c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b3c2:	07d9      	lsls	r1, r3, #31
 800b3c4:	d405      	bmi.n	800b3d2 <_vfiprintf_r+0x2a>
 800b3c6:	89ab      	ldrh	r3, [r5, #12]
 800b3c8:	059a      	lsls	r2, r3, #22
 800b3ca:	d402      	bmi.n	800b3d2 <_vfiprintf_r+0x2a>
 800b3cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b3ce:	f7fe ff90 	bl	800a2f2 <__retarget_lock_acquire_recursive>
 800b3d2:	89ab      	ldrh	r3, [r5, #12]
 800b3d4:	071b      	lsls	r3, r3, #28
 800b3d6:	d501      	bpl.n	800b3dc <_vfiprintf_r+0x34>
 800b3d8:	692b      	ldr	r3, [r5, #16]
 800b3da:	b99b      	cbnz	r3, 800b404 <_vfiprintf_r+0x5c>
 800b3dc:	4629      	mov	r1, r5
 800b3de:	4630      	mov	r0, r6
 800b3e0:	f000 fdd6 	bl	800bf90 <__swsetup_r>
 800b3e4:	b170      	cbz	r0, 800b404 <_vfiprintf_r+0x5c>
 800b3e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b3e8:	07dc      	lsls	r4, r3, #31
 800b3ea:	d504      	bpl.n	800b3f6 <_vfiprintf_r+0x4e>
 800b3ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3f0:	b01d      	add	sp, #116	; 0x74
 800b3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f6:	89ab      	ldrh	r3, [r5, #12]
 800b3f8:	0598      	lsls	r0, r3, #22
 800b3fa:	d4f7      	bmi.n	800b3ec <_vfiprintf_r+0x44>
 800b3fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b3fe:	f7fe ff79 	bl	800a2f4 <__retarget_lock_release_recursive>
 800b402:	e7f3      	b.n	800b3ec <_vfiprintf_r+0x44>
 800b404:	2300      	movs	r3, #0
 800b406:	9309      	str	r3, [sp, #36]	; 0x24
 800b408:	2320      	movs	r3, #32
 800b40a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b40e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b412:	2330      	movs	r3, #48	; 0x30
 800b414:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b5c8 <_vfiprintf_r+0x220>
 800b418:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b41c:	f04f 0901 	mov.w	r9, #1
 800b420:	4623      	mov	r3, r4
 800b422:	469a      	mov	sl, r3
 800b424:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b428:	b10a      	cbz	r2, 800b42e <_vfiprintf_r+0x86>
 800b42a:	2a25      	cmp	r2, #37	; 0x25
 800b42c:	d1f9      	bne.n	800b422 <_vfiprintf_r+0x7a>
 800b42e:	ebba 0b04 	subs.w	fp, sl, r4
 800b432:	d00b      	beq.n	800b44c <_vfiprintf_r+0xa4>
 800b434:	465b      	mov	r3, fp
 800b436:	4622      	mov	r2, r4
 800b438:	4629      	mov	r1, r5
 800b43a:	4630      	mov	r0, r6
 800b43c:	f7ff ffa1 	bl	800b382 <__sfputs_r>
 800b440:	3001      	adds	r0, #1
 800b442:	f000 80a9 	beq.w	800b598 <_vfiprintf_r+0x1f0>
 800b446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b448:	445a      	add	r2, fp
 800b44a:	9209      	str	r2, [sp, #36]	; 0x24
 800b44c:	f89a 3000 	ldrb.w	r3, [sl]
 800b450:	2b00      	cmp	r3, #0
 800b452:	f000 80a1 	beq.w	800b598 <_vfiprintf_r+0x1f0>
 800b456:	2300      	movs	r3, #0
 800b458:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b45c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b460:	f10a 0a01 	add.w	sl, sl, #1
 800b464:	9304      	str	r3, [sp, #16]
 800b466:	9307      	str	r3, [sp, #28]
 800b468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b46c:	931a      	str	r3, [sp, #104]	; 0x68
 800b46e:	4654      	mov	r4, sl
 800b470:	2205      	movs	r2, #5
 800b472:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b476:	4854      	ldr	r0, [pc, #336]	; (800b5c8 <_vfiprintf_r+0x220>)
 800b478:	f7f4 feaa 	bl	80001d0 <memchr>
 800b47c:	9a04      	ldr	r2, [sp, #16]
 800b47e:	b9d8      	cbnz	r0, 800b4b8 <_vfiprintf_r+0x110>
 800b480:	06d1      	lsls	r1, r2, #27
 800b482:	bf44      	itt	mi
 800b484:	2320      	movmi	r3, #32
 800b486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b48a:	0713      	lsls	r3, r2, #28
 800b48c:	bf44      	itt	mi
 800b48e:	232b      	movmi	r3, #43	; 0x2b
 800b490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b494:	f89a 3000 	ldrb.w	r3, [sl]
 800b498:	2b2a      	cmp	r3, #42	; 0x2a
 800b49a:	d015      	beq.n	800b4c8 <_vfiprintf_r+0x120>
 800b49c:	9a07      	ldr	r2, [sp, #28]
 800b49e:	4654      	mov	r4, sl
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	f04f 0c0a 	mov.w	ip, #10
 800b4a6:	4621      	mov	r1, r4
 800b4a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4ac:	3b30      	subs	r3, #48	; 0x30
 800b4ae:	2b09      	cmp	r3, #9
 800b4b0:	d94d      	bls.n	800b54e <_vfiprintf_r+0x1a6>
 800b4b2:	b1b0      	cbz	r0, 800b4e2 <_vfiprintf_r+0x13a>
 800b4b4:	9207      	str	r2, [sp, #28]
 800b4b6:	e014      	b.n	800b4e2 <_vfiprintf_r+0x13a>
 800b4b8:	eba0 0308 	sub.w	r3, r0, r8
 800b4bc:	fa09 f303 	lsl.w	r3, r9, r3
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	9304      	str	r3, [sp, #16]
 800b4c4:	46a2      	mov	sl, r4
 800b4c6:	e7d2      	b.n	800b46e <_vfiprintf_r+0xc6>
 800b4c8:	9b03      	ldr	r3, [sp, #12]
 800b4ca:	1d19      	adds	r1, r3, #4
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	9103      	str	r1, [sp, #12]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	bfbb      	ittet	lt
 800b4d4:	425b      	neglt	r3, r3
 800b4d6:	f042 0202 	orrlt.w	r2, r2, #2
 800b4da:	9307      	strge	r3, [sp, #28]
 800b4dc:	9307      	strlt	r3, [sp, #28]
 800b4de:	bfb8      	it	lt
 800b4e0:	9204      	strlt	r2, [sp, #16]
 800b4e2:	7823      	ldrb	r3, [r4, #0]
 800b4e4:	2b2e      	cmp	r3, #46	; 0x2e
 800b4e6:	d10c      	bne.n	800b502 <_vfiprintf_r+0x15a>
 800b4e8:	7863      	ldrb	r3, [r4, #1]
 800b4ea:	2b2a      	cmp	r3, #42	; 0x2a
 800b4ec:	d134      	bne.n	800b558 <_vfiprintf_r+0x1b0>
 800b4ee:	9b03      	ldr	r3, [sp, #12]
 800b4f0:	1d1a      	adds	r2, r3, #4
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	9203      	str	r2, [sp, #12]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	bfb8      	it	lt
 800b4fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b4fe:	3402      	adds	r4, #2
 800b500:	9305      	str	r3, [sp, #20]
 800b502:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b5d8 <_vfiprintf_r+0x230>
 800b506:	7821      	ldrb	r1, [r4, #0]
 800b508:	2203      	movs	r2, #3
 800b50a:	4650      	mov	r0, sl
 800b50c:	f7f4 fe60 	bl	80001d0 <memchr>
 800b510:	b138      	cbz	r0, 800b522 <_vfiprintf_r+0x17a>
 800b512:	9b04      	ldr	r3, [sp, #16]
 800b514:	eba0 000a 	sub.w	r0, r0, sl
 800b518:	2240      	movs	r2, #64	; 0x40
 800b51a:	4082      	lsls	r2, r0
 800b51c:	4313      	orrs	r3, r2
 800b51e:	3401      	adds	r4, #1
 800b520:	9304      	str	r3, [sp, #16]
 800b522:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b526:	4829      	ldr	r0, [pc, #164]	; (800b5cc <_vfiprintf_r+0x224>)
 800b528:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b52c:	2206      	movs	r2, #6
 800b52e:	f7f4 fe4f 	bl	80001d0 <memchr>
 800b532:	2800      	cmp	r0, #0
 800b534:	d03f      	beq.n	800b5b6 <_vfiprintf_r+0x20e>
 800b536:	4b26      	ldr	r3, [pc, #152]	; (800b5d0 <_vfiprintf_r+0x228>)
 800b538:	bb1b      	cbnz	r3, 800b582 <_vfiprintf_r+0x1da>
 800b53a:	9b03      	ldr	r3, [sp, #12]
 800b53c:	3307      	adds	r3, #7
 800b53e:	f023 0307 	bic.w	r3, r3, #7
 800b542:	3308      	adds	r3, #8
 800b544:	9303      	str	r3, [sp, #12]
 800b546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b548:	443b      	add	r3, r7
 800b54a:	9309      	str	r3, [sp, #36]	; 0x24
 800b54c:	e768      	b.n	800b420 <_vfiprintf_r+0x78>
 800b54e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b552:	460c      	mov	r4, r1
 800b554:	2001      	movs	r0, #1
 800b556:	e7a6      	b.n	800b4a6 <_vfiprintf_r+0xfe>
 800b558:	2300      	movs	r3, #0
 800b55a:	3401      	adds	r4, #1
 800b55c:	9305      	str	r3, [sp, #20]
 800b55e:	4619      	mov	r1, r3
 800b560:	f04f 0c0a 	mov.w	ip, #10
 800b564:	4620      	mov	r0, r4
 800b566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b56a:	3a30      	subs	r2, #48	; 0x30
 800b56c:	2a09      	cmp	r2, #9
 800b56e:	d903      	bls.n	800b578 <_vfiprintf_r+0x1d0>
 800b570:	2b00      	cmp	r3, #0
 800b572:	d0c6      	beq.n	800b502 <_vfiprintf_r+0x15a>
 800b574:	9105      	str	r1, [sp, #20]
 800b576:	e7c4      	b.n	800b502 <_vfiprintf_r+0x15a>
 800b578:	fb0c 2101 	mla	r1, ip, r1, r2
 800b57c:	4604      	mov	r4, r0
 800b57e:	2301      	movs	r3, #1
 800b580:	e7f0      	b.n	800b564 <_vfiprintf_r+0x1bc>
 800b582:	ab03      	add	r3, sp, #12
 800b584:	9300      	str	r3, [sp, #0]
 800b586:	462a      	mov	r2, r5
 800b588:	4b12      	ldr	r3, [pc, #72]	; (800b5d4 <_vfiprintf_r+0x22c>)
 800b58a:	a904      	add	r1, sp, #16
 800b58c:	4630      	mov	r0, r6
 800b58e:	f7fe f895 	bl	80096bc <_printf_float>
 800b592:	4607      	mov	r7, r0
 800b594:	1c78      	adds	r0, r7, #1
 800b596:	d1d6      	bne.n	800b546 <_vfiprintf_r+0x19e>
 800b598:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b59a:	07d9      	lsls	r1, r3, #31
 800b59c:	d405      	bmi.n	800b5aa <_vfiprintf_r+0x202>
 800b59e:	89ab      	ldrh	r3, [r5, #12]
 800b5a0:	059a      	lsls	r2, r3, #22
 800b5a2:	d402      	bmi.n	800b5aa <_vfiprintf_r+0x202>
 800b5a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b5a6:	f7fe fea5 	bl	800a2f4 <__retarget_lock_release_recursive>
 800b5aa:	89ab      	ldrh	r3, [r5, #12]
 800b5ac:	065b      	lsls	r3, r3, #25
 800b5ae:	f53f af1d 	bmi.w	800b3ec <_vfiprintf_r+0x44>
 800b5b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b5b4:	e71c      	b.n	800b3f0 <_vfiprintf_r+0x48>
 800b5b6:	ab03      	add	r3, sp, #12
 800b5b8:	9300      	str	r3, [sp, #0]
 800b5ba:	462a      	mov	r2, r5
 800b5bc:	4b05      	ldr	r3, [pc, #20]	; (800b5d4 <_vfiprintf_r+0x22c>)
 800b5be:	a904      	add	r1, sp, #16
 800b5c0:	4630      	mov	r0, r6
 800b5c2:	f7fe fbcf 	bl	8009d64 <_printf_i>
 800b5c6:	e7e4      	b.n	800b592 <_vfiprintf_r+0x1ea>
 800b5c8:	0800c891 	.word	0x0800c891
 800b5cc:	0800c89b 	.word	0x0800c89b
 800b5d0:	080096bd 	.word	0x080096bd
 800b5d4:	0800b383 	.word	0x0800b383
 800b5d8:	0800c897 	.word	0x0800c897

0800b5dc <__sflush_r>:
 800b5dc:	898a      	ldrh	r2, [r1, #12]
 800b5de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5e2:	4605      	mov	r5, r0
 800b5e4:	0710      	lsls	r0, r2, #28
 800b5e6:	460c      	mov	r4, r1
 800b5e8:	d458      	bmi.n	800b69c <__sflush_r+0xc0>
 800b5ea:	684b      	ldr	r3, [r1, #4]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	dc05      	bgt.n	800b5fc <__sflush_r+0x20>
 800b5f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	dc02      	bgt.n	800b5fc <__sflush_r+0x20>
 800b5f6:	2000      	movs	r0, #0
 800b5f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b5fe:	2e00      	cmp	r6, #0
 800b600:	d0f9      	beq.n	800b5f6 <__sflush_r+0x1a>
 800b602:	2300      	movs	r3, #0
 800b604:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b608:	682f      	ldr	r7, [r5, #0]
 800b60a:	6a21      	ldr	r1, [r4, #32]
 800b60c:	602b      	str	r3, [r5, #0]
 800b60e:	d032      	beq.n	800b676 <__sflush_r+0x9a>
 800b610:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b612:	89a3      	ldrh	r3, [r4, #12]
 800b614:	075a      	lsls	r2, r3, #29
 800b616:	d505      	bpl.n	800b624 <__sflush_r+0x48>
 800b618:	6863      	ldr	r3, [r4, #4]
 800b61a:	1ac0      	subs	r0, r0, r3
 800b61c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b61e:	b10b      	cbz	r3, 800b624 <__sflush_r+0x48>
 800b620:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b622:	1ac0      	subs	r0, r0, r3
 800b624:	2300      	movs	r3, #0
 800b626:	4602      	mov	r2, r0
 800b628:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b62a:	6a21      	ldr	r1, [r4, #32]
 800b62c:	4628      	mov	r0, r5
 800b62e:	47b0      	blx	r6
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	89a3      	ldrh	r3, [r4, #12]
 800b634:	d106      	bne.n	800b644 <__sflush_r+0x68>
 800b636:	6829      	ldr	r1, [r5, #0]
 800b638:	291d      	cmp	r1, #29
 800b63a:	d82b      	bhi.n	800b694 <__sflush_r+0xb8>
 800b63c:	4a29      	ldr	r2, [pc, #164]	; (800b6e4 <__sflush_r+0x108>)
 800b63e:	410a      	asrs	r2, r1
 800b640:	07d6      	lsls	r6, r2, #31
 800b642:	d427      	bmi.n	800b694 <__sflush_r+0xb8>
 800b644:	2200      	movs	r2, #0
 800b646:	6062      	str	r2, [r4, #4]
 800b648:	04d9      	lsls	r1, r3, #19
 800b64a:	6922      	ldr	r2, [r4, #16]
 800b64c:	6022      	str	r2, [r4, #0]
 800b64e:	d504      	bpl.n	800b65a <__sflush_r+0x7e>
 800b650:	1c42      	adds	r2, r0, #1
 800b652:	d101      	bne.n	800b658 <__sflush_r+0x7c>
 800b654:	682b      	ldr	r3, [r5, #0]
 800b656:	b903      	cbnz	r3, 800b65a <__sflush_r+0x7e>
 800b658:	6560      	str	r0, [r4, #84]	; 0x54
 800b65a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b65c:	602f      	str	r7, [r5, #0]
 800b65e:	2900      	cmp	r1, #0
 800b660:	d0c9      	beq.n	800b5f6 <__sflush_r+0x1a>
 800b662:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b666:	4299      	cmp	r1, r3
 800b668:	d002      	beq.n	800b670 <__sflush_r+0x94>
 800b66a:	4628      	mov	r0, r5
 800b66c:	f7ff fcce 	bl	800b00c <_free_r>
 800b670:	2000      	movs	r0, #0
 800b672:	6360      	str	r0, [r4, #52]	; 0x34
 800b674:	e7c0      	b.n	800b5f8 <__sflush_r+0x1c>
 800b676:	2301      	movs	r3, #1
 800b678:	4628      	mov	r0, r5
 800b67a:	47b0      	blx	r6
 800b67c:	1c41      	adds	r1, r0, #1
 800b67e:	d1c8      	bne.n	800b612 <__sflush_r+0x36>
 800b680:	682b      	ldr	r3, [r5, #0]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d0c5      	beq.n	800b612 <__sflush_r+0x36>
 800b686:	2b1d      	cmp	r3, #29
 800b688:	d001      	beq.n	800b68e <__sflush_r+0xb2>
 800b68a:	2b16      	cmp	r3, #22
 800b68c:	d101      	bne.n	800b692 <__sflush_r+0xb6>
 800b68e:	602f      	str	r7, [r5, #0]
 800b690:	e7b1      	b.n	800b5f6 <__sflush_r+0x1a>
 800b692:	89a3      	ldrh	r3, [r4, #12]
 800b694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b698:	81a3      	strh	r3, [r4, #12]
 800b69a:	e7ad      	b.n	800b5f8 <__sflush_r+0x1c>
 800b69c:	690f      	ldr	r7, [r1, #16]
 800b69e:	2f00      	cmp	r7, #0
 800b6a0:	d0a9      	beq.n	800b5f6 <__sflush_r+0x1a>
 800b6a2:	0793      	lsls	r3, r2, #30
 800b6a4:	680e      	ldr	r6, [r1, #0]
 800b6a6:	bf08      	it	eq
 800b6a8:	694b      	ldreq	r3, [r1, #20]
 800b6aa:	600f      	str	r7, [r1, #0]
 800b6ac:	bf18      	it	ne
 800b6ae:	2300      	movne	r3, #0
 800b6b0:	eba6 0807 	sub.w	r8, r6, r7
 800b6b4:	608b      	str	r3, [r1, #8]
 800b6b6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ba:	dd9c      	ble.n	800b5f6 <__sflush_r+0x1a>
 800b6bc:	6a21      	ldr	r1, [r4, #32]
 800b6be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6c0:	4643      	mov	r3, r8
 800b6c2:	463a      	mov	r2, r7
 800b6c4:	4628      	mov	r0, r5
 800b6c6:	47b0      	blx	r6
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	dc06      	bgt.n	800b6da <__sflush_r+0xfe>
 800b6cc:	89a3      	ldrh	r3, [r4, #12]
 800b6ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6d2:	81a3      	strh	r3, [r4, #12]
 800b6d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6d8:	e78e      	b.n	800b5f8 <__sflush_r+0x1c>
 800b6da:	4407      	add	r7, r0
 800b6dc:	eba8 0800 	sub.w	r8, r8, r0
 800b6e0:	e7e9      	b.n	800b6b6 <__sflush_r+0xda>
 800b6e2:	bf00      	nop
 800b6e4:	dfbffffe 	.word	0xdfbffffe

0800b6e8 <_fflush_r>:
 800b6e8:	b538      	push	{r3, r4, r5, lr}
 800b6ea:	690b      	ldr	r3, [r1, #16]
 800b6ec:	4605      	mov	r5, r0
 800b6ee:	460c      	mov	r4, r1
 800b6f0:	b913      	cbnz	r3, 800b6f8 <_fflush_r+0x10>
 800b6f2:	2500      	movs	r5, #0
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	bd38      	pop	{r3, r4, r5, pc}
 800b6f8:	b118      	cbz	r0, 800b702 <_fflush_r+0x1a>
 800b6fa:	6a03      	ldr	r3, [r0, #32]
 800b6fc:	b90b      	cbnz	r3, 800b702 <_fflush_r+0x1a>
 800b6fe:	f7fe fd0b 	bl	800a118 <__sinit>
 800b702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d0f3      	beq.n	800b6f2 <_fflush_r+0xa>
 800b70a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b70c:	07d0      	lsls	r0, r2, #31
 800b70e:	d404      	bmi.n	800b71a <_fflush_r+0x32>
 800b710:	0599      	lsls	r1, r3, #22
 800b712:	d402      	bmi.n	800b71a <_fflush_r+0x32>
 800b714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b716:	f7fe fdec 	bl	800a2f2 <__retarget_lock_acquire_recursive>
 800b71a:	4628      	mov	r0, r5
 800b71c:	4621      	mov	r1, r4
 800b71e:	f7ff ff5d 	bl	800b5dc <__sflush_r>
 800b722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b724:	07da      	lsls	r2, r3, #31
 800b726:	4605      	mov	r5, r0
 800b728:	d4e4      	bmi.n	800b6f4 <_fflush_r+0xc>
 800b72a:	89a3      	ldrh	r3, [r4, #12]
 800b72c:	059b      	lsls	r3, r3, #22
 800b72e:	d4e1      	bmi.n	800b6f4 <_fflush_r+0xc>
 800b730:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b732:	f7fe fddf 	bl	800a2f4 <__retarget_lock_release_recursive>
 800b736:	e7dd      	b.n	800b6f4 <_fflush_r+0xc>

0800b738 <_Balloc>:
 800b738:	b570      	push	{r4, r5, r6, lr}
 800b73a:	69c6      	ldr	r6, [r0, #28]
 800b73c:	4604      	mov	r4, r0
 800b73e:	460d      	mov	r5, r1
 800b740:	b976      	cbnz	r6, 800b760 <_Balloc+0x28>
 800b742:	2010      	movs	r0, #16
 800b744:	f7fe f9f0 	bl	8009b28 <malloc>
 800b748:	4602      	mov	r2, r0
 800b74a:	61e0      	str	r0, [r4, #28]
 800b74c:	b920      	cbnz	r0, 800b758 <_Balloc+0x20>
 800b74e:	4b18      	ldr	r3, [pc, #96]	; (800b7b0 <_Balloc+0x78>)
 800b750:	4818      	ldr	r0, [pc, #96]	; (800b7b4 <_Balloc+0x7c>)
 800b752:	216b      	movs	r1, #107	; 0x6b
 800b754:	f7fd fef4 	bl	8009540 <__assert_func>
 800b758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b75c:	6006      	str	r6, [r0, #0]
 800b75e:	60c6      	str	r6, [r0, #12]
 800b760:	69e6      	ldr	r6, [r4, #28]
 800b762:	68f3      	ldr	r3, [r6, #12]
 800b764:	b183      	cbz	r3, 800b788 <_Balloc+0x50>
 800b766:	69e3      	ldr	r3, [r4, #28]
 800b768:	68db      	ldr	r3, [r3, #12]
 800b76a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b76e:	b9b8      	cbnz	r0, 800b7a0 <_Balloc+0x68>
 800b770:	2101      	movs	r1, #1
 800b772:	fa01 f605 	lsl.w	r6, r1, r5
 800b776:	1d72      	adds	r2, r6, #5
 800b778:	0092      	lsls	r2, r2, #2
 800b77a:	4620      	mov	r0, r4
 800b77c:	f000 fd2a 	bl	800c1d4 <_calloc_r>
 800b780:	b160      	cbz	r0, 800b79c <_Balloc+0x64>
 800b782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b786:	e00e      	b.n	800b7a6 <_Balloc+0x6e>
 800b788:	2221      	movs	r2, #33	; 0x21
 800b78a:	2104      	movs	r1, #4
 800b78c:	4620      	mov	r0, r4
 800b78e:	f000 fd21 	bl	800c1d4 <_calloc_r>
 800b792:	69e3      	ldr	r3, [r4, #28]
 800b794:	60f0      	str	r0, [r6, #12]
 800b796:	68db      	ldr	r3, [r3, #12]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d1e4      	bne.n	800b766 <_Balloc+0x2e>
 800b79c:	2000      	movs	r0, #0
 800b79e:	bd70      	pop	{r4, r5, r6, pc}
 800b7a0:	6802      	ldr	r2, [r0, #0]
 800b7a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b7ac:	e7f7      	b.n	800b79e <_Balloc+0x66>
 800b7ae:	bf00      	nop
 800b7b0:	0800c811 	.word	0x0800c811
 800b7b4:	0800c8a2 	.word	0x0800c8a2

0800b7b8 <_Bfree>:
 800b7b8:	b570      	push	{r4, r5, r6, lr}
 800b7ba:	69c6      	ldr	r6, [r0, #28]
 800b7bc:	4605      	mov	r5, r0
 800b7be:	460c      	mov	r4, r1
 800b7c0:	b976      	cbnz	r6, 800b7e0 <_Bfree+0x28>
 800b7c2:	2010      	movs	r0, #16
 800b7c4:	f7fe f9b0 	bl	8009b28 <malloc>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	61e8      	str	r0, [r5, #28]
 800b7cc:	b920      	cbnz	r0, 800b7d8 <_Bfree+0x20>
 800b7ce:	4b09      	ldr	r3, [pc, #36]	; (800b7f4 <_Bfree+0x3c>)
 800b7d0:	4809      	ldr	r0, [pc, #36]	; (800b7f8 <_Bfree+0x40>)
 800b7d2:	218f      	movs	r1, #143	; 0x8f
 800b7d4:	f7fd feb4 	bl	8009540 <__assert_func>
 800b7d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7dc:	6006      	str	r6, [r0, #0]
 800b7de:	60c6      	str	r6, [r0, #12]
 800b7e0:	b13c      	cbz	r4, 800b7f2 <_Bfree+0x3a>
 800b7e2:	69eb      	ldr	r3, [r5, #28]
 800b7e4:	6862      	ldr	r2, [r4, #4]
 800b7e6:	68db      	ldr	r3, [r3, #12]
 800b7e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7ec:	6021      	str	r1, [r4, #0]
 800b7ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7f2:	bd70      	pop	{r4, r5, r6, pc}
 800b7f4:	0800c811 	.word	0x0800c811
 800b7f8:	0800c8a2 	.word	0x0800c8a2

0800b7fc <__multadd>:
 800b7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b800:	690d      	ldr	r5, [r1, #16]
 800b802:	4607      	mov	r7, r0
 800b804:	460c      	mov	r4, r1
 800b806:	461e      	mov	r6, r3
 800b808:	f101 0c14 	add.w	ip, r1, #20
 800b80c:	2000      	movs	r0, #0
 800b80e:	f8dc 3000 	ldr.w	r3, [ip]
 800b812:	b299      	uxth	r1, r3
 800b814:	fb02 6101 	mla	r1, r2, r1, r6
 800b818:	0c1e      	lsrs	r6, r3, #16
 800b81a:	0c0b      	lsrs	r3, r1, #16
 800b81c:	fb02 3306 	mla	r3, r2, r6, r3
 800b820:	b289      	uxth	r1, r1
 800b822:	3001      	adds	r0, #1
 800b824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b828:	4285      	cmp	r5, r0
 800b82a:	f84c 1b04 	str.w	r1, [ip], #4
 800b82e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b832:	dcec      	bgt.n	800b80e <__multadd+0x12>
 800b834:	b30e      	cbz	r6, 800b87a <__multadd+0x7e>
 800b836:	68a3      	ldr	r3, [r4, #8]
 800b838:	42ab      	cmp	r3, r5
 800b83a:	dc19      	bgt.n	800b870 <__multadd+0x74>
 800b83c:	6861      	ldr	r1, [r4, #4]
 800b83e:	4638      	mov	r0, r7
 800b840:	3101      	adds	r1, #1
 800b842:	f7ff ff79 	bl	800b738 <_Balloc>
 800b846:	4680      	mov	r8, r0
 800b848:	b928      	cbnz	r0, 800b856 <__multadd+0x5a>
 800b84a:	4602      	mov	r2, r0
 800b84c:	4b0c      	ldr	r3, [pc, #48]	; (800b880 <__multadd+0x84>)
 800b84e:	480d      	ldr	r0, [pc, #52]	; (800b884 <__multadd+0x88>)
 800b850:	21ba      	movs	r1, #186	; 0xba
 800b852:	f7fd fe75 	bl	8009540 <__assert_func>
 800b856:	6922      	ldr	r2, [r4, #16]
 800b858:	3202      	adds	r2, #2
 800b85a:	f104 010c 	add.w	r1, r4, #12
 800b85e:	0092      	lsls	r2, r2, #2
 800b860:	300c      	adds	r0, #12
 800b862:	f7fe fd48 	bl	800a2f6 <memcpy>
 800b866:	4621      	mov	r1, r4
 800b868:	4638      	mov	r0, r7
 800b86a:	f7ff ffa5 	bl	800b7b8 <_Bfree>
 800b86e:	4644      	mov	r4, r8
 800b870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b874:	3501      	adds	r5, #1
 800b876:	615e      	str	r6, [r3, #20]
 800b878:	6125      	str	r5, [r4, #16]
 800b87a:	4620      	mov	r0, r4
 800b87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b880:	0800c880 	.word	0x0800c880
 800b884:	0800c8a2 	.word	0x0800c8a2

0800b888 <__hi0bits>:
 800b888:	0c03      	lsrs	r3, r0, #16
 800b88a:	041b      	lsls	r3, r3, #16
 800b88c:	b9d3      	cbnz	r3, 800b8c4 <__hi0bits+0x3c>
 800b88e:	0400      	lsls	r0, r0, #16
 800b890:	2310      	movs	r3, #16
 800b892:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b896:	bf04      	itt	eq
 800b898:	0200      	lsleq	r0, r0, #8
 800b89a:	3308      	addeq	r3, #8
 800b89c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b8a0:	bf04      	itt	eq
 800b8a2:	0100      	lsleq	r0, r0, #4
 800b8a4:	3304      	addeq	r3, #4
 800b8a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b8aa:	bf04      	itt	eq
 800b8ac:	0080      	lsleq	r0, r0, #2
 800b8ae:	3302      	addeq	r3, #2
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	db05      	blt.n	800b8c0 <__hi0bits+0x38>
 800b8b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b8b8:	f103 0301 	add.w	r3, r3, #1
 800b8bc:	bf08      	it	eq
 800b8be:	2320      	moveq	r3, #32
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	4770      	bx	lr
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	e7e4      	b.n	800b892 <__hi0bits+0xa>

0800b8c8 <__lo0bits>:
 800b8c8:	6803      	ldr	r3, [r0, #0]
 800b8ca:	f013 0207 	ands.w	r2, r3, #7
 800b8ce:	d00c      	beq.n	800b8ea <__lo0bits+0x22>
 800b8d0:	07d9      	lsls	r1, r3, #31
 800b8d2:	d422      	bmi.n	800b91a <__lo0bits+0x52>
 800b8d4:	079a      	lsls	r2, r3, #30
 800b8d6:	bf49      	itett	mi
 800b8d8:	085b      	lsrmi	r3, r3, #1
 800b8da:	089b      	lsrpl	r3, r3, #2
 800b8dc:	6003      	strmi	r3, [r0, #0]
 800b8de:	2201      	movmi	r2, #1
 800b8e0:	bf5c      	itt	pl
 800b8e2:	6003      	strpl	r3, [r0, #0]
 800b8e4:	2202      	movpl	r2, #2
 800b8e6:	4610      	mov	r0, r2
 800b8e8:	4770      	bx	lr
 800b8ea:	b299      	uxth	r1, r3
 800b8ec:	b909      	cbnz	r1, 800b8f2 <__lo0bits+0x2a>
 800b8ee:	0c1b      	lsrs	r3, r3, #16
 800b8f0:	2210      	movs	r2, #16
 800b8f2:	b2d9      	uxtb	r1, r3
 800b8f4:	b909      	cbnz	r1, 800b8fa <__lo0bits+0x32>
 800b8f6:	3208      	adds	r2, #8
 800b8f8:	0a1b      	lsrs	r3, r3, #8
 800b8fa:	0719      	lsls	r1, r3, #28
 800b8fc:	bf04      	itt	eq
 800b8fe:	091b      	lsreq	r3, r3, #4
 800b900:	3204      	addeq	r2, #4
 800b902:	0799      	lsls	r1, r3, #30
 800b904:	bf04      	itt	eq
 800b906:	089b      	lsreq	r3, r3, #2
 800b908:	3202      	addeq	r2, #2
 800b90a:	07d9      	lsls	r1, r3, #31
 800b90c:	d403      	bmi.n	800b916 <__lo0bits+0x4e>
 800b90e:	085b      	lsrs	r3, r3, #1
 800b910:	f102 0201 	add.w	r2, r2, #1
 800b914:	d003      	beq.n	800b91e <__lo0bits+0x56>
 800b916:	6003      	str	r3, [r0, #0]
 800b918:	e7e5      	b.n	800b8e6 <__lo0bits+0x1e>
 800b91a:	2200      	movs	r2, #0
 800b91c:	e7e3      	b.n	800b8e6 <__lo0bits+0x1e>
 800b91e:	2220      	movs	r2, #32
 800b920:	e7e1      	b.n	800b8e6 <__lo0bits+0x1e>
	...

0800b924 <__i2b>:
 800b924:	b510      	push	{r4, lr}
 800b926:	460c      	mov	r4, r1
 800b928:	2101      	movs	r1, #1
 800b92a:	f7ff ff05 	bl	800b738 <_Balloc>
 800b92e:	4602      	mov	r2, r0
 800b930:	b928      	cbnz	r0, 800b93e <__i2b+0x1a>
 800b932:	4b05      	ldr	r3, [pc, #20]	; (800b948 <__i2b+0x24>)
 800b934:	4805      	ldr	r0, [pc, #20]	; (800b94c <__i2b+0x28>)
 800b936:	f240 1145 	movw	r1, #325	; 0x145
 800b93a:	f7fd fe01 	bl	8009540 <__assert_func>
 800b93e:	2301      	movs	r3, #1
 800b940:	6144      	str	r4, [r0, #20]
 800b942:	6103      	str	r3, [r0, #16]
 800b944:	bd10      	pop	{r4, pc}
 800b946:	bf00      	nop
 800b948:	0800c880 	.word	0x0800c880
 800b94c:	0800c8a2 	.word	0x0800c8a2

0800b950 <__multiply>:
 800b950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b954:	4691      	mov	r9, r2
 800b956:	690a      	ldr	r2, [r1, #16]
 800b958:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b95c:	429a      	cmp	r2, r3
 800b95e:	bfb8      	it	lt
 800b960:	460b      	movlt	r3, r1
 800b962:	460c      	mov	r4, r1
 800b964:	bfbc      	itt	lt
 800b966:	464c      	movlt	r4, r9
 800b968:	4699      	movlt	r9, r3
 800b96a:	6927      	ldr	r7, [r4, #16]
 800b96c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b970:	68a3      	ldr	r3, [r4, #8]
 800b972:	6861      	ldr	r1, [r4, #4]
 800b974:	eb07 060a 	add.w	r6, r7, sl
 800b978:	42b3      	cmp	r3, r6
 800b97a:	b085      	sub	sp, #20
 800b97c:	bfb8      	it	lt
 800b97e:	3101      	addlt	r1, #1
 800b980:	f7ff feda 	bl	800b738 <_Balloc>
 800b984:	b930      	cbnz	r0, 800b994 <__multiply+0x44>
 800b986:	4602      	mov	r2, r0
 800b988:	4b44      	ldr	r3, [pc, #272]	; (800ba9c <__multiply+0x14c>)
 800b98a:	4845      	ldr	r0, [pc, #276]	; (800baa0 <__multiply+0x150>)
 800b98c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b990:	f7fd fdd6 	bl	8009540 <__assert_func>
 800b994:	f100 0514 	add.w	r5, r0, #20
 800b998:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b99c:	462b      	mov	r3, r5
 800b99e:	2200      	movs	r2, #0
 800b9a0:	4543      	cmp	r3, r8
 800b9a2:	d321      	bcc.n	800b9e8 <__multiply+0x98>
 800b9a4:	f104 0314 	add.w	r3, r4, #20
 800b9a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b9ac:	f109 0314 	add.w	r3, r9, #20
 800b9b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b9b4:	9202      	str	r2, [sp, #8]
 800b9b6:	1b3a      	subs	r2, r7, r4
 800b9b8:	3a15      	subs	r2, #21
 800b9ba:	f022 0203 	bic.w	r2, r2, #3
 800b9be:	3204      	adds	r2, #4
 800b9c0:	f104 0115 	add.w	r1, r4, #21
 800b9c4:	428f      	cmp	r7, r1
 800b9c6:	bf38      	it	cc
 800b9c8:	2204      	movcc	r2, #4
 800b9ca:	9201      	str	r2, [sp, #4]
 800b9cc:	9a02      	ldr	r2, [sp, #8]
 800b9ce:	9303      	str	r3, [sp, #12]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d80c      	bhi.n	800b9ee <__multiply+0x9e>
 800b9d4:	2e00      	cmp	r6, #0
 800b9d6:	dd03      	ble.n	800b9e0 <__multiply+0x90>
 800b9d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d05b      	beq.n	800ba98 <__multiply+0x148>
 800b9e0:	6106      	str	r6, [r0, #16]
 800b9e2:	b005      	add	sp, #20
 800b9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e8:	f843 2b04 	str.w	r2, [r3], #4
 800b9ec:	e7d8      	b.n	800b9a0 <__multiply+0x50>
 800b9ee:	f8b3 a000 	ldrh.w	sl, [r3]
 800b9f2:	f1ba 0f00 	cmp.w	sl, #0
 800b9f6:	d024      	beq.n	800ba42 <__multiply+0xf2>
 800b9f8:	f104 0e14 	add.w	lr, r4, #20
 800b9fc:	46a9      	mov	r9, r5
 800b9fe:	f04f 0c00 	mov.w	ip, #0
 800ba02:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ba06:	f8d9 1000 	ldr.w	r1, [r9]
 800ba0a:	fa1f fb82 	uxth.w	fp, r2
 800ba0e:	b289      	uxth	r1, r1
 800ba10:	fb0a 110b 	mla	r1, sl, fp, r1
 800ba14:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ba18:	f8d9 2000 	ldr.w	r2, [r9]
 800ba1c:	4461      	add	r1, ip
 800ba1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ba22:	fb0a c20b 	mla	r2, sl, fp, ip
 800ba26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ba2a:	b289      	uxth	r1, r1
 800ba2c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ba30:	4577      	cmp	r7, lr
 800ba32:	f849 1b04 	str.w	r1, [r9], #4
 800ba36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ba3a:	d8e2      	bhi.n	800ba02 <__multiply+0xb2>
 800ba3c:	9a01      	ldr	r2, [sp, #4]
 800ba3e:	f845 c002 	str.w	ip, [r5, r2]
 800ba42:	9a03      	ldr	r2, [sp, #12]
 800ba44:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ba48:	3304      	adds	r3, #4
 800ba4a:	f1b9 0f00 	cmp.w	r9, #0
 800ba4e:	d021      	beq.n	800ba94 <__multiply+0x144>
 800ba50:	6829      	ldr	r1, [r5, #0]
 800ba52:	f104 0c14 	add.w	ip, r4, #20
 800ba56:	46ae      	mov	lr, r5
 800ba58:	f04f 0a00 	mov.w	sl, #0
 800ba5c:	f8bc b000 	ldrh.w	fp, [ip]
 800ba60:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ba64:	fb09 220b 	mla	r2, r9, fp, r2
 800ba68:	4452      	add	r2, sl
 800ba6a:	b289      	uxth	r1, r1
 800ba6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ba70:	f84e 1b04 	str.w	r1, [lr], #4
 800ba74:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ba78:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba7c:	f8be 1000 	ldrh.w	r1, [lr]
 800ba80:	fb09 110a 	mla	r1, r9, sl, r1
 800ba84:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ba88:	4567      	cmp	r7, ip
 800ba8a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba8e:	d8e5      	bhi.n	800ba5c <__multiply+0x10c>
 800ba90:	9a01      	ldr	r2, [sp, #4]
 800ba92:	50a9      	str	r1, [r5, r2]
 800ba94:	3504      	adds	r5, #4
 800ba96:	e799      	b.n	800b9cc <__multiply+0x7c>
 800ba98:	3e01      	subs	r6, #1
 800ba9a:	e79b      	b.n	800b9d4 <__multiply+0x84>
 800ba9c:	0800c880 	.word	0x0800c880
 800baa0:	0800c8a2 	.word	0x0800c8a2

0800baa4 <__pow5mult>:
 800baa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baa8:	4615      	mov	r5, r2
 800baaa:	f012 0203 	ands.w	r2, r2, #3
 800baae:	4606      	mov	r6, r0
 800bab0:	460f      	mov	r7, r1
 800bab2:	d007      	beq.n	800bac4 <__pow5mult+0x20>
 800bab4:	4c25      	ldr	r4, [pc, #148]	; (800bb4c <__pow5mult+0xa8>)
 800bab6:	3a01      	subs	r2, #1
 800bab8:	2300      	movs	r3, #0
 800baba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800babe:	f7ff fe9d 	bl	800b7fc <__multadd>
 800bac2:	4607      	mov	r7, r0
 800bac4:	10ad      	asrs	r5, r5, #2
 800bac6:	d03d      	beq.n	800bb44 <__pow5mult+0xa0>
 800bac8:	69f4      	ldr	r4, [r6, #28]
 800baca:	b97c      	cbnz	r4, 800baec <__pow5mult+0x48>
 800bacc:	2010      	movs	r0, #16
 800bace:	f7fe f82b 	bl	8009b28 <malloc>
 800bad2:	4602      	mov	r2, r0
 800bad4:	61f0      	str	r0, [r6, #28]
 800bad6:	b928      	cbnz	r0, 800bae4 <__pow5mult+0x40>
 800bad8:	4b1d      	ldr	r3, [pc, #116]	; (800bb50 <__pow5mult+0xac>)
 800bada:	481e      	ldr	r0, [pc, #120]	; (800bb54 <__pow5mult+0xb0>)
 800badc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bae0:	f7fd fd2e 	bl	8009540 <__assert_func>
 800bae4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bae8:	6004      	str	r4, [r0, #0]
 800baea:	60c4      	str	r4, [r0, #12]
 800baec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800baf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800baf4:	b94c      	cbnz	r4, 800bb0a <__pow5mult+0x66>
 800baf6:	f240 2171 	movw	r1, #625	; 0x271
 800bafa:	4630      	mov	r0, r6
 800bafc:	f7ff ff12 	bl	800b924 <__i2b>
 800bb00:	2300      	movs	r3, #0
 800bb02:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb06:	4604      	mov	r4, r0
 800bb08:	6003      	str	r3, [r0, #0]
 800bb0a:	f04f 0900 	mov.w	r9, #0
 800bb0e:	07eb      	lsls	r3, r5, #31
 800bb10:	d50a      	bpl.n	800bb28 <__pow5mult+0x84>
 800bb12:	4639      	mov	r1, r7
 800bb14:	4622      	mov	r2, r4
 800bb16:	4630      	mov	r0, r6
 800bb18:	f7ff ff1a 	bl	800b950 <__multiply>
 800bb1c:	4639      	mov	r1, r7
 800bb1e:	4680      	mov	r8, r0
 800bb20:	4630      	mov	r0, r6
 800bb22:	f7ff fe49 	bl	800b7b8 <_Bfree>
 800bb26:	4647      	mov	r7, r8
 800bb28:	106d      	asrs	r5, r5, #1
 800bb2a:	d00b      	beq.n	800bb44 <__pow5mult+0xa0>
 800bb2c:	6820      	ldr	r0, [r4, #0]
 800bb2e:	b938      	cbnz	r0, 800bb40 <__pow5mult+0x9c>
 800bb30:	4622      	mov	r2, r4
 800bb32:	4621      	mov	r1, r4
 800bb34:	4630      	mov	r0, r6
 800bb36:	f7ff ff0b 	bl	800b950 <__multiply>
 800bb3a:	6020      	str	r0, [r4, #0]
 800bb3c:	f8c0 9000 	str.w	r9, [r0]
 800bb40:	4604      	mov	r4, r0
 800bb42:	e7e4      	b.n	800bb0e <__pow5mult+0x6a>
 800bb44:	4638      	mov	r0, r7
 800bb46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb4a:	bf00      	nop
 800bb4c:	0800c9f0 	.word	0x0800c9f0
 800bb50:	0800c811 	.word	0x0800c811
 800bb54:	0800c8a2 	.word	0x0800c8a2

0800bb58 <__lshift>:
 800bb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb5c:	460c      	mov	r4, r1
 800bb5e:	6849      	ldr	r1, [r1, #4]
 800bb60:	6923      	ldr	r3, [r4, #16]
 800bb62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb66:	68a3      	ldr	r3, [r4, #8]
 800bb68:	4607      	mov	r7, r0
 800bb6a:	4691      	mov	r9, r2
 800bb6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb70:	f108 0601 	add.w	r6, r8, #1
 800bb74:	42b3      	cmp	r3, r6
 800bb76:	db0b      	blt.n	800bb90 <__lshift+0x38>
 800bb78:	4638      	mov	r0, r7
 800bb7a:	f7ff fddd 	bl	800b738 <_Balloc>
 800bb7e:	4605      	mov	r5, r0
 800bb80:	b948      	cbnz	r0, 800bb96 <__lshift+0x3e>
 800bb82:	4602      	mov	r2, r0
 800bb84:	4b28      	ldr	r3, [pc, #160]	; (800bc28 <__lshift+0xd0>)
 800bb86:	4829      	ldr	r0, [pc, #164]	; (800bc2c <__lshift+0xd4>)
 800bb88:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bb8c:	f7fd fcd8 	bl	8009540 <__assert_func>
 800bb90:	3101      	adds	r1, #1
 800bb92:	005b      	lsls	r3, r3, #1
 800bb94:	e7ee      	b.n	800bb74 <__lshift+0x1c>
 800bb96:	2300      	movs	r3, #0
 800bb98:	f100 0114 	add.w	r1, r0, #20
 800bb9c:	f100 0210 	add.w	r2, r0, #16
 800bba0:	4618      	mov	r0, r3
 800bba2:	4553      	cmp	r3, sl
 800bba4:	db33      	blt.n	800bc0e <__lshift+0xb6>
 800bba6:	6920      	ldr	r0, [r4, #16]
 800bba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bbac:	f104 0314 	add.w	r3, r4, #20
 800bbb0:	f019 091f 	ands.w	r9, r9, #31
 800bbb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bbb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bbbc:	d02b      	beq.n	800bc16 <__lshift+0xbe>
 800bbbe:	f1c9 0e20 	rsb	lr, r9, #32
 800bbc2:	468a      	mov	sl, r1
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	6818      	ldr	r0, [r3, #0]
 800bbc8:	fa00 f009 	lsl.w	r0, r0, r9
 800bbcc:	4310      	orrs	r0, r2
 800bbce:	f84a 0b04 	str.w	r0, [sl], #4
 800bbd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbd6:	459c      	cmp	ip, r3
 800bbd8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bbdc:	d8f3      	bhi.n	800bbc6 <__lshift+0x6e>
 800bbde:	ebac 0304 	sub.w	r3, ip, r4
 800bbe2:	3b15      	subs	r3, #21
 800bbe4:	f023 0303 	bic.w	r3, r3, #3
 800bbe8:	3304      	adds	r3, #4
 800bbea:	f104 0015 	add.w	r0, r4, #21
 800bbee:	4584      	cmp	ip, r0
 800bbf0:	bf38      	it	cc
 800bbf2:	2304      	movcc	r3, #4
 800bbf4:	50ca      	str	r2, [r1, r3]
 800bbf6:	b10a      	cbz	r2, 800bbfc <__lshift+0xa4>
 800bbf8:	f108 0602 	add.w	r6, r8, #2
 800bbfc:	3e01      	subs	r6, #1
 800bbfe:	4638      	mov	r0, r7
 800bc00:	612e      	str	r6, [r5, #16]
 800bc02:	4621      	mov	r1, r4
 800bc04:	f7ff fdd8 	bl	800b7b8 <_Bfree>
 800bc08:	4628      	mov	r0, r5
 800bc0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc12:	3301      	adds	r3, #1
 800bc14:	e7c5      	b.n	800bba2 <__lshift+0x4a>
 800bc16:	3904      	subs	r1, #4
 800bc18:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc20:	459c      	cmp	ip, r3
 800bc22:	d8f9      	bhi.n	800bc18 <__lshift+0xc0>
 800bc24:	e7ea      	b.n	800bbfc <__lshift+0xa4>
 800bc26:	bf00      	nop
 800bc28:	0800c880 	.word	0x0800c880
 800bc2c:	0800c8a2 	.word	0x0800c8a2

0800bc30 <__mcmp>:
 800bc30:	b530      	push	{r4, r5, lr}
 800bc32:	6902      	ldr	r2, [r0, #16]
 800bc34:	690c      	ldr	r4, [r1, #16]
 800bc36:	1b12      	subs	r2, r2, r4
 800bc38:	d10e      	bne.n	800bc58 <__mcmp+0x28>
 800bc3a:	f100 0314 	add.w	r3, r0, #20
 800bc3e:	3114      	adds	r1, #20
 800bc40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bc44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bc48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bc4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bc50:	42a5      	cmp	r5, r4
 800bc52:	d003      	beq.n	800bc5c <__mcmp+0x2c>
 800bc54:	d305      	bcc.n	800bc62 <__mcmp+0x32>
 800bc56:	2201      	movs	r2, #1
 800bc58:	4610      	mov	r0, r2
 800bc5a:	bd30      	pop	{r4, r5, pc}
 800bc5c:	4283      	cmp	r3, r0
 800bc5e:	d3f3      	bcc.n	800bc48 <__mcmp+0x18>
 800bc60:	e7fa      	b.n	800bc58 <__mcmp+0x28>
 800bc62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc66:	e7f7      	b.n	800bc58 <__mcmp+0x28>

0800bc68 <__mdiff>:
 800bc68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc6c:	460c      	mov	r4, r1
 800bc6e:	4606      	mov	r6, r0
 800bc70:	4611      	mov	r1, r2
 800bc72:	4620      	mov	r0, r4
 800bc74:	4690      	mov	r8, r2
 800bc76:	f7ff ffdb 	bl	800bc30 <__mcmp>
 800bc7a:	1e05      	subs	r5, r0, #0
 800bc7c:	d110      	bne.n	800bca0 <__mdiff+0x38>
 800bc7e:	4629      	mov	r1, r5
 800bc80:	4630      	mov	r0, r6
 800bc82:	f7ff fd59 	bl	800b738 <_Balloc>
 800bc86:	b930      	cbnz	r0, 800bc96 <__mdiff+0x2e>
 800bc88:	4b3a      	ldr	r3, [pc, #232]	; (800bd74 <__mdiff+0x10c>)
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	f240 2137 	movw	r1, #567	; 0x237
 800bc90:	4839      	ldr	r0, [pc, #228]	; (800bd78 <__mdiff+0x110>)
 800bc92:	f7fd fc55 	bl	8009540 <__assert_func>
 800bc96:	2301      	movs	r3, #1
 800bc98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bca0:	bfa4      	itt	ge
 800bca2:	4643      	movge	r3, r8
 800bca4:	46a0      	movge	r8, r4
 800bca6:	4630      	mov	r0, r6
 800bca8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bcac:	bfa6      	itte	ge
 800bcae:	461c      	movge	r4, r3
 800bcb0:	2500      	movge	r5, #0
 800bcb2:	2501      	movlt	r5, #1
 800bcb4:	f7ff fd40 	bl	800b738 <_Balloc>
 800bcb8:	b920      	cbnz	r0, 800bcc4 <__mdiff+0x5c>
 800bcba:	4b2e      	ldr	r3, [pc, #184]	; (800bd74 <__mdiff+0x10c>)
 800bcbc:	4602      	mov	r2, r0
 800bcbe:	f240 2145 	movw	r1, #581	; 0x245
 800bcc2:	e7e5      	b.n	800bc90 <__mdiff+0x28>
 800bcc4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bcc8:	6926      	ldr	r6, [r4, #16]
 800bcca:	60c5      	str	r5, [r0, #12]
 800bccc:	f104 0914 	add.w	r9, r4, #20
 800bcd0:	f108 0514 	add.w	r5, r8, #20
 800bcd4:	f100 0e14 	add.w	lr, r0, #20
 800bcd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bcdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bce0:	f108 0210 	add.w	r2, r8, #16
 800bce4:	46f2      	mov	sl, lr
 800bce6:	2100      	movs	r1, #0
 800bce8:	f859 3b04 	ldr.w	r3, [r9], #4
 800bcec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bcf0:	fa11 f88b 	uxtah	r8, r1, fp
 800bcf4:	b299      	uxth	r1, r3
 800bcf6:	0c1b      	lsrs	r3, r3, #16
 800bcf8:	eba8 0801 	sub.w	r8, r8, r1
 800bcfc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bd00:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bd04:	fa1f f888 	uxth.w	r8, r8
 800bd08:	1419      	asrs	r1, r3, #16
 800bd0a:	454e      	cmp	r6, r9
 800bd0c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bd10:	f84a 3b04 	str.w	r3, [sl], #4
 800bd14:	d8e8      	bhi.n	800bce8 <__mdiff+0x80>
 800bd16:	1b33      	subs	r3, r6, r4
 800bd18:	3b15      	subs	r3, #21
 800bd1a:	f023 0303 	bic.w	r3, r3, #3
 800bd1e:	3304      	adds	r3, #4
 800bd20:	3415      	adds	r4, #21
 800bd22:	42a6      	cmp	r6, r4
 800bd24:	bf38      	it	cc
 800bd26:	2304      	movcc	r3, #4
 800bd28:	441d      	add	r5, r3
 800bd2a:	4473      	add	r3, lr
 800bd2c:	469e      	mov	lr, r3
 800bd2e:	462e      	mov	r6, r5
 800bd30:	4566      	cmp	r6, ip
 800bd32:	d30e      	bcc.n	800bd52 <__mdiff+0xea>
 800bd34:	f10c 0203 	add.w	r2, ip, #3
 800bd38:	1b52      	subs	r2, r2, r5
 800bd3a:	f022 0203 	bic.w	r2, r2, #3
 800bd3e:	3d03      	subs	r5, #3
 800bd40:	45ac      	cmp	ip, r5
 800bd42:	bf38      	it	cc
 800bd44:	2200      	movcc	r2, #0
 800bd46:	4413      	add	r3, r2
 800bd48:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bd4c:	b17a      	cbz	r2, 800bd6e <__mdiff+0x106>
 800bd4e:	6107      	str	r7, [r0, #16]
 800bd50:	e7a4      	b.n	800bc9c <__mdiff+0x34>
 800bd52:	f856 8b04 	ldr.w	r8, [r6], #4
 800bd56:	fa11 f288 	uxtah	r2, r1, r8
 800bd5a:	1414      	asrs	r4, r2, #16
 800bd5c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bd60:	b292      	uxth	r2, r2
 800bd62:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bd66:	f84e 2b04 	str.w	r2, [lr], #4
 800bd6a:	1421      	asrs	r1, r4, #16
 800bd6c:	e7e0      	b.n	800bd30 <__mdiff+0xc8>
 800bd6e:	3f01      	subs	r7, #1
 800bd70:	e7ea      	b.n	800bd48 <__mdiff+0xe0>
 800bd72:	bf00      	nop
 800bd74:	0800c880 	.word	0x0800c880
 800bd78:	0800c8a2 	.word	0x0800c8a2

0800bd7c <__d2b>:
 800bd7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd80:	460f      	mov	r7, r1
 800bd82:	2101      	movs	r1, #1
 800bd84:	ec59 8b10 	vmov	r8, r9, d0
 800bd88:	4616      	mov	r6, r2
 800bd8a:	f7ff fcd5 	bl	800b738 <_Balloc>
 800bd8e:	4604      	mov	r4, r0
 800bd90:	b930      	cbnz	r0, 800bda0 <__d2b+0x24>
 800bd92:	4602      	mov	r2, r0
 800bd94:	4b24      	ldr	r3, [pc, #144]	; (800be28 <__d2b+0xac>)
 800bd96:	4825      	ldr	r0, [pc, #148]	; (800be2c <__d2b+0xb0>)
 800bd98:	f240 310f 	movw	r1, #783	; 0x30f
 800bd9c:	f7fd fbd0 	bl	8009540 <__assert_func>
 800bda0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bda4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bda8:	bb2d      	cbnz	r5, 800bdf6 <__d2b+0x7a>
 800bdaa:	9301      	str	r3, [sp, #4]
 800bdac:	f1b8 0300 	subs.w	r3, r8, #0
 800bdb0:	d026      	beq.n	800be00 <__d2b+0x84>
 800bdb2:	4668      	mov	r0, sp
 800bdb4:	9300      	str	r3, [sp, #0]
 800bdb6:	f7ff fd87 	bl	800b8c8 <__lo0bits>
 800bdba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bdbe:	b1e8      	cbz	r0, 800bdfc <__d2b+0x80>
 800bdc0:	f1c0 0320 	rsb	r3, r0, #32
 800bdc4:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc8:	430b      	orrs	r3, r1
 800bdca:	40c2      	lsrs	r2, r0
 800bdcc:	6163      	str	r3, [r4, #20]
 800bdce:	9201      	str	r2, [sp, #4]
 800bdd0:	9b01      	ldr	r3, [sp, #4]
 800bdd2:	61a3      	str	r3, [r4, #24]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	bf14      	ite	ne
 800bdd8:	2202      	movne	r2, #2
 800bdda:	2201      	moveq	r2, #1
 800bddc:	6122      	str	r2, [r4, #16]
 800bdde:	b1bd      	cbz	r5, 800be10 <__d2b+0x94>
 800bde0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bde4:	4405      	add	r5, r0
 800bde6:	603d      	str	r5, [r7, #0]
 800bde8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bdec:	6030      	str	r0, [r6, #0]
 800bdee:	4620      	mov	r0, r4
 800bdf0:	b003      	add	sp, #12
 800bdf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdfa:	e7d6      	b.n	800bdaa <__d2b+0x2e>
 800bdfc:	6161      	str	r1, [r4, #20]
 800bdfe:	e7e7      	b.n	800bdd0 <__d2b+0x54>
 800be00:	a801      	add	r0, sp, #4
 800be02:	f7ff fd61 	bl	800b8c8 <__lo0bits>
 800be06:	9b01      	ldr	r3, [sp, #4]
 800be08:	6163      	str	r3, [r4, #20]
 800be0a:	3020      	adds	r0, #32
 800be0c:	2201      	movs	r2, #1
 800be0e:	e7e5      	b.n	800bddc <__d2b+0x60>
 800be10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800be18:	6038      	str	r0, [r7, #0]
 800be1a:	6918      	ldr	r0, [r3, #16]
 800be1c:	f7ff fd34 	bl	800b888 <__hi0bits>
 800be20:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be24:	e7e2      	b.n	800bdec <__d2b+0x70>
 800be26:	bf00      	nop
 800be28:	0800c880 	.word	0x0800c880
 800be2c:	0800c8a2 	.word	0x0800c8a2

0800be30 <__sread>:
 800be30:	b510      	push	{r4, lr}
 800be32:	460c      	mov	r4, r1
 800be34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be38:	f000 f9a8 	bl	800c18c <_read_r>
 800be3c:	2800      	cmp	r0, #0
 800be3e:	bfab      	itete	ge
 800be40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be42:	89a3      	ldrhlt	r3, [r4, #12]
 800be44:	181b      	addge	r3, r3, r0
 800be46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be4a:	bfac      	ite	ge
 800be4c:	6563      	strge	r3, [r4, #84]	; 0x54
 800be4e:	81a3      	strhlt	r3, [r4, #12]
 800be50:	bd10      	pop	{r4, pc}

0800be52 <__swrite>:
 800be52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be56:	461f      	mov	r7, r3
 800be58:	898b      	ldrh	r3, [r1, #12]
 800be5a:	05db      	lsls	r3, r3, #23
 800be5c:	4605      	mov	r5, r0
 800be5e:	460c      	mov	r4, r1
 800be60:	4616      	mov	r6, r2
 800be62:	d505      	bpl.n	800be70 <__swrite+0x1e>
 800be64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be68:	2302      	movs	r3, #2
 800be6a:	2200      	movs	r2, #0
 800be6c:	f000 f97c 	bl	800c168 <_lseek_r>
 800be70:	89a3      	ldrh	r3, [r4, #12]
 800be72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be7a:	81a3      	strh	r3, [r4, #12]
 800be7c:	4632      	mov	r2, r6
 800be7e:	463b      	mov	r3, r7
 800be80:	4628      	mov	r0, r5
 800be82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be86:	f000 b993 	b.w	800c1b0 <_write_r>

0800be8a <__sseek>:
 800be8a:	b510      	push	{r4, lr}
 800be8c:	460c      	mov	r4, r1
 800be8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be92:	f000 f969 	bl	800c168 <_lseek_r>
 800be96:	1c43      	adds	r3, r0, #1
 800be98:	89a3      	ldrh	r3, [r4, #12]
 800be9a:	bf15      	itete	ne
 800be9c:	6560      	strne	r0, [r4, #84]	; 0x54
 800be9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bea2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bea6:	81a3      	strheq	r3, [r4, #12]
 800bea8:	bf18      	it	ne
 800beaa:	81a3      	strhne	r3, [r4, #12]
 800beac:	bd10      	pop	{r4, pc}

0800beae <__sclose>:
 800beae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beb2:	f000 b927 	b.w	800c104 <_close_r>

0800beb6 <_realloc_r>:
 800beb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beba:	4680      	mov	r8, r0
 800bebc:	4614      	mov	r4, r2
 800bebe:	460e      	mov	r6, r1
 800bec0:	b921      	cbnz	r1, 800becc <_realloc_r+0x16>
 800bec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bec6:	4611      	mov	r1, r2
 800bec8:	f7fd be5e 	b.w	8009b88 <_malloc_r>
 800becc:	b92a      	cbnz	r2, 800beda <_realloc_r+0x24>
 800bece:	f7ff f89d 	bl	800b00c <_free_r>
 800bed2:	4625      	mov	r5, r4
 800bed4:	4628      	mov	r0, r5
 800bed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beda:	f000 f9a3 	bl	800c224 <_malloc_usable_size_r>
 800bede:	4284      	cmp	r4, r0
 800bee0:	4607      	mov	r7, r0
 800bee2:	d802      	bhi.n	800beea <_realloc_r+0x34>
 800bee4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bee8:	d812      	bhi.n	800bf10 <_realloc_r+0x5a>
 800beea:	4621      	mov	r1, r4
 800beec:	4640      	mov	r0, r8
 800beee:	f7fd fe4b 	bl	8009b88 <_malloc_r>
 800bef2:	4605      	mov	r5, r0
 800bef4:	2800      	cmp	r0, #0
 800bef6:	d0ed      	beq.n	800bed4 <_realloc_r+0x1e>
 800bef8:	42bc      	cmp	r4, r7
 800befa:	4622      	mov	r2, r4
 800befc:	4631      	mov	r1, r6
 800befe:	bf28      	it	cs
 800bf00:	463a      	movcs	r2, r7
 800bf02:	f7fe f9f8 	bl	800a2f6 <memcpy>
 800bf06:	4631      	mov	r1, r6
 800bf08:	4640      	mov	r0, r8
 800bf0a:	f7ff f87f 	bl	800b00c <_free_r>
 800bf0e:	e7e1      	b.n	800bed4 <_realloc_r+0x1e>
 800bf10:	4635      	mov	r5, r6
 800bf12:	e7df      	b.n	800bed4 <_realloc_r+0x1e>

0800bf14 <__swbuf_r>:
 800bf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf16:	460e      	mov	r6, r1
 800bf18:	4614      	mov	r4, r2
 800bf1a:	4605      	mov	r5, r0
 800bf1c:	b118      	cbz	r0, 800bf26 <__swbuf_r+0x12>
 800bf1e:	6a03      	ldr	r3, [r0, #32]
 800bf20:	b90b      	cbnz	r3, 800bf26 <__swbuf_r+0x12>
 800bf22:	f7fe f8f9 	bl	800a118 <__sinit>
 800bf26:	69a3      	ldr	r3, [r4, #24]
 800bf28:	60a3      	str	r3, [r4, #8]
 800bf2a:	89a3      	ldrh	r3, [r4, #12]
 800bf2c:	071a      	lsls	r2, r3, #28
 800bf2e:	d525      	bpl.n	800bf7c <__swbuf_r+0x68>
 800bf30:	6923      	ldr	r3, [r4, #16]
 800bf32:	b31b      	cbz	r3, 800bf7c <__swbuf_r+0x68>
 800bf34:	6823      	ldr	r3, [r4, #0]
 800bf36:	6922      	ldr	r2, [r4, #16]
 800bf38:	1a98      	subs	r0, r3, r2
 800bf3a:	6963      	ldr	r3, [r4, #20]
 800bf3c:	b2f6      	uxtb	r6, r6
 800bf3e:	4283      	cmp	r3, r0
 800bf40:	4637      	mov	r7, r6
 800bf42:	dc04      	bgt.n	800bf4e <__swbuf_r+0x3a>
 800bf44:	4621      	mov	r1, r4
 800bf46:	4628      	mov	r0, r5
 800bf48:	f7ff fbce 	bl	800b6e8 <_fflush_r>
 800bf4c:	b9e0      	cbnz	r0, 800bf88 <__swbuf_r+0x74>
 800bf4e:	68a3      	ldr	r3, [r4, #8]
 800bf50:	3b01      	subs	r3, #1
 800bf52:	60a3      	str	r3, [r4, #8]
 800bf54:	6823      	ldr	r3, [r4, #0]
 800bf56:	1c5a      	adds	r2, r3, #1
 800bf58:	6022      	str	r2, [r4, #0]
 800bf5a:	701e      	strb	r6, [r3, #0]
 800bf5c:	6962      	ldr	r2, [r4, #20]
 800bf5e:	1c43      	adds	r3, r0, #1
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d004      	beq.n	800bf6e <__swbuf_r+0x5a>
 800bf64:	89a3      	ldrh	r3, [r4, #12]
 800bf66:	07db      	lsls	r3, r3, #31
 800bf68:	d506      	bpl.n	800bf78 <__swbuf_r+0x64>
 800bf6a:	2e0a      	cmp	r6, #10
 800bf6c:	d104      	bne.n	800bf78 <__swbuf_r+0x64>
 800bf6e:	4621      	mov	r1, r4
 800bf70:	4628      	mov	r0, r5
 800bf72:	f7ff fbb9 	bl	800b6e8 <_fflush_r>
 800bf76:	b938      	cbnz	r0, 800bf88 <__swbuf_r+0x74>
 800bf78:	4638      	mov	r0, r7
 800bf7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf7c:	4621      	mov	r1, r4
 800bf7e:	4628      	mov	r0, r5
 800bf80:	f000 f806 	bl	800bf90 <__swsetup_r>
 800bf84:	2800      	cmp	r0, #0
 800bf86:	d0d5      	beq.n	800bf34 <__swbuf_r+0x20>
 800bf88:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bf8c:	e7f4      	b.n	800bf78 <__swbuf_r+0x64>
	...

0800bf90 <__swsetup_r>:
 800bf90:	b538      	push	{r3, r4, r5, lr}
 800bf92:	4b2a      	ldr	r3, [pc, #168]	; (800c03c <__swsetup_r+0xac>)
 800bf94:	4605      	mov	r5, r0
 800bf96:	6818      	ldr	r0, [r3, #0]
 800bf98:	460c      	mov	r4, r1
 800bf9a:	b118      	cbz	r0, 800bfa4 <__swsetup_r+0x14>
 800bf9c:	6a03      	ldr	r3, [r0, #32]
 800bf9e:	b90b      	cbnz	r3, 800bfa4 <__swsetup_r+0x14>
 800bfa0:	f7fe f8ba 	bl	800a118 <__sinit>
 800bfa4:	89a3      	ldrh	r3, [r4, #12]
 800bfa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bfaa:	0718      	lsls	r0, r3, #28
 800bfac:	d422      	bmi.n	800bff4 <__swsetup_r+0x64>
 800bfae:	06d9      	lsls	r1, r3, #27
 800bfb0:	d407      	bmi.n	800bfc2 <__swsetup_r+0x32>
 800bfb2:	2309      	movs	r3, #9
 800bfb4:	602b      	str	r3, [r5, #0]
 800bfb6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bfba:	81a3      	strh	r3, [r4, #12]
 800bfbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bfc0:	e034      	b.n	800c02c <__swsetup_r+0x9c>
 800bfc2:	0758      	lsls	r0, r3, #29
 800bfc4:	d512      	bpl.n	800bfec <__swsetup_r+0x5c>
 800bfc6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfc8:	b141      	cbz	r1, 800bfdc <__swsetup_r+0x4c>
 800bfca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfce:	4299      	cmp	r1, r3
 800bfd0:	d002      	beq.n	800bfd8 <__swsetup_r+0x48>
 800bfd2:	4628      	mov	r0, r5
 800bfd4:	f7ff f81a 	bl	800b00c <_free_r>
 800bfd8:	2300      	movs	r3, #0
 800bfda:	6363      	str	r3, [r4, #52]	; 0x34
 800bfdc:	89a3      	ldrh	r3, [r4, #12]
 800bfde:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	6063      	str	r3, [r4, #4]
 800bfe8:	6923      	ldr	r3, [r4, #16]
 800bfea:	6023      	str	r3, [r4, #0]
 800bfec:	89a3      	ldrh	r3, [r4, #12]
 800bfee:	f043 0308 	orr.w	r3, r3, #8
 800bff2:	81a3      	strh	r3, [r4, #12]
 800bff4:	6923      	ldr	r3, [r4, #16]
 800bff6:	b94b      	cbnz	r3, 800c00c <__swsetup_r+0x7c>
 800bff8:	89a3      	ldrh	r3, [r4, #12]
 800bffa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bffe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c002:	d003      	beq.n	800c00c <__swsetup_r+0x7c>
 800c004:	4621      	mov	r1, r4
 800c006:	4628      	mov	r0, r5
 800c008:	f000 f840 	bl	800c08c <__smakebuf_r>
 800c00c:	89a0      	ldrh	r0, [r4, #12]
 800c00e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c012:	f010 0301 	ands.w	r3, r0, #1
 800c016:	d00a      	beq.n	800c02e <__swsetup_r+0x9e>
 800c018:	2300      	movs	r3, #0
 800c01a:	60a3      	str	r3, [r4, #8]
 800c01c:	6963      	ldr	r3, [r4, #20]
 800c01e:	425b      	negs	r3, r3
 800c020:	61a3      	str	r3, [r4, #24]
 800c022:	6923      	ldr	r3, [r4, #16]
 800c024:	b943      	cbnz	r3, 800c038 <__swsetup_r+0xa8>
 800c026:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c02a:	d1c4      	bne.n	800bfb6 <__swsetup_r+0x26>
 800c02c:	bd38      	pop	{r3, r4, r5, pc}
 800c02e:	0781      	lsls	r1, r0, #30
 800c030:	bf58      	it	pl
 800c032:	6963      	ldrpl	r3, [r4, #20]
 800c034:	60a3      	str	r3, [r4, #8]
 800c036:	e7f4      	b.n	800c022 <__swsetup_r+0x92>
 800c038:	2000      	movs	r0, #0
 800c03a:	e7f7      	b.n	800c02c <__swsetup_r+0x9c>
 800c03c:	2000006c 	.word	0x2000006c

0800c040 <__swhatbuf_r>:
 800c040:	b570      	push	{r4, r5, r6, lr}
 800c042:	460c      	mov	r4, r1
 800c044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c048:	2900      	cmp	r1, #0
 800c04a:	b096      	sub	sp, #88	; 0x58
 800c04c:	4615      	mov	r5, r2
 800c04e:	461e      	mov	r6, r3
 800c050:	da0d      	bge.n	800c06e <__swhatbuf_r+0x2e>
 800c052:	89a3      	ldrh	r3, [r4, #12]
 800c054:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c058:	f04f 0100 	mov.w	r1, #0
 800c05c:	bf0c      	ite	eq
 800c05e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c062:	2340      	movne	r3, #64	; 0x40
 800c064:	2000      	movs	r0, #0
 800c066:	6031      	str	r1, [r6, #0]
 800c068:	602b      	str	r3, [r5, #0]
 800c06a:	b016      	add	sp, #88	; 0x58
 800c06c:	bd70      	pop	{r4, r5, r6, pc}
 800c06e:	466a      	mov	r2, sp
 800c070:	f000 f858 	bl	800c124 <_fstat_r>
 800c074:	2800      	cmp	r0, #0
 800c076:	dbec      	blt.n	800c052 <__swhatbuf_r+0x12>
 800c078:	9901      	ldr	r1, [sp, #4]
 800c07a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c07e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c082:	4259      	negs	r1, r3
 800c084:	4159      	adcs	r1, r3
 800c086:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c08a:	e7eb      	b.n	800c064 <__swhatbuf_r+0x24>

0800c08c <__smakebuf_r>:
 800c08c:	898b      	ldrh	r3, [r1, #12]
 800c08e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c090:	079d      	lsls	r5, r3, #30
 800c092:	4606      	mov	r6, r0
 800c094:	460c      	mov	r4, r1
 800c096:	d507      	bpl.n	800c0a8 <__smakebuf_r+0x1c>
 800c098:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c09c:	6023      	str	r3, [r4, #0]
 800c09e:	6123      	str	r3, [r4, #16]
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	6163      	str	r3, [r4, #20]
 800c0a4:	b002      	add	sp, #8
 800c0a6:	bd70      	pop	{r4, r5, r6, pc}
 800c0a8:	ab01      	add	r3, sp, #4
 800c0aa:	466a      	mov	r2, sp
 800c0ac:	f7ff ffc8 	bl	800c040 <__swhatbuf_r>
 800c0b0:	9900      	ldr	r1, [sp, #0]
 800c0b2:	4605      	mov	r5, r0
 800c0b4:	4630      	mov	r0, r6
 800c0b6:	f7fd fd67 	bl	8009b88 <_malloc_r>
 800c0ba:	b948      	cbnz	r0, 800c0d0 <__smakebuf_r+0x44>
 800c0bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0c0:	059a      	lsls	r2, r3, #22
 800c0c2:	d4ef      	bmi.n	800c0a4 <__smakebuf_r+0x18>
 800c0c4:	f023 0303 	bic.w	r3, r3, #3
 800c0c8:	f043 0302 	orr.w	r3, r3, #2
 800c0cc:	81a3      	strh	r3, [r4, #12]
 800c0ce:	e7e3      	b.n	800c098 <__smakebuf_r+0xc>
 800c0d0:	89a3      	ldrh	r3, [r4, #12]
 800c0d2:	6020      	str	r0, [r4, #0]
 800c0d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0d8:	81a3      	strh	r3, [r4, #12]
 800c0da:	9b00      	ldr	r3, [sp, #0]
 800c0dc:	6163      	str	r3, [r4, #20]
 800c0de:	9b01      	ldr	r3, [sp, #4]
 800c0e0:	6120      	str	r0, [r4, #16]
 800c0e2:	b15b      	cbz	r3, 800c0fc <__smakebuf_r+0x70>
 800c0e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	f000 f82d 	bl	800c148 <_isatty_r>
 800c0ee:	b128      	cbz	r0, 800c0fc <__smakebuf_r+0x70>
 800c0f0:	89a3      	ldrh	r3, [r4, #12]
 800c0f2:	f023 0303 	bic.w	r3, r3, #3
 800c0f6:	f043 0301 	orr.w	r3, r3, #1
 800c0fa:	81a3      	strh	r3, [r4, #12]
 800c0fc:	89a3      	ldrh	r3, [r4, #12]
 800c0fe:	431d      	orrs	r5, r3
 800c100:	81a5      	strh	r5, [r4, #12]
 800c102:	e7cf      	b.n	800c0a4 <__smakebuf_r+0x18>

0800c104 <_close_r>:
 800c104:	b538      	push	{r3, r4, r5, lr}
 800c106:	4d06      	ldr	r5, [pc, #24]	; (800c120 <_close_r+0x1c>)
 800c108:	2300      	movs	r3, #0
 800c10a:	4604      	mov	r4, r0
 800c10c:	4608      	mov	r0, r1
 800c10e:	602b      	str	r3, [r5, #0]
 800c110:	f7f7 f91d 	bl	800334e <_close>
 800c114:	1c43      	adds	r3, r0, #1
 800c116:	d102      	bne.n	800c11e <_close_r+0x1a>
 800c118:	682b      	ldr	r3, [r5, #0]
 800c11a:	b103      	cbz	r3, 800c11e <_close_r+0x1a>
 800c11c:	6023      	str	r3, [r4, #0]
 800c11e:	bd38      	pop	{r3, r4, r5, pc}
 800c120:	20004f60 	.word	0x20004f60

0800c124 <_fstat_r>:
 800c124:	b538      	push	{r3, r4, r5, lr}
 800c126:	4d07      	ldr	r5, [pc, #28]	; (800c144 <_fstat_r+0x20>)
 800c128:	2300      	movs	r3, #0
 800c12a:	4604      	mov	r4, r0
 800c12c:	4608      	mov	r0, r1
 800c12e:	4611      	mov	r1, r2
 800c130:	602b      	str	r3, [r5, #0]
 800c132:	f7f7 f918 	bl	8003366 <_fstat>
 800c136:	1c43      	adds	r3, r0, #1
 800c138:	d102      	bne.n	800c140 <_fstat_r+0x1c>
 800c13a:	682b      	ldr	r3, [r5, #0]
 800c13c:	b103      	cbz	r3, 800c140 <_fstat_r+0x1c>
 800c13e:	6023      	str	r3, [r4, #0]
 800c140:	bd38      	pop	{r3, r4, r5, pc}
 800c142:	bf00      	nop
 800c144:	20004f60 	.word	0x20004f60

0800c148 <_isatty_r>:
 800c148:	b538      	push	{r3, r4, r5, lr}
 800c14a:	4d06      	ldr	r5, [pc, #24]	; (800c164 <_isatty_r+0x1c>)
 800c14c:	2300      	movs	r3, #0
 800c14e:	4604      	mov	r4, r0
 800c150:	4608      	mov	r0, r1
 800c152:	602b      	str	r3, [r5, #0]
 800c154:	f7f7 f917 	bl	8003386 <_isatty>
 800c158:	1c43      	adds	r3, r0, #1
 800c15a:	d102      	bne.n	800c162 <_isatty_r+0x1a>
 800c15c:	682b      	ldr	r3, [r5, #0]
 800c15e:	b103      	cbz	r3, 800c162 <_isatty_r+0x1a>
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	bd38      	pop	{r3, r4, r5, pc}
 800c164:	20004f60 	.word	0x20004f60

0800c168 <_lseek_r>:
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4d07      	ldr	r5, [pc, #28]	; (800c188 <_lseek_r+0x20>)
 800c16c:	4604      	mov	r4, r0
 800c16e:	4608      	mov	r0, r1
 800c170:	4611      	mov	r1, r2
 800c172:	2200      	movs	r2, #0
 800c174:	602a      	str	r2, [r5, #0]
 800c176:	461a      	mov	r2, r3
 800c178:	f7f7 f910 	bl	800339c <_lseek>
 800c17c:	1c43      	adds	r3, r0, #1
 800c17e:	d102      	bne.n	800c186 <_lseek_r+0x1e>
 800c180:	682b      	ldr	r3, [r5, #0]
 800c182:	b103      	cbz	r3, 800c186 <_lseek_r+0x1e>
 800c184:	6023      	str	r3, [r4, #0]
 800c186:	bd38      	pop	{r3, r4, r5, pc}
 800c188:	20004f60 	.word	0x20004f60

0800c18c <_read_r>:
 800c18c:	b538      	push	{r3, r4, r5, lr}
 800c18e:	4d07      	ldr	r5, [pc, #28]	; (800c1ac <_read_r+0x20>)
 800c190:	4604      	mov	r4, r0
 800c192:	4608      	mov	r0, r1
 800c194:	4611      	mov	r1, r2
 800c196:	2200      	movs	r2, #0
 800c198:	602a      	str	r2, [r5, #0]
 800c19a:	461a      	mov	r2, r3
 800c19c:	f7f7 f89e 	bl	80032dc <_read>
 800c1a0:	1c43      	adds	r3, r0, #1
 800c1a2:	d102      	bne.n	800c1aa <_read_r+0x1e>
 800c1a4:	682b      	ldr	r3, [r5, #0]
 800c1a6:	b103      	cbz	r3, 800c1aa <_read_r+0x1e>
 800c1a8:	6023      	str	r3, [r4, #0]
 800c1aa:	bd38      	pop	{r3, r4, r5, pc}
 800c1ac:	20004f60 	.word	0x20004f60

0800c1b0 <_write_r>:
 800c1b0:	b538      	push	{r3, r4, r5, lr}
 800c1b2:	4d07      	ldr	r5, [pc, #28]	; (800c1d0 <_write_r+0x20>)
 800c1b4:	4604      	mov	r4, r0
 800c1b6:	4608      	mov	r0, r1
 800c1b8:	4611      	mov	r1, r2
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	602a      	str	r2, [r5, #0]
 800c1be:	461a      	mov	r2, r3
 800c1c0:	f7f7 f8a9 	bl	8003316 <_write>
 800c1c4:	1c43      	adds	r3, r0, #1
 800c1c6:	d102      	bne.n	800c1ce <_write_r+0x1e>
 800c1c8:	682b      	ldr	r3, [r5, #0]
 800c1ca:	b103      	cbz	r3, 800c1ce <_write_r+0x1e>
 800c1cc:	6023      	str	r3, [r4, #0]
 800c1ce:	bd38      	pop	{r3, r4, r5, pc}
 800c1d0:	20004f60 	.word	0x20004f60

0800c1d4 <_calloc_r>:
 800c1d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1d6:	fba1 2402 	umull	r2, r4, r1, r2
 800c1da:	b94c      	cbnz	r4, 800c1f0 <_calloc_r+0x1c>
 800c1dc:	4611      	mov	r1, r2
 800c1de:	9201      	str	r2, [sp, #4]
 800c1e0:	f7fd fcd2 	bl	8009b88 <_malloc_r>
 800c1e4:	9a01      	ldr	r2, [sp, #4]
 800c1e6:	4605      	mov	r5, r0
 800c1e8:	b930      	cbnz	r0, 800c1f8 <_calloc_r+0x24>
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	b003      	add	sp, #12
 800c1ee:	bd30      	pop	{r4, r5, pc}
 800c1f0:	220c      	movs	r2, #12
 800c1f2:	6002      	str	r2, [r0, #0]
 800c1f4:	2500      	movs	r5, #0
 800c1f6:	e7f8      	b.n	800c1ea <_calloc_r+0x16>
 800c1f8:	4621      	mov	r1, r4
 800c1fa:	f7fd ffef 	bl	800a1dc <memset>
 800c1fe:	e7f4      	b.n	800c1ea <_calloc_r+0x16>

0800c200 <__ascii_mbtowc>:
 800c200:	b082      	sub	sp, #8
 800c202:	b901      	cbnz	r1, 800c206 <__ascii_mbtowc+0x6>
 800c204:	a901      	add	r1, sp, #4
 800c206:	b142      	cbz	r2, 800c21a <__ascii_mbtowc+0x1a>
 800c208:	b14b      	cbz	r3, 800c21e <__ascii_mbtowc+0x1e>
 800c20a:	7813      	ldrb	r3, [r2, #0]
 800c20c:	600b      	str	r3, [r1, #0]
 800c20e:	7812      	ldrb	r2, [r2, #0]
 800c210:	1e10      	subs	r0, r2, #0
 800c212:	bf18      	it	ne
 800c214:	2001      	movne	r0, #1
 800c216:	b002      	add	sp, #8
 800c218:	4770      	bx	lr
 800c21a:	4610      	mov	r0, r2
 800c21c:	e7fb      	b.n	800c216 <__ascii_mbtowc+0x16>
 800c21e:	f06f 0001 	mvn.w	r0, #1
 800c222:	e7f8      	b.n	800c216 <__ascii_mbtowc+0x16>

0800c224 <_malloc_usable_size_r>:
 800c224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c228:	1f18      	subs	r0, r3, #4
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	bfbc      	itt	lt
 800c22e:	580b      	ldrlt	r3, [r1, r0]
 800c230:	18c0      	addlt	r0, r0, r3
 800c232:	4770      	bx	lr

0800c234 <__ascii_wctomb>:
 800c234:	b149      	cbz	r1, 800c24a <__ascii_wctomb+0x16>
 800c236:	2aff      	cmp	r2, #255	; 0xff
 800c238:	bf85      	ittet	hi
 800c23a:	238a      	movhi	r3, #138	; 0x8a
 800c23c:	6003      	strhi	r3, [r0, #0]
 800c23e:	700a      	strbls	r2, [r1, #0]
 800c240:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c244:	bf98      	it	ls
 800c246:	2001      	movls	r0, #1
 800c248:	4770      	bx	lr
 800c24a:	4608      	mov	r0, r1
 800c24c:	4770      	bx	lr
	...

0800c250 <_init>:
 800c250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c252:	bf00      	nop
 800c254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c256:	bc08      	pop	{r3}
 800c258:	469e      	mov	lr, r3
 800c25a:	4770      	bx	lr

0800c25c <_fini>:
 800c25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c25e:	bf00      	nop
 800c260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c262:	bc08      	pop	{r3}
 800c264:	469e      	mov	lr, r3
 800c266:	4770      	bx	lr
