INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/counter/MyHDL/hdl/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:46]
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:47]
ERROR: [VRFC 10-4982] syntax error near ''' [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:48]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:56]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:56]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:56]
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:58]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:58]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:58]
ERROR: [VRFC 10-2989] 'past_cnt' is not declared [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:50]
ERROR: [VRFC 10-2989] 'past_rst' is not declared [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:51]
ERROR: [VRFC 10-2989] 'past_rst' is not declared [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:55]
ERROR: [VRFC 10-8530] module 'counter_tb' is ignored due to previous errors [/home/lukas/fpga_vivado/projects/counter/MyHDL/testbenches/counter_tb.v:14]
