

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_368_3'
================================================================
* Date:           Sun Oct 12 09:48:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf16add_fu_132  |bf16add  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_368_3  |        ?|        ?|         ?|          -|          -|  32768|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i16 %i" [activation_accelerator.cpp:370]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.10ns)   --->   "%icmp_ln368 = icmp_eq  i16 %i_2, i16 32768" [activation_accelerator.cpp:368]   --->   Operation 10 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%add_ln368 = add i16 %i_2, i16 1" [activation_accelerator.cpp:368]   --->   Operation 12 'add' 'add_ln368' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc34.split, void %if.end74.loopexit.exitStub" [activation_accelerator.cpp:368]   --->   Operation 13 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i16 %i_2" [activation_accelerator.cpp:368]   --->   Operation 14 'zext' 'zext_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i16 %buf0, i64 0, i64 %zext_ln368" [activation_accelerator.cpp:370]   --->   Operation 15 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.23ns)   --->   "%buf0_load = load i15 %buf0_addr" [activation_accelerator.cpp:370]   --->   Operation 16 'load' 'buf0_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i16 %buf1, i64 0, i64 %zext_ln368" [activation_accelerator.cpp:370]   --->   Operation 17 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.23ns)   --->   "%buf1_load = load i15 %buf1_addr" [activation_accelerator.cpp:370]   --->   Operation 18 'load' 'buf1_load' <Predicate = (!icmp_ln368)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_2, i32 2, i32 14" [activation_accelerator.cpp:370]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i16 %i_2" [activation_accelerator.cpp:370]   --->   Operation 20 'trunc' 'trunc_ln370' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln368)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 22 [1/2] (1.23ns)   --->   "%buf0_load = load i15 %buf0_addr" [activation_accelerator.cpp:370]   --->   Operation 22 'load' 'buf0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_3 : Operation 23 [1/2] (1.23ns)   --->   "%buf1_load = load i15 %buf1_addr" [activation_accelerator.cpp:370]   --->   Operation 23 'load' 'buf1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 24 [2/2] (6.69ns)   --->   "%tmp_3 = call i16 @bf16add, i16 %buf0_load, i16 %buf1_load" [activation_accelerator.cpp:370]   --->   Operation 24 'call' 'tmp_3' <Predicate = true> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.23>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln369 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [activation_accelerator.cpp:369]   --->   Operation 25 'specpipeline' 'specpipeline_ln369' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [activation_accelerator.cpp:368]   --->   Operation 26 'specloopname' 'specloopname_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (4.99ns)   --->   "%tmp_3 = call i16 @bf16add, i16 %buf0_load, i16 %buf1_load" [activation_accelerator.cpp:370]   --->   Operation 27 'call' 'tmp_3' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i13 %lshr_ln" [activation_accelerator.cpp:370]   --->   Operation 28 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln370" [activation_accelerator.cpp:370]   --->   Operation 29 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln370" [activation_accelerator.cpp:370]   --->   Operation 30 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln370" [activation_accelerator.cpp:370]   --->   Operation 31 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln370" [activation_accelerator.cpp:370]   --->   Operation 32 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.44ns)   --->   "%switch_ln370 = switch i2 %trunc_ln370, void %arrayidx33.case.3, i2 0, void %arrayidx33.case.0, i2 1, void %arrayidx33.case.1, i2 2, void %arrayidx33.case.2" [activation_accelerator.cpp:370]   --->   Operation 33 'switch' 'switch_ln370' <Predicate = true> <Delay = 0.44>
ST_5 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln370 = store i16 %tmp_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22" [activation_accelerator.cpp:370]   --->   Operation 34 'store' 'store_ln370' <Predicate = (trunc_ln370 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx33.exit" [activation_accelerator.cpp:370]   --->   Operation 35 'br' 'br_ln370' <Predicate = (trunc_ln370 == 2)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln370 = store i16 %tmp_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21" [activation_accelerator.cpp:370]   --->   Operation 36 'store' 'store_ln370' <Predicate = (trunc_ln370 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx33.exit" [activation_accelerator.cpp:370]   --->   Operation 37 'br' 'br_ln370' <Predicate = (trunc_ln370 == 1)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln370 = store i16 %tmp_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20" [activation_accelerator.cpp:370]   --->   Operation 38 'store' 'store_ln370' <Predicate = (trunc_ln370 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx33.exit" [activation_accelerator.cpp:370]   --->   Operation 39 'br' 'br_ln370' <Predicate = (trunc_ln370 == 0)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln370 = store i16 %tmp_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23" [activation_accelerator.cpp:370]   --->   Operation 40 'store' 'store_ln370' <Predicate = (trunc_ln370 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx33.exit" [activation_accelerator.cpp:370]   --->   Operation 41 'br' 'br_ln370' <Predicate = (trunc_ln370 == 3)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln368 = store i16 %add_ln368, i16 %i" [activation_accelerator.cpp:368]   --->   Operation 42 'store' 'store_ln368' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln368 = br void %for.inc34" [activation_accelerator.cpp:368]   --->   Operation 43 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 011111]
store_ln0                                                                    (store            ) [ 000000]
br_ln0                                                                       (br               ) [ 000000]
i_2                                                                          (load             ) [ 000000]
icmp_ln368                                                                   (icmp             ) [ 001111]
empty                                                                        (speclooptripcount) [ 000000]
add_ln368                                                                    (add              ) [ 000111]
br_ln368                                                                     (br               ) [ 000000]
zext_ln368                                                                   (zext             ) [ 000000]
buf0_addr                                                                    (getelementptr    ) [ 000100]
buf1_addr                                                                    (getelementptr    ) [ 000100]
lshr_ln                                                                      (partselect       ) [ 000111]
trunc_ln370                                                                  (trunc            ) [ 000111]
ret_ln0                                                                      (ret              ) [ 000000]
buf0_load                                                                    (load             ) [ 000011]
buf1_load                                                                    (load             ) [ 000011]
specpipeline_ln369                                                           (specpipeline     ) [ 000000]
specloopname_ln368                                                           (specloopname     ) [ 000000]
tmp_3                                                                        (call             ) [ 000000]
zext_ln370                                                                   (zext             ) [ 000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 (getelementptr    ) [ 000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 (getelementptr    ) [ 000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 (getelementptr    ) [ 000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 (getelementptr    ) [ 000000]
switch_ln370                                                                 (switch           ) [ 000000]
store_ln370                                                                  (store            ) [ 000000]
br_ln370                                                                     (br               ) [ 000000]
store_ln370                                                                  (store            ) [ 000000]
br_ln370                                                                     (br               ) [ 000000]
store_ln370                                                                  (store            ) [ 000000]
br_ln370                                                                     (br               ) [ 000000]
store_ln370                                                                  (store            ) [ 000000]
br_ln370                                                                     (br               ) [ 000000]
store_ln368                                                                  (store            ) [ 000000]
br_ln368                                                                     (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16add"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buf0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="15" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="buf1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="16" slack="0"/>
<pin id="71" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="13" slack="0"/>
<pin id="84" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="13" slack="0"/>
<pin id="91" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="13" slack="0"/>
<pin id="105" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln370_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln370_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln370_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln370_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_bf16add_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="1"/>
<pin id="135" dir="0" index="2" bw="16" slack="1"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_2_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln368_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln368_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln368_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="lshr_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln370_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln370/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln370_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="3"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln368_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="3"/>
<pin id="191" dir="0" index="1" bw="16" slack="4"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln368_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="3"/>
<pin id="205" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln368 "/>
</bind>
</comp>

<comp id="208" class="1005" name="buf0_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="1"/>
<pin id="210" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="buf0_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="buf1_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="1"/>
<pin id="215" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="buf1_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="lshr_ln_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="3"/>
<pin id="220" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="223" class="1005" name="trunc_ln370_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="3"/>
<pin id="225" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln370 "/>
</bind>
</comp>

<comp id="227" class="1005" name="buf0_load_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf0_load "/>
</bind>
</comp>

<comp id="232" class="1005" name="buf1_load_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="87" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="80" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="101" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="132" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="138"><net_src comp="132" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="147" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="147" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="196"><net_src comp="50" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="206"><net_src comp="156" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="211"><net_src comp="54" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="216"><net_src comp="67" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="221"><net_src comp="168" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="226"><net_src comp="178" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="61" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="235"><net_src comp="74" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {5 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {5 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {5 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {5 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_368_3 : buf0 | {2 3 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_368_3 : buf1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln368 : 1
		add_ln368 : 1
		br_ln368 : 2
		zext_ln368 : 1
		buf0_addr : 2
		buf0_load : 3
		buf1_addr : 2
		buf1_load : 3
		lshr_ln : 1
		trunc_ln370 : 1
	State 3
	State 4
	State 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 : 1
		store_ln370 : 2
		store_ln370 : 2
		store_ln370 : 2
		store_ln370 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   call   | grp_bf16add_fu_132 |   118   |   779   |
|----------|--------------------|---------|---------|
|    add   |  add_ln368_fu_156  |    0    |    23   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln368_fu_150 |    0    |    13   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln368_fu_162 |    0    |    0    |
|          |  zext_ln370_fu_182 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_168   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln370_fu_178 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   118   |   815   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln368_reg_203 |   16   |
| buf0_addr_reg_208 |   15   |
| buf0_load_reg_227 |   16   |
| buf1_addr_reg_213 |   15   |
| buf1_load_reg_232 |   16   |
|     i_reg_193     |   16   |
|  lshr_ln_reg_218  |   13   |
|trunc_ln370_reg_223|    2   |
+-------------------+--------+
|       Total       |   109  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_74 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   60   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   118  |   815  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   109  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   227  |   833  |
+-----------+--------+--------+--------+
