{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.254238,
	"cts__clock__skew__setup__pre_repair": 2.80359,
	"cts__clock__skew__hold__pre_repair": 2.6016,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.793642,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.692562,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 474,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 22,
	"cts__power__internal__total__pre_repair": 0.00443255,
	"cts__power__switching__total__pre_repair": 0.00130746,
	"cts__power__leakage__total__pre_repair": 1.14429e-05,
	"cts__power__total__pre_repair": 0.00575145,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 2.1234e+06,
	"cts__design__core__area__pre_repair": 2.11109e+06,
	"cts__design__instance__count__pre_repair": 68859,
	"cts__design__instance__area__pre_repair": 946123,
	"cts__design__instance__count__stdcell__pre_repair": 68859,
	"cts__design__instance__area__stdcell__pre_repair": 946123,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.448168,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.448168,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.254238,
	"cts__clock__skew__setup__post_repair": 2.80359,
	"cts__clock__skew__hold__post_repair": 2.6016,
	"cts__timing__drv__max_slew_limit__post_repair": 0.793642,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.692562,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 474,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 22,
	"cts__power__internal__total__post_repair": 0.00443255,
	"cts__power__switching__total__post_repair": 0.00130746,
	"cts__power__leakage__total__post_repair": 1.14429e-05,
	"cts__power__total__post_repair": 0.00575145,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 2.1234e+06,
	"cts__design__core__area__post_repair": 2.11109e+06,
	"cts__design__instance__count__post_repair": 68859,
	"cts__design__instance__area__post_repair": 946123,
	"cts__design__instance__count__stdcell__post_repair": 68859,
	"cts__design__instance__area__stdcell__post_repair": 946123,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.448168,
	"cts__design__instance__utilization__stdcell__post_repair": 0.448168,
	"cts__design__instance__displacement__total": 39466.8,
	"cts__design__instance__displacement__mean": 0.573,
	"cts__design__instance__displacement__max": 59.705,
	"cts__route__wirelength__estimated": 1.9307e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 94,
	"cts__design__instance__displacement__total": 2068.66,
	"cts__design__instance__displacement__mean": 0.03,
	"cts__design__instance__displacement__max": 31.2,
	"cts__route__wirelength__estimated": 1.9369e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0258051,
	"cts__clock__skew__setup": 7.35436,
	"cts__clock__skew__hold": 6.28747,
	"cts__timing__drv__max_slew_limit": 0.794138,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.693287,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 474,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00443281,
	"cts__power__switching__total": 0.0013108,
	"cts__power__leakage__total": 1.14814e-05,
	"cts__power__total": 0.00575509,
	"cts__design__io": 47,
	"cts__design__die__area": 2.1234e+06,
	"cts__design__core__area": 2.11109e+06,
	"cts__design__instance__count": 68953,
	"cts__design__instance__area": 947657,
	"cts__design__instance__count__stdcell": 68953,
	"cts__design__instance__area__stdcell": 947657,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.448895,
	"cts__design__instance__utilization__stdcell": 0.448895,
	"cts__flow__warnings__count": 1624,
	"cts__flow__errors__count": 0
}