Seyed A. Rooholamin , Sotirios G. Ziavras, Modular vector processor architecture targeting at data-level parallelism, Microprocessors & Microsystems, v.39 n.4, p.237-249, June 2015
