[2025-09-17 03:34:06] START suite=qualcomm_srv trace=srv737_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2617072 heartbeat IPC: 3.821 cumulative IPC: 3.821 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5072943 heartbeat IPC: 4.072 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5072943 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5072943 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14182651 heartbeat IPC: 1.098 cumulative IPC: 1.098 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23302226 heartbeat IPC: 1.097 cumulative IPC: 1.097 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32398095 heartbeat IPC: 1.099 cumulative IPC: 1.098 (Simulation time: 00 hr 04 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000008 cycles: 41443660 heartbeat IPC: 1.106 cumulative IPC: 1.1 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50482640 heartbeat IPC: 1.106 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59662426 heartbeat IPC: 1.089 cumulative IPC: 1.099 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68699543 heartbeat IPC: 1.107 cumulative IPC: 1.1 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 77756591 heartbeat IPC: 1.104 cumulative IPC: 1.101 (Simulation time: 00 hr 10 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 86794177 heartbeat IPC: 1.106 cumulative IPC: 1.101 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90752089 cumulative IPC: 1.102 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90752089 cumulative IPC: 1.102 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.102 instructions: 100000000 cycles: 90752089
CPU 0 Branch Prediction Accuracy: 91.04% MPKI: 15.82 Average ROB Occupancy at Mispredict: 26.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3744
BRANCH_INDIRECT: 0.4073
BRANCH_CONDITIONAL: 12.93
BRANCH_DIRECT_CALL: 0.9126
BRANCH_INDIRECT_CALL: 0.5885
BRANCH_RETURN: 0.6104


====Backend Stall Breakdown====
ROB_STALL: 79816
LQ_STALL: 0
SQ_STALL: 573068


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 103.60976
REPLAY_LOAD: 128.20755
NON_REPLAY_LOAD: 11.750043

== Total ==
ADDR_TRANS: 4248
REPLAY_LOAD: 6795
NON_REPLAY_LOAD: 68773

== Counts ==
ADDR_TRANS: 41
REPLAY_LOAD: 53
NON_REPLAY_LOAD: 5853

cpu0->cpu0_STLB TOTAL        ACCESS:    1853729 HIT:    1849023 MISS:       4706 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1853729 HIT:    1849023 MISS:       4706 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 173 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8468608 HIT:    7299923 MISS:    1168685 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6869316 HIT:    5868838 MISS:    1000478 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     571487 HIT:     420458 MISS:     151029 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1019309 HIT:    1009945 MISS:       9364 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8496 HIT:        682 MISS:       7814 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14865152 HIT:    7967345 MISS:    6897807 MSHR_MERGE:    1639260
cpu0->cpu0_L1I LOAD         ACCESS:   14865152 HIT:    7967345 MISS:    6897807 MSHR_MERGE:    1639260
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30255458 HIT:   26556733 MISS:    3698725 MSHR_MERGE:    1507973
cpu0->cpu0_L1D LOAD         ACCESS:   17075915 HIT:   15076239 MISS:    1999676 MSHR_MERGE:     388907
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13169909 HIT:   11479451 MISS:    1690458 MSHR_MERGE:    1118971
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9634 HIT:       1043 MISS:       8591 MSHR_MERGE:         95
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12326412 HIT:   10451699 MISS:    1874713 MSHR_MERGE:     937374
cpu0->cpu0_ITLB LOAD         ACCESS:   12326412 HIT:   10451699 MISS:    1874713 MSHR_MERGE:     937374
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28705450 HIT:   27468739 MISS:    1236711 MSHR_MERGE:     320321
cpu0->cpu0_DTLB LOAD         ACCESS:   28705450 HIT:   27468739 MISS:    1236711 MSHR_MERGE:     320321
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.811 cycles
cpu0->LLC TOTAL        ACCESS:    1405072 HIT:    1355850 MISS:      49222 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1000478 HIT:     982680 MISS:      17798 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     151029 HIT:     123541 MISS:      27488 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     245751 HIT:     245617 MISS:        134 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7814 HIT:       4012 MISS:       3802 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 138 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2965
  ROW_BUFFER_MISS:      46108
  AVG DBUS CONGESTED CYCLE: 3.605
Channel 0 WQ ROW_BUFFER_HIT:       1308
  ROW_BUFFER_MISS:      21418
  FULL:          0
Channel 0 REFRESHES ISSUED:       7563

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       506767       439427        94126         2473
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          149          468          260
  STLB miss resolved @ L2C                0           47           89          310           93
  STLB miss resolved @ LLC                0          205          307         1936          913
  STLB miss resolved @ MEM                0            0          260         2149         1960

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             159942        49790      1222884       158066          285
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           57          172           21
  STLB miss resolved @ L2C                0           53          116          101            2
  STLB miss resolved @ LLC                0           71          296          569           69
  STLB miss resolved @ MEM                0            0           63          213           81
[2025-09-17 03:46:47] END   suite=qualcomm_srv trace=srv737_ap (rc=0)
