// Seed: 1352531755
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4
);
  assign id_2 = id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5
    , id_53,
    output supply0 id_6,
    output wand id_7,
    output wire id_8,
    output supply1 id_9,
    input tri id_10,
    input tri id_11,
    input supply0 id_12,
    input uwire id_13,
    output uwire id_14,
    input uwire id_15,
    input wor id_16,
    input wor id_17,
    input wor id_18,
    input wire id_19,
    input wire id_20,
    input tri0 id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply1 id_24,
    input tri0 id_25,
    input tri0 id_26,
    input tri1 id_27,
    input tri0 id_28,
    input tri id_29,
    input tri id_30,
    output uwire id_31,
    input uwire id_32,
    output wire id_33,
    output supply1 id_34,
    input supply1 id_35,
    input supply0 id_36,
    input supply0 id_37,
    input wor id_38,
    output wire id_39,
    output supply1 id_40,
    input uwire id_41,
    input uwire id_42,
    input tri id_43,
    output wand id_44,
    input wire id_45,
    input wor id_46,
    input supply0 id_47,
    input supply1 id_48,
    output wand id_49,
    input supply1 id_50,
    output supply0 id_51
);
  assign id_14 = id_48;
  module_0(
      id_35, id_3, id_44, id_15, id_50
  );
endmodule
