// Seed: 852540281
module module_0;
  wire id_2;
  wire id_3;
  tri id_4, id_5;
  id_6(
      .id_0(id_3 - id_5), .id_1(1), .id_2(1), .id_3(id_4++)
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output logic id_2,
    output logic id_3,
    input  logic id_4
);
  always @(1 or 1) begin
    id_2 <= id_4;
    id_3 = #id_6 1;
    assume #1  (1) $display;
  end
  module_0(); id_7(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(!id_0), .id_4(~id_1), .id_5(1), .id_6((1)), .id_7(id_3)
  );
endmodule
