Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\savecalc.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <savecalc>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\PCreg.v" into library work
Parsing module <PCmem>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\nextPC.v" into library work
Parsing module <nextPC>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\MWreg.v" into library work
Parsing module <MWreg>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\mux4.v" into library work
Parsing module <mux4>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\mux2.v" into library work
Parsing module <mux2>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\multiplier.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <multi_divi_unit>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\loadcalc.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <loadcalc>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\FDreg.v" into library work
Parsing module <FDreg>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\ext.v" into library work
Parsing module <ext>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\EMreg.v" into library work
Parsing module <EMreg>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\DEreg.v" into library work
Parsing module <DEreg>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\Branch_Control.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <Branch_Control>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\alu.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\stall_controller.v" into library work
Parsing module <stall_controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\main_controller.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <main_controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\forward_controller.v" into library work
Parsing module <forward_controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\CTreg.v" into library work
Parsing module <CTreg>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\ATDecoder.v" into library work
Parsing verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\/..\..\define.v" included at line 1.
Parsing module <ATDecoder>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "C:\Users\lyt\Documents\project\co\p6\mips\cpu\cpu.v" into library work
Parsing module <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu>.

Elaborating module <datapath>.

Elaborating module <nextPC>.

Elaborating module <PCmem>.

Elaborating module <FDreg>.

Elaborating module <regfile>.
"C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\regfile.v" Line 61. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <mux4(WIDTH=32)>.

Elaborating module <ext>.

Elaborating module <Branch_Control>.

Elaborating module <mux2(WIDTH=32)>.

Elaborating module <mux4(WIDTH=5)>.

Elaborating module <DEreg>.

Elaborating module <alu>.

Elaborating module <multi_divi_unit>.

Elaborating module <EMreg>.

Elaborating module <savecalc>.

Elaborating module <MWreg>.

Elaborating module <loadcalc>.

Elaborating module <controller>.

Elaborating module <main_controller>.

Elaborating module <ATDecoder>.

Elaborating module <CTreg>.

Elaborating module <forward_controller>.

Elaborating module <stall_controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\cpu.v".
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\datapath.v".
WARNING:Xst:647 - Input <M1FWSel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <nextPC>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\nextPC.v".
    Found 32-bit adder for signal <PCAdd4> created at line 35.
    Found 32-bit adder for signal <PCAdd8> created at line 36.
    Found 32-bit adder for signal <BrPC> created at line 40.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <nextPC> synthesized.

Synthesizing Unit <PCmem>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\PCreg.v".
    Found 32-bit register for signal <PCreg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PCmem> synthesized.

Synthesizing Unit <FDreg>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\FDreg.v".
    Found 32-bit register for signal <PCAdd8>.
    Found 32-bit register for signal <curPC>.
    Found 32-bit register for signal <Instr>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <FDreg> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\regfile.v".
WARNING:Xst:647 - Input <TPC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 992-bit register for signal <n0053[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <A1[4]_rf[31][31]_wide_mux_1_OUT> created at line 36.
    Found 32-bit 31-to-1 multiplexer for signal <A2[4]_rf[31][31]_wide_mux_4_OUT> created at line 37.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <mux4_1>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\mux4.v".
        WIDTH = 32
    Found 32-bit 4-to-1 multiplexer for signal <Result> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1> synthesized.

Synthesizing Unit <ext>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\ext.v".
    Found 32-bit 4-to-1 multiplexer for signal <Result> created at line 24.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ext> synthesized.

Synthesizing Unit <Branch_Control>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\Branch_Control.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Branch_Control> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\mux2.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <mux4_2>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\mux4.v".
        WIDTH = 5
    Found 5-bit 4-to-1 multiplexer for signal <Result> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_2> synthesized.

Synthesizing Unit <DEreg>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\DEreg.v".
    Found 32-bit register for signal <RD2>.
    Found 32-bit register for signal <Imm>.
    Found 5-bit register for signal <A3>.
    Found 5-bit register for signal <Shamt>.
    Found 1-bit register for signal <ALUBSel>.
    Found 2-bit register for signal <EResultSel>.
    Found 1-bit register for signal <MDUEN>.
    Found 1-bit register for signal <DMWE>.
    Found 1-bit register for signal <DataWBSel>.
    Found 1-bit register for signal <RegWE>.
    Found 8-bit register for signal <ALUCtrl>.
    Found 3-bit register for signal <SLCtrl>.
    Found 3-bit register for signal <MDUCtrl>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <RD1>.
    Summary:
	inferred 159 D-type flip-flop(s).
Unit <DEreg> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\alu.v".
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_4_OUT> created at line 34.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_1_OUT> created at line 33.
    Found 32-bit shifter logical left for signal <SrcB[31]_Shamt[4]_shift_left_14_OUT> created at line 39
    Found 32-bit shifter logical right for signal <SrcB[31]_Shamt[4]_shift_right_16_OUT> created at line 40
    Found 32-bit shifter arithmetic right for signal <SrcB[31]_Shamt[4]_shift_right_18_OUT> created at line 41
    Found 32-bit shifter logical left for signal <SrcB[31]_SrcA[4]_shift_left_38_OUT> created at line 51
    Found 32-bit shifter logical right for signal <SrcB[31]_SrcA[4]_shift_right_40_OUT> created at line 52
    Found 32-bit shifter arithmetic right for signal <SrcB[31]_SrcA[4]_shift_right_42_OUT> created at line 53
    Found 32-bit 24-to-1 multiplexer for signal <_n0124> created at line 27.
    Found 32-bit comparator equal for signal <SrcA[31]_SrcB[31]_equal_21_o> created at line 42
    Found 32-bit comparator greater for signal <SrcB[31]_SrcA[31]_LessThan_23_o> created at line 43
    Found 32-bit comparator greater for signal <n0023> created at line 44
    Found 32-bit comparator greater for signal <SrcA[31]_SrcB[31]_LessThan_31_o> created at line 47
    Found 32-bit comparator greater for signal <n0033> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <multi_divi_unit>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\multiplier.v".
    Found 32-bit register for signal <hi_reg>.
    Found 4-bit register for signal <counter>.
    Found 32-bit register for signal <SrcA_reg>.
    Found 32-bit register for signal <SrcB_reg>.
    Found 3-bit register for signal <MDUCtrl_reg>.
    Found 32-bit register for signal <lo_reg>.
    Found 4-bit subtractor for signal <counter[3]_GND_14_o_sub_24_OUT> created at line 110.
    Found 32x32-bit multiplier for signal <SrcA_reg[31]_SrcB_reg[31]_MuLt_7_OUT> created at line 93.
    Found 32x32-bit multiplier for signal <SrcA_reg[31]_SrcB_reg[31]_MuLt_8_OUT> created at line 95.
    Found 32-bit 4-to-1 multiplexer for signal <_n0098> created at line 91.
    Found 32-bit 4-to-1 multiplexer for signal <_n0107> created at line 91.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <multi_divi_unit> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_17_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_17_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_17_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_17_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_17_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_17_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_17_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_17_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_17_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_17_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_17_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_17_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_17_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_17_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_17_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_17_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_17_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_17_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_17_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_17_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_17_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_17_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_17_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_17_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_17_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_17_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_17_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_17_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_17_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_17_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_17_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_17_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_17_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_1761_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_1760_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_1759_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_1758_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_1757_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_1756_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_1755_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_1754_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_1753_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_1752_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_1751_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_1750_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_1749_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_1748_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_1747_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_1746_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_1745_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_1744_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_1743_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_1742_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_1741_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_1740_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_1739_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_1738_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_1737_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_1736_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_1735_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_1734_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_1733_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_1732_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_1731_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_1730_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_1729_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_19_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_19_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_19_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_19_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_19_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_19_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_19_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_19_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_19_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_19_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_19_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_19_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_19_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_19_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_19_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_19_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_19_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_19_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_19_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_19_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_19_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_19_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_19_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_19_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_19_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_19_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_19_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_19_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_19_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_19_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_19_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_19_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_19_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_20_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_20_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_20_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_20_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_20_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_20_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_20_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_20_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_20_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_20_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_20_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_20_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_20_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_20_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_20_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_20_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_20_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_20_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_20_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_20_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_20_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_20_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_20_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_20_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_20_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_20_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_20_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_20_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_20_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_20_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_20_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_20_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_21_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_21_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_21_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_21_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_21_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_21_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_21_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_21_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_21_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_21_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_21_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_21_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_21_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_21_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_21_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_21_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_21_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_21_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_21_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_21_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_21_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_21_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_21_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_21_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_21_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_21_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_21_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_21_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_21_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_21_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_21_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_21_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <EMreg>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\EMreg.v".
    Found 32-bit register for signal <RD2>.
    Found 5-bit register for signal <A3>.
    Found 1-bit register for signal <DMWE>.
    Found 1-bit register for signal <DataWBSel>.
    Found 1-bit register for signal <RegWE>.
    Found 3-bit register for signal <SLCtrl>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <Result>.
    Summary:
	inferred 107 D-type flip-flop(s).
Unit <EMreg> synthesized.

Synthesizing Unit <savecalc>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\savecalc.v".
    Found 32-bit shifter logical left for signal <Din[31]_bytesel[1]_shift_left_3_OUT> created at line 34
    Found 32-bit shifter logical right for signal <Din[31]_bytesel[1]_shift_right_8_OUT> created at line 36
    Found 32-bit shifter logical left for signal <Din[31]_bytesel[1]_shift_left_10_OUT> created at line 37
    Found 32-bit 7-to-1 multiplexer for signal <Dout> created at line 26.
    Summary:
	inferred   5 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <savecalc> synthesized.

Synthesizing Unit <MWreg>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\MWreg.v".
    Found 32-bit register for signal <RD2>.
    Found 5-bit register for signal <A3>.
    Found 32-bit register for signal <DMDataR>.
    Found 1-bit register for signal <DataWBSel>.
    Found 1-bit register for signal <RegWE>.
    Found 3-bit register for signal <SLCtrl>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <Result>.
    Summary:
	inferred 138 D-type flip-flop(s).
Unit <MWreg> synthesized.

Synthesizing Unit <loadcalc>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\datapath\component\loadcalc.v".
    Found 32-bit shifter logical right for signal <memD[31]_bytesel[1]_shift_right_6_OUT> created at line 35
    Found 32-bit shifter logical right for signal <memD[31]_bytesel[1]_shift_right_8_OUT> created at line 36
    Found 32-bit shifter logical left for signal <memD[31]_bytesel[1]_shift_left_19_OUT> created at line 43
    Found 32-bit shifter logical right for signal <GND_25_o_bytesel[1]_shift_right_20_OUT> created at line 43
    Found 32-bit shifter logical left for signal <PWR_29_o_bytesel[1]_shift_left_26_OUT> created at line 44
    Found 32-bit 8-to-1 multiplexer for signal <Dout> created at line 27.
    Summary:
	inferred   8 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
Unit <loadcalc> synthesized.

Synthesizing Unit <controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\controller.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <main_controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\main_controller.v".
    Summary:
	inferred  15 Multiplexer(s).
Unit <main_controller> synthesized.

Synthesizing Unit <ATDecoder>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\ATDecoder.v".
WARNING:Xst:647 - Input <Instr<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  21 Multiplexer(s).
Unit <ATDecoder> synthesized.

Synthesizing Unit <CTreg>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\CTreg.v".
    Found 5-bit register for signal <DEA2>.
    Found 5-bit register for signal <DEA3>.
    Found 2-bit register for signal <DETnew>.
    Found 5-bit register for signal <EMA1>.
    Found 5-bit register for signal <EMA2>.
    Found 5-bit register for signal <EMA3>.
    Found 2-bit register for signal <EMTnew>.
    Found 5-bit register for signal <MWA3>.
    Found 2-bit register for signal <MWTnew>.
    Found 5-bit register for signal <DEA1>.
    Found 2-bit subtractor for signal <Tnew[1]_GND_29_o_sub_3_OUT> created at line 64.
    Found 2-bit subtractor for signal <DETnew[1]_GND_29_o_sub_6_OUT> created at line 68.
    Found 2-bit subtractor for signal <EMTnew[1]_GND_29_o_sub_9_OUT> created at line 72.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <CTreg> synthesized.

Synthesizing Unit <forward_controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\forward_controller.v".
    Found 5-bit comparator equal for signal <IDA1[4]_DEA3[4]_equal_2_o> created at line 48
    Found 5-bit comparator equal for signal <IDA1[4]_EMA3[4]_equal_4_o> created at line 49
    Found 5-bit comparator equal for signal <IDA1[4]_MWA3[4]_equal_6_o> created at line 50
    Found 5-bit comparator equal for signal <IDA2[4]_DEA3[4]_equal_13_o> created at line 53
    Found 5-bit comparator equal for signal <IDA2[4]_EMA3[4]_equal_15_o> created at line 54
    Found 5-bit comparator equal for signal <IDA2[4]_MWA3[4]_equal_17_o> created at line 55
    Found 5-bit comparator equal for signal <DEA1[4]_EMA3[4]_equal_24_o> created at line 58
    Found 5-bit comparator equal for signal <DEA1[4]_MWA3[4]_equal_26_o> created at line 59
    Found 5-bit comparator equal for signal <DEA2[4]_EMA3[4]_equal_32_o> created at line 62
    Found 5-bit comparator equal for signal <DEA2[4]_MWA3[4]_equal_34_o> created at line 63
    Found 5-bit comparator equal for signal <EMA1[4]_MWA3[4]_equal_40_o> created at line 66
    Found 5-bit comparator equal for signal <EMA2[4]_MWA3[4]_equal_45_o> created at line 69
    Summary:
	inferred  12 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <forward_controller> synthesized.

Synthesizing Unit <stall_controller>.
    Related source file is "C:\Users\lyt\Documents\project\co\p6\mips\cpu\controller\component\stall_controller.v".
    Found 5-bit comparator equal for signal <IDA1[4]_DEA3[4]_equal_1_o> created at line 45
    Found 5-bit comparator equal for signal <IDA1[4]_EMA3[4]_equal_2_o> created at line 46
    Found 5-bit comparator equal for signal <IDA1[4]_MWA3[4]_equal_3_o> created at line 47
    Found 5-bit comparator equal for signal <IDA2[4]_DEA3[4]_equal_7_o> created at line 49
    Found 5-bit comparator equal for signal <IDA2[4]_EMA3[4]_equal_8_o> created at line 50
    Found 5-bit comparator equal for signal <IDA2[4]_MWA3[4]_equal_9_o> created at line 51
    Found 2-bit comparator greater for signal <Tuse1[1]_A1Tnew[1]_LessThan_14_o> created at line 54
    Found 2-bit comparator greater for signal <Tuse2[1]_A2Tnew[1]_LessThan_16_o> created at line 54
    Summary:
	inferred   8 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <stall_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 274
 2-bit subtractor                                      : 3
 32-bit adder                                          : 8
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 9
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 4-bit subtractor                                      : 1
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 8
# Registers                                            : 52
 1-bit register                                        : 10
 2-bit register                                        : 4
 3-bit register                                        : 5
 32-bit register                                       : 19
 4-bit register                                        : 1
 5-bit register                                        : 11
 8-bit register                                        : 1
 992-bit register                                      : 1
# Comparators                                          : 157
 2-bit comparator greater                              : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 18
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4195
 1-bit 2-to-1 multiplexer                              : 4037
 13-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 21
 21-bit 2-to-1 multiplexer                             : 20
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 85
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 9
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 14
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 6
 32-bit shifter logical right                          : 6
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <ALUCtrl_5> has a constant value of 0 in block <DEreg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALUCtrl_6> has a constant value of 0 in block <DEreg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALUCtrl_7> has a constant value of 0 in block <DEreg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <datapath>.
The following registers are absorbed into accumulator <PCreg/PCreg>: 1 register on signal <PCreg/PCreg>.
Unit <datapath> synthesized (advanced).

Synthesizing (advanced) Unit <multi_divi_unit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <multi_divi_unit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 142
 2-bit subtractor                                      : 3
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 130
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 1664
 Flip-Flops                                            : 1664
# Comparators                                          : 157
 2-bit comparator greater                              : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 18
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4193
 1-bit 2-to-1 multiplexer                              : 4037
 13-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 21
 21-bit 2-to-1 multiplexer                             : 20
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 84
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 9
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 14
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 6
 32-bit shifter logical right                          : 6
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu> ...

Optimizing unit <MWreg> ...

Optimizing unit <FDreg> ...

Optimizing unit <EMreg> ...

Optimizing unit <datapath> ...

Optimizing unit <DEreg> ...

Optimizing unit <regfile> ...

Optimizing unit <multi_divi_unit> ...

Optimizing unit <Branch_Control> ...

Optimizing unit <alu> ...

Optimizing unit <savecalc> ...

Optimizing unit <loadcalc> ...

Optimizing unit <ATDecoder> ...

Optimizing unit <CTreg> ...

Optimizing unit <forward_controller> ...

Optimizing unit <stall_controller> ...

Optimizing unit <main_controller> ...
WARNING:Xst:1293 - FF/Latch <DP/DEreg/ALUCtrl_7> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DP/DEreg/ALUCtrl_6> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DP/DEreg/ALUCtrl_5> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DP/MWreg/PC_31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_7> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_6> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_5> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_4> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_3> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_2> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <DP/MWreg/PC_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <CT/CTR/EMA1_4> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <CT/CTR/EMA1_3> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <CT/CTR/EMA1_2> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <CT/CTR/EMA1_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <CT/CTR/EMA1_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:1710 - FF/Latch <CT/CTR/MWTnew_1> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CT/CTR/MWTnew_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CT/CTR/EMTnew_1> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DP/FDreg/PCAdd8_0> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DP/FDreg/curPC_0> 
INFO:Xst:2261 - The FF/Latch <DP/FDreg/PCAdd8_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DP/FDreg/curPC_1> 
INFO:Xst:2261 - The FF/Latch <DP/FDreg/PCAdd8_2> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DP/FDreg/curPC_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 9.
FlipFlop DP/MDU/SrcA_reg_20 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcA_reg_21 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcA_reg_22 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_23 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcA_reg_24 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcA_reg_25 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_26 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcA_reg_27 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_28 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_29 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_3 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_30 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_31 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcA_reg_6 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcA_reg_7 has been replicated 1 time(s)
FlipFlop DP/MDU/SrcB_reg_0 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcB_reg_1 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_10 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_11 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_12 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_13 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_14 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_15 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_16 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_17 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_18 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_19 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_2 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_20 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_21 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_22 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_23 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_24 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_25 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_26 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_27 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_28 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_29 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcB_reg_3 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_30 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcB_reg_31 has been replicated 2 time(s)
FlipFlop DP/MDU/SrcB_reg_4 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_5 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_6 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_7 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_8 has been replicated 3 time(s)
FlipFlop DP/MDU/SrcB_reg_9 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1769
 Flip-Flops                                            : 1769

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18317
#      GND                         : 1
#      INV                         : 179
#      LUT1                        : 58
#      LUT2                        : 65
#      LUT3                        : 1763
#      LUT4                        : 2639
#      LUT5                        : 4029
#      LUT6                        : 3432
#      MUXCY                       : 3793
#      MUXF7                       : 80
#      VCC                         : 1
#      XORCY                       : 2277
# FlipFlops/Latches                : 1769
#      FDR                         : 402
#      FDRE                        : 1365
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 196
#      IBUF                        : 65
#      OBUF                        : 131
# DSPs                             : 8
#      DSP48E1                     : 8

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1769  out of  269200     0%  
 Number of Slice LUTs:                12165  out of  134600     9%  
    Number used as Logic:             12165  out of  134600     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13598
   Number with an unused Flip Flop:   11829  out of  13598    86%  
   Number with an unused LUT:          1433  out of  13598    10%  
   Number of fully used LUT-FF pairs:   336  out of  13598     2%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         197
 Number of bonded IOBs:                 197  out of    285    69%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      8  out of    740     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1777  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 67.060ns (Maximum Frequency: 14.912MHz)
   Minimum input arrival time before clock: 1.444ns
   Maximum output required time after clock: 5.126ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 67.060ns (frequency: 14.912MHz)
  Total number of paths / destination ports: 1518104351909912200000000000000000000000000000000000000 / 3448
-------------------------------------------------------------------------
Delay:               67.060ns (Levels of Logic = 501)
  Source:            DP/MDU/SrcA_reg_1 (FF)
  Destination:       DP/MDU/lo_reg_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DP/MDU/SrcA_reg_1 to DP/MDU/lo_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.361   0.367  DP/MDU/SrcA_reg_1 (DP/MDU/SrcA_reg_1)
     INV:I->O              1   0.113   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_lut<1>_INV_0 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_lut<1>)
     MUXCY:S->O            1   0.353   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<15> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<16> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<17> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<18> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<19> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<20> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<21> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<22> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<23> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<24> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<25> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<26> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<27> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<28> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<29> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<30> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           2   0.370   0.299  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Msub_a[31]_unary_minus_1_OUT_xor<31> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_unary_minus_1_OUT<31>)
     LUT2:I1->O            2   0.097   0.383  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_a[31]_mux_1_OUT251 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_a[31]_mux_1_OUT<31>)
     LUT5:I3->O            1   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_lut<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<5>)
     MUXCY:CI->O           4   0.253   0.309  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0002_INV_1760_o_cy<6>)
     LUT6:I5->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_1660_o11 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_1660_o)
     LUT5:I1->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<5>)
     MUXCY:CI->O           5   0.253   0.314  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0003_INV_1759_o_cy<6>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_1784_o111 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_1785_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<6>)
     MUXCY:CI->O           7   0.253   0.323  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0004_INV_1758_o_cy<7>)
     LUT5:I4->O            7   0.097   0.584  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_1906_o121 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_1908_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<6>)
     MUXCY:CI->O           9   0.253   0.332  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0005_INV_1757_o_cy<7>)
     LUT5:I4->O            7   0.097   0.584  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2026_o131 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2029_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<6>)
     MUXCY:CI->O          16   0.253   0.364  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0006_INV_1756_o_cy<7>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2144_o141 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2148_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<6>)
     MUXCY:CI->O          15   0.253   0.360  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0007_INV_1755_o_cy<7>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2260_o151 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2265_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<7>)
     MUXCY:CI->O          23   0.253   0.393  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0008_INV_1754_o_cy<8>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2374_o161 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2380_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<7>)
     MUXCY:CI->O          18   0.253   0.374  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0009_INV_1753_o_cy<8>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2486_o171 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2493_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<7>)
     MUXCY:CI->O          29   0.253   0.402  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0010_INV_1752_o_cy<8>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2596_o181 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2604_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<8>)
     MUXCY:CI->O          22   0.253   0.390  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0011_INV_1751_o_cy<9>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2704_o191 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2713_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<8>)
     MUXCY:CI->O          35   0.253   0.403  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0012_INV_1750_o_cy<9>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2810_o1101 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2820_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<8>)
     MUXCY:CI->O          26   0.253   0.401  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0013_INV_1749_o_cy<9>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_2914_o1111 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_2925_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<9>)
     MUXCY:CI->O          41   0.253   0.403  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0014_INV_1748_o_cy<10>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3016_o1121 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3028_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<9>)
     MUXCY:CI->O          30   0.253   0.402  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0015_INV_1747_o_cy<10>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3116_o1131 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3129_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<9>)
     MUXCY:CI->O          47   0.253   0.404  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0016_INV_1746_o_cy<10>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3214_o1141 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3228_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<9>)
     MUXCY:CI->O          34   0.253   0.402  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0017_INV_1745_o_cy<10>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3310_o1151 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3325_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<10>)
     MUXCY:CI->O          53   0.253   0.405  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0018_INV_1744_o_cy<11>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3404_o1161 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3420_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<10>)
     MUXCY:CI->O          38   0.253   0.403  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0019_INV_1743_o_cy<11>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3496_o1171 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3513_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<10>)
     MUXCY:CI->O          59   0.253   0.406  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0020_INV_1742_o_cy<11>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3586_o1181 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3604_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<11>)
     MUXCY:CI->O          42   0.253   0.404  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0021_INV_1741_o_cy<12>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3674_o1191 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3693_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<11>)
     MUXCY:CI->O          65   0.253   0.407  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0022_INV_1740_o_cy<12>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3760_o1201 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3780_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<11>)
     MUXCY:CI->O          46   0.253   0.404  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0023_INV_1739_o_cy<12>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3844_o1211 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3865_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<12>)
     MUXCY:CI->O          71   0.253   0.408  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0024_INV_1738_o_cy<13>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_3926_o1221 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_3948_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<12>)
     MUXCY:CI->O          50   0.253   0.405  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0025_INV_1737_o_cy<13>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4006_o1231 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4029_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<12>)
     MUXCY:CI->O          77   0.253   0.409  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0026_INV_1736_o_cy<13>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4084_o1241 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4108_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<12>)
     MUXCY:CI->O          54   0.253   0.405  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0027_INV_1735_o_cy<13>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4160_o1251 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4185_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<13>)
     MUXCY:CI->O          83   0.253   0.410  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0028_INV_1734_o_cy<14>)
     LUT5:I4->O            3   0.097   0.566  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4234_o1261 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4260_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<13>)
     MUXCY:CI->O          58   0.253   0.406  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0029_INV_1733_o_cy<14>)
     LUT5:I4->O            5   0.097   0.575  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4306_o1271 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4333_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<13>)
     MUXCY:CI->O          90   0.253   0.411  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0030_INV_1732_o_cy<14>)
     LUT5:I4->O            4   0.097   0.570  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4376_o1281 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4404_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<14>)
     MUXCY:CI->O          92   0.253   0.411  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<15> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0031_INV_1731_o_cy<15>)
     LUT5:I4->O            2   0.097   0.561  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_a[31]_GND_17_o_MUX_4444_o1291 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/a[31]_GND_17_o_MUX_4473_o)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<14>)
     MUXCY:CI->O          33   0.253   0.402  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<15> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0032_INV_1730_o_cy<15>)
     LUT5:I4->O            2   0.097   0.561  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mmux_n3507121 (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/n3507<1>)
     LUT4:I0->O            0   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_lutdi (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<15> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Mcompar_BUS_0033_INV_1729_o_cy<15>)
     LUT1:I0->O            1   0.097   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt)
     MUXCY:S->O            1   0.353   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<0> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<1> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<2> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<3> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<4> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<5> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<6> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<7> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<8> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<9> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<10> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<11> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<12> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<13> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<14> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<15> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<16> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<17> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<18> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<19> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<20> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<21> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<22> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<23> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<24> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<25> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<26> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<27> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<28> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<29> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<30> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_cy<30>)
     XORCY:CI->O           1   0.370   0.295  DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/Madd_GND_17_o_BUS_0001_add_70_OUT[32:0]_xor<31> (DP/MDU/SrcA_reg[31]_SrcB_reg[31]_div_9/GND_17_o_BUS_0001_add_70_OUT[32:0]<31>)
     LUT6:I5->O            1   0.097   0.000  DP/MDU/Mmux_lo_reg[31]_MDUCtrl[2]_mux_28_OUT503 (DP/MDU/lo_reg[31]_MDUCtrl[2]_mux_28_OUT<31>)
     FDRE:D                    0.008          DP/MDU/lo_reg_31
    ----------------------------------------
    Total                     67.060ns (35.644ns logic, 31.416ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1845 / 1845
-------------------------------------------------------------------------
Offset:              1.444ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       DP/DEreg/DataWBSel (FF)
  Destination Clock: clk rising

  Data Path: reset to DP/DEreg/DataWBSel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1626   0.001   0.592  reset_IBUF (reset_IBUF)
     LUT2:I0->O          156   0.097   0.405  DP/DEreg/reset_clr_OR_105_o1 (DP/DEreg/reset_clr_OR_105_o)
     FDR:R                     0.349          DP/DEreg/RD1_0
    ----------------------------------------
    Total                      1.444ns (0.447ns logic, 0.997ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10745 / 131
-------------------------------------------------------------------------
Offset:              5.126ns (Levels of Logic = 9)
  Source:            DP/MWreg/Result_0 (FF)
  Destination:       DMDataW<14> (PAD)
  Source Clock:      clk rising

  Data Path: DP/MWreg/Result_0 to DMDataW<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             98   0.361   0.810  DP/MWreg/Result_0 (DP/MWreg/Result_0)
     LUT6:I0->O            5   0.097   0.314  DP/LC/Sh1671 (DP/LC/Sh167)
     LUT4:I3->O            7   0.097   0.721  DP/LC/Mmux_Dout2011 (DP/LC/Mmux_Dout201)
     LUT6:I0->O            1   0.097   0.379  DP/FC_mux_M_Result/Mmux_Out212 (DP/FC_mux_M_Result/Mmux_Out22)
     LUT5:I3->O           36   0.097   0.487  DP/FC_mux_M_Result/Mmux_Out215 (DP/W_ResultOut<10>)
     LUT3:I1->O            7   0.097   0.407  DP/FW_mux_M_RD2/Mmux_Result210 (DP/M_RD2<10>)
     LUT5:I3->O            1   0.097   0.295  DP/SC/Mmux_Dout210 (DP/SC/Mmux_Dout2)
     LUT6:I5->O            1   0.097   0.295  DP/SC/Mmux_Dout211 (DP/SC/Mmux_Dout21)
     LUT5:I4->O            1   0.097   0.279  DP/SC/Mmux_Dout212 (DMDataW_10_OBUF)
     OBUF:I->O                 0.000          DMDataW_10_OBUF (DMDataW<10>)
    ----------------------------------------
    Total                      5.126ns (1.137ns logic, 3.989ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   67.060|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 87.00 secs
Total CPU time to Xst completion: 86.65 secs
 
--> 

Total memory usage is 4759516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    4 (   0 filtered)

