
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001968    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000041    0.000020    1.000020 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.099287    1.082957    2.082977 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.099287    0.000039    2.083016 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010141    0.126372    0.236239    2.319255 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.126372    0.000503    2.319758 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.016952    0.133915    0.164292    2.484051 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.133968    0.001033    2.485084 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.485084   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.016649    0.111660    1.285628 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.535628   clock uncertainty
                                  0.000000    1.535628   clock reconvergence pessimism
                                  0.962472    2.498101   library removal time
                                              2.498101   data required time
---------------------------------------------------------------------------------------------
                                              2.498101   data required time
                                             -2.485084   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.013017   slack (VIOLATED)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007025    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000161    0.000080    1.000080 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162556    0.205295    0.315889    1.315969 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.206085    0.010482    1.326451 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.101263    0.448375    0.476747    1.803198 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.449067    0.014492    1.817690 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.343183    0.268797    0.330123    2.147812 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.284879    0.050718    2.198530 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.198530   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.487798    1.986181   library hold time
                                              1.986181   data required time
---------------------------------------------------------------------------------------------
                                              1.986181   data required time
                                             -2.198530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212349   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233917    0.005976    2.018090 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              2.018090   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.016649    0.111660    1.285628 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.535628   clock uncertainty
                                  0.000000    1.535628   clock reconvergence pessimism
                                  0.071988    1.607616   library hold time
                                              1.607616   data required time
---------------------------------------------------------------------------------------------
                                              1.607616   data required time
                                             -2.018090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410474   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.498281    0.110025    2.774048 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.774048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.534951    2.075248   library hold time
                                              2.075248   data required time
---------------------------------------------------------------------------------------------
                                              2.075248   data required time
                                             -2.774048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.698799   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.494862    0.025426    2.778649 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.778649   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.535536    2.075834   library hold time
                                              2.075834   data required time
---------------------------------------------------------------------------------------------
                                              2.075834   data required time
                                             -2.778649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702815   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.513460    0.124744    2.777448 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.777448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533596    2.073894   library hold time
                                              2.073894   data required time
---------------------------------------------------------------------------------------------
                                              2.073894   data required time
                                             -2.777448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703554   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.503024    0.115579    2.779602 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.779602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.534477    2.074775   library hold time
                                              2.074775   data required time
---------------------------------------------------------------------------------------------
                                              2.074775   data required time
                                             -2.779602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704827   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.505409    0.118318    2.782340 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.782340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.534276    2.074573   library hold time
                                              2.074573   data required time
---------------------------------------------------------------------------------------------
                                              2.074573   data required time
                                             -2.782340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.707767   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.517985    0.129623    2.782327 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.782327   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533214    2.073512   library hold time
                                              2.073512   data required time
---------------------------------------------------------------------------------------------
                                              2.073512   data required time
                                             -2.782327   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708815   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.514782    0.025331    2.784201 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.784201   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533097    2.073395   library hold time
                                              2.073395   data required time
---------------------------------------------------------------------------------------------
                                              2.073395   data required time
                                             -2.784201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710806   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.494545    0.023187    2.776411 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.776411   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.535854    2.065602   library hold time
                                              2.065602   data required time
---------------------------------------------------------------------------------------------
                                              2.065602   data required time
                                             -2.776411   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710809   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.508141    0.121414    2.785437 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.785437   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.534045    2.074342   library hold time
                                              2.074342   data required time
---------------------------------------------------------------------------------------------
                                              2.074342   data required time
                                             -2.785437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711094   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.524590    0.139259    2.803281 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.803281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.532110    2.091181   library hold time
                                              2.091181   data required time
---------------------------------------------------------------------------------------------
                                              2.091181   data required time
                                             -2.803281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712100   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.521042    0.132869    2.785574 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.785574   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532956    2.073254   library hold time
                                              2.073254   data required time
---------------------------------------------------------------------------------------------
                                              2.073254   data required time
                                             -2.785574   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712320   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.524822    0.139502    2.803524 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.803524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.532090    2.091161   library hold time
                                              2.091161   data required time
---------------------------------------------------------------------------------------------
                                              2.091161   data required time
                                             -2.803524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712362   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.525019    0.139708    2.803731 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.803731   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.532074    2.091145   library hold time
                                              2.091145   data required time
---------------------------------------------------------------------------------------------
                                              2.091145   data required time
                                             -2.803731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712586   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.506019    0.038088    2.805936 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.805936   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.533520    2.092591   library hold time
                                              2.092591   data required time
---------------------------------------------------------------------------------------------
                                              2.092591   data required time
                                             -2.805936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713346   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.525819    0.140545    2.804567 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.804567   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.532006    2.091077   library hold time
                                              2.091077   data required time
---------------------------------------------------------------------------------------------
                                              2.091077   data required time
                                             -2.804567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713490   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.526494    0.141248    2.805270 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.805270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531949    2.091020   library hold time
                                              2.091020   data required time
---------------------------------------------------------------------------------------------
                                              2.091020   data required time
                                             -2.805270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.714250   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.503834    0.037138    2.807259 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.807259   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.533761    2.092832   library hold time
                                              2.092832   data required time
---------------------------------------------------------------------------------------------
                                              2.092832   data required time
                                             -2.807259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.714427   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.527086    0.141864    2.805886 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.805886   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531900    2.090970   library hold time
                                              2.090970   data required time
---------------------------------------------------------------------------------------------
                                              2.090970   data required time
                                             -2.805886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.714916   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.511526    0.125193    2.789215 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.789215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533759    2.074057   library hold time
                                              2.074057   data required time
---------------------------------------------------------------------------------------------
                                              2.074057   data required time
                                             -2.789215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715158   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.527449    0.142240    2.806263 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.806263   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531869    2.090940   library hold time
                                              2.090940   data required time
---------------------------------------------------------------------------------------------
                                              2.090940   data required time
                                             -2.806263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715323   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.523777    0.135683    2.788387 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.788387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532726    2.073023   library hold time
                                              2.073023   data required time
---------------------------------------------------------------------------------------------
                                              2.073023   data required time
                                             -2.788387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715364   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.527579    0.142375    2.806398 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.806398   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531858    2.090929   library hold time
                                              2.090929   data required time
---------------------------------------------------------------------------------------------
                                              2.090929   data required time
                                             -2.806398   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715469   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.513819    0.127718    2.791740 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.791740   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533566    2.073863   library hold time
                                              2.073863   data required time
---------------------------------------------------------------------------------------------
                                              2.073863   data required time
                                             -2.791740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.717877   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.526361    0.138388    2.791093 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.791093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532508    2.072805   library hold time
                                              2.072805   data required time
---------------------------------------------------------------------------------------------
                                              2.072805   data required time
                                             -2.791093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718288   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.514183    0.128117    2.792140 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.792140   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533535    2.073833   library hold time
                                              2.073833   data required time
---------------------------------------------------------------------------------------------
                                              2.073833   data required time
                                             -2.792140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718307   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.514467    0.022949    2.781819 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.781819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.533401    2.063148   library hold time
                                              2.063148   data required time
---------------------------------------------------------------------------------------------
                                              2.063148   data required time
                                             -2.781819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718671   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.514536    0.128503    2.792526 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.792526   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.533505    2.073803   library hold time
                                              2.073803   data required time
---------------------------------------------------------------------------------------------
                                              2.073803   data required time
                                             -2.792526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718723   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.505871    0.037474    2.805323 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.805323   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.533789    2.084556   library hold time
                                              2.084556   data required time
---------------------------------------------------------------------------------------------
                                              2.084556   data required time
                                             -2.805323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720767   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.503647    0.036341    2.806463 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.806463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.534035    2.084802   library hold time
                                              2.084802   data required time
---------------------------------------------------------------------------------------------
                                              2.084802   data required time
                                             -2.806463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721660   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.530730    0.142901    2.795606 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.795606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532139    2.072436   library hold time
                                              2.072436   data required time
---------------------------------------------------------------------------------------------
                                              2.072436   data required time
                                             -2.795606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723169   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.529190    0.051789    2.795273 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.795273   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.531504    2.071801   library hold time
                                              2.071801   data required time
---------------------------------------------------------------------------------------------
                                              2.071801   data required time
                                             -2.795273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723472   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.504414    0.030655    2.798503 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.798503   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.534244    2.074542   library hold time
                                              2.074542   data required time
---------------------------------------------------------------------------------------------
                                              2.074542   data required time
                                             -2.798503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723962   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.525295    0.054091    2.796479 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.796479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.531935    2.072232   library hold time
                                              2.072232   data required time
---------------------------------------------------------------------------------------------
                                              2.072232   data required time
                                             -2.796479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.724247   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.502215    0.029400    2.799522 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.799522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.534487    2.074785   library hold time
                                              2.074785   data required time
---------------------------------------------------------------------------------------------
                                              2.074785   data required time
                                             -2.799522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.724737   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.551626    0.163573    2.816277 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.816277   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529829    2.088899   library hold time
                                              2.088899   data required time
---------------------------------------------------------------------------------------------
                                              2.088899   data required time
                                             -2.816277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727378   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.534789    0.147028    2.799733 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.799733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.531796    2.072094   library hold time
                                              2.072094   data required time
---------------------------------------------------------------------------------------------
                                              2.072094   data required time
                                             -2.799733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727639   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.533797    0.031390    2.798943 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.798943   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.530995    2.071292   library hold time
                                              2.071292   data required time
---------------------------------------------------------------------------------------------
                                              2.071292   data required time
                                             -2.798943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.552984    0.164871    2.817575 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.817575   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529714    2.088785   library hold time
                                              2.088785   data required time
---------------------------------------------------------------------------------------------
                                              2.088785   data required time
                                             -2.817575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728791   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.503612    0.025973    2.793821 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.793821   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.534601    2.064348   library hold time
                                              2.064348   data required time
---------------------------------------------------------------------------------------------
                                              2.064348   data required time
                                             -2.793821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729473   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.554190    0.166021    2.818725 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.818725   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529612    2.088683   library hold time
                                              2.088683   data required time
---------------------------------------------------------------------------------------------
                                              2.088683   data required time
                                             -2.818725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730042   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.522565    0.038639    2.820931 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.820931   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531690    2.090760   library hold time
                                              2.090760   data required time
---------------------------------------------------------------------------------------------
                                              2.090760   data required time
                                             -2.820931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730171   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.537180    0.149432    2.802136 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.802136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.531595    2.071892   library hold time
                                              2.071892   data required time
---------------------------------------------------------------------------------------------
                                              2.071892   data required time
                                             -2.802136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730244   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.501482    0.024959    2.795081 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.795081   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.534837    2.064584   library hold time
                                              2.064584   data required time
---------------------------------------------------------------------------------------------
                                              2.064584   data required time
                                             -2.795081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730497   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.543729    0.059505    2.800718 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.800718   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.529896    2.070193   library hold time
                                              2.070193   data required time
---------------------------------------------------------------------------------------------
                                              2.070193   data required time
                                             -2.800718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730525   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.555197    0.166978    2.819682 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.819682   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529527    2.088598   library hold time
                                              2.088598   data required time
---------------------------------------------------------------------------------------------
                                              2.088598   data required time
                                             -2.819682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731084   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.528341    0.049623    2.793107 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.793107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.531866    2.061614   library hold time
                                              2.061614   data required time
---------------------------------------------------------------------------------------------
                                              2.061614   data required time
                                             -2.793107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731493   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.524336    0.051322    2.793711 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.793711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.532309    2.062057   library hold time
                                              2.062057   data required time
---------------------------------------------------------------------------------------------
                                              2.062057   data required time
                                             -2.793711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731655   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.556223    0.167950    2.820654 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.820654   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529441    2.088512   library hold time
                                              2.088512   data required time
---------------------------------------------------------------------------------------------
                                              2.088512   data required time
                                             -2.820654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732142   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.556823    0.168517    2.821222 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.821222   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529390    2.088461   library hold time
                                              2.088461   data required time
---------------------------------------------------------------------------------------------
                                              2.088461   data required time
                                             -2.821222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732761   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.557268    0.168937    2.821642 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.821642   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529352    2.088423   library hold time
                                              2.088423   data required time
---------------------------------------------------------------------------------------------
                                              2.088423   data required time
                                             -2.821642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733218   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.520697    0.040016    2.824516 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.824516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531896    2.090967   library hold time
                                              2.090967   data required time
---------------------------------------------------------------------------------------------
                                              2.090967   data required time
                                             -2.824516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733549   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.557683    0.169329    2.822034 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.822034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529317    2.088388   library hold time
                                              2.088388   data required time
---------------------------------------------------------------------------------------------
                                              2.088388   data required time
                                             -2.822034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733646   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.536593    0.058494    2.806315 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.806315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.530685    2.070983   library hold time
                                              2.070983   data required time
---------------------------------------------------------------------------------------------
                                              2.070983   data required time
                                             -2.806315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735333   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.522055    0.036420    2.818713 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.818713   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.531999    2.082767   library hold time
                                              2.082767   data required time
---------------------------------------------------------------------------------------------
                                              2.082767   data required time
                                             -2.818713   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735946   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.533581    0.030120    2.797674 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.797674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.531287    2.061034   library hold time
                                              2.061034   data required time
---------------------------------------------------------------------------------------------
                                              2.061034   data required time
                                             -2.797674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736640   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.520466    0.028212    2.810505 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.810505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532469    2.072766   library hold time
                                              2.072766   data required time
---------------------------------------------------------------------------------------------
                                              2.072766   data required time
                                             -2.810505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737738   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.542935    0.057432    2.798646 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.798646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.530252    2.059999   library hold time
                                              2.059999   data required time
---------------------------------------------------------------------------------------------
                                              2.059999   data required time
                                             -2.798646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738646   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.568437    0.030848    2.806831 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.806831   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.527164    2.067461   library hold time
                                              2.067461   data required time
---------------------------------------------------------------------------------------------
                                              2.067461   data required time
                                             -2.806831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739370   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.542808    0.056049    2.811252 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.811252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.529998    2.070295   library hold time
                                              2.070295   data required time
---------------------------------------------------------------------------------------------
                                              2.070295   data required time
                                             -2.811252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740957   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.528467    0.035440    2.813065 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.813065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.531584    2.071881   library hold time
                                              2.071881   data required time
---------------------------------------------------------------------------------------------
                                              2.071881   data required time
                                             -2.813065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741184   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.523350    0.026563    2.813869 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.813869   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532150    2.072447   library hold time
                                              2.072447   data required time
---------------------------------------------------------------------------------------------
                                              2.072447   data required time
                                             -2.813869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741422   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.552399    0.049058    2.811992 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.811992   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.528937    2.069235   library hold time
                                              2.069235   data required time
---------------------------------------------------------------------------------------------
                                              2.069235   data required time
                                             -2.811992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742758   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.494880    0.025545    2.778768 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.778768   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.537054    2.035437   library hold time
                                              2.035437   data required time
---------------------------------------------------------------------------------------------
                                              2.035437   data required time
                                             -2.778768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743332   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.535815    0.056418    2.804239 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.804239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.531040    2.060787   library hold time
                                              2.060787   data required time
---------------------------------------------------------------------------------------------
                                              2.060787   data required time
                                             -2.804239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743452   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.494388    0.021966    2.775189 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.775189   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.537138    2.030953   library hold time
                                              2.030953   data required time
---------------------------------------------------------------------------------------------
                                              2.030953   data required time
                                             -2.775189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744236   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.520104    0.025919    2.808211 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.808211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.532777    2.062524   library hold time
                                              2.062524   data required time
---------------------------------------------------------------------------------------------
                                              2.062524   data required time
                                             -2.808211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745687   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.556892    0.042719    2.815732 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.815732   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.528440    2.068738   library hold time
                                              2.068738   data required time
---------------------------------------------------------------------------------------------
                                              2.068738   data required time
                                             -2.815732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746994   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.519623    0.035362    2.819862 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.819862   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532562    2.072860   library hold time
                                              2.072860   data required time
---------------------------------------------------------------------------------------------
                                              2.072860   data required time
                                             -2.819862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747002   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.520039    0.029672    2.821040 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.821040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.532516    2.072814   library hold time
                                              2.072814   data required time
---------------------------------------------------------------------------------------------
                                              2.072814   data required time
                                             -2.821040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748226   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.542080    0.053970    2.809174 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.809174   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.530347    2.060094   library hold time
                                              2.060094   data required time
---------------------------------------------------------------------------------------------
                                              2.060094   data required time
                                             -2.809174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749079   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.568378    0.030449    2.806432 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.806432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.527439    2.057186   library hold time
                                              2.057186   data required time
---------------------------------------------------------------------------------------------
                                              2.057186   data required time
                                             -2.806432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749246   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.524599    0.048615    2.839983 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.839983   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.531465    2.090536   library hold time
                                              2.090536   data required time
---------------------------------------------------------------------------------------------
                                              2.090536   data required time
                                             -2.839983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749447   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.590088    0.143706    2.814640 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.814640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.524769    2.065066   library hold time
                                              2.065066   data required time
---------------------------------------------------------------------------------------------
                                              2.065066   data required time
                                             -2.814640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749574   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.525258    0.038132    2.781616 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.781616   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.533460    2.031842   library hold time
                                              2.031842   data required time
---------------------------------------------------------------------------------------------
                                              2.031842   data required time
                                             -2.781616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749773   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.542724    0.039471    2.838329 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.838329   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529460    2.088531   library hold time
                                              2.088531   data required time
---------------------------------------------------------------------------------------------
                                              2.088531   data required time
                                             -2.838329   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749797   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.523131    0.025094    2.812399 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.812399   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.532443    2.062190   library hold time
                                              2.062190   data required time
---------------------------------------------------------------------------------------------
                                              2.062190   data required time
                                             -2.812399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750210   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.529820    0.053144    2.840450 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.840450   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.530887    2.089958   library hold time
                                              2.089958   data required time
---------------------------------------------------------------------------------------------
                                              2.089958   data required time
                                             -2.840450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750491   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.551793    0.046953    2.809887 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.809887   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.529273    2.059020   library hold time
                                              2.059020   data required time
---------------------------------------------------------------------------------------------
                                              2.059020   data required time
                                             -2.809887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750867   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.534130    0.055680    2.833305 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.833305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.530663    2.081431   library hold time
                                              2.081431   data required time
---------------------------------------------------------------------------------------------
                                              2.081431   data required time
                                             -2.833305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751874   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.515085    0.027377    2.786247 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.786247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.534585    2.032967   library hold time
                                              2.032967   data required time
---------------------------------------------------------------------------------------------
                                              2.032967   data required time
                                             -2.786247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753280   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.528973    0.037763    2.815388 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.815388   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.531796    2.061544   library hold time
                                              2.061544   data required time
---------------------------------------------------------------------------------------------
                                              2.061544   data required time
                                             -2.815388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753844   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.514573    0.023790    2.782660 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.782660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.534648    2.028463   library hold time
                                              2.028463   data required time
---------------------------------------------------------------------------------------------
                                              2.028463   data required time
                                             -2.782660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754197   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.542583    0.074327    2.824717 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.824717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.530023    2.070320   library hold time
                                              2.070320   data required time
---------------------------------------------------------------------------------------------
                                              2.070320   data required time
                                             -2.824717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754396   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.536869    0.035783    2.825442 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.825442   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.530655    2.070952   library hold time
                                              2.070952   data required time
---------------------------------------------------------------------------------------------
                                              2.070952   data required time
                                             -2.825442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754490   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.552075    0.091673    2.842062 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.842062   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.528426    2.087497   library hold time
                                              2.087497   data required time
---------------------------------------------------------------------------------------------
                                              2.087497   data required time
                                             -2.842062   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754565   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.556377    0.040533    2.813545 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.813545   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528766    2.058513   library hold time
                                              2.058513   data required time
---------------------------------------------------------------------------------------------
                                              2.058513   data required time
                                             -2.813545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755032   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.523983    0.046542    2.837911 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.837911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.531786    2.082554   library hold time
                                              2.082554   data required time
---------------------------------------------------------------------------------------------
                                              2.082554   data required time
                                             -2.837911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755357   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.524704    0.053653    2.838153 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.838153   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.531706    2.082474   library hold time
                                              2.082474   data required time
---------------------------------------------------------------------------------------------
                                              2.082474   data required time
                                             -2.838153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755679   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.522623    0.045821    2.788210 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.788210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.533751    2.032134   library hold time
                                              2.032134   data required time
---------------------------------------------------------------------------------------------
                                              2.032134   data required time
                                             -2.788210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756076   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.519660    0.027426    2.818795 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.818795   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.532826    2.062574   library hold time
                                              2.062574   data required time
---------------------------------------------------------------------------------------------
                                              2.062574   data required time
                                             -2.818795   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756221   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.529109    0.050955    2.838261 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.838261   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.531219    2.081987   library hold time
                                              2.081987   data required time
---------------------------------------------------------------------------------------------
                                              2.081987   data required time
                                             -2.838261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756274   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.542454    0.038293    2.837150 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.837150   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.529743    2.080511   library hold time
                                              2.080511   data required time
---------------------------------------------------------------------------------------------
                                              2.080511   data required time
                                             -2.837150   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756640   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.539116    0.068448    2.846073 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.846073   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529859    2.088930   library hold time
                                              2.088930   data required time
---------------------------------------------------------------------------------------------
                                              2.088930   data required time
                                             -2.846073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757143   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.562148    0.054341    2.825413 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.825413   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.527859    2.068156   library hold time
                                              2.068156   data required time
---------------------------------------------------------------------------------------------
                                              2.068156   data required time
                                             -2.825413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757257   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.588059    0.141567    2.812501 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.812501   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.525262    2.055009   library hold time
                                              2.055009   data required time
---------------------------------------------------------------------------------------------
                                              2.055009   data required time
                                             -2.812501   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757492   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.551356    0.041947    2.845633 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.845633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.528506    2.087577   library hold time
                                              2.087577   data required time
---------------------------------------------------------------------------------------------
                                              2.087577   data required time
                                             -2.845633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758057   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.519850    0.036403    2.820903 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.820903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.532805    2.062553   library hold time
                                              2.062553   data required time
---------------------------------------------------------------------------------------------
                                              2.062553   data required time
                                             -2.820903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758350   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.539567    0.047707    2.788920 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.788920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.531877    2.030260   library hold time
                                              2.030260   data required time
---------------------------------------------------------------------------------------------
                                              2.030260   data required time
                                             -2.788920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758660   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.541145    0.031885    2.830742 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.830742   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.530182    2.070479   library hold time
                                              2.070479   data required time
---------------------------------------------------------------------------------------------
                                              2.070479   data required time
                                             -2.830742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760263   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.522533    0.045509    2.787898 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.787898   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.533768    2.027583   library hold time
                                              2.027583   data required time
---------------------------------------------------------------------------------------------
                                              2.027583   data required time
                                             -2.787898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760315   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.550843    0.089613    2.840003 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.840003   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.528815    2.079583   library hold time
                                              2.079583   data required time
---------------------------------------------------------------------------------------------
                                              2.079583   data required time
                                             -2.840003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760420   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.543804    0.059749    2.849409 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.849409   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529341    2.088412   library hold time
                                              2.088412   data required time
---------------------------------------------------------------------------------------------
                                              2.088412   data required time
                                             -2.849409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760997   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.531998    0.044371    2.792192 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.792192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.532714    2.031097   library hold time
                                              2.031097   data required time
---------------------------------------------------------------------------------------------
                                              2.031097   data required time
                                             -2.792192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761095   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.526959    0.044974    2.788458 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.788458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.533279    2.027093   library hold time
                                              2.027093   data required time
---------------------------------------------------------------------------------------------
                                              2.027093   data required time
                                             -2.788458   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761364   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.541276    0.071594    2.821984 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.821984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.530436    2.060183   library hold time
                                              2.060183   data required time
---------------------------------------------------------------------------------------------
                                              2.060183   data required time
                                             -2.821984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761801   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.561443    0.058879    2.830192 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.830192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.527937    2.068234   library hold time
                                              2.068234   data required time
---------------------------------------------------------------------------------------------
                                              2.068234   data required time
                                             -2.830192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761957   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.555268    0.030765    2.833066 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.833066   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.528620    2.068917   library hold time
                                              2.068917   data required time
---------------------------------------------------------------------------------------------
                                              2.068917   data required time
                                             -2.833066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764149   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.550983    0.040396    2.844082 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.844082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.528800    2.079567   library hold time
                                              2.079567   data required time
---------------------------------------------------------------------------------------------
                                              2.079567   data required time
                                             -2.844082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764515   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.502124    0.028889    2.799011 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.799011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.536018    2.034401   library hold time
                                              2.034401   data required time
---------------------------------------------------------------------------------------------
                                              2.034401   data required time
                                             -2.799011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764610   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.561421    0.052078    2.823151 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.823151   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528208    2.057955   library hold time
                                              2.057955   data required time
---------------------------------------------------------------------------------------------
                                              2.057955   data required time
                                             -2.823151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765196   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.504677    0.032012    2.799861 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.799861   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.535736    2.034118   library hold time
                                              2.034118   data required time
---------------------------------------------------------------------------------------------
                                              2.034118   data required time
                                             -2.799861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765743   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.542673    0.056595    2.846255 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.846255   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.529719    2.080487   library hold time
                                              2.080487   data required time
---------------------------------------------------------------------------------------------
                                              2.080487   data required time
                                             -2.846255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765768   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.540436    0.027694    2.826551 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.826551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.530529    2.060276   library hold time
                                              2.060276   data required time
---------------------------------------------------------------------------------------------
                                              2.060276   data required time
                                             -2.826551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766276   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.501661    0.026122    2.796243 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.796243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.536076    2.029891   library hold time
                                              2.029891   data required time
---------------------------------------------------------------------------------------------
                                              2.029891   data required time
                                             -2.796243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766352   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.504145    0.029185    2.797034 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.797034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.535802    2.029616   library hold time
                                              2.029616   data required time
---------------------------------------------------------------------------------------------
                                              2.029616   data required time
                                             -2.797034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767417   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.549488    0.033325    2.837012 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.837012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.529259    2.069556   library hold time
                                              2.069556   data required time
---------------------------------------------------------------------------------------------
                                              2.069556   data required time
                                             -2.837012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767455   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.541044    0.052048    2.793262 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.793262   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.531721    2.025536   library hold time
                                              2.025536   data required time
---------------------------------------------------------------------------------------------
                                              2.025536   data required time
                                             -2.793262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767726   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.572125    0.124266    2.795200 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.795200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528277    2.026659   library hold time
                                              2.026659   data required time
---------------------------------------------------------------------------------------------
                                              2.026659   data required time
                                             -2.795200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768541   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.610090    0.140712    2.832557 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.832557   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522557    2.062854   library hold time
                                              2.062854   data required time
---------------------------------------------------------------------------------------------
                                              2.062854   data required time
                                             -2.832557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769702   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.560577    0.056444    2.827756 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.827756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528301    2.058048   library hold time
                                              2.058048   data required time
---------------------------------------------------------------------------------------------
                                              2.058048   data required time
                                             -2.827756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769708   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.538252    0.041818    2.831478 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.831478   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.530770    2.060518   library hold time
                                              2.060518   data required time
---------------------------------------------------------------------------------------------
                                              2.060518   data required time
                                             -2.831478   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770960   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.534369    0.034464    2.802018 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.802018   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.532452    2.030835   library hold time
                                              2.030835   data required time
---------------------------------------------------------------------------------------------
                                              2.030835   data required time
                                             -2.802018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771183   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.533593    0.030190    2.797744 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.797744   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.532545    2.026360   library hold time
                                              2.026360   data required time
---------------------------------------------------------------------------------------------
                                              2.026360   data required time
                                             -2.797744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771384   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.583824    0.064150    2.837339 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.837339   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.525462    2.065759   library hold time
                                              2.065759   data required time
---------------------------------------------------------------------------------------------
                                              2.065759   data required time
                                             -2.837339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771580   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.533978    0.051085    2.798907 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.798907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.532502    2.026317   library hold time
                                              2.026317   data required time
---------------------------------------------------------------------------------------------
                                              2.026317   data required time
                                             -2.798907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772589   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.549835    0.039085    2.802019 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.802019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.530742    2.029124   library hold time
                                              2.029124   data required time
---------------------------------------------------------------------------------------------
                                              2.029124   data required time
                                             -2.802019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772895   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.548785    0.029297    2.832983 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.832983   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.529605    2.059353   library hold time
                                              2.059353   data required time
---------------------------------------------------------------------------------------------
                                              2.059353   data required time
                                             -2.832983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773631   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.540570    0.049285    2.804488 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.804488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.531766    2.030149   library hold time
                                              2.030149   data required time
---------------------------------------------------------------------------------------------
                                              2.030149   data required time
                                             -2.804488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774339   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.535978    0.060737    2.838362 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.838362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.532206    2.063426   library hold time
                                              2.063426   data required time
---------------------------------------------------------------------------------------------
                                              2.063426   data required time
                                             -2.838362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774936   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.562628    0.059082    2.861383 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.861383   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.527259    2.086330   library hold time
                                              2.086330   data required time
---------------------------------------------------------------------------------------------
                                              2.086330   data required time
                                             -2.861383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775053   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.539835    0.046778    2.801981 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.801981   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.531855    2.025670   library hold time
                                              2.025670   data required time
---------------------------------------------------------------------------------------------
                                              2.025670   data required time
                                             -2.801981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.776312   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.555675    0.033076    2.835377 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.835377   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528843    2.058591   library hold time
                                              2.058591   data required time
---------------------------------------------------------------------------------------------
                                              2.058591   data required time
                                             -2.835377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.776786   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.607993    0.138407    2.830252 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.830252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.523057    2.052804   library hold time
                                              2.052804   data required time
---------------------------------------------------------------------------------------------
                                              2.052804   data required time
                                             -2.830252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777447   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.535172    0.058588    2.836213 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.836213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.532307    2.058481   library hold time
                                              2.058481   data required time
---------------------------------------------------------------------------------------------
                                              2.058481   data required time
                                             -2.836213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777732   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.530344    0.054700    2.842006 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.842006   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.532829    2.064049   library hold time
                                              2.064049   data required time
---------------------------------------------------------------------------------------------
                                              2.064049   data required time
                                             -2.842006   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777957   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.526631    0.059043    2.843543 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.843543   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.533239    2.064459   library hold time
                                              2.064459   data required time
---------------------------------------------------------------------------------------------
                                              2.064459   data required time
                                             -2.843543   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779083   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.582850    0.061566    2.834755 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.834755   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.525838    2.055585   library hold time
                                              2.055585   data required time
---------------------------------------------------------------------------------------------
                                              2.055585   data required time
                                             -2.834755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779170   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.560917    0.057734    2.847692 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.847692   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.527995    2.068293   library hold time
                                              2.068293   data required time
---------------------------------------------------------------------------------------------
                                              2.068293   data required time
                                             -2.847692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779399   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.561796    0.056651    2.858952 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.858952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.527604    2.078372   library hold time
                                              2.078372   data required time
---------------------------------------------------------------------------------------------
                                              2.078372   data required time
                                             -2.858952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780581   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.529605    0.052494    2.839799 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.839799   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.532923    2.059096   library hold time
                                              2.059096   data required time
---------------------------------------------------------------------------------------------
                                              2.059096   data required time
                                             -2.839799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780703   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.526411    0.054225    2.845593 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.845593   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.533264    2.064484   library hold time
                                              2.064484   data required time
---------------------------------------------------------------------------------------------
                                              2.064484   data required time
                                             -2.845593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781110   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.550749    0.042999    2.805933 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.805933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.530648    2.024463   library hold time
                                              2.024463   data required time
---------------------------------------------------------------------------------------------
                                              2.024463   data required time
                                             -2.805933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781471   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.525854    0.056934    2.841433 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.841433   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.533338    2.059511   library hold time
                                              2.059511   data required time
---------------------------------------------------------------------------------------------
                                              2.059511   data required time
                                             -2.841433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781922   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.521175    0.032175    2.814468 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.814468   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.533911    2.032294   library hold time
                                              2.032294   data required time
---------------------------------------------------------------------------------------------
                                              2.032294   data required time
                                             -2.814468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782174   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.556034    0.038971    2.811984 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.811984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.530056    2.028439   library hold time
                                              2.028439   data required time
---------------------------------------------------------------------------------------------
                                              2.028439   data required time
                                             -2.811984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783545   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.580841    0.133821    2.804755 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.804755   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.527320    2.021135   library hold time
                                              2.021135   data required time
---------------------------------------------------------------------------------------------
                                              2.021135   data required time
                                             -2.804755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783621   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.525681    0.052042    2.843410 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.843410   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.533357    2.059530   library hold time
                                              2.059530   data required time
---------------------------------------------------------------------------------------------
                                              2.059530   data required time
                                             -2.843410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783880   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.570058    0.079719    2.869677 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.869677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.526438    2.085509   library hold time
                                              2.085509   data required time
---------------------------------------------------------------------------------------------
                                              2.085509   data required time
                                             -2.869677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784169   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.554526    0.095643    2.846033 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.846033   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.530154    2.061374   library hold time
                                              2.061374   data required time
---------------------------------------------------------------------------------------------
                                              2.061374   data required time
                                             -2.846033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784658   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.558615    0.041793    2.812866 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.812866   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.529771    2.028153   library hold time
                                              2.028153   data required time
---------------------------------------------------------------------------------------------
                                              2.028153   data required time
                                             -2.812866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784713   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.520880    0.030600    2.812893 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.812893   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.533951    2.027766   library hold time
                                              2.027766   data required time
---------------------------------------------------------------------------------------------
                                              2.027766   data required time
                                             -2.812893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785127   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.555441    0.036075    2.809087 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.809087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.530129    2.023944   library hold time
                                              2.023944   data required time
---------------------------------------------------------------------------------------------
                                              2.023944   data required time
                                             -2.809087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785143   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.557362    0.059388    2.854839 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.854839   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.528388    2.068686   library hold time
                                              2.068686   data required time
---------------------------------------------------------------------------------------------
                                              2.068686   data required time
                                             -2.854839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786153   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.560205    0.055630    2.845588 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.845588   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528342    2.058090   library hold time
                                              2.058090   data required time
---------------------------------------------------------------------------------------------
                                              2.058090   data required time
                                             -2.845588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787498   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.553260    0.093614    2.844003 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.844003   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.530307    2.056480   library hold time
                                              2.056480   data required time
---------------------------------------------------------------------------------------------
                                              2.056480   data required time
                                             -2.844003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787523   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.565315    0.078322    2.873773 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.873773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.526962    2.086033   library hold time
                                              2.086033   data required time
---------------------------------------------------------------------------------------------
                                              2.086033   data required time
                                             -2.873773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787740   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.546314    0.123818    2.877042 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.877042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.529063    2.088134   library hold time
                                              2.088134   data required time
---------------------------------------------------------------------------------------------
                                              2.088134   data required time
                                             -2.877042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.788907   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.522479    0.083889    2.854011 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.854011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.533699    2.064919   library hold time
                                              2.064919   data required time
---------------------------------------------------------------------------------------------
                                              2.064919   data required time
                                             -2.854011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789092   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.568956    0.077409    2.867367 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.867367   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.526812    2.077580   library hold time
                                              2.077580   data required time
---------------------------------------------------------------------------------------------
                                              2.077580   data required time
                                             -2.867367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789787   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.570395    0.040669    2.816652 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.816652   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528468    2.026851   library hold time
                                              2.026851   data required time
---------------------------------------------------------------------------------------------
                                              2.026851   data required time
                                             -2.816652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789801   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.520482    0.032072    2.823441 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.823441   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.533988    2.032370   library hold time
                                              2.032370   data required time
---------------------------------------------------------------------------------------------
                                              2.032370   data required time
                                             -2.823441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791070   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.545469    0.064090    2.853749 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.853749   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.531156    2.062376   library hold time
                                              2.062376   data required time
---------------------------------------------------------------------------------------------
                                              2.062376   data required time
                                             -2.853749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791373   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.569899    0.038347    2.814329 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.814329   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528530    2.022345   library hold time
                                              2.022345   data required time
---------------------------------------------------------------------------------------------
                                              2.022345   data required time
                                             -2.814329   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791984   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.558195    0.048924    2.820237 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.820237   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.529817    2.028200   library hold time
                                              2.028200   data required time
---------------------------------------------------------------------------------------------
                                              2.028200   data required time
                                             -2.820237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792037   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002756    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000073    0.000036    1.000036 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007365    0.150444    1.156672    2.156709 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150444    0.000217    2.156926 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.499730    0.613196    2.770121 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.521410    0.081919    2.852041 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.852041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.533829    2.060003   library hold time
                                              2.060003   data required time
---------------------------------------------------------------------------------------------
                                              2.060003   data required time
                                             -2.852041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792038   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.527757    0.089661    2.857510 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.857510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.533115    2.064335   library hold time
                                              2.064335   data required time
---------------------------------------------------------------------------------------------
                                              2.064335   data required time
                                             -2.857510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793175   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002184    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000049    0.000024    1.000024 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.152963    1.159827    2.159852 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152963    0.000238    2.160090 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.517559    0.631279    2.791368 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.520078    0.029891    2.821259 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.821259   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.534040    2.027854   library hold time
                                              2.027854   data required time
---------------------------------------------------------------------------------------------
                                              2.027854   data required time
                                             -2.821259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793404   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.564328    0.076235    2.871686 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.871686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.527324    2.078092   library hold time
                                              2.078092   data required time
---------------------------------------------------------------------------------------------
                                              2.078092   data required time
                                             -2.871686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793595   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.559717    0.046198    2.817271 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.817271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529656    2.023471   library hold time
                                              2.023471   data required time
---------------------------------------------------------------------------------------------
                                              2.023471   data required time
                                             -2.817271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793800   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.544599    0.061868    2.851527 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.851527   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.531265    2.057438   library hold time
                                              2.057438   data required time
---------------------------------------------------------------------------------------------
                                              2.057438   data required time
                                             -2.851527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794089   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.556634    0.057322    2.852774 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.852774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528737    2.058485   library hold time
                                              2.058485   data required time
---------------------------------------------------------------------------------------------
                                              2.058485   data required time
                                             -2.852774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794289   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.525732    0.038779    2.826085 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.826085   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.533407    2.031790   library hold time
                                              2.031790   data required time
---------------------------------------------------------------------------------------------
                                              2.031790   data required time
                                             -2.826085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794296   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.544687    0.121863    2.875086 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.875086   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.529496    2.080264   library hold time
                                              2.080264   data required time
---------------------------------------------------------------------------------------------
                                              2.080264   data required time
                                             -2.875086   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794822   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.540283    0.026691    2.825549 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.825549   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.531798    2.030180   library hold time
                                              2.030180   data required time
---------------------------------------------------------------------------------------------
                                              2.030180   data required time
                                             -2.825549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795368   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002832    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000075    0.000038    1.000038 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007318    0.150025    1.156139    2.156177 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.150025    0.000214    2.156391 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.501731    0.611458    2.767848 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.526652    0.087756    2.855605 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.855605   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.533250    2.059423   library hold time
                                              2.059423   data required time
---------------------------------------------------------------------------------------------
                                              2.059423   data required time
                                             -2.855605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796182   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002378    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000057    0.000029    1.000029 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155525    2.155554 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149548    0.000212    2.155766 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.521404    0.631540    2.787306 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.525176    0.036339    2.823645 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.823645   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.533476    2.027291   library hold time
                                              2.027291   data required time
---------------------------------------------------------------------------------------------
                                              2.027291   data required time
                                             -2.823645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796354   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.532274    0.050061    2.827686 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.827686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.532684    2.031066   library hold time
                                              2.031066   data required time
---------------------------------------------------------------------------------------------
                                              2.031066   data required time
                                             -2.827686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796619   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.539856    0.023627    2.822485 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.822485   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.531852    2.025667   library hold time
                                              2.025667   data required time
---------------------------------------------------------------------------------------------
                                              2.025667   data required time
                                             -2.822485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796818   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.558523    0.050049    2.821362 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.821362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529788    2.023603   library hold time
                                              2.023603   data required time
---------------------------------------------------------------------------------------------
                                              2.023603   data required time
                                             -2.821362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797759   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.663932    0.222439    2.873339 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.873339   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.516056    2.075127   library hold time
                                              2.075127   data required time
---------------------------------------------------------------------------------------------
                                              2.075127   data required time
                                             -2.873339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798212   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.579390    0.050999    2.824188 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.824188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.527473    2.025856   library hold time
                                              2.025856   data required time
---------------------------------------------------------------------------------------------
                                              2.025856   data required time
                                             -2.824188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798332   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001817    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000038    0.000019    1.000019 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007144    0.148461    1.154190    2.154209 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.148461    0.000139    2.154348 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.524981    0.623277    2.777625 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.531454    0.047341    2.824967 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.824967   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.532782    2.026596   library hold time
                                              2.026596   data required time
---------------------------------------------------------------------------------------------
                                              2.026596   data required time
                                             -2.824967   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798370   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.645923    0.206425    2.857325 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.857325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.518594    2.058892   library hold time
                                              2.058892   data required time
---------------------------------------------------------------------------------------------
                                              2.058892   data required time
                                             -2.857325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798434   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.545004    0.079124    2.829513 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.829513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.531276    2.029659   library hold time
                                              2.029659   data required time
---------------------------------------------------------------------------------------------
                                              2.029659   data required time
                                             -2.829513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799854   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.522969    0.048261    2.832761 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.832761   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.533713    2.032095   library hold time
                                              2.032095   data required time
---------------------------------------------------------------------------------------------
                                              2.032095   data required time
                                             -2.832761   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800666   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.599597    0.128964    2.820809 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.820809   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.525246    2.019061   library hold time
                                              2.019061   data required time
---------------------------------------------------------------------------------------------
                                              2.019061   data required time
                                             -2.820809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801748   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.539362    0.082510    2.864803 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.864803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.531832    2.063051   library hold time
                                              2.063051   data required time
---------------------------------------------------------------------------------------------
                                              2.063051   data required time
                                             -2.864803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801751   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002803    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000075    0.000038    1.000038 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156010    2.156047 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149923    0.000214    2.156261 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.525894    0.594128    2.750389 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.543886    0.076948    2.827337 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.827337   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.531407    2.025221   library hold time
                                              2.025221   data required time
---------------------------------------------------------------------------------------------
                                              2.025221   data required time
                                             -2.827337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802116   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000065    0.000032    1.000032 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007637    0.152905    1.159766    2.159799 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152905    0.000232    2.160030 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.516051    0.624469    2.784500 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.522166    0.045536    2.830036 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.830036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.533809    2.027623   library hold time
                                              2.027623   data required time
---------------------------------------------------------------------------------------------
                                              2.027623   data required time
                                             -2.830036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802413   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.566792    0.072660    2.862617 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.862617   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.528798    2.060018   library hold time
                                              2.060018   data required time
---------------------------------------------------------------------------------------------
                                              2.060018   data required time
                                             -2.862617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802600   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.556190    0.041493    2.831451 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.831451   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.530039    2.028421   library hold time
                                              2.028421   data required time
---------------------------------------------------------------------------------------------
                                              2.028421   data required time
                                             -2.831451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803029   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.661661    0.220447    2.871347 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.871347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.516560    2.067327   library hold time
                                              2.067327   data required time
---------------------------------------------------------------------------------------------
                                              2.067327   data required time
                                             -2.871347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804020   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002267    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000053    0.000027    1.000027 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007249    0.149410    1.155349    2.155376 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149410    0.000211    2.155586 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.518268    0.626706    2.782293 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.538092    0.080028    2.862321 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.862321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.531985    2.058158   library hold time
                                              2.058158   data required time
---------------------------------------------------------------------------------------------
                                              2.058158   data required time
                                             -2.862321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804163   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.605405    0.135534    2.827379 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.827379   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.524597    2.022979   library hold time
                                              2.022979   data required time
---------------------------------------------------------------------------------------------
                                              2.022979   data required time
                                             -2.827379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804400   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.571533    0.132054    2.890924 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.890924   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.526274    2.085345   library hold time
                                              2.085345   data required time
---------------------------------------------------------------------------------------------
                                              2.085345   data required time
                                             -2.890924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805579   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.564266    0.063585    2.865885 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.865885   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.529077    2.060297   library hold time
                                              2.060297   data required time
---------------------------------------------------------------------------------------------
                                              2.060297   data required time
                                             -2.865885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805588   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.565994    0.070826    2.860784 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.860784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.528899    2.055072   library hold time
                                              2.055072   data required time
---------------------------------------------------------------------------------------------
                                              2.055072   data required time
                                             -2.860784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805712   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.549114    0.031261    2.834947 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.834947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.530822    2.029204   library hold time
                                              2.029204   data required time
---------------------------------------------------------------------------------------------
                                              2.029204   data required time
                                             -2.834947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805743   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.643647    0.204376    2.855276 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.855276   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.519114    2.048861   library hold time
                                              2.048861   data required time
---------------------------------------------------------------------------------------------
                                              2.048861   data required time
                                             -2.855276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806414   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.548518    0.027579    2.831266 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.831266   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.530895    2.024709   library hold time
                                              2.024709   data required time
---------------------------------------------------------------------------------------------
                                              2.024709   data required time
                                             -2.831266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806556   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.579943    0.123478    2.891032 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.891032   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.525344    2.084415   library hold time
                                              2.084415   data required time
---------------------------------------------------------------------------------------------
                                              2.084415   data required time
                                             -2.891032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806616   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.580525    0.054765    2.827954 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.827954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.527355    2.021170   library hold time
                                              2.021170   data required time
---------------------------------------------------------------------------------------------
                                              2.021170   data required time
                                             -2.827954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806784   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.647109    0.207488    2.858388 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.858388   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.519916    2.051136   library hold time
                                              2.051136   data required time
---------------------------------------------------------------------------------------------
                                              2.051136   data required time
                                             -2.858388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807253   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.562876    0.073054    2.868506 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.868506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.529231    2.060451   library hold time
                                              2.060451   data required time
---------------------------------------------------------------------------------------------
                                              2.060451   data required time
                                             -2.868506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808055   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.563372    0.061169    2.863470 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.863470   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.529189    2.055362   library hold time
                                              2.055362   data required time
---------------------------------------------------------------------------------------------
                                              2.055362   data required time
                                             -2.863470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808108   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.552146    0.042066    2.837517 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.837517   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.530486    2.028869   library hold time
                                              2.028869   data required time
---------------------------------------------------------------------------------------------
                                              2.028869   data required time
                                             -2.837517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808649   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.541930    0.118500    2.871723 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.871723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.531547    2.062767   library hold time
                                              2.062767   data required time
---------------------------------------------------------------------------------------------
                                              2.062767   data required time
                                             -2.871723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808956   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.540392    0.049577    2.839236 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.839236   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.531786    2.030169   library hold time
                                              2.030169   data required time
---------------------------------------------------------------------------------------------
                                              2.030169   data required time
                                             -2.839236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809067   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.561971    0.071000    2.866452 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.866452   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.529344    2.055517   library hold time
                                              2.055517   data required time
---------------------------------------------------------------------------------------------
                                              2.055517   data required time
                                             -2.866452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810935   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.569873    0.130105    2.888976 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.888976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.526711    2.077478   library hold time
                                              2.077478   data required time
---------------------------------------------------------------------------------------------
                                              2.077478   data required time
                                             -2.888976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811497   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002550    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000064    0.000032    1.000032 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007474    0.151428    1.157909    2.157941 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.151428    0.000228    2.158169 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.533364    0.631491    2.789659 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.539794    0.047552    2.837211 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.837211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.531859    2.025674   library hold time
                                              2.025674   data required time
---------------------------------------------------------------------------------------------
                                              2.025674   data required time
                                             -2.837211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811538   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.593426    0.152158    2.894547 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.894547   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.523853    2.082924   library hold time
                                              2.082924   data required time
---------------------------------------------------------------------------------------------
                                              2.082924   data required time
                                             -2.894547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811623   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.577952    0.120919    2.888472 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.888472   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.525817    2.076585   library hold time
                                              2.076585   data required time
---------------------------------------------------------------------------------------------
                                              2.076585   data required time
                                             -2.888472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811887   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002203    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000050    0.000025    1.000025 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007890    0.155220    1.162622    2.162647 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.155220    0.000253    2.162900 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.493031    0.590323    2.753223 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.540766    0.117059    2.870282 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.870282   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.531689    2.057862   library hold time
                                              2.057862   data required time
---------------------------------------------------------------------------------------------
                                              2.057862   data required time
                                             -2.870282   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812420   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.598339    0.152531    2.896015 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.896015   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.523310    2.082381   library hold time
                                              2.082381   data required time
---------------------------------------------------------------------------------------------
                                              2.082381   data required time
                                             -2.896015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813635   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.555786    0.076637    2.875494 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.875494   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.530015    2.061235   library hold time
                                              2.061235   data required time
---------------------------------------------------------------------------------------------
                                              2.061235   data required time
                                             -2.875494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814259   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.624090    0.186339    2.837239 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.837239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.522530    2.020913   library hold time
                                              2.020913   data required time
---------------------------------------------------------------------------------------------
                                              2.020913   data required time
                                             -2.837239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816326   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000064    0.000032    1.000032 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149923    0.000214    2.156252 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.551638    0.633706    2.789958 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.558488    0.050149    2.840106 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.840106   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529792    2.023607   library hold time
                                              2.023607   data required time
---------------------------------------------------------------------------------------------
                                              2.023607   data required time
                                             -2.840106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816500   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002566    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000064    0.000032    1.000032 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.149493    1.155458    2.155490 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149493    0.000212    2.155702 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.538394    0.643156    2.798858 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.555035    0.075014    2.873872 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.873872   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.530111    2.056284   library hold time
                                              2.056284   data required time
---------------------------------------------------------------------------------------------
                                              2.056284   data required time
                                             -2.873872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817588   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.591688    0.150289    2.892678 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.892678   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.524298    2.075066   library hold time
                                              2.075066   data required time
---------------------------------------------------------------------------------------------
                                              2.075066   data required time
                                             -2.892678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817612   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.601827    0.152274    2.900095 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.900095   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.522924    2.081995   library hold time
                                              2.081995   data required time
---------------------------------------------------------------------------------------------
                                              2.081995   data required time
                                             -2.900095   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818100   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.558429    0.045403    2.847704 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.847704   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.529791    2.028174   library hold time
                                              2.028174   data required time
---------------------------------------------------------------------------------------------
                                              2.028174   data required time
                                             -2.847704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819530   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.596580    0.150647    2.894131 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.894131   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.523757    2.074525   library hold time
                                              2.074525   data required time
---------------------------------------------------------------------------------------------
                                              2.074525   data required time
                                             -2.894131   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819606   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.579106    0.136397    2.878786 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.878786   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.527436    2.058656   library hold time
                                              2.058656   data required time
---------------------------------------------------------------------------------------------
                                              2.058656   data required time
                                             -2.878786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820130   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000070    0.000035    1.000035 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155286    2.155321 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149355    0.000210    2.155531 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.552809    0.646770    2.802301 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.557717    0.042603    2.844903 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.844903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529877    2.023692   library hold time
                                              2.023692   data required time
---------------------------------------------------------------------------------------------
                                              2.023692   data required time
                                             -2.844903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821212   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.656012    0.215462    2.866362 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.866362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.518944    2.045117   library hold time
                                              2.045117   data required time
---------------------------------------------------------------------------------------------
                                              2.045117   data required time
                                             -2.866362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821245   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002191    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000050    0.000025    1.000025 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007829    0.154663    1.161935    2.161960 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.154663    0.000250    2.162211 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.547416    0.633241    2.795451 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.554870    0.051937    2.847389 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.847389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.530192    2.024007   library hold time
                                              2.024007   data required time
---------------------------------------------------------------------------------------------
                                              2.024007   data required time
                                             -2.847389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823382   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639839    0.049745    2.886676 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.886676   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522931    2.063228   library hold time
                                              2.063228   data required time
---------------------------------------------------------------------------------------------
                                              2.063228   data required time
                                             -2.886676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823447   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.600106    0.150396    2.898217 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.898217   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.523367    2.074135   library hold time
                                              2.074135   data required time
---------------------------------------------------------------------------------------------
                                              2.074135   data required time
                                             -2.898217   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824082   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640176    0.051082    2.888013 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.888013   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522902    2.063200   library hold time
                                              2.063200   data required time
---------------------------------------------------------------------------------------------
                                              2.063200   data required time
                                             -2.888013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824813   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.566700    0.126326    2.885196 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.885196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.528808    2.060028   library hold time
                                              2.060028   data required time
---------------------------------------------------------------------------------------------
                                              2.060028   data required time
                                             -2.885196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825168   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.685716    0.231375    2.879823 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.879823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.514193    2.054491   library hold time
                                              2.054491   data required time
---------------------------------------------------------------------------------------------
                                              2.054491   data required time
                                             -2.879823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825332   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640473    0.052229    2.889159 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.889159   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522877    2.063174   library hold time
                                              2.063174   data required time
---------------------------------------------------------------------------------------------
                                              2.063174   data required time
                                             -2.889159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825985   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644273    0.059056    2.889517 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.889517   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522557    2.062854   library hold time
                                              2.062854   data required time
---------------------------------------------------------------------------------------------
                                              2.062854   data required time
                                             -2.889517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826663   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.587889    0.136699    2.884520 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.884520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.526465    2.057685   library hold time
                                              2.057685   data required time
---------------------------------------------------------------------------------------------
                                              2.057685   data required time
                                             -2.884520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826835   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640761    0.053311    2.890242 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.890242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522853    2.063150   library hold time
                                              2.063150   data required time
---------------------------------------------------------------------------------------------
                                              2.063150   data required time
                                             -2.890242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827091   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640964    0.054059    2.890989 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.890989   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522836    2.063133   library hold time
                                              2.063133   data required time
---------------------------------------------------------------------------------------------
                                              2.063133   data required time
                                             -2.890989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827856   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644681    0.060388    2.890849 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.890849   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522522    2.062820   library hold time
                                              2.062820   data required time
---------------------------------------------------------------------------------------------
                                              2.062820   data required time
                                             -2.890849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828029   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.641130    0.054660    2.891591 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.891591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522822    2.063119   library hold time
                                              2.063119   data required time
---------------------------------------------------------------------------------------------
                                              2.063119   data required time
                                             -2.891591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828472   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.641241    0.055059    2.891990 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.891990   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522813    2.063110   library hold time
                                              2.063110   data required time
---------------------------------------------------------------------------------------------
                                              2.063110   data required time
                                             -2.891990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828880   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.641297    0.055258    2.892189 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.892189   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522808    2.063105   library hold time
                                              2.063105   data required time
---------------------------------------------------------------------------------------------
                                              2.063105   data required time
                                             -2.892189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829083   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002792    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000066    0.000033    1.000033 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152753    1.159570    2.159603 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152753    0.000236    2.159839 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.513037    0.599031    2.758870 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.565862    0.125316    2.884186 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.884186   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.528913    2.055087   library hold time
                                              2.055087   data required time
---------------------------------------------------------------------------------------------
                                              2.055087   data required time
                                             -2.884186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829099   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.645085    0.061672    2.892133 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.892133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522488    2.062786   library hold time
                                              2.062786   data required time
---------------------------------------------------------------------------------------------
                                              2.062786   data required time
                                             -2.892133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829347   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.614759    0.148013    2.910947 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.910947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521494    2.080565   library hold time
                                              2.080565   data required time
---------------------------------------------------------------------------------------------
                                              2.080565   data required time
                                             -2.910947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830382   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.611954    0.156130    2.911333 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.911333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521804    2.080875   library hold time
                                              2.080875   data required time
---------------------------------------------------------------------------------------------
                                              2.080875   data required time
                                             -2.911333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830458   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.645466    0.062858    2.893318 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.893318   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522456    2.062753   library hold time
                                              2.062753   data required time
---------------------------------------------------------------------------------------------
                                              2.062753   data required time
                                             -2.893318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830565   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.625145    0.168783    2.909997 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.909997   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.520345    2.079416   library hold time
                                              2.079416   data required time
---------------------------------------------------------------------------------------------
                                              2.079416   data required time
                                             -2.909997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830581   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.645735    0.063676    2.894136 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.894136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522433    2.062731   library hold time
                                              2.062731   data required time
---------------------------------------------------------------------------------------------
                                              2.062731   data required time
                                             -2.894136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831406   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.645906    0.064191    2.894652 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.894652   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522419    2.062716   library hold time
                                              2.062716   data required time
---------------------------------------------------------------------------------------------
                                              2.062716   data required time
                                             -2.894652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831935   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639420    0.048016    2.884947 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.884947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.523234    2.052982   library hold time
                                              2.052982   data required time
---------------------------------------------------------------------------------------------
                                              2.052982   data required time
                                             -2.884947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831965   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.646055    0.064635    2.895095 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.895095   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522406    2.062704   library hold time
                                              2.062704   data required time
---------------------------------------------------------------------------------------------
                                              2.062704   data required time
                                             -2.895095   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832391   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.646100    0.064769    2.895229 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.895229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.522402    2.062700   library hold time
                                              2.062700   data required time
---------------------------------------------------------------------------------------------
                                              2.062700   data required time
                                             -2.895229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832529   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.683335    0.229327    2.877775 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.877775   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.514725    2.044472   library hold time
                                              2.044472   data required time
---------------------------------------------------------------------------------------------
                                              2.044472   data required time
                                             -2.877775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833303   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.643361    0.055939    2.886400 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.886400   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522902    2.052649   library hold time
                                              2.052649   data required time
---------------------------------------------------------------------------------------------
                                              2.052649   data required time
                                             -2.886400   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833750   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.593977    0.147837    2.891321 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.891321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.525792    2.057012   library hold time
                                              2.057012   data required time
---------------------------------------------------------------------------------------------
                                              2.057012   data required time
                                             -2.891321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.834310   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002535    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000064    0.000032    1.000032 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149923    0.000214    2.156252 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.509132    0.494648    2.650900 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.637824    0.199083    2.849983 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.849983   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.521018    2.014833   library hold time
                                              2.014833   data required time
---------------------------------------------------------------------------------------------
                                              2.014833   data required time
                                             -2.849983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835149   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002392    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000057    0.000028    1.000028 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149241    0.000210    2.155374 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.516937    0.587015    2.742389 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.587395    0.145626    2.888016 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.888016   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.526532    2.052705   library hold time
                                              2.052705   data required time
---------------------------------------------------------------------------------------------
                                              2.052705   data required time
                                             -2.888016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835310   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.688281    0.233569    2.882017 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.882017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.515362    2.046582   library hold time
                                              2.046582   data required time
---------------------------------------------------------------------------------------------
                                              2.046582   data required time
                                             -2.882017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835435   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.640269    0.051445    2.888376 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.888376   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.523163    2.052910   library hold time
                                              2.052910   data required time
---------------------------------------------------------------------------------------------
                                              2.052910   data required time
                                             -2.888376   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835465   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000057    0.000028    1.000028 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149262    1.155161    2.155190 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149262    0.000210    2.155400 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.521619    0.588084    2.743484 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.590764    0.144332    2.887816 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.887816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.526160    2.052333   library hold time
                                              2.052333   data required time
---------------------------------------------------------------------------------------------
                                              2.052333   data required time
                                             -2.887816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835484   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.607101    0.149844    2.891057 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.891057   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.524340    2.055560   library hold time
                                              2.055560   data required time
---------------------------------------------------------------------------------------------
                                              2.055560   data required time
                                             -2.891057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835497   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.615902    0.143427    2.916439 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.916439   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521368    2.080439   library hold time
                                              2.080439   data required time
---------------------------------------------------------------------------------------------
                                              2.080439   data required time
                                             -2.916439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836000   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.622974    0.166557    2.907771 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.907771   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.520838    2.071606   library hold time
                                              2.071606   data required time
---------------------------------------------------------------------------------------------
                                              2.071606   data required time
                                             -2.907771   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836165   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.613086    0.146124    2.909058 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.909058   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.521932    2.072699   library hold time
                                              2.072699   data required time
---------------------------------------------------------------------------------------------
                                              2.072699   data required time
                                             -2.909058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836359   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.610224    0.154259    2.909462 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.909462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.522248    2.073016   library hold time
                                              2.073016   data required time
---------------------------------------------------------------------------------------------
                                              2.073016   data required time
                                             -2.909462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836446   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.571846    0.092433    2.896119 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.896119   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.528239    2.059459   library hold time
                                              2.059459   data required time
---------------------------------------------------------------------------------------------
                                              2.059459   data required time
                                             -2.896119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836660   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.583894    0.128437    2.895991 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.895991   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.526907    2.058127   library hold time
                                              2.058127   data required time
---------------------------------------------------------------------------------------------
                                              2.058127   data required time
                                             -2.895991   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837864   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.641129    0.054655    2.891586 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.891586   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.523090    2.052838   library hold time
                                              2.052838   data required time
---------------------------------------------------------------------------------------------
                                              2.052838   data required time
                                             -2.891586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838748   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644950    0.061249    2.891709 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.891709   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522768    2.052515   library hold time
                                              2.052515   data required time
---------------------------------------------------------------------------------------------
                                              2.052515   data required time
                                             -2.891709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839194   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002474    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000060    0.000030    1.000030 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007673    0.153226    1.160162    2.160192 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.153226    0.000234    2.160427 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.546569    0.643260    2.803686 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.570628    0.090212    2.893898 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.893898   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.528386    2.054559   library hold time
                                              2.054559   data required time
---------------------------------------------------------------------------------------------
                                              2.054559   data required time
                                             -2.893898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839339   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.598631    0.141409    2.896612 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.896612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.525277    2.056497   library hold time
                                              2.056497   data required time
---------------------------------------------------------------------------------------------
                                              2.056497   data required time
                                             -2.896612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840115   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000077    0.000038    1.000038 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007243    0.149355    1.155288    2.155326 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149355    0.000210    2.155537 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.531335    0.612017    2.767554 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.582350    0.126517    2.894071 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.894071   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.527090    2.053263   library hold time
                                              2.053263   data required time
---------------------------------------------------------------------------------------------
                                              2.053263   data required time
                                             -2.894071   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840808   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.660728    0.209497    2.857945 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.857945   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.518479    2.016861   library hold time
                                              2.016861   data required time
---------------------------------------------------------------------------------------------
                                              2.016861   data required time
                                             -2.857945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841085   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002414    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000057    0.000028    1.000028 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.149415    1.155358    2.155387 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149415    0.000211    2.155597 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.526846    0.592224    2.747821 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.595869    0.145723    2.893544 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.893544   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.525595    2.051768   library hold time
                                              2.051768   data required time
---------------------------------------------------------------------------------------------
                                              2.051768   data required time
                                             -2.893544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841776   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.641990    0.057658    2.894589 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.894589   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.523018    2.052765   library hold time
                                              2.052765   data required time
---------------------------------------------------------------------------------------------
                                              2.052765   data required time
                                             -2.894589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841824   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.614310    0.141571    2.914583 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.914583   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.521796    2.072564   library hold time
                                              2.072564   data required time
---------------------------------------------------------------------------------------------
                                              2.072564   data required time
                                             -2.914583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842019   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.696522    0.242651    2.913586 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.913586   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.512452    2.071523   library hold time
                                              2.071523   data required time
---------------------------------------------------------------------------------------------
                                              2.071523   data required time
                                             -2.913586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842063   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.645992    0.064446    2.894907 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.894907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522680    2.052427   library hold time
                                              2.052427   data required time
---------------------------------------------------------------------------------------------
                                              2.052427   data required time
                                             -2.894907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842479   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.631774    0.146595    2.922578 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.922578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519612    2.078683   library hold time
                                              2.078683   data required time
---------------------------------------------------------------------------------------------
                                              2.078683   data required time
                                             -2.922578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843894   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.626302    0.152785    2.923858 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.923858   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.520218    2.079288   library hold time
                                              2.079288   data required time
---------------------------------------------------------------------------------------------
                                              2.079288   data required time
                                             -2.923858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844569   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642841    0.060455    2.897386 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.897386   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522946    2.052693   library hold time
                                              2.052693   data required time
---------------------------------------------------------------------------------------------
                                              2.052693   data required time
                                             -2.897386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844693   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.647221    0.067996    2.898456 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.898456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522576    2.052323   library hold time
                                              2.052323   data required time
---------------------------------------------------------------------------------------------
                                              2.052323   data required time
                                             -2.898456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846133   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.643673    0.063047    2.899977 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.899977   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522876    2.052623   library hold time
                                              2.052623   data required time
---------------------------------------------------------------------------------------------
                                              2.052623   data required time
                                             -2.899977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847355   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.694196    0.240674    2.911608 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.911608   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.512962    2.063730   library hold time
                                              2.063730   data required time
---------------------------------------------------------------------------------------------
                                              2.063730   data required time
                                             -2.911608   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847879   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.648235    0.070766    2.901227 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.901227   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522491    2.052238   library hold time
                                              2.052238   data required time
---------------------------------------------------------------------------------------------
                                              2.052238   data required time
                                             -2.901227   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848989   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.629579    0.144054    2.920037 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.920037   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.520108    2.070876   library hold time
                                              2.070876   data required time
---------------------------------------------------------------------------------------------
                                              2.070876   data required time
                                             -2.920037   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849161   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.697896    0.241759    2.890208 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.890208   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.514312    2.040485   library hold time
                                              2.040485   data required time
---------------------------------------------------------------------------------------------
                                              2.040485   data required time
                                             -2.890208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849723   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644526    0.065586    2.902516 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.902516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522803    2.052551   library hold time
                                              2.052551   data required time
---------------------------------------------------------------------------------------------
                                              2.052551   data required time
                                             -2.902516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849966   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.624631    0.150916    2.921988 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.921988   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.520655    2.071423   library hold time
                                              2.071423   data required time
---------------------------------------------------------------------------------------------
                                              2.071423   data required time
                                             -2.921988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.850566   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.610578    0.143266    2.906200 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.906200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.523956    2.055176   library hold time
                                              2.055176   data required time
---------------------------------------------------------------------------------------------
                                              2.055176   data required time
                                             -2.906200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851025   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649082    0.072989    2.903449 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.903449   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522419    2.052166   library hold time
                                              2.052166   data required time
---------------------------------------------------------------------------------------------
                                              2.052166   data required time
                                             -2.903449   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851283   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002393    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000057    0.000028    1.000028 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007230    0.149241    1.155135    2.155164 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149241    0.000210    2.155374 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.546091    0.607560    2.762934 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.607483    0.139694    2.902628 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.902628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.524310    2.050484   library hold time
                                              2.050484   data required time
---------------------------------------------------------------------------------------------
                                              2.050484   data required time
                                             -2.902628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852144   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.645346    0.067922    2.904853 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.904853   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522734    2.052482   library hold time
                                              2.052482   data required time
---------------------------------------------------------------------------------------------
                                              2.052482   data required time
                                             -2.904853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852371   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002081    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000047    0.000023    1.000023 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007073    0.147831    1.153382    2.153405 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.147831    0.000135    2.153540 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.533734    0.587673    2.741214 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.617421    0.160803    2.902017 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.902017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.523211    2.049385   library hold time
                                              2.049385   data required time
---------------------------------------------------------------------------------------------
                                              2.049385   data required time
                                             -2.902017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852632   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650139    0.075661    2.906121 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.906121   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522330    2.052077   library hold time
                                              2.052077   data required time
---------------------------------------------------------------------------------------------
                                              2.052077   data required time
                                             -2.906121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854044   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001845    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000038    0.000019    1.000019 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007408    0.150828    1.157146    2.157165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150828    0.000220    2.157385 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.534119    0.597818    2.755203 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.605951    0.149590    2.904793 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.904793   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.524480    2.050653   library hold time
                                              2.050653   data required time
---------------------------------------------------------------------------------------------
                                              2.050653   data required time
                                             -2.904793   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854140   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.634000    0.162965    2.934277 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.934277   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519366    2.078437   library hold time
                                              2.078437   data required time
---------------------------------------------------------------------------------------------
                                              2.078437   data required time
                                             -2.934277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855840   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.611908    0.138743    2.911755 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.911755   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.523809    2.055028   library hold time
                                              2.055028   data required time
---------------------------------------------------------------------------------------------
                                              2.055028   data required time
                                             -2.911755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856726   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651372    0.078648    2.909109 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.909109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.522226    2.051973   library hold time
                                              2.051973   data required time
---------------------------------------------------------------------------------------------
                                              2.051973   data required time
                                             -2.909109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857136   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007025    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000161    0.000080    1.000080 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162556    0.205295    0.315889    1.315969 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.207073    0.015447    1.331417 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.237034    1.078596    0.854525    2.185942 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.087803    0.081019    2.266961 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.212306    0.412476    0.598337    2.865298 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.412657    0.007918    2.873216 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.873216   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.488660    2.014833   library hold time
                                              2.014833   data required time
---------------------------------------------------------------------------------------------
                                              2.014833   data required time
                                             -2.873216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858383   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001843    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000038    0.000019    1.000019 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007413    0.150879    1.157211    2.157230 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150879    0.000220    2.157450 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.552325    0.615562    2.773012 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.609790    0.136218    2.909230 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.909230   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.524055    2.050229   library hold time
                                              2.050229   data required time
---------------------------------------------------------------------------------------------
                                              2.050229   data required time
                                             -2.909230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859002   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.732480    0.270402    2.918851 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.918851   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508728    2.059495   library hold time
                                              2.059495   data required time
---------------------------------------------------------------------------------------------
                                              2.059495   data required time
                                             -2.918851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859355   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.632263    0.161094    2.932406 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.932406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519811    2.070579   library hold time
                                              2.070579   data required time
---------------------------------------------------------------------------------------------
                                              2.070579   data required time
                                             -2.932406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861828   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.677325    0.224097    2.872545 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.872545   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.516650    2.010465   library hold time
                                              2.010465   data required time
---------------------------------------------------------------------------------------------
                                              2.010465   data required time
                                             -2.872545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862080   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.690730    0.237716    2.908651 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.908651   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.515092    2.046312   library hold time
                                              2.046312   data required time
---------------------------------------------------------------------------------------------
                                              2.046312   data required time
                                             -2.908651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862339   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.654538    0.165459    2.938648 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.938648   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.517095    2.076166   library hold time
                                              2.076166   data required time
---------------------------------------------------------------------------------------------
                                              2.076166   data required time
                                             -2.938648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862482   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002157    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000050    0.000025    1.000025 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007671    0.153215    1.160143    2.160168 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.153215    0.000242    2.160410 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.520757    0.488039    2.648448 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.745895    0.281224    2.929672 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.929672   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.506992    2.066063   library hold time
                                              2.066063   data required time
---------------------------------------------------------------------------------------------
                                              2.066063   data required time
                                             -2.929672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863609   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002573    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000064    0.000032    1.000032 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007306    0.149923    1.156006    2.156038 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149923    0.000214    2.156252 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.517813    0.514683    2.670935 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.687600    0.235033    2.905967 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.905967   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.515450    2.041624   library hold time
                                              2.041624   data required time
---------------------------------------------------------------------------------------------
                                              2.041624   data required time
                                             -2.905967   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864344   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.619790    0.147319    2.918632 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.918632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522937    2.054157   library hold time
                                              2.054157   data required time
---------------------------------------------------------------------------------------------
                                              2.054157   data required time
                                             -2.918632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864475   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.622129    0.148091    2.919164 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.919164   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522678    2.053898   library hold time
                                              2.053898   data required time
---------------------------------------------------------------------------------------------
                                              2.053898   data required time
                                             -2.919164   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865266   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002385    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000057    0.000028    1.000028 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007547    0.152090    1.158738    2.158767 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.152090    0.000231    2.158998 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.554348    0.612076    2.771073 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.619081    0.144610    2.915683 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.915683   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.523028    2.049201   library hold time
                                              2.049201   data required time
---------------------------------------------------------------------------------------------
                                              2.049201   data required time
                                             -2.915683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.866482   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.652732    0.163488    2.936677 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.936677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.517547    2.068315   library hold time
                                              2.068315   data required time
---------------------------------------------------------------------------------------------
                                              2.068315   data required time
                                             -2.936677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.868362   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.720930    0.246472    2.938317 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.938317   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.509753    2.068824   library hold time
                                              2.068824   data required time
---------------------------------------------------------------------------------------------
                                              2.068824   data required time
                                             -2.938317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869493   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.639843    0.149050    2.922239 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.922239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.520719    2.051939   library hold time
                                              2.051939   data required time
---------------------------------------------------------------------------------------------
                                              2.051939   data required time
                                             -2.922239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870300   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.636003    0.151420    2.927403 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.927403   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521144    2.052364   library hold time
                                              2.052364   data required time
---------------------------------------------------------------------------------------------
                                              2.052364   data required time
                                             -2.927403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875039   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.718442    0.244320    2.936165 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.936165   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.510280    2.061048   library hold time
                                              2.061048   data required time
---------------------------------------------------------------------------------------------
                                              2.061048   data required time
                                             -2.936165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875117   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000048    0.000024    1.000024 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007114    0.148189    1.153844    2.153868 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.148189    0.000136    2.154004 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.566359    0.621979    2.775983 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.633803    0.148921    2.924903 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.924903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521400    2.047573   library hold time
                                              2.047573   data required time
---------------------------------------------------------------------------------------------
                                              2.047573   data required time
                                             -2.924903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877330   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002923    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000076    0.000038    1.000038 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007765    0.154067    1.161216    2.161254 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.154067    0.000237    2.161491 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.552126    0.609821    2.771312 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.627958    0.156410    2.927722 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.927722   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.522046    2.048219   library hold time
                                              2.048219   data required time
---------------------------------------------------------------------------------------------
                                              2.048219   data required time
                                             -2.927722   data arrival time
---------------------------------------------------------------------------------------------
                                              0.879503   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002368    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000056    0.000028    1.000028 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.149282    1.155188    2.155216 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149282    0.000210    2.155426 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.573052    0.617763    2.773189 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.648218    0.158510    2.931699 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.931699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.519806    2.045979   library hold time
                                              2.045979   data required time
---------------------------------------------------------------------------------------------
                                              2.045979   data required time
                                             -2.931699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885720   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.716555    0.242683    2.934528 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.934528   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.512236    2.043455   library hold time
                                              2.043455   data required time
---------------------------------------------------------------------------------------------
                                              2.043455   data required time
                                             -2.934528   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891073   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002600    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000063    0.000032    1.000031 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007675    0.153247    1.160197    2.160228 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.153247    0.000231    2.160459 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.544276    0.531386    2.691845 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.711908    0.238635    2.930480 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.930480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.512762    2.038935   library hold time
                                              2.038935   data required time
---------------------------------------------------------------------------------------------
                                              2.038935   data required time
                                             -2.930480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891544   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.676562    0.127622    2.964553 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.964553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519538    2.070306   library hold time
                                              2.070306   data required time
---------------------------------------------------------------------------------------------
                                              2.070306   data required time
                                             -2.964553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894247   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.677461    0.128946    2.965877 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.965877   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519462    2.070230   library hold time
                                              2.070230   data required time
---------------------------------------------------------------------------------------------
                                              2.070230   data required time
                                             -2.965877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895647   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.678091    0.129868    2.966799 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.966799   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519409    2.070177   library hold time
                                              2.070177   data required time
---------------------------------------------------------------------------------------------
                                              2.070177   data required time
                                             -2.966799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896622   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.678564    0.130556    2.967487 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.967487   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519369    2.070137   library hold time
                                              2.070137   data required time
---------------------------------------------------------------------------------------------
                                              2.070137   data required time
                                             -2.967487   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897350   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.679139    0.131388    2.968319 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.968319   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519320    2.070088   library hold time
                                              2.070088   data required time
---------------------------------------------------------------------------------------------
                                              2.070088   data required time
                                             -2.968319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898231   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685926    0.137873    2.968333 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.968333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518748    2.069515   library hold time
                                              2.069515   data required time
---------------------------------------------------------------------------------------------
                                              2.069515   data required time
                                             -2.968333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898818   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.679565    0.132000    2.968931 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.968931   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519284    2.070052   library hold time
                                              2.070052   data required time
---------------------------------------------------------------------------------------------
                                              2.070052   data required time
                                             -2.968931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898879   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.679694    0.132185    2.969116 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.969116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.519273    2.070041   library hold time
                                              2.070041   data required time
---------------------------------------------------------------------------------------------
                                              2.070041   data required time
                                             -2.969116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.899075   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.687123    0.139499    2.969959 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.969959   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518646    2.069414   library hold time
                                              2.069414   data required time
---------------------------------------------------------------------------------------------
                                              2.069414   data required time
                                             -2.969959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900545   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.688227    0.140983    2.971444 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.971444   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518553    2.069321   library hold time
                                              2.069321   data required time
---------------------------------------------------------------------------------------------
                                              2.069321   data required time
                                             -2.971444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902123   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.688766    0.141706    2.972166 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.972166   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518508    2.069275   library hold time
                                              2.069275   data required time
---------------------------------------------------------------------------------------------
                                              2.069275   data required time
                                             -2.972166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902890   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.689172    0.142246    2.972706 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.972706   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518474    2.069241   library hold time
                                              2.069241   data required time
---------------------------------------------------------------------------------------------
                                              2.069241   data required time
                                             -2.972706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903465   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.689442    0.142605    2.973065 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.973065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518451    2.069219   library hold time
                                              2.069219   data required time
---------------------------------------------------------------------------------------------
                                              2.069219   data required time
                                             -2.973065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903846   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.689594    0.142807    2.973267 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.973267   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.518438    2.069206   library hold time
                                              2.069206   data required time
---------------------------------------------------------------------------------------------
                                              2.069206   data required time
                                             -2.973267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904061   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.585208    0.037741    2.856591 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.856591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323759    1.864056   library hold time
                                              1.864056   data required time
---------------------------------------------------------------------------------------------
                                              1.864056   data required time
                                             -2.856591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.992535   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.584847    0.035889    2.854739 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.854739   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.324032    1.853780   library hold time
                                              1.853780   data required time
---------------------------------------------------------------------------------------------
                                              1.853780   data required time
                                             -2.854739   data arrival time
---------------------------------------------------------------------------------------------
                                              1.000960   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.592834    0.064627    2.883477 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.883477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323198    1.882269   library hold time
                                              1.882269   data required time
---------------------------------------------------------------------------------------------
                                              1.882269   data required time
                                             -2.883477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.001208   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.608504    0.037666    2.868950 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.868950   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323745    1.864042   library hold time
                                              1.864042   data required time
---------------------------------------------------------------------------------------------
                                              1.864042   data required time
                                             -2.868950   data arrival time
---------------------------------------------------------------------------------------------
                                              1.004908   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.591913    0.062053    2.880904 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.880904   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323456    1.874223   library hold time
                                              1.874223   data required time
---------------------------------------------------------------------------------------------
                                              1.874223   data required time
                                             -2.880904   data arrival time
---------------------------------------------------------------------------------------------
                                              1.006680   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.679442    0.149950    2.871863 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.871863   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323702    1.864000   library hold time
                                              1.864000   data required time
---------------------------------------------------------------------------------------------
                                              1.864000   data required time
                                             -2.871863   data arrival time
---------------------------------------------------------------------------------------------
                                              1.007863   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.674424    0.144119    2.866031 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.866031   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323979    1.853726   library hold time
                                              1.853726   data required time
---------------------------------------------------------------------------------------------
                                              1.853726   data required time
                                             -2.866031   data arrival time
---------------------------------------------------------------------------------------------
                                              1.012305   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.617461    0.069142    2.900426 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.900426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323183    1.882254   library hold time
                                              1.882254   data required time
---------------------------------------------------------------------------------------------
                                              1.882254   data required time
                                             -2.900426   data arrival time
---------------------------------------------------------------------------------------------
                                              1.018172   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002726    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000060    0.000030    1.000030 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.064524    0.313081    0.388348    1.388378 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.314145    0.014896    1.403274 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.032255    0.185808    0.647242    2.050516 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.185823    0.001789    2.052305 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.241375    0.617504    0.528102    2.580407 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.622333    0.044679    2.625086 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.224243    0.249267    0.387515    3.012601 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.255434    0.030707    3.043307 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              3.043307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.492589    2.022336   library hold time
                                              2.022336   data required time
---------------------------------------------------------------------------------------------
                                              2.022336   data required time
                                             -3.043307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020971   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.610047    0.044949    2.876233 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.876233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.324017    1.853764   library hold time
                                              1.853764   data required time
---------------------------------------------------------------------------------------------
                                              1.853764   data required time
                                             -2.876233   data arrival time
---------------------------------------------------------------------------------------------
                                              1.022469   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.616605    0.066835    2.898118 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.898118   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323441    1.874208   library hold time
                                              1.874208   data required time
---------------------------------------------------------------------------------------------
                                              1.874208   data required time
                                             -2.898118   data arrival time
---------------------------------------------------------------------------------------------
                                              1.023910   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.676306    0.052655    2.888231 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.888231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323704    1.864002   library hold time
                                              1.864002   data required time
---------------------------------------------------------------------------------------------
                                              1.864002   data required time
                                             -2.888231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024230   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.675175    0.047691    2.883268 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.883268   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323978    1.853725   library hold time
                                              1.853725   data required time
---------------------------------------------------------------------------------------------
                                              1.853725   data required time
                                             -2.883268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.029542   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.594928    0.070103    2.888954 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.888954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325269    1.856489   library hold time
                                              1.856489   data required time
---------------------------------------------------------------------------------------------
                                              1.856489   data required time
                                             -2.888954   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032465   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.593862    0.067368    2.886218 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.886218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325285    1.851458   library hold time
                                              1.851458   data required time
---------------------------------------------------------------------------------------------
                                              1.851458   data required time
                                             -2.886218   data arrival time
---------------------------------------------------------------------------------------------
                                              1.034760   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.587148    0.046283    2.865134 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.865134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325358    1.823740   library hold time
                                              1.823740   data required time
---------------------------------------------------------------------------------------------
                                              1.823740   data required time
                                             -2.865134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.041393   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.663932    0.057039    2.924124 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.924124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323155    1.882226   library hold time
                                              1.882226   data required time
---------------------------------------------------------------------------------------------
                                              1.882226   data required time
                                             -2.924124   data arrival time
---------------------------------------------------------------------------------------------
                                              1.041898   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002818    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000075    0.000038    1.000038 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.150013    0.000214    2.156376 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.581648    0.662474    2.818850 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.586584    0.043993    2.862844 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.862844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325366    1.819181   library hold time
                                              1.819181   data required time
---------------------------------------------------------------------------------------------
                                              1.819181   data required time
                                             -2.862844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043662   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.645958    0.047259    2.911234 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.911234   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323723    1.864020   library hold time
                                              1.864020   data required time
---------------------------------------------------------------------------------------------
                                              1.864020   data required time
                                             -2.911234   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047214   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.663225    0.054453    2.921537 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.921537   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323413    1.874180   library hold time
                                              1.874180   data required time
---------------------------------------------------------------------------------------------
                                              1.874180   data required time
                                             -2.921537   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047356   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.678823    0.149238    2.871150 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.871150   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325303    1.823685   library hold time
                                              1.823685   data required time
---------------------------------------------------------------------------------------------
                                              1.823685   data required time
                                             -2.871150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047465   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.668779    0.044526    2.911617 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.911617   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323709    1.864006   library hold time
                                              1.864006   data required time
---------------------------------------------------------------------------------------------
                                              1.864006   data required time
                                             -2.911617   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047611   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.675730    0.145649    2.867562 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.867562   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325313    1.819128   library hold time
                                              1.819128   data required time
---------------------------------------------------------------------------------------------
                                              1.819128   data required time
                                             -2.867562   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048434   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.651795    0.067457    2.931432 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.931432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323162    1.882233   library hold time
                                              1.882233   data required time
---------------------------------------------------------------------------------------------
                                              1.882233   data required time
                                             -2.931432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049199   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.620649    0.077106    2.908390 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.908390   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325254    1.856474   library hold time
                                              1.856474   data required time
---------------------------------------------------------------------------------------------
                                              1.856474   data required time
                                             -2.908390   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051916   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.661861    0.049013    2.916096 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.916096   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323713    1.864010   library hold time
                                              1.864010   data required time
---------------------------------------------------------------------------------------------
                                              1.864010   data required time
                                             -2.916096   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052086   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.644873    0.042294    2.906270 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.906270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323996    1.853744   library hold time
                                              1.853744   data required time
---------------------------------------------------------------------------------------------
                                              1.853744   data required time
                                             -2.906270   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052526   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.672500    0.045139    2.916585 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.916585   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323707    1.864004   library hold time
                                              1.864004   data required time
---------------------------------------------------------------------------------------------
                                              1.864004   data required time
                                             -2.916585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052581   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.619349    0.073965    2.905249 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.905249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325270    1.851443   library hold time
                                              1.851443   data required time
---------------------------------------------------------------------------------------------
                                              1.851443   data required time
                                             -2.905249   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053806   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.650646    0.064031    2.928006 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.928006   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323420    1.874188   library hold time
                                              1.874188   data required time
---------------------------------------------------------------------------------------------
                                              1.874188   data required time
                                             -2.928006   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053818   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261713    0.015936    1.394983 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.171772    0.387736    0.615654    2.010637 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.397293    0.048568    2.059205 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.232350    0.598468    0.597338    2.656543 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.601140    0.033385    2.689928 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.222094    0.244310    0.377083    3.067010 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.251472    0.032823    3.099833 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              3.099833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.493090    2.043857   library hold time
                                              2.043857   data required time
---------------------------------------------------------------------------------------------
                                              2.043857   data required time
                                             -3.099833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.055976   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.660815    0.044296    2.911380 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.911380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323987    1.853734   library hold time
                                              1.853734   data required time
---------------------------------------------------------------------------------------------
                                              1.853734   data required time
                                             -2.911380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057646   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.669513    0.047910    2.915001 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.915001   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323982    1.853729   library hold time
                                              1.853729   data required time
---------------------------------------------------------------------------------------------
                                              1.853729   data required time
                                             -2.915001   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061272   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.678213    0.076532    2.943623 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.943623   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323147    1.882218   library hold time
                                              1.882218   data required time
---------------------------------------------------------------------------------------------
                                              1.882218   data required time
                                             -2.943623   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061406   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.675676    0.049972    2.885549 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.885549   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325304    1.823687   library hold time
                                              1.823687   data required time
---------------------------------------------------------------------------------------------
                                              1.823687   data required time
                                             -2.885549   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061862   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.674826    0.046004    2.881581 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.881581   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325314    1.819128   library hold time
                                              1.819128   data required time
---------------------------------------------------------------------------------------------
                                              1.819128   data required time
                                             -2.881581   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062452   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.680713    0.073749    2.945195 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.945195   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323145    1.882216   library hold time
                                              1.882216   data required time
---------------------------------------------------------------------------------------------
                                              1.882216   data required time
                                             -2.945195   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062979   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.672598    0.045606    2.917052 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.917052   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323980    1.853727   library hold time
                                              1.853727   data required time
---------------------------------------------------------------------------------------------
                                              1.853727   data required time
                                             -2.917052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063325   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.613512    0.057671    2.888954 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.888954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325342    1.823724   library hold time
                                              1.823724   data required time
---------------------------------------------------------------------------------------------
                                              1.823724   data required time
                                             -2.888954   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065230   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.676866    0.072906    2.939997 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.939997   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323405    1.874172   library hold time
                                              1.874172   data required time
---------------------------------------------------------------------------------------------
                                              1.874172   data required time
                                             -2.939997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065824   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002854    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000078    0.000039    1.000039 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007396    0.150726    1.157029    2.157068 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150726    0.000217    2.157285 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.605137    0.673998    2.831284 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.612337    0.053735    2.885019 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.885019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325351    1.819166   library hold time
                                              1.819166   data required time
---------------------------------------------------------------------------------------------
                                              1.819166   data required time
                                             -2.885019   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065853   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.679425    0.070112    2.941557 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.941557   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323403    1.874171   library hold time
                                              1.874171   data required time
---------------------------------------------------------------------------------------------
                                              1.874171   data required time
                                             -2.941557   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067387   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.638066    0.045234    2.939179 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.939179   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.324086    1.864384   library hold time
                                              1.864384   data required time
---------------------------------------------------------------------------------------------
                                              1.864384   data required time
                                             -2.939179   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074796   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.703740    0.064822    2.958760 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.958760   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323131    1.882202   library hold time
                                              1.882202   data required time
---------------------------------------------------------------------------------------------
                                              1.882202   data required time
                                             -2.958760   data arrival time
---------------------------------------------------------------------------------------------
                                              1.076558   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.698841    0.072799    2.960647 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.960647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323134    1.882205   library hold time
                                              1.882205   data required time
---------------------------------------------------------------------------------------------
                                              1.882205   data required time
                                             -2.960647   data arrival time
---------------------------------------------------------------------------------------------
                                              1.078442   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.693523    0.055182    2.943030 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.943030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323694    1.863991   library hold time
                                              1.863991   data required time
---------------------------------------------------------------------------------------------
                                              1.863991   data required time
                                             -2.943030   data arrival time
---------------------------------------------------------------------------------------------
                                              1.079039   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.654289    0.074326    2.938301 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.938301   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325233    1.856454   library hold time
                                              1.856454   data required time
---------------------------------------------------------------------------------------------
                                              1.856454   data required time
                                             -2.938301   data arrival time
---------------------------------------------------------------------------------------------
                                              1.081848   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.697484    0.068769    2.956618 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.956618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323392    1.874160   library hold time
                                              1.874160   data required time
---------------------------------------------------------------------------------------------
                                              1.874160   data required time
                                             -2.956618   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082458   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.653057    0.071019    2.934994 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.934994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325250    1.851423   library hold time
                                              1.851423   data required time
---------------------------------------------------------------------------------------------
                                              1.851423   data required time
                                             -2.934994   data arrival time
---------------------------------------------------------------------------------------------
                                              1.083572   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.692171    0.049583    2.937431 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.937431   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323968    1.853715   library hold time
                                              1.853715   data required time
---------------------------------------------------------------------------------------------
                                              1.853715   data required time
                                             -2.937431   data arrival time
---------------------------------------------------------------------------------------------
                                              1.083716   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.703520    0.064093    2.958030 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.958030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323389    1.874156   library hold time
                                              1.874156   data required time
---------------------------------------------------------------------------------------------
                                              1.874156   data required time
                                             -2.958030   data arrival time
---------------------------------------------------------------------------------------------
                                              1.083874   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.701183    0.055662    2.949600 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.949600   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.323689    1.863987   library hold time
                                              1.863987   data required time
---------------------------------------------------------------------------------------------
                                              1.863987   data required time
                                             -2.949600   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085613   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.699371    0.047981    2.941919 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.941919   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.323964    1.853711   library hold time
                                              1.853711   data required time
---------------------------------------------------------------------------------------------
                                              1.853711   data required time
                                             -2.941919   data arrival time
---------------------------------------------------------------------------------------------
                                              1.088208   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.648543    0.078269    2.972214 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.972214   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323551    1.882621   library hold time
                                              1.882621   data required time
---------------------------------------------------------------------------------------------
                                              1.882621   data required time
                                             -2.972214   data arrival time
---------------------------------------------------------------------------------------------
                                              1.089593   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.646616    0.049997    2.913972 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.913972   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325322    1.823704   library hold time
                                              1.823704   data required time
---------------------------------------------------------------------------------------------
                                              1.823704   data required time
                                             -2.913972   data arrival time
---------------------------------------------------------------------------------------------
                                              1.090267   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002571    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000061    0.000030    1.000030 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.153416    1.160395    2.160425 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.153416    0.000239    2.160664 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.640799    0.703311    2.863975 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.645650    0.045911    2.909886 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.909886   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325331    1.819146   library hold time
                                              1.819146   data required time
---------------------------------------------------------------------------------------------
                                              1.819146   data required time
                                             -2.909886   data arrival time
---------------------------------------------------------------------------------------------
                                              1.090741   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.681788    0.085381    2.952472 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.952472   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325217    1.856437   library hold time
                                              1.856437   data required time
---------------------------------------------------------------------------------------------
                                              1.856437   data required time
                                             -2.952472   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096035   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.683925    0.082086    2.953532 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.953532   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325216    1.856436   library hold time
                                              1.856436   data required time
---------------------------------------------------------------------------------------------
                                              1.856436   data required time
                                             -2.953532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097096   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.680174    0.081511    2.948601 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.948601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325233    1.851406   library hold time
                                              1.851406   data required time
---------------------------------------------------------------------------------------------
                                              1.851406   data required time
                                             -2.948601   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097195   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.682486    0.078465    2.949911 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.949911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325232    1.851405   library hold time
                                              1.851405   data required time
---------------------------------------------------------------------------------------------
                                              1.851405   data required time
                                             -2.949911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.098505   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.662697    0.052427    2.919511 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.919511   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325321    1.819136   library hold time
                                              1.819136   data required time
---------------------------------------------------------------------------------------------
                                              1.819136   data required time
                                             -2.919511   data arrival time
---------------------------------------------------------------------------------------------
                                              1.100375   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.791851    0.261469    2.983381 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.983381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323078    1.882149   library hold time
                                              1.882149   data required time
---------------------------------------------------------------------------------------------
                                              1.882149   data required time
                                             -2.983381   data arrival time
---------------------------------------------------------------------------------------------
                                              1.101232   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.664438    0.058808    2.925892 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.925892   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325311    1.823694   library hold time
                                              1.823694   data required time
---------------------------------------------------------------------------------------------
                                              1.823694   data required time
                                             -2.925892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102198   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.672662    0.060064    2.927155 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.927155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325306    1.823689   library hold time
                                              1.823689   data required time
---------------------------------------------------------------------------------------------
                                              1.823689   data required time
                                             -2.927155   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103466   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.704257    0.066509    2.960447 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.960447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325203    1.856423   library hold time
                                              1.856423   data required time
---------------------------------------------------------------------------------------------
                                              1.856423   data required time
                                             -2.960447   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104024   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002808    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000075    0.000038    1.000038 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.150013    0.000214    2.156376 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.664460    0.710715    2.867091 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.671592    0.056272    2.923363 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.923363   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325316    1.819130   library hold time
                                              1.819130   data required time
---------------------------------------------------------------------------------------------
                                              1.819130   data required time
                                             -2.923363   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104233   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.703216    0.063064    2.957002 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.957002   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325220    1.851393   library hold time
                                              1.851393   data required time
---------------------------------------------------------------------------------------------
                                              1.851393   data required time
                                             -2.957002   data arrival time
---------------------------------------------------------------------------------------------
                                              1.105609   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.788623    0.258584    2.980496 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.980496   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323337    1.874105   library hold time
                                              1.874105   data required time
---------------------------------------------------------------------------------------------
                                              1.874105   data required time
                                             -2.980496   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106391   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.676037    0.059384    2.930830 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.930830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325304    1.823687   library hold time
                                              1.823687   data required time
---------------------------------------------------------------------------------------------
                                              1.823687   data required time
                                             -2.930830   data arrival time
---------------------------------------------------------------------------------------------
                                              1.107144   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002869    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000076    0.000038    1.000038 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150061    1.156186    2.156224 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.150061    0.000214    2.156438 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.668065    0.715008    2.871446 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.674945    0.055443    2.926889 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.926889   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325313    1.819128   library hold time
                                              1.819128   data required time
---------------------------------------------------------------------------------------------
                                              1.819128   data required time
                                             -2.926889   data arrival time
---------------------------------------------------------------------------------------------
                                              1.107761   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.701129    0.079103    2.966951 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.966951   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325205    1.856425   library hold time
                                              1.856425   data required time
---------------------------------------------------------------------------------------------
                                              1.856425   data required time
                                             -2.966951   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110526   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.699692    0.075208    2.963057 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.963057   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325222    1.851395   library hold time
                                              1.851395   data required time
---------------------------------------------------------------------------------------------
                                              1.851395   data required time
                                             -2.963057   data arrival time
---------------------------------------------------------------------------------------------
                                              1.111662   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.691467    0.046361    2.934209 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.934209   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325304    1.819118   library hold time
                                              1.819118   data required time
---------------------------------------------------------------------------------------------
                                              1.819118   data required time
                                             -2.934209   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115091   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002844    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000075    0.000038    1.000038 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150065    1.156189    2.156227 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.150065    0.000215    2.156442 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.686891    0.731407    2.887848 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.692618    0.051511    2.939359 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.939359   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325294    1.823677   library hold time
                                              1.823677   data required time
---------------------------------------------------------------------------------------------
                                              1.823677   data required time
                                             -2.939359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115682   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.700681    0.053656    2.947594 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.947594   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325289    1.823672   library hold time
                                              1.823672   data required time
---------------------------------------------------------------------------------------------
                                              1.823672   data required time
                                             -2.947594   data arrival time
---------------------------------------------------------------------------------------------
                                              1.123923   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001832    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000038    0.000019    1.000019 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.148507    1.154249    2.154268 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.148507    0.000139    2.154407 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.694479    0.739531    2.893938 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.699736    0.049637    2.943575 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.943575   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325299    1.819113   library hold time
                                              1.819113   data required time
---------------------------------------------------------------------------------------------
                                              1.819113   data required time
                                             -2.943575   data arrival time
---------------------------------------------------------------------------------------------
                                              1.124462   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.690525    0.117269    2.984353 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.984353   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325212    1.856432   library hold time
                                              1.856432   data required time
---------------------------------------------------------------------------------------------
                                              1.856432   data required time
                                             -2.984353   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127921   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.749077    0.174767    3.010344 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              3.010344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.323104    1.882175   library hold time
                                              1.882175   data required time
---------------------------------------------------------------------------------------------
                                              1.882175   data required time
                                             -3.010344   data arrival time
---------------------------------------------------------------------------------------------
                                              1.128169   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002240    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000052    0.000026    1.000026 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007722    0.153679    1.160716    2.160742 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153679    0.000246    2.160988 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.656517    0.706096    2.867084 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.688611    0.113991    2.981075 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.981075   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325228    1.851401   library hold time
                                              1.851401   data required time
---------------------------------------------------------------------------------------------
                                              1.851401   data required time
                                             -2.981075   data arrival time
---------------------------------------------------------------------------------------------
                                              1.129673   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.745773    0.170940    3.006517 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              3.006517   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323363    1.874131   library hold time
                                              1.874131   data required time
---------------------------------------------------------------------------------------------
                                              1.874131   data required time
                                             -3.006517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132386   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.799026    0.267836    2.989748 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.989748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325147    1.856367   library hold time
                                              1.856367   data required time
---------------------------------------------------------------------------------------------
                                              1.856367   data required time
                                             -2.989748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.133382   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002319    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000054    0.000027    1.000027 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007264    0.149548    1.155524    2.155552 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149548    0.000212    2.155764 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.614121    0.566149    2.721913 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.795867    0.265040    2.986952 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.986952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325164    1.851337   library hold time
                                              1.851337   data required time
---------------------------------------------------------------------------------------------
                                              1.851337   data required time
                                             -2.986952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.135615   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.676309    0.126990    3.020935 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              3.020935   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.323863    1.874631   library hold time
                                              1.874631   data required time
---------------------------------------------------------------------------------------------
                                              1.874631   data required time
                                             -3.020935   data arrival time
---------------------------------------------------------------------------------------------
                                              1.146304   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.665586    0.110828    3.004774 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              3.004774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.324414    1.854162   library hold time
                                              1.854162   data required time
---------------------------------------------------------------------------------------------
                                              1.854162   data required time
                                             -3.004774   data arrival time
---------------------------------------------------------------------------------------------
                                              1.150612   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.754859    0.181325    3.016901 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              3.016901   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325173    1.856393   library hold time
                                              1.856393   data required time
---------------------------------------------------------------------------------------------
                                              1.856393   data required time
                                             -3.016901   data arrival time
---------------------------------------------------------------------------------------------
                                              1.160508   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002800    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000075    0.000038    1.000038 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.150013    0.000214    2.156376 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.670714    0.679200    2.835577 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.751575    0.177602    3.013178 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              3.013178   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325190    1.851364   library hold time
                                              1.851364   data required time
---------------------------------------------------------------------------------------------
                                              1.851364   data required time
                                             -3.013178   data arrival time
---------------------------------------------------------------------------------------------
                                              1.161815   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.682318    0.135297    3.029242 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              3.029242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.325691    1.856911   library hold time
                                              1.856911   data required time
---------------------------------------------------------------------------------------------
                                              1.856911   data required time
                                             -3.029242   data arrival time
---------------------------------------------------------------------------------------------
                                              1.172331   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.680382    0.132663    3.026608 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              3.026608   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.325702    1.851875   library hold time
                                              1.851875   data required time
---------------------------------------------------------------------------------------------
                                              1.851875   data required time
                                             -3.026608   data arrival time
---------------------------------------------------------------------------------------------
                                              1.174733   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.673470    0.122908    3.016853 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              3.016853   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.325757    1.824139   library hold time
                                              1.824139   data required time
---------------------------------------------------------------------------------------------
                                              1.824139   data required time
                                             -3.016853   data arrival time
---------------------------------------------------------------------------------------------
                                              1.192714   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002188    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000048    0.000024    1.000024 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.100120    1.084347    2.084371 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.100120    0.000041    2.084412 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040222    0.158020    0.353741    2.438153 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.158041    0.001843    2.439996 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.653403    0.633697    0.453949    2.893945 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.671046    0.119317    3.013263 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              3.013263   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.325761    1.819575   library hold time
                                              1.819575   data required time
---------------------------------------------------------------------------------------------
                                              1.819575   data required time
                                             -3.013263   data arrival time
---------------------------------------------------------------------------------------------
                                              1.193687   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007626    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000175    0.000087    1.000087 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164769    0.412490    0.389591    1.389678 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.413374    0.015684    1.405363 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.279871    1.267448    1.177507    2.582870 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      1.270226    0.049846    2.632716 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.338531    0.406255    0.573573    3.206288 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.424450    0.067444    3.273733 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              3.273733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.493314    2.052385   library hold time
                                              2.052385   data required time
---------------------------------------------------------------------------------------------
                                              2.052385   data required time
                                             -3.273733   data arrival time
---------------------------------------------------------------------------------------------
                                              1.221347   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007626    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000175    0.000087    1.000087 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164769    0.412490    0.389591    1.389678 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.412821    0.009723    1.399402 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.300573    1.356778    1.260246    2.659647 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      1.359417    0.049862    2.709509 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.272814    0.381378    0.559035    3.268544 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.390926    0.048110    3.316655 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              3.316655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116329    1.290297 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.540297   clock uncertainty
                                  0.000000    1.540297   clock reconvergence pessimism
                                  0.492828    2.033125   library hold time
                                              2.033125   data required time
---------------------------------------------------------------------------------------------
                                              2.033125   data required time
                                             -3.316655   data arrival time
---------------------------------------------------------------------------------------------
                                              1.283530   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002726    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000060    0.000030    1.000030 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.064524    0.313081    0.388348    1.388378 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.314072    0.014397    1.402775 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.015228    0.258244    0.400768    1.803543 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.258244    0.000909    1.804452 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.221849    1.026122    0.958216    2.762668 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      1.026818    0.022611    2.785280 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.255657    0.315629    0.459022    3.244302 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.346513    0.078540    3.322841 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              3.322841   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.487690    1.981505   library hold time
                                              1.981505   data required time
---------------------------------------------------------------------------------------------
                                              1.981505   data required time
                                             -3.322841   data arrival time
---------------------------------------------------------------------------------------------
                                              1.341336   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007025    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000161    0.000080    1.000080 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162556    0.205295    0.315889    1.315969 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.206750    0.014034    1.330003 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.037634    0.116880    0.447478    1.777481 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.117315    0.006146    1.783627 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.066194    0.628296    1.649740    3.433367 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.628341    0.005736    3.439103 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              3.439103   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.488854    2.020074   library hold time
                                              2.020074   data required time
---------------------------------------------------------------------------------------------
                                              2.020074   data required time
                                             -3.439103   data arrival time
---------------------------------------------------------------------------------------------
                                              1.419029   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.571203    0.040518    3.481902 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              3.481902   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528992    2.058739   library hold time
                                              2.058739   data required time
---------------------------------------------------------------------------------------------
                                              2.058739   data required time
                                             -3.481902   data arrival time
---------------------------------------------------------------------------------------------
                                              1.423163   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.572232    0.044946    3.486331 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              3.486331   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528905    2.058652   library hold time
                                              2.058652   data required time
---------------------------------------------------------------------------------------------
                                              2.058652   data required time
                                             -3.486331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427679   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.573493    0.049721    3.491105 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              3.491105   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.528798    2.058546   library hold time
                                              2.058546   data required time
---------------------------------------------------------------------------------------------
                                              2.058546   data required time
                                             -3.491105   data arrival time
---------------------------------------------------------------------------------------------
                                              1.432559   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.569202    0.072690    3.502285 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              3.502285   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.529160    2.058908   library hold time
                                              2.058908   data required time
---------------------------------------------------------------------------------------------
                                              2.058908   data required time
                                             -3.502285   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443377   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.569568    0.073490    3.503085 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              3.503085   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.529130    2.058877   library hold time
                                              2.058877   data required time
---------------------------------------------------------------------------------------------
                                              2.058877   data required time
                                             -3.503085   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444208   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.569902    0.074212    3.503807 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              3.503807   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.529101    2.058849   library hold time
                                              2.058849   data required time
---------------------------------------------------------------------------------------------
                                              2.058849   data required time
                                             -3.503807   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444958   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.582257    0.096935    3.526531 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              3.526531   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529317    2.023132   library hold time
                                              2.023132   data required time
---------------------------------------------------------------------------------------------
                                              2.023132   data required time
                                             -3.526531   data arrival time
---------------------------------------------------------------------------------------------
                                              1.503398   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588277    0.086242    3.527626 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              3.527626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528809    2.022624   library hold time
                                              2.022624   data required time
---------------------------------------------------------------------------------------------
                                              2.022624   data required time
                                             -3.527626   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505002   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.583362    0.098703    3.528298 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              3.528298   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529224    2.023039   library hold time
                                              2.023039   data required time
---------------------------------------------------------------------------------------------
                                              2.023039   data required time
                                             -3.528298   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505259   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588495    0.086657    3.528042 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              3.528042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528791    2.022606   library hold time
                                              2.022606   data required time
---------------------------------------------------------------------------------------------
                                              2.022606   data required time
                                             -3.528042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505436   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588664    0.086978    3.528362 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              3.528362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528777    2.022592   library hold time
                                              2.022592   data required time
---------------------------------------------------------------------------------------------
                                              2.022592   data required time
                                             -3.528362   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505770   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588836    0.087303    3.528687 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              3.528687   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528762    2.022577   library hold time
                                              2.022577   data required time
---------------------------------------------------------------------------------------------
                                              2.022577   data required time
                                             -3.528687   data arrival time
---------------------------------------------------------------------------------------------
                                              1.506110   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588941    0.087499    3.528883 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              3.528883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528753    2.022568   library hold time
                                              2.022568   data required time
---------------------------------------------------------------------------------------------
                                              2.022568   data required time
                                             -3.528883   data arrival time
---------------------------------------------------------------------------------------------
                                              1.506315   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.589013    0.087635    3.529019 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              3.529019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528747    2.022562   library hold time
                                              2.022562   data required time
---------------------------------------------------------------------------------------------
                                              2.022562   data required time
                                             -3.529019   data arrival time
---------------------------------------------------------------------------------------------
                                              1.506457   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.589205    0.087995    3.529379 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              3.529379   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528731    2.022546   library hold time
                                              2.022546   data required time
---------------------------------------------------------------------------------------------
                                              2.022546   data required time
                                             -3.529379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.506833   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.589310    0.088191    3.529575 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              3.529575   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528722    2.022537   library hold time
                                              2.022537   data required time
---------------------------------------------------------------------------------------------
                                              2.022537   data required time
                                             -3.529575   data arrival time
---------------------------------------------------------------------------------------------
                                              1.507038   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.584680    0.100769    3.530364 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              3.530364   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529113    2.022928   library hold time
                                              2.022928   data required time
---------------------------------------------------------------------------------------------
                                              2.022928   data required time
                                             -3.530364   data arrival time
---------------------------------------------------------------------------------------------
                                              1.507437   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.585234    0.101625    3.531220 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              3.531220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529066    2.022881   library hold time
                                              2.022881   data required time
---------------------------------------------------------------------------------------------
                                              2.022881   data required time
                                             -3.531220   data arrival time
---------------------------------------------------------------------------------------------
                                              1.508340   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.588270    0.106200    3.535795 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              3.535795   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528803    2.027185   library hold time
                                              2.027185   data required time
---------------------------------------------------------------------------------------------
                                              2.027185   data required time
                                             -3.535795   data arrival time
---------------------------------------------------------------------------------------------
                                              1.508610   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.585771    0.102450    3.532045 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              3.532045   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.529021    2.022836   library hold time
                                              2.022836   data required time
---------------------------------------------------------------------------------------------
                                              2.022836   data required time
                                             -3.532045   data arrival time
---------------------------------------------------------------------------------------------
                                              1.509210   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.586142    0.103015    3.532610 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              3.532610   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528990    2.022804   library hold time
                                              2.022804   data required time
---------------------------------------------------------------------------------------------
                                              2.022804   data required time
                                             -3.532610   data arrival time
---------------------------------------------------------------------------------------------
                                              1.509806   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.589074    0.107379    3.536974 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              3.536974   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528735    2.027118   library hold time
                                              2.027118   data required time
---------------------------------------------------------------------------------------------
                                              2.027118   data required time
                                             -3.536974   data arrival time
---------------------------------------------------------------------------------------------
                                              1.509856   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.586530    0.103602    3.533198 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              3.533198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528957    2.022772   library hold time
                                              2.022772   data required time
---------------------------------------------------------------------------------------------
                                              2.022772   data required time
                                             -3.533198   data arrival time
---------------------------------------------------------------------------------------------
                                              1.510426   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.586730    0.103904    3.533499 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              3.533499   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.528940    2.022755   library hold time
                                              2.022755   data required time
---------------------------------------------------------------------------------------------
                                              2.022755   data required time
                                             -3.533499   data arrival time
---------------------------------------------------------------------------------------------
                                              1.510744   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.589878    0.108547    3.538142 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              3.538142   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528667    2.027050   library hold time
                                              2.027050   data required time
---------------------------------------------------------------------------------------------
                                              2.027050   data required time
                                             -3.538142   data arrival time
---------------------------------------------------------------------------------------------
                                              1.511092   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.590539    0.109498    3.539093 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              3.539093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528611    2.026994   library hold time
                                              2.026994   data required time
---------------------------------------------------------------------------------------------
                                              2.026994   data required time
                                             -3.539093   data arrival time
---------------------------------------------------------------------------------------------
                                              1.512099   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.591065    0.110248    3.539843 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              3.539843   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528567    2.026950   library hold time
                                              2.026950   data required time
---------------------------------------------------------------------------------------------
                                              2.026950   data required time
                                             -3.539843   data arrival time
---------------------------------------------------------------------------------------------
                                              1.512894   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.595264    0.098685    3.540069 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              3.540069   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528213    2.026595   library hold time
                                              2.026595   data required time
---------------------------------------------------------------------------------------------
                                              2.026595   data required time
                                             -3.540069   data arrival time
---------------------------------------------------------------------------------------------
                                              1.513474   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.591453    0.110799    3.540394 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              3.540394   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528534    2.026917   library hold time
                                              2.026917   data required time
---------------------------------------------------------------------------------------------
                                              2.026917   data required time
                                             -3.540394   data arrival time
---------------------------------------------------------------------------------------------
                                              1.513477   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.595489    0.099060    3.540444 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              3.540444   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528194    2.026576   library hold time
                                              2.026576   data required time
---------------------------------------------------------------------------------------------
                                              2.026576   data required time
                                             -3.540444   data arrival time
---------------------------------------------------------------------------------------------
                                              1.513868   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.591714    0.111168    3.540763 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              3.540763   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528512    2.026895   library hold time
                                              2.026895   data required time
---------------------------------------------------------------------------------------------
                                              2.026895   data required time
                                             -3.540763   data arrival time
---------------------------------------------------------------------------------------------
                                              1.513868   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.595572    0.099198    3.540582 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              3.540582   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528187    2.026569   library hold time
                                              2.026569   data required time
---------------------------------------------------------------------------------------------
                                              2.026569   data required time
                                             -3.540582   data arrival time
---------------------------------------------------------------------------------------------
                                              1.514012   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.591846    0.111355    3.540950 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              3.540950   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528501    2.026884   library hold time
                                              2.026884   data required time
---------------------------------------------------------------------------------------------
                                              2.026884   data required time
                                             -3.540950   data arrival time
---------------------------------------------------------------------------------------------
                                              1.514066   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.595760    0.099511    3.540895 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              3.540895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528171    2.026553   library hold time
                                              2.026553   data required time
---------------------------------------------------------------------------------------------
                                              2.026553   data required time
                                             -3.540895   data arrival time
---------------------------------------------------------------------------------------------
                                              1.514342   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.596196    0.100231    3.541615 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              3.541615   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528134    2.026516   library hold time
                                              2.026516   data required time
---------------------------------------------------------------------------------------------
                                              2.026516   data required time
                                             -3.541615   data arrival time
---------------------------------------------------------------------------------------------
                                              1.515099   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.596577    0.100856    3.542240 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              3.542240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528102    2.026484   library hold time
                                              2.026484   data required time
---------------------------------------------------------------------------------------------
                                              2.026484   data required time
                                             -3.542240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.515756   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.596837    0.101280    3.542665 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              3.542665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528080    2.026462   library hold time
                                              2.026462   data required time
---------------------------------------------------------------------------------------------
                                              2.026462   data required time
                                             -3.542665   data arrival time
---------------------------------------------------------------------------------------------
                                              1.516202   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.596964    0.101487    3.542872 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              3.542872   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.528069    2.026452   library hold time
                                              2.026452   data required time
---------------------------------------------------------------------------------------------
                                              2.026452   data required time
                                             -3.542872   data arrival time
---------------------------------------------------------------------------------------------
                                              1.516420   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.456096    0.031023    3.735702 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              3.735702   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541836    2.035650   library hold time
                                              2.035650   data required time
---------------------------------------------------------------------------------------------
                                              2.035650   data required time
                                             -3.735702   data arrival time
---------------------------------------------------------------------------------------------
                                              1.700051   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.456636    0.033428    3.738107 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              3.738107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541767    2.035582   library hold time
                                              2.035582   data required time
---------------------------------------------------------------------------------------------
                                              2.035582   data required time
                                             -3.738107   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702525   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.457081    0.035270    3.739949 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              3.739949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541711    2.035525   library hold time
                                              2.035525   data required time
---------------------------------------------------------------------------------------------
                                              2.035525   data required time
                                             -3.739949   data arrival time
---------------------------------------------------------------------------------------------
                                              1.704424   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.460090    0.031498    3.741753 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              3.741753   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541329    2.035143   library hold time
                                              2.035143   data required time
---------------------------------------------------------------------------------------------
                                              2.035143   data required time
                                             -3.741753   data arrival time
---------------------------------------------------------------------------------------------
                                              1.706610   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.457627    0.037393    3.742072 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              3.742072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541641    2.035456   library hold time
                                              2.035456   data required time
---------------------------------------------------------------------------------------------
                                              2.035456   data required time
                                             -3.742072   data arrival time
---------------------------------------------------------------------------------------------
                                              1.706616   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.457817    0.038099    3.742779 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              3.742779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541617    2.035432   library hold time
                                              2.035432   data required time
---------------------------------------------------------------------------------------------
                                              2.035432   data required time
                                             -3.742779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.707347   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.457988    0.038725    3.743405 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              3.743405   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541596    2.035410   library hold time
                                              2.035410   data required time
---------------------------------------------------------------------------------------------
                                              2.035410   data required time
                                             -3.743405   data arrival time
---------------------------------------------------------------------------------------------
                                              1.707994   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.458102    0.039137    3.743817 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              3.743817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541581    2.035396   library hold time
                                              2.035396   data required time
---------------------------------------------------------------------------------------------
                                              2.035396   data required time
                                             -3.743817   data arrival time
---------------------------------------------------------------------------------------------
                                              1.708421   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.458162    0.039351    3.744031 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              3.744031   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541573    2.035388   library hold time
                                              2.035388   data required time
---------------------------------------------------------------------------------------------
                                              2.035388   data required time
                                             -3.744031   data arrival time
---------------------------------------------------------------------------------------------
                                              1.708643   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.459708    0.044498    3.749177 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              3.749177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541370    2.039752   library hold time
                                              2.039752   data required time
---------------------------------------------------------------------------------------------
                                              2.039752   data required time
                                             -3.749177   data arrival time
---------------------------------------------------------------------------------------------
                                              1.709425   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.459731    0.044569    3.749248 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              3.749248   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541367    2.039750   library hold time
                                              2.039750   data required time
---------------------------------------------------------------------------------------------
                                              2.039750   data required time
                                             -3.749248   data arrival time
---------------------------------------------------------------------------------------------
                                              1.709499   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.460811    0.034648    3.744903 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              3.744903   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541237    2.035052   library hold time
                                              2.035052   data required time
---------------------------------------------------------------------------------------------
                                              2.035052   data required time
                                             -3.744903   data arrival time
---------------------------------------------------------------------------------------------
                                              1.709851   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.459925    0.045169    3.749848 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              3.749848   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541343    2.039725   library hold time
                                              2.039725   data required time
---------------------------------------------------------------------------------------------
                                              2.039725   data required time
                                             -3.749848   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710123   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.459984    0.045352    3.750031 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              3.750031   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541335    2.039717   library hold time
                                              2.039717   data required time
---------------------------------------------------------------------------------------------
                                              2.039717   data required time
                                             -3.750031   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710314   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.460194    0.045990    3.750669 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              3.750669   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541308    2.039691   library hold time
                                              2.039691   data required time
---------------------------------------------------------------------------------------------
                                              2.039691   data required time
                                             -3.750669   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710979   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.460412    0.046642    3.751322 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              3.751322   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541281    2.039663   library hold time
                                              2.039663   data required time
---------------------------------------------------------------------------------------------
                                              2.039663   data required time
                                             -3.751322   data arrival time
---------------------------------------------------------------------------------------------
                                              1.711658   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.460564    0.047091    3.751770 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              3.751770   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541261    2.039644   library hold time
                                              2.039644   data required time
---------------------------------------------------------------------------------------------
                                              2.039644   data required time
                                             -3.751770   data arrival time
---------------------------------------------------------------------------------------------
                                              1.712127   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.639458    0.048173    2.885104 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.452951    0.819576    3.704679 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.460631    0.047289    3.751969 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              3.751969   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.541253    2.039635   library hold time
                                              2.039635   data required time
---------------------------------------------------------------------------------------------
                                              2.039635   data required time
                                             -3.751969   data arrival time
---------------------------------------------------------------------------------------------
                                              1.712333   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.461658    0.037980    3.748235 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              3.748235   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541129    2.034944   library hold time
                                              2.034944   data required time
---------------------------------------------------------------------------------------------
                                              2.034944   data required time
                                             -3.748235   data arrival time
---------------------------------------------------------------------------------------------
                                              1.713291   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.462031    0.039348    3.749604 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              3.749604   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541082    2.034897   library hold time
                                              2.034897   data required time
---------------------------------------------------------------------------------------------
                                              2.034897   data required time
                                             -3.749604   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714707   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.462292    0.040275    3.750530 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              3.750530   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541049    2.034864   library hold time
                                              2.034864   data required time
---------------------------------------------------------------------------------------------
                                              2.034864   data required time
                                             -3.750530   data arrival time
---------------------------------------------------------------------------------------------
                                              1.715666   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.462470    0.040893    3.751148 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              3.751148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541026    2.034841   library hold time
                                              2.034841   data required time
---------------------------------------------------------------------------------------------
                                              2.034841   data required time
                                             -3.751148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716307   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.462604    0.041353    3.751608 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              3.751608   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541009    2.034824   library hold time
                                              2.034824   data required time
---------------------------------------------------------------------------------------------
                                              2.034824   data required time
                                             -3.751608   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716785   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.462663    0.041553    3.751808 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              3.751808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057428    1.243815 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.493815   clock uncertainty
                                  0.000000    1.493815   clock reconvergence pessimism
                                  0.541002    2.034817   library hold time
                                              2.034817   data required time
---------------------------------------------------------------------------------------------
                                              2.034817   data required time
                                             -3.751808   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716991   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.464738    0.048039    3.758294 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              3.758294   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540731    2.039114   library hold time
                                              2.039114   data required time
---------------------------------------------------------------------------------------------
                                              2.039114   data required time
                                             -3.758294   data arrival time
---------------------------------------------------------------------------------------------
                                              1.719181   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.464810    0.048247    3.758502 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              3.758502   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540722    2.039104   library hold time
                                              2.039104   data required time
---------------------------------------------------------------------------------------------
                                              2.039104   data required time
                                             -3.758502   data arrival time
---------------------------------------------------------------------------------------------
                                              1.719397   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.464818    0.048269    3.758524 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              3.758524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540721    2.039104   library hold time
                                              2.039104   data required time
---------------------------------------------------------------------------------------------
                                              2.039104   data required time
                                             -3.758524   data arrival time
---------------------------------------------------------------------------------------------
                                              1.719420   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.465341    0.049755    3.760010 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              3.760010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540655    2.039037   library hold time
                                              2.039037   data required time
---------------------------------------------------------------------------------------------
                                              2.039037   data required time
                                             -3.760010   data arrival time
---------------------------------------------------------------------------------------------
                                              1.720973   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.465901    0.051297    3.761552 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              3.761552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540584    2.038966   library hold time
                                              2.038966   data required time
---------------------------------------------------------------------------------------------
                                              2.038966   data required time
                                             -3.761552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722586   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.466113    0.051869    3.762124 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              3.762124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540557    2.038939   library hold time
                                              2.038939   data required time
---------------------------------------------------------------------------------------------
                                              2.038939   data required time
                                             -3.762124   data arrival time
---------------------------------------------------------------------------------------------
                                              1.723185   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.466272    0.052293    3.762548 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              3.762548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540536    2.038919   library hold time
                                              2.038919   data required time
---------------------------------------------------------------------------------------------
                                              2.038919   data required time
                                             -3.762548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.723629   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.644188    0.058776    2.889236 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.456893    0.821019    3.710255 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.466331    0.052451    3.762706 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              3.762706   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995    1.248382 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.498382   clock uncertainty
                                  0.000000    1.498382   clock reconvergence pessimism
                                  0.540529    2.038911   library hold time
                                              2.038911   data required time
---------------------------------------------------------------------------------------------
                                              2.038911   data required time
                                             -3.762706   data arrival time
---------------------------------------------------------------------------------------------
                                              1.723794   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.653301    0.013312    3.963614 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              3.963614   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.521501    2.072269   library hold time
                                              2.072269   data required time
---------------------------------------------------------------------------------------------
                                              2.072269   data required time
                                             -3.963614   data arrival time
---------------------------------------------------------------------------------------------
                                              1.891345   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.670693    0.012909    3.965479 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              3.965479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.520033    2.070801   library hold time
                                              2.070801   data required time
---------------------------------------------------------------------------------------------
                                              2.070801   data required time
                                             -3.965479   data arrival time
---------------------------------------------------------------------------------------------
                                              1.894678   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654258    0.024699    3.975002 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              3.975002   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521167    2.080238   library hold time
                                              2.080238   data required time
---------------------------------------------------------------------------------------------
                                              2.080238   data required time
                                             -3.975002   data arrival time
---------------------------------------------------------------------------------------------
                                              1.894763   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654407    0.025994    3.976296 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              3.976296   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521155    2.080226   library hold time
                                              2.080226   data required time
---------------------------------------------------------------------------------------------
                                              2.080226   data required time
                                             -3.976296   data arrival time
---------------------------------------------------------------------------------------------
                                              1.896070   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654559    0.027247    3.977549 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              3.977549   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521142    2.080213   library hold time
                                              2.080213   data required time
---------------------------------------------------------------------------------------------
                                              2.080213   data required time
                                             -3.977549   data arrival time
---------------------------------------------------------------------------------------------
                                              1.897336   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.671539    0.023721    3.976291 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              3.976291   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519709    2.078780   library hold time
                                              2.078780   data required time
---------------------------------------------------------------------------------------------
                                              2.078780   data required time
                                             -3.976291   data arrival time
---------------------------------------------------------------------------------------------
                                              1.897511   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654688    0.028263    3.978565 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              3.978565   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521131    2.080202   library hold time
                                              2.080202   data required time
---------------------------------------------------------------------------------------------
                                              2.080202   data required time
                                             -3.978565   data arrival time
---------------------------------------------------------------------------------------------
                                              1.898363   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.671683    0.025074    3.977644 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              3.977644   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519697    2.078768   library hold time
                                              2.078768   data required time
---------------------------------------------------------------------------------------------
                                              2.078768   data required time
                                             -3.977644   data arrival time
---------------------------------------------------------------------------------------------
                                              1.898876   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654802    0.029130    3.979433 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              3.979433   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521122    2.080193   library hold time
                                              2.080193   data required time
---------------------------------------------------------------------------------------------
                                              2.080193   data required time
                                             -3.979433   data arrival time
---------------------------------------------------------------------------------------------
                                              1.899240   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654879    0.029700    3.980002 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              3.980002   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521115    2.080186   library hold time
                                              2.080186   data required time
---------------------------------------------------------------------------------------------
                                              2.080186   data required time
                                             -3.980002   data arrival time
---------------------------------------------------------------------------------------------
                                              1.899816   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.671814    0.026232    3.978802 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              3.978802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519686    2.078757   library hold time
                                              2.078757   data required time
---------------------------------------------------------------------------------------------
                                              2.078757   data required time
                                             -3.978802   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900045   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654935    0.030104    3.980406 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              3.980406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521110    2.080181   library hold time
                                              2.080181   data required time
---------------------------------------------------------------------------------------------
                                              2.080181   data required time
                                             -3.980406   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900225   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.654964    0.030309    3.980611 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              3.980611   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.521108    2.080179   library hold time
                                              2.080179   data required time
---------------------------------------------------------------------------------------------
                                              2.080179   data required time
                                             -3.980611   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900432   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.671934    0.027249    3.979819 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              3.979819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519676    2.078747   library hold time
                                              2.078747   data required time
---------------------------------------------------------------------------------------------
                                              2.078747   data required time
                                             -3.979819   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901072   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.672033    0.028060    3.980630 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              3.980630   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519667    2.078738   library hold time
                                              2.078738   data required time
---------------------------------------------------------------------------------------------
                                              2.078738   data required time
                                             -3.980630   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901892   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.672118    0.028730    3.981300 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              3.981300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519660    2.078731   library hold time
                                              2.078731   data required time
---------------------------------------------------------------------------------------------
                                              2.078731   data required time
                                             -3.981300   data arrival time
---------------------------------------------------------------------------------------------
                                              1.902569   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.672180    0.029208    3.981778 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              3.981778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519655    2.078726   library hold time
                                              2.078726   data required time
---------------------------------------------------------------------------------------------
                                              2.078726   data required time
                                             -3.981778   data arrival time
---------------------------------------------------------------------------------------------
                                              1.903052   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.672199    0.029357    3.981926 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              3.981926   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135102    1.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.559071   clock uncertainty
                                  0.000000    1.559071   clock reconvergence pessimism
                                  0.519653    2.078724   library hold time
                                              2.078724   data required time
---------------------------------------------------------------------------------------------
                                              2.078724   data required time
                                             -3.981926   data arrival time
---------------------------------------------------------------------------------------------
                                              1.903202   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.655441    0.033520    3.983823 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              3.983823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.523078    2.049251   library hold time
                                              2.049251   data required time
---------------------------------------------------------------------------------------------
                                              2.049251   data required time
                                             -3.983823   data arrival time
---------------------------------------------------------------------------------------------
                                              1.934572   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.655898    0.036304    3.986606 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              3.986606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.523039    2.049212   library hold time
                                              2.049212   data required time
---------------------------------------------------------------------------------------------
                                              2.049212   data required time
                                             -3.986606   data arrival time
---------------------------------------------------------------------------------------------
                                              1.937394   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.656123    0.037589    3.987892 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              3.987892   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.523020    2.049193   library hold time
                                              2.049193   data required time
---------------------------------------------------------------------------------------------
                                              2.049193   data required time
                                             -3.987892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.938699   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.656305    0.038595    3.988897 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              3.988897   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.523005    2.049178   library hold time
                                              2.049178   data required time
---------------------------------------------------------------------------------------------
                                              2.049178   data required time
                                             -3.988897   data arrival time
---------------------------------------------------------------------------------------------
                                              1.939719   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.656454    0.039398    3.989700 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              3.989700   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.522992    2.049165   library hold time
                                              2.049165   data required time
---------------------------------------------------------------------------------------------
                                              2.049165   data required time
                                             -3.989700   data arrival time
---------------------------------------------------------------------------------------------
                                              1.940535   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673166    0.035908    3.988478 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              3.988478   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521582    2.047755   library hold time
                                              2.047755   data required time
---------------------------------------------------------------------------------------------
                                              2.047755   data required time
                                             -3.988478   data arrival time
---------------------------------------------------------------------------------------------
                                              1.940723   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.656575    0.040032    3.990334 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              3.990334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.522982    2.049155   library hold time
                                              2.049155   data required time
---------------------------------------------------------------------------------------------
                                              2.049155   data required time
                                             -3.990334   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941179   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.656651    0.040431    3.990733 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              3.990733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.522976    2.049149   library hold time
                                              2.049149   data required time
---------------------------------------------------------------------------------------------
                                              2.049149   data required time
                                             -3.990733   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941584   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.656691    0.040633    3.990936 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              3.990936   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.522972    2.049145   library hold time
                                              2.049145   data required time
---------------------------------------------------------------------------------------------
                                              2.049145   data required time
                                             -3.990936   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941790   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.673847    0.039815    3.992385 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              3.992385   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521524    2.047698   library hold time
                                              2.047698   data required time
---------------------------------------------------------------------------------------------
                                              2.047698   data required time
                                             -3.992385   data arrival time
---------------------------------------------------------------------------------------------
                                              1.944688   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.658443    0.048746    3.999048 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              3.999048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522812    2.054032   library hold time
                                              2.054032   data required time
---------------------------------------------------------------------------------------------
                                              2.054032   data required time
                                             -3.999048   data arrival time
---------------------------------------------------------------------------------------------
                                              1.945016   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.658499    0.048980    3.999282 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              3.999282   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522807    2.054027   library hold time
                                              2.054027   data required time
---------------------------------------------------------------------------------------------
                                              2.054027   data required time
                                             -3.999282   data arrival time
---------------------------------------------------------------------------------------------
                                              1.945255   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.658767    0.050090    4.000392 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              4.000392   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522785    2.054005   library hold time
                                              2.054005   data required time
---------------------------------------------------------------------------------------------
                                              2.054005   data required time
                                             -4.000392   data arrival time
---------------------------------------------------------------------------------------------
                                              1.946388   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.674182    0.041585    3.994155 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              3.994155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521496    2.047669   library hold time
                                              2.047669   data required time
---------------------------------------------------------------------------------------------
                                              2.047669   data required time
                                             -3.994155   data arrival time
---------------------------------------------------------------------------------------------
                                              1.946486   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.659046    0.051217    4.001519 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              4.001519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522761    2.053981   library hold time
                                              2.053981   data required time
---------------------------------------------------------------------------------------------
                                              2.053981   data required time
                                             -4.001519   data arrival time
---------------------------------------------------------------------------------------------
                                              1.947538   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.659241    0.051988    4.002291 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              4.002291   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522745    2.053965   library hold time
                                              2.053965   data required time
---------------------------------------------------------------------------------------------
                                              2.053965   data required time
                                             -4.002291   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948326   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.674562    0.043500    3.996070 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              3.996070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521464    2.047637   library hold time
                                              2.047637   data required time
---------------------------------------------------------------------------------------------
                                              2.047637   data required time
                                             -3.996070   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948433   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.659394    0.052587    4.002890 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              4.002890   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522732    2.053952   library hold time
                                              2.053952   data required time
---------------------------------------------------------------------------------------------
                                              2.053952   data required time
                                             -4.002890   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948938   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.674718    0.044258    3.996828 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              3.996828   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521451    2.047624   library hold time
                                              2.047624   data required time
---------------------------------------------------------------------------------------------
                                              2.047624   data required time
                                             -3.996828   data arrival time
---------------------------------------------------------------------------------------------
                                              1.949204   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.659497    0.052983    4.003286 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              4.003286   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522723    2.053943   library hold time
                                              2.053943   data required time
---------------------------------------------------------------------------------------------
                                              2.053943   data required time
                                             -4.003286   data arrival time
---------------------------------------------------------------------------------------------
                                              1.949343   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002813    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000075    0.000038    1.000038 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.150013    0.000214    2.156376 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631234    0.636205    0.674084    2.830460 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.685415    0.137174    2.967635 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.652926    0.982668    3.950302 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.659536    0.053136    4.003438 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              4.003438   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.522720    2.053940   library hold time
                                              2.053940   data required time
---------------------------------------------------------------------------------------------
                                              2.053940   data required time
                                             -4.003438   data arrival time
---------------------------------------------------------------------------------------------
                                              1.949498   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.674847    0.044877    3.997447 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              3.997447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521440    2.047613   library hold time
                                              2.047613   data required time
---------------------------------------------------------------------------------------------
                                              2.047613   data required time
                                             -3.997447   data arrival time
---------------------------------------------------------------------------------------------
                                              1.949833   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.674932    0.045278    3.997848 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              3.997848   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521433    2.047606   library hold time
                                              2.047606   data required time
---------------------------------------------------------------------------------------------
                                              2.047606   data required time
                                             -3.997848   data arrival time
---------------------------------------------------------------------------------------------
                                              1.950243   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.674977    0.045488    3.998058 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              3.998058   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.521429    2.047602   library hold time
                                              2.047602   data required time
---------------------------------------------------------------------------------------------
                                              2.047602   data required time
                                             -3.998058   data arrival time
---------------------------------------------------------------------------------------------
                                              1.950456   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.676186    0.050803    4.003373 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              4.003373   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521314    2.052534   library hold time
                                              2.052534   data required time
---------------------------------------------------------------------------------------------
                                              2.052534   data required time
                                             -4.003373   data arrival time
---------------------------------------------------------------------------------------------
                                              1.950838   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.676588    0.052437    4.005007 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              4.005007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521281    2.052500   library hold time
                                              2.052500   data required time
---------------------------------------------------------------------------------------------
                                              2.052500   data required time
                                             -4.005007   data arrival time
---------------------------------------------------------------------------------------------
                                              1.952507   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.677124    0.054538    4.007108 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              4.007108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521235    2.052455   library hold time
                                              2.052455   data required time
---------------------------------------------------------------------------------------------
                                              2.052455   data required time
                                             -4.007108   data arrival time
---------------------------------------------------------------------------------------------
                                              1.954653   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.677397    0.055577    4.008147 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              4.008147   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521212    2.052432   library hold time
                                              2.052432   data required time
---------------------------------------------------------------------------------------------
                                              2.052432   data required time
                                             -4.008147   data arrival time
---------------------------------------------------------------------------------------------
                                              1.955715   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.677619    0.056408    4.008978 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              4.008978   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521194    2.052413   library hold time
                                              2.052413   data required time
---------------------------------------------------------------------------------------------
                                              2.052413   data required time
                                             -4.008978   data arrival time
---------------------------------------------------------------------------------------------
                                              1.956564   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.677788    0.057030    4.009600 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              4.009600   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521179    2.052399   library hold time
                                              2.052399   data required time
---------------------------------------------------------------------------------------------
                                              2.052399   data required time
                                             -4.009600   data arrival time
---------------------------------------------------------------------------------------------
                                              1.957201   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.677908    0.057464    4.010034 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              4.010034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521169    2.052389   library hold time
                                              2.052389   data required time
---------------------------------------------------------------------------------------------
                                              2.052389   data required time
                                             -4.010034   data arrival time
---------------------------------------------------------------------------------------------
                                              1.957645   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002810    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000075    0.000038    1.000038 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150013    1.156125    2.156163 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.150013    0.000214    2.156376 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629584    0.634213    0.680555    2.836931 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.675669    0.126294    2.963225 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.670352    0.989345    3.952570 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.677968    0.057683    4.010252 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              4.010252   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.521164    2.052384   library hold time
                                              2.052384   data required time
---------------------------------------------------------------------------------------------
                                              2.052384   data required time
                                             -4.010252   data arrival time
---------------------------------------------------------------------------------------------
                                              1.957869   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.762610    0.022630    4.459528 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              4.459528   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.512838    2.042585   library hold time
                                              2.042585   data required time
---------------------------------------------------------------------------------------------
                                              2.042585   data required time
                                             -4.459528   data arrival time
---------------------------------------------------------------------------------------------
                                              2.416943   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.764509    0.040022    4.476921 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              4.476921   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.512678    2.042425   library hold time
                                              2.042425   data required time
---------------------------------------------------------------------------------------------
                                              2.042425   data required time
                                             -4.476921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.434496   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.766194    0.050092    4.486990 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              4.486990   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.512535    2.042283   library hold time
                                              2.042283   data required time
---------------------------------------------------------------------------------------------
                                              2.042283   data required time
                                             -4.486990   data arrival time
---------------------------------------------------------------------------------------------
                                              2.444708   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.767859    0.057995    4.494894 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              4.494894   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.512395    2.042142   library hold time
                                              2.042142   data required time
---------------------------------------------------------------------------------------------
                                              2.042142   data required time
                                             -4.494894   data arrival time
---------------------------------------------------------------------------------------------
                                              2.452752   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.789194    0.025875    4.497324 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              4.497324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.510594    2.040342   library hold time
                                              2.040342   data required time
---------------------------------------------------------------------------------------------
                                              2.040342   data required time
                                             -4.497324   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456983   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.769441    0.064397    4.501296 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              4.501296   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.512261    2.042009   library hold time
                                              2.042009   data required time
---------------------------------------------------------------------------------------------
                                              2.042009   data required time
                                             -4.501296   data arrival time
---------------------------------------------------------------------------------------------
                                              2.459287   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.789939    0.033249    4.504699 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              4.504699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.510532    2.040279   library hold time
                                              2.040279   data required time
---------------------------------------------------------------------------------------------
                                              2.040279   data required time
                                             -4.504699   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464420   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.790736    0.039489    4.510939 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              4.510939   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.510464    2.040212   library hold time
                                              2.040212   data required time
---------------------------------------------------------------------------------------------
                                              2.040212   data required time
                                             -4.510939   data arrival time
---------------------------------------------------------------------------------------------
                                              2.470727   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.791812    0.046406    4.517856 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              4.517856   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.510373    2.040121   library hold time
                                              2.040121   data required time
---------------------------------------------------------------------------------------------
                                              2.040121   data required time
                                             -4.517856   data arrival time
---------------------------------------------------------------------------------------------
                                              2.477735   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.793193    0.053761    4.525210 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              4.525210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105779    1.279747 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.529747   clock uncertainty
                                  0.000000    1.529747   clock reconvergence pessimism
                                  0.510257    2.040004   library hold time
                                              2.040004   data required time
---------------------------------------------------------------------------------------------
                                              2.040004   data required time
                                             -4.525210   data arrival time
---------------------------------------------------------------------------------------------
                                              2.485206   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.788552    0.113001    4.549899 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              4.549899   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.510087    2.060855   library hold time
                                              2.060855   data required time
---------------------------------------------------------------------------------------------
                                              2.060855   data required time
                                             -4.549899   data arrival time
---------------------------------------------------------------------------------------------
                                              2.489045   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.789331    0.114491    4.551390 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              4.551390   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.510021    2.060789   library hold time
                                              2.060789   data required time
---------------------------------------------------------------------------------------------
                                              2.060789   data required time
                                             -4.551390   data arrival time
---------------------------------------------------------------------------------------------
                                              2.490601   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.789955    0.115669    4.552568 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              4.552568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.509968    2.060736   library hold time
                                              2.060736   data required time
---------------------------------------------------------------------------------------------
                                              2.060736   data required time
                                             -4.552568   data arrival time
---------------------------------------------------------------------------------------------
                                              2.491832   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.790631    0.116932    4.553830 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              4.553830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.509911    2.060679   library hold time
                                              2.060679   data required time
---------------------------------------------------------------------------------------------
                                              2.060679   data required time
                                             -4.553830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493151   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.791021    0.117654    4.554553 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              4.554553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.509878    2.060646   library hold time
                                              2.060646   data required time
---------------------------------------------------------------------------------------------
                                              2.060646   data required time
                                             -4.554553   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493907   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.791331    0.118225    4.555123 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              4.555123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.509852    2.060620   library hold time
                                              2.060620   data required time
---------------------------------------------------------------------------------------------
                                              2.060620   data required time
                                             -4.555123   data arrival time
---------------------------------------------------------------------------------------------
                                              2.494503   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.791544    0.118614    4.555512 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              4.555512   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.509834    2.060602   library hold time
                                              2.060602   data required time
---------------------------------------------------------------------------------------------
                                              2.060602   data required time
                                             -4.555512   data arrival time
---------------------------------------------------------------------------------------------
                                              2.494910   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.791638    0.118787    4.555686 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              4.555686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.509826    2.060594   library hold time
                                              2.060594   data required time
---------------------------------------------------------------------------------------------
                                              2.060594   data required time
                                             -4.555686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495091   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.807682    0.099465    4.570914 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              4.570914   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508472    2.059240   library hold time
                                              2.059240   data required time
---------------------------------------------------------------------------------------------
                                              2.059240   data required time
                                             -4.570914   data arrival time
---------------------------------------------------------------------------------------------
                                              2.511674   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.808269    0.100823    4.572272 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              4.572272   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508423    2.059191   library hold time
                                              2.059191   data required time
---------------------------------------------------------------------------------------------
                                              2.059191   data required time
                                             -4.572272   data arrival time
---------------------------------------------------------------------------------------------
                                              2.513082   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.808797    0.102028    4.573477 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              4.573477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508378    2.059146   library hold time
                                              2.059146   data required time
---------------------------------------------------------------------------------------------
                                              2.059146   data required time
                                             -4.573477   data arrival time
---------------------------------------------------------------------------------------------
                                              2.514331   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.809242    0.103030    4.574480 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              4.574480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508341    2.059108   library hold time
                                              2.059108   data required time
---------------------------------------------------------------------------------------------
                                              2.059108   data required time
                                             -4.574480   data arrival time
---------------------------------------------------------------------------------------------
                                              2.515371   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.809719    0.104095    4.575544 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              4.575544   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508300    2.059068   library hold time
                                              2.059068   data required time
---------------------------------------------------------------------------------------------
                                              2.059068   data required time
                                             -4.575544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.516476   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.809987    0.104688    4.576138 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              4.576138   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508278    2.059046   library hold time
                                              2.059046   data required time
---------------------------------------------------------------------------------------------
                                              2.059046   data required time
                                             -4.576138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.517092   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.810132    0.105007    4.576457 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              4.576457   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508266    2.059033   library hold time
                                              2.059033   data required time
---------------------------------------------------------------------------------------------
                                              2.059033   data required time
                                             -4.576457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.517423   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.810225    0.105210    4.576659 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              4.576659   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126799    1.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.550768   clock uncertainty
                                  0.000000    1.550768   clock reconvergence pessimism
                                  0.508258    2.059026   library hold time
                                              2.059026   data required time
---------------------------------------------------------------------------------------------
                                              2.059026   data required time
                                             -4.576659   data arrival time
---------------------------------------------------------------------------------------------
                                              2.517634   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.802075    0.136481    4.573380 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              4.573380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510702    2.036875   library hold time
                                              2.036875   data required time
---------------------------------------------------------------------------------------------
                                              2.036875   data required time
                                             -4.573380   data arrival time
---------------------------------------------------------------------------------------------
                                              2.536505   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.803006    0.137950    4.574848 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              4.574848   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510623    2.036797   library hold time
                                              2.036797   data required time
---------------------------------------------------------------------------------------------
                                              2.036797   data required time
                                             -4.574848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.538052   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.803758    0.139124    4.576023 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              4.576023   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510560    2.036733   library hold time
                                              2.036733   data required time
---------------------------------------------------------------------------------------------
                                              2.036733   data required time
                                             -4.576023   data arrival time
---------------------------------------------------------------------------------------------
                                              2.539290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.804838    0.140794    4.577692 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              4.577692   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510469    2.036642   library hold time
                                              2.036642   data required time
---------------------------------------------------------------------------------------------
                                              2.036642   data required time
                                             -4.577692   data arrival time
---------------------------------------------------------------------------------------------
                                              2.541050   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.805606    0.141969    4.578867 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              4.578867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510404    2.036577   library hold time
                                              2.036577   data required time
---------------------------------------------------------------------------------------------
                                              2.036577   data required time
                                             -4.578867   data arrival time
---------------------------------------------------------------------------------------------
                                              2.542290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.805976    0.142531    4.579430 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              4.579430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510373    2.036546   library hold time
                                              2.036546   data required time
---------------------------------------------------------------------------------------------
                                              2.036546   data required time
                                             -4.579430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.542884   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.809206    0.147358    4.584256 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              4.584256   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.510088    2.041308   library hold time
                                              2.041308   data required time
---------------------------------------------------------------------------------------------
                                              2.041308   data required time
                                             -4.584256   data arrival time
---------------------------------------------------------------------------------------------
                                              2.542948   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.806222    0.142904    4.579803 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              4.579803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510352    2.036525   library hold time
                                              2.036525   data required time
---------------------------------------------------------------------------------------------
                                              2.036525   data required time
                                             -4.579803   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543278   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.806347    0.143094    4.579992 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              4.579992   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.510341    2.036515   library hold time
                                              2.036515   data required time
---------------------------------------------------------------------------------------------
                                              2.036515   data required time
                                             -4.579992   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543478   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.810142    0.148727    4.585626 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              4.585626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.510009    2.041229   library hold time
                                              2.041229   data required time
---------------------------------------------------------------------------------------------
                                              2.041229   data required time
                                             -4.585626   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544397   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.810888    0.149812    4.586711 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              4.586711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.509946    2.041166   library hold time
                                              2.041166   data required time
---------------------------------------------------------------------------------------------
                                              2.041166   data required time
                                             -4.586711   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545545   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.811734    0.151031    4.587930 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              4.587930   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.509874    2.041094   library hold time
                                              2.041094   data required time
---------------------------------------------------------------------------------------------
                                              2.041094   data required time
                                             -4.587930   data arrival time
---------------------------------------------------------------------------------------------
                                              2.546835   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.812220    0.151729    4.588627 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              4.588627   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.509833    2.041053   library hold time
                                              2.041053   data required time
---------------------------------------------------------------------------------------------
                                              2.041053   data required time
                                             -4.588627   data arrival time
---------------------------------------------------------------------------------------------
                                              2.547574   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.812562    0.152217    4.589116 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              4.589116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.509804    2.041024   library hold time
                                              2.041024   data required time
---------------------------------------------------------------------------------------------
                                              2.041024   data required time
                                             -4.589116   data arrival time
---------------------------------------------------------------------------------------------
                                              2.548092   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.812812    0.152574    4.589472 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              4.589472   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.509783    2.041003   library hold time
                                              2.041003   data required time
---------------------------------------------------------------------------------------------
                                              2.041003   data required time
                                             -4.589472   data arrival time
---------------------------------------------------------------------------------------------
                                              2.548469   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002811    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000075    0.000038    1.000038 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007322    0.150063    1.156189    2.156227 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.150063    0.000214    2.156441 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440884    0.451213    0.507582    2.664022 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.451857    0.016339    2.680361 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542818    0.554382    0.749234    3.429595 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.570023    0.074472    3.504068 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.761770    0.932831    4.436899 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.812949    0.152769    4.589668 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              4.589668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.509772    2.040992   library hold time
                                              2.040992   data required time
---------------------------------------------------------------------------------------------
                                              2.040992   data required time
                                             -4.589668   data arrival time
---------------------------------------------------------------------------------------------
                                              2.548676   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.818560    0.122053    4.593502 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              4.593502   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509311    2.035484   library hold time
                                              2.035484   data required time
---------------------------------------------------------------------------------------------
                                              2.035484   data required time
                                             -4.593502   data arrival time
---------------------------------------------------------------------------------------------
                                              2.558018   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.819649    0.124078    4.595527 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              4.595527   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509219    2.035392   library hold time
                                              2.035392   data required time
---------------------------------------------------------------------------------------------
                                              2.035392   data required time
                                             -4.595527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.560135   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.820280    0.125236    4.596685 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              4.596685   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509166    2.035339   library hold time
                                              2.035339   data required time
---------------------------------------------------------------------------------------------
                                              2.035339   data required time
                                             -4.596685   data arrival time
---------------------------------------------------------------------------------------------
                                              2.561347   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.820809    0.126199    4.597649 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              4.597649   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509121    2.035294   library hold time
                                              2.035294   data required time
---------------------------------------------------------------------------------------------
                                              2.035294   data required time
                                             -4.597649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.562355   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.823575    0.131120    4.602570 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              4.602570   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508875    2.040095   library hold time
                                              2.040095   data required time
---------------------------------------------------------------------------------------------
                                              2.040095   data required time
                                             -4.602570   data arrival time
---------------------------------------------------------------------------------------------
                                              2.562475   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.821234    0.126968    4.598418 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              4.598418   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509085    2.035258   library hold time
                                              2.035258   data required time
---------------------------------------------------------------------------------------------
                                              2.035258   data required time
                                             -4.598418   data arrival time
---------------------------------------------------------------------------------------------
                                              2.563160   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.824206    0.132219    4.603668 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              4.603668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508822    2.040041   library hold time
                                              2.040041   data required time
---------------------------------------------------------------------------------------------
                                              2.040041   data required time
                                             -4.603668   data arrival time
---------------------------------------------------------------------------------------------
                                              2.563627   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.821554    0.127543    4.598993 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              4.598993   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509058    2.035231   library hold time
                                              2.035231   data required time
---------------------------------------------------------------------------------------------
                                              2.035231   data required time
                                             -4.598993   data arrival time
---------------------------------------------------------------------------------------------
                                              2.563762   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.821767    0.127925    4.599375 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              4.599375   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509040    2.035213   library hold time
                                              2.035213   data required time
---------------------------------------------------------------------------------------------
                                              2.035213   data required time
                                             -4.599375   data arrival time
---------------------------------------------------------------------------------------------
                                              2.564162   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.821875    0.128120    4.599569 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              4.599569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786    1.276173 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.526173   clock uncertainty
                                  0.000000    1.526173   clock reconvergence pessimism
                                  0.509031    2.035204   library hold time
                                              2.035204   data required time
---------------------------------------------------------------------------------------------
                                              2.035204   data required time
                                             -4.599569   data arrival time
---------------------------------------------------------------------------------------------
                                              2.564365   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.824891    0.133399    4.604848 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              4.604848   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508764    2.039984   library hold time
                                              2.039984   data required time
---------------------------------------------------------------------------------------------
                                              2.039984   data required time
                                             -4.604848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.564864   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.825465    0.134381    4.605830 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              4.605830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508715    2.039935   library hold time
                                              2.039935   data required time
---------------------------------------------------------------------------------------------
                                              2.039935   data required time
                                             -4.605830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.565895   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.825926    0.135165    4.606614 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              4.606614   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508676    2.039896   library hold time
                                              2.039896   data required time
---------------------------------------------------------------------------------------------
                                              2.039896   data required time
                                             -4.606614   data arrival time
---------------------------------------------------------------------------------------------
                                              2.566718   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.826268    0.135744    4.607193 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              4.607193   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508648    2.039867   library hold time
                                              2.039867   data required time
---------------------------------------------------------------------------------------------
                                              2.039867   data required time
                                             -4.607193   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567326   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.826505    0.136142    4.607591 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              4.607591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508628    2.039847   library hold time
                                              2.039847   data required time
---------------------------------------------------------------------------------------------
                                              2.039847   data required time
                                             -4.607591   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567744   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002783    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000075    0.000037    1.000037 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007317    0.150014    1.156125    2.156163 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.150014    0.000214    2.156376 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446610    0.452821    0.496328    2.652704 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.453341    0.015203    2.667907 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554910    0.567160    0.773477    3.441384 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.577998    0.063443    3.504827 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.788097    0.966622    4.471449 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.826627    0.136348    4.607798 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              4.607798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859    0.312190 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874197    1.186387 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833    1.281220 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.531220   clock uncertainty
                                  0.000000    1.531220   clock reconvergence pessimism
                                  0.508617    2.039837   library hold time
                                              2.039837   data required time
---------------------------------------------------------------------------------------------
                                              2.039837   data required time
                                             -4.607798   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567960   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.016649    0.111660    1.285628 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.020635    0.298567    1.172841    2.458469 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.298570    0.001584    2.460053 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000376    0.036491    0.199730    2.659783 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.036491    0.000004    2.659787 ^ wbs_ack_o (out)
                                              2.659787   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.659787   data arrival time
---------------------------------------------------------------------------------------------
                                              3.409787   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526420    0.044802    2.786640 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003542    0.067944    0.398613    3.185253 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.067944    0.000117    3.185370 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001029    0.033095    0.141279    3.326649 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.033095    0.000015    3.326664 v wbs_dat_o[0] (out)
                                              3.326664   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.326664   data arrival time
---------------------------------------------------------------------------------------------
                                              4.076664   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526329    0.044471    2.786309 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.054788    0.163715    0.578273    3.364583 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.166432    0.016835    3.381418 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.027469    0.180378    3.561796 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.027469    0.000004    3.561800 v wbs_dat_o[14] (out)
                                              3.561800   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.561800   data arrival time
---------------------------------------------------------------------------------------------
                                              4.311800   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522546    0.026891    2.768730 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071236    0.202369    0.604000    3.372730 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.206214    0.022390    3.395119 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000413    0.027853    0.199340    3.594459 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.027853    0.000004    3.594463 v wbs_dat_o[23] (out)
                                              3.594463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.594463   data arrival time
---------------------------------------------------------------------------------------------
                                              4.344463   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.523906    0.034392    2.776231 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.076165    0.212658    0.615975    3.392206 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.216217    0.021651    3.413857 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000368    0.027466    0.203547    3.617404 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.027466    0.000004    3.617408 v wbs_dat_o[30] (out)
                                              3.617408   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.617408   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367408   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.521104    0.014582    2.756420 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.087046    0.220213    0.644841    3.401261 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.220406    0.005908    3.407169 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001014    0.033952    0.213199    3.620368 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.033952    0.000012    3.620380 v wbs_dat_o[20] (out)
                                              3.620380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.620380   data arrival time
---------------------------------------------------------------------------------------------
                                              4.370380   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522251    0.024924    2.766762 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081463    0.228712    0.616500    3.383263 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.233825    0.027111    3.410374 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.028173    0.210928    3.621301 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.028173    0.000004    3.621305 v wbs_dat_o[18] (out)
                                              3.621305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.621305   data arrival time
---------------------------------------------------------------------------------------------
                                              4.371305   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526471    0.044984    2.786822 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.025607    0.249585    0.612545    3.399368 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.249598    0.002031    3.401398 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000813    0.032623    0.221085    3.622483 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.032623    0.000008    3.622491 v wbs_dat_o[2] (out)
                                              3.622491   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.622491   data arrival time
---------------------------------------------------------------------------------------------
                                              4.372491   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522638    0.027472    2.769310 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080959    0.227141    0.616673    3.385983 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.231895    0.026078    3.412060 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.029002    0.211312    3.623373 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.029002    0.000006    3.623378 v wbs_dat_o[17] (out)
                                              3.623378   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.623378   data arrival time
---------------------------------------------------------------------------------------------
                                              4.373378   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526591    0.045415    2.787254 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.026152    0.253496    0.615996    3.403249 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.253517    0.002410    3.405659 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000781    0.032403    0.222018    3.627677 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.032403    0.000008    3.627685 v wbs_dat_o[1] (out)
                                              3.627685   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.627685   data arrival time
---------------------------------------------------------------------------------------------
                                              4.377685   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522780    0.028345    2.770184 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084504    0.216165    0.632912    3.403096 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.219504    0.021133    3.424229 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000407    0.027898    0.205578    3.629807 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.027898    0.000004    3.629811 v wbs_dat_o[22] (out)
                                              3.629811   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.629811   data arrival time
---------------------------------------------------------------------------------------------
                                              4.379811   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.524006    0.034870    2.776709 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081994    0.228482    0.613414    3.390123 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.235153    0.031049    3.421172 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.028763    0.212026    3.633198 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.028763    0.000006    3.633204 v wbs_dat_o[29] (out)
                                              3.633204   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.633204   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383203   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526337    0.044499    2.786337 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.047857    0.224740    0.629610    3.415947 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.225274    0.009589    3.425535 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000394    0.027832    0.207920    3.633456 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.027832    0.000003    3.633459 v wbs_dat_o[6] (out)
                                              3.633459   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.633459   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383459   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522124    0.024017    2.765855 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.088349    0.227664    0.627570    3.393426 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.234715    0.031377    3.424803 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000495    0.029091    0.212279    3.637082 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.029091    0.000006    3.637088 v wbs_dat_o[19] (out)
                                              3.637088   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.637088   data arrival time
---------------------------------------------------------------------------------------------
                                              4.387088   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.525135    0.039855    2.781694 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081245    0.224022    0.625675    3.407368 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.227163    0.020842    3.428210 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000457    0.028526    0.209307    3.637517 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.028526    0.000005    3.637522 v wbs_dat_o[13] (out)
                                              3.637522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.637522   data arrival time
---------------------------------------------------------------------------------------------
                                              4.387522   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526548    0.045260    2.787098 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.048277    0.226783    0.630765    3.417864 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.227378    0.010145    3.428009 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000793    0.031869    0.213364    3.641373 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.031869    0.000008    3.641381 v wbs_dat_o[5] (out)
                                              3.641381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.641381   data arrival time
---------------------------------------------------------------------------------------------
                                              4.391381   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526307    0.044390    2.786228 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.028173    0.271679    0.628406    3.414634 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.271727    0.003544    3.418178 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000886    0.033899    0.229418    3.647596 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.033899    0.000011    3.647607 v wbs_dat_o[3] (out)
                                              3.647607   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.647607   data arrival time
---------------------------------------------------------------------------------------------
                                              4.397607   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.523791    0.033827    2.775666 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.087872    0.225396    0.631336    3.407002 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.232204    0.030529    3.437530 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000829    0.032347    0.215417    3.652947 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.032347    0.000010    3.652958 v wbs_dat_o[27] (out)
                                              3.652958   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.652958   data arrival time
---------------------------------------------------------------------------------------------
                                              4.402958   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.521625    0.020020    2.761859 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.095585    0.242945    0.637541    3.399400 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.252232    0.037082    3.436482 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000498    0.029563    0.218188    3.654669 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.029563    0.000006    3.654675 v wbs_dat_o[21] (out)
                                              3.654675   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.654675   data arrival time
---------------------------------------------------------------------------------------------
                                              4.404675   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.524051    0.035089    2.776927 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.089763    0.230214    0.629173    3.406100 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.240184    0.037180    3.443280 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000428    0.028550    0.213312    3.656591 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.028550    0.000005    3.656596 v wbs_dat_o[31] (out)
                                              3.656596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.656596   data arrival time
---------------------------------------------------------------------------------------------
                                              4.406597   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526011    0.043292    2.785130 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.051304    0.238934    0.639521    3.424652 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.239872    0.011860    3.436512 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001169    0.035935    0.222066    3.658578 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.035935    0.000016    3.658594 v wbs_dat_o[8] (out)
                                              3.658594   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.658594   data arrival time
---------------------------------------------------------------------------------------------
                                              4.408595   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526431    0.044841    2.786680 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055919    0.248308    0.654533    3.441213 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.249379    0.013298    3.454511 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000464    0.029142    0.216817    3.671328 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.029142    0.000005    3.671333 v wbs_dat_o[7] (out)
                                              3.671333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.671333   data arrival time
---------------------------------------------------------------------------------------------
                                              4.421333   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522933    0.029247    2.771085 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.096802    0.245398    0.638893    3.409977 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.254906    0.037732    3.447709 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000900    0.033619    0.223917    3.671627 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.033619    0.000010    3.671636 v wbs_dat_o[24] (out)
                                              3.671636   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.671636   data arrival time
---------------------------------------------------------------------------------------------
                                              4.421636   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.526330    0.044472    2.786311 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.030929    0.295053    0.646476    3.432787 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.295127    0.004489    3.437276 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000852    0.034148    0.236893    3.674169 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.034148    0.000010    3.674179 v wbs_dat_o[4] (out)
                                              3.674179   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.674179   data arrival time
---------------------------------------------------------------------------------------------
                                              4.424179   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.523280    0.031191    2.773029 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.100271    0.253066    0.643132    3.416161 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.263424    0.039986    3.456147 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000480    0.029655    0.221712    3.677859 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.029655    0.000006    3.677865 v wbs_dat_o[25] (out)
                                              3.677865   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.677865   data arrival time
---------------------------------------------------------------------------------------------
                                              4.427865   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.523565    0.032695    2.774533 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.102172    0.257193    0.645592    3.420125 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.268117    0.041370    3.461495 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000391    0.028863    0.222200    3.683695 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.028863    0.000004    3.683699 v wbs_dat_o[26] (out)
                                              3.683699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.683699   data arrival time
---------------------------------------------------------------------------------------------
                                              4.433699   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.523368    0.031664    2.773503 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.072302    0.313661    0.650894    3.424397 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.316023    0.021338    3.445735 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000416    0.030307    0.238519    3.684255 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.030307    0.000004    3.684258 v wbs_dat_o[15] (out)
                                              3.684258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.684258   data arrival time
---------------------------------------------------------------------------------------------
                                              4.434258   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.522878    0.028928    2.770766 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.061491    0.269696    0.671679    3.442445 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.270679    0.012481    3.454926 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000990    0.034912    0.230331    3.685257 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.034912    0.000012    3.685269 v wbs_dat_o[16] (out)
                                              3.685269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.685269   data arrival time
---------------------------------------------------------------------------------------------
                                              4.435269   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.525974    0.043153    2.784991 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.062308    0.274141    0.672137    3.457129 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.275575    0.016175    3.473304 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000433    0.029480    0.225208    3.698511 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.029480    0.000005    3.698516 v wbs_dat_o[9] (out)
                                              3.698516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.698516   data arrival time
---------------------------------------------------------------------------------------------
                                              4.448516   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.525397    0.040917    2.782755 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063939    0.280881    0.676019    3.458775 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.282365    0.016667    3.475442 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000445    0.029766    0.227619    3.703061 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.029766    0.000005    3.703066 v wbs_dat_o[10] (out)
                                              3.703066   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.703066   data arrival time
---------------------------------------------------------------------------------------------
                                              4.453065   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.525353    0.040742    2.782580 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.063663    0.278365    0.673927    3.456507 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.280337    0.019069    3.475577 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001027    0.035522    0.234043    3.709619 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.035522    0.000013    3.709632 v wbs_dat_o[12] (out)
                                              3.709632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.709632   data arrival time
---------------------------------------------------------------------------------------------
                                              4.459632   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.525848    0.042679    2.784517 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.065215    0.284302    0.684927    3.469444 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.285235    0.013293    3.482736 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000455    0.029944    0.228708    3.711444 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.029944    0.000004    3.711448 v wbs_dat_o[11] (out)
                                              3.711448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.711448   data arrival time
---------------------------------------------------------------------------------------------
                                              4.461448   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002487    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000054    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071578    0.260253    0.379020    1.379047 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.261597    0.015318    1.394366 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.233733    0.617749    2.012114 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.233736    0.001441    2.013555 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238618    0.520539    0.728283    2.741838 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.523654    0.033147    2.774985 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.111439    0.277904    0.653812    3.428797 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.292372    0.049281    3.478077 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000918    0.034738    0.236777    3.714854 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.034738    0.000012    3.714867 v wbs_dat_o[28] (out)
                                              3.714867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.714867   data arrival time
---------------------------------------------------------------------------------------------
                                              4.464866   slack (MET)



