// Generated by CIRCT unknown git version
module pcie_7x_0_pcie_pipe_misc(	// file.cleaned.mlir:2:3
  input        pipe_tx_rcvr_det_i,	// file.cleaned.mlir:2:42
               pipe_tx_reset_i,	// file.cleaned.mlir:2:71
               pipe_tx_rate_i,	// file.cleaned.mlir:2:97
               pipe_tx_deemph_i,	// file.cleaned.mlir:2:122
  input  [2:0] pipe_tx_margin_i,	// file.cleaned.mlir:2:149
  input        pipe_tx_swing_i,	// file.cleaned.mlir:2:176
               pipe_clk,	// file.cleaned.mlir:2:202
               rst_n,	// file.cleaned.mlir:2:221
  output       pipe_tx_rcvr_det_o,	// file.cleaned.mlir:2:238
               pipe_tx_reset_o,	// file.cleaned.mlir:2:267
               pipe_tx_rate_o,	// file.cleaned.mlir:2:293
               pipe_tx_deemph_o,	// file.cleaned.mlir:2:318
  output [2:0] pipe_tx_margin_o,	// file.cleaned.mlir:2:345
  output       pipe_tx_swing_o	// file.cleaned.mlir:2:372
);

  assign pipe_tx_rcvr_det_o = pipe_tx_rcvr_det_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_reset_o = pipe_tx_reset_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_rate_o = pipe_tx_rate_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_deemph_o = pipe_tx_deemph_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_margin_o = pipe_tx_margin_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_swing_o = pipe_tx_swing_i;	// file.cleaned.mlir:3:5
endmodule

