#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  6 15:44:24 2025
# Process ID: 26948
# Current directory: F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1
# Command line: vivado.exe -log FFT_OUT.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FFT_OUT.tcl -notrace
# Log file: F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT.vdi
# Journal file: F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source FFT_OUT.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip'.
Command: link_design -top FFT_OUT -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_FIFO_to_FFT/u_ila_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip.dcp' for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'u_FIFO_to_FFT/u_fft_t/fft_inst'
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_FIFO_to_FFT/u_ila_2 UUID: e641ce39-d9b0-5614-80d0-e73c76b2f5ca 
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc] for cell 'zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc] for cell 'zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip_board.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip_board.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/pll_ip/pll_ip.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_FIFO_to_FFT/u_ila_2/inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_FIFO_to_FFT/u_ila_2/inst'
Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_FIFO_to_FFT/u_ila_2/inst'
Finished Parsing XDC File [f:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_FIFO_to_FFT/u_ila_2/inst'
Parsing XDC File [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:3]
INFO: [Timing 38-2] Deriving generated clocks [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:3]
set_clock_groups: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1380.289 ; gain = 570.215
WARNING: [Vivado 12-584] No ports matched 'fifo_empty'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rd_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fifo_empty'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rd_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fifo_full'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wr_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fifo_full'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wr_en'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reading'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'writing'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reading'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'writing'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fifo_in_ready'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fifo_in_ready'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[11]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[10]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[9]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[8]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[7]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[6]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[5]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[4]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[3]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[2]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[1]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'index[0]'. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.srcs/constrs_1/new/adda.xdc]
Sourcing Tcl File [F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1380.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances

17 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1380.289 ; gain = 975.191
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1380.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15afe88d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1394.434 ; gain = 14.145

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "b5b762810d755dc6".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1506.797 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: fcacf7b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1506.797 ; gain = 19.688

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 34 inverter(s) to 38 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c558d66e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1506.797 ; gain = 19.688
INFO: [Opt 31-389] Phase Retarget created 156 cells and removed 305 cells
INFO: [Opt 31-1021] In phase Retarget, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 139c44ea2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1506.797 ; gain = 19.688
INFO: [Opt 31-389] Phase Constant propagation created 58 cells and removed 209 cells
INFO: [Opt 31-1021] In phase Constant propagation, 173 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1fe2729bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 19.688
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 251 cells
INFO: [Opt 31-1021] In phase Sweep, 953 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst/clk_out1_pll_ip_BUFG_inst to drive 0 load(s) on clock net u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst/clk_out1_pll_ip_BUFG
INFO: [Opt 31-194] Inserted BUFG u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_clock_div/E[0]_BUFG_inst to drive 112 load(s) on clock net ad_clk_OBUF
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 198da5e29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 19.688
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1c8493f66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 19.688
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10fa1fc74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.797 ; gain = 19.688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             156  |             305  |                                            192  |
|  Constant propagation         |              58  |             209  |                                            173  |
|  Sweep                        |               8  |             251  |                                            953  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             69  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1506.797 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 126ba752a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.797 ; gain = 19.688

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.991 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 96 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 172 newly gated: 1 Total Ports: 192
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 14ca67288

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1943.430 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14ca67288

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.430 ; gain = 436.633

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-194] Inserted BUFG u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst/clk_out1_pll_ip_BUFG_inst to drive 0 load(s) on clock net u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst/clk_out1_pll_ip_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: eaf97960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 1943.430 ; gain = 0.000
Ending Final Cleanup Task | Checksum: eaf97960

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.430 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1943.430 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: eaf97960

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1943.430 ; gain = 563.141
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1943.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFT_OUT_drc_opted.rpt -pb FFT_OUT_drc_opted.pb -rpx FFT_OUT_drc_opted.rpx
Command: report_drc -file FFT_OUT_drc_opted.rpt -pb FFT_OUT_drc_opted.pb -rpx FFT_OUT_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4b32e885

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1943.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 34bd6354

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f25e1e28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f25e1e28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f25e1e28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122dd9fbe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1943.430 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 212213d7c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12ecf81de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ecf81de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ea5e9f1e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13474106c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 207f4c5fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 277ec4ff3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25ca703eb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2569d0508

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2569d0508

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2786d089f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_FIFO_to_FFT/u_fft_t/fft_inst/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2786d089f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.384. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22db8713b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22db8713b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22db8713b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22db8713b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1966af424

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1966af424

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000
Ending Placer Task | Checksum: eb6523de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 132 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1943.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1943.430 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FFT_OUT_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FFT_OUT_utilization_placed.rpt -pb FFT_OUT_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FFT_OUT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1943.430 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 944ccaf1 ConstDB: 0 ShapeSum: 571858ed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133f9692d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.430 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4374fdb4 NumContArr: f0846b79 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133f9692d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 133f9692d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 133f9692d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.430 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eb4b2cfc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.478 | TNS=0.000  | WHS=-0.218 | THS=-172.760|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 108fa93a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.478 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17dd23d31

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1b02a497c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13daaed0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 554
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.341 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ee33455c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ee33455c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ee33455c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ee33455c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ee33455c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2cdb8928f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.353 | TNS=0.000  | WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a8fb72ea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2a8fb72ea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.26452 %
  Global Horizontal Routing Utilization  = 2.7009 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a8fb72ea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a8fb72ea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 256abbd2b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.353 | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 256abbd2b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.430 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 232 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1943.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1943.430 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1943.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFT_OUT_drc_routed.rpt -pb FFT_OUT_drc_routed.pb -rpx FFT_OUT_drc_routed.rpx
Command: report_drc -file FFT_OUT_drc_routed.rpt -pb FFT_OUT_drc_routed.pb -rpx FFT_OUT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FFT_OUT_methodology_drc_routed.rpt -pb FFT_OUT_methodology_drc_routed.pb -rpx FFT_OUT_methodology_drc_routed.rpx
Command: report_methodology -file FFT_OUT_methodology_drc_routed.rpt -pb FFT_OUT_methodology_drc_routed.pb -rpx FFT_OUT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/FPGA/work_space/AD_DA_tran/AD_DA_tran.runs/impl_1/FFT_OUT_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FFT_OUT_power_routed.rpt -pb FFT_OUT_power_summary_routed.pb -rpx FFT_OUT_power_routed.rpx
Command: report_power -file FFT_OUT_power_routed.rpt -pb FFT_OUT_power_summary_routed.pb -rpx FFT_OUT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 232 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FFT_OUT_route_status.rpt -pb FFT_OUT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file FFT_OUT_timing_summary_routed.rpt -pb FFT_OUT_timing_summary_routed.pb -rpx FFT_OUT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FFT_OUT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FFT_OUT_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FFT_OUT_bus_skew_routed.rpt -pb FFT_OUT_bus_skew_routed.pb -rpx FFT_OUT_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:45:53 2025...
