{"vcs1":{"timestamp_begin":1684311051.346033209, "rt":1.35, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311052.788036392, "rt":1.22, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684311054.081599260, "rt":0.47, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311050.705833161}
{"VCS_COMP_START_TIME": 1684311050.705833161}
{"VCS_COMP_END_TIME": 1684311056.102603821}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211948}}
