ARM 2+2W0014
"DMBdWW Wse PosWR PosRR DpDatadW Wse"
Cycle=Wse PosWR PosRR DpDatadW Wse DMBdWW
Relax=[Wse,DMBdWW,Wse]
Safe=PosWR PosRR DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Ws Ws
Orig=DMBdWW Wse PosWR PosRR DpDatadW Wse
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#2    | MOV R0,#2    ;
 STR R0,[%x0] | STR R0,[%y1] ;
 DMB          | LDR R1,[%y1] ;
 MOV R1,#1    | LDR R2,[%y1] ;
 STR R1,[%y0] | EOR R3,R2,R2 ;
              | ADD R3,R3,#1 ;
              | STR R3,[%x1] ;
exists
(x=2 /\ y=2)
