<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MSMON_CSU_OFSR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MSMON_CSU_OFSR, MPAM CSU Monitor Overflow Status Register</h1><p>The MSMON_CSU_OFSR characteristics are:</p><h2>Purpose</h2><p>MSMON_CSU_OFSR is a 32-bit read-only register that shows bitmap of CSU monitor instance overflow status for a contiguous group of 32 monitor instances.</p><p>MSMON_CSU_OFSR_s gives a bitmap of pending CSU overflow status for 32 Secure CSU monitor instances.
MSMON_CSU_OFSR_ns gives a bitmap of pending CSU overflow status for 32 Non-secure CSU monitor instances.
MSMON_CSU_OFSR_rt gives a bitmap of pending CSU overflow status for 32 Root CSU monitor instances.
MSMON_CSU_OFSR_rl gives a bitmap of pending CSU overflow status for 32 Realm CSU monitor instances.</p><h2>Configuration</h2><p><ins>The power domain of MSMON_CSU_OFSR is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1, MPAMF_MSMON_IDR.MSMON_CSU == 1 and MPAMF_CSUMON_IDR.HAS_OFSR == 1. Otherwise, direct accesses to MSMON_CSU_OFSR are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MSMON_CSU_OFSR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">OFPND0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">OFPND&lt;i>, bit [i], for i = 31 to 0</h4><div class="field"><p>Overflow status bitmap for CSU monitor instances. The RIS and the contiguous range of CSU monitor instances are set in <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. i of 0 corresponds to the CSU monitor instance <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL &amp; <span class="hexnumber">0xFFE0</span>.</p><table class="valuetable"><tr><th>OFPND&lt;i></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>CSU monitor instance (<a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL &amp; <span class="hexnumber">0xFFE0</span> + i) does not have a pending overflow.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>CSU monitor instance (<a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL &amp; <span class="hexnumber">0xFFE0</span> + i) has a pending overflow.</p></td></tr></table><p>After reading <a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a> to determine that a CSU monitor instance has a pending overflow and which RIS values have pending overflows, an interrupt service routine could poll groups of 32 monitor instances in a RIS for pending monitors by reading this bitmap and incrementing <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL by 32.</p></div><h2>Accessing MSMON_CSU_OFSR</h2><p>This register is within the MPAM feature page memory frames.</p><p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</p><ul><li>MSMON_CSU_OFSR_s must only be accessible from the Secure MPAM feature page.
</li><li>MSMON_CSU_OFSR_ns must only be accessible from the Non-secure MPAM feature page.
</li><li>MSMON_CSU_OFSR_rt must only be accessible from the Root MPAM feature page.
</li><li>MSMON_CSU_OFSR_rl must only be accessible from the Realm MPAM feature page.
</li></ul><p>MSMON_CSU_OFSR_s, MSMON_CSU_OFSR_ns, MSMON_CSU_OFSR_rt, and MSMON_CSU_OFSR_rl must be separate registers:</p><ul><li>The Secure instance (MSMON_CSU_OFSR_s) accesses the CSU monitor overflow status bitmap used for Secure PARTIDs.
</li><li>The Non-secure instance (MSMON_CSU_OFSR_ns) accesses the CSU monitor overflow status bitmap used for Non-secure PARTIDs.
</li><li>The Root instance (MSMON_CSU_OFSR_rt) accesses the CSU monitor overflow status bitmap used for Root PARTIDs.
</li><li>The Realm instance (MSMON_CSU_OFSR_rl) accesses the CSU monitor overflow status bitmap used for Realm PARTIDs.
</li></ul><h4>MSMON_CSU_OFSR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0858</span></td><td>MSMON_CSU_OFSR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0858</span></td><td>MSMON_CSU_OFSR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0858</span></td><td>MSMON_CSU_OFSR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0858</span></td><td>MSMON_CSU_OFSR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>