// Seed: 2757811487
module module_0 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_26,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input tri id_8,
    output uwire id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    input wire id_14,
    output wand id_15,
    input tri0 id_16,
    input wand id_17,
    input tri id_18,
    output wire id_19,
    input uwire id_20,
    output wor id_21,
    input wor id_22,
    output tri id_23,
    output uwire id_24
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12,
    output uwire id_13,
    input wor id_14,
    input wire id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri0 id_18,
    output supply0 id_19,
    input wor id_20,
    output tri0 id_21,
    output tri id_22,
    input supply1 id_23
);
  assign id_22 = id_8;
  module_0(
      id_14,
      id_18,
      id_15,
      id_5,
      id_16,
      id_16,
      id_18,
      id_23,
      id_8,
      id_9,
      id_22,
      id_12,
      id_22,
      id_19,
      id_1,
      id_9,
      id_18,
      id_4,
      id_18,
      id_17,
      id_16,
      id_21,
      id_4,
      id_21,
      id_7
  );
endmodule
