INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/adder3/adder3.srcs/sources_1/new/adder3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carryselect
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/adder3/adder3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/adder3/adder3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
