
cpu_mips.h,11204
#define zero 76,2751
#define AT 77,2813
#define v0 79,2876
#define v1 80,2938
#define a0 82,2958
#define a1 83,3020
#define a2 84,3039
#define a3 85,3058
#define t0 87,3078
#define t1 88,3140
#define t2 89,3202
#define t3 90,3222
#define t4 91,3242
#define t5 92,3263
#define t6 93,3283
#define t7 94,3303
#define t8 95,3323
#define t9 96,3343
#define s0 98,3364
#define s1 99,3426
#define s2 100,3446
#define s3 101,3466
#define s4 102,3486
#define s5 103,3506
#define s6 104,3526
#define s7 105,3546
#define s8 106,3566
#define k0 108,3587
#define k1 109,3649
#define gp 111,3670
#define sp 112,3732
#define ra 113,3794
#define r0	118,3892
#define r1	119,3906
#define r2	120,3920
#define r3	121,3934
#define r4	122,3948
#define r5	123,3962
#define r6	124,3976
#define r7	125,3990
#define r8	126,4004
#define r9	127,4018
#define r10	128,4032
#define r11	129,4048
#define r12	130,4064
#define r13	131,4080
#define r14	133,4097
#define r15	134,4113
#define r16	135,4129
#define r17	136,4145
#define r18	137,4161
#define r19	138,4177
#define r20	139,4193
#define r21	140,4209
#define r22	141,4225
#define r23	142,4241
#define r24	143,4257
#define r25	144,4273
#define r26	145,4289
#define r27	146,4305
#define r28	147,4321
#define r29	148,4337
#define r30	149,4353
#define r31	150,4369
#define FPU_R0	155,4426
#define FPU_R1	156,4445
#define FPU_R2	157,4464
#define FPU_R3	158,4483
#define FPU_R4	159,4502
#define FPU_R5	160,4521
#define FPU_R6	161,4540
#define FPU_R7	162,4559
#define FPU_R8	163,4578
#define FPU_R9	164,4597
#define FPU_R10	165,4616
#define FPU_R11	166,4637
#define FPU_R12	167,4658
#define FPU_R13	168,4679
#define FPU_R14	169,4700
#define FPU_R15	170,4721
#define FPU_R16	171,4742
#define FPU_R17	172,4763
#define FPU_R18	173,4784
#define FPU_R19	174,4805
#define FPU_R20	175,4826
#define FPU_R21	176,4847
#define FPU_R22	177,4868
#define FPU_R23	178,4889
#define FPU_R24	179,4910
#define FPU_R25	180,4931
#define FPU_R26	181,4952
#define FPU_R27	182,4973
#define FPU_R28	183,4994
#define FPU_R29	184,5015
#define FPU_R30	185,5036
#define FPU_R31	186,5057
#define CP0_INDEX 191,5114
#define CP0_RANDOM 192,5178
#define CP0_TLB_LO_0 193,5242
#define CP0_TLB_LO_1 194,5306
#define CP0_CONTEXT 195,5370
#define CP0_PAGEMASK 196,5434
#define CP0_WIRED 197,5498
#define CP0_BADVADDR 198,5562
#define CP0_COUNT 199,5626
#define CP0_TLB_HI 200,5690
#define CP0_COMPARE 201,5754
#define CP0_SREG 202,5818
#define CP0_CAUSE 203,5882
#define CP0_EPC 204,5946
#define CP0_PRID 205,6010
#define CP0_CONFIG 206,6074
#define CP0_LLADDR 207,6138
#define CP0_WATCHLO 208,6202
#define CP0_WATCHHI 209,6266
#define CP0_XCONTEXT 210,6330
#define CP0_ECC 211,6394
#define CP0_CACHERR 212,6458
#define CP0_TAGLO 213,6522
#define CP0_TAGHI 214,6586
#define CP0_ERR_EPC 215,6650
#define FRAME(FRAME223,6895
#define ENDFRAME(ENDFRAME229,7203
#define ORION_MINCACHE 242,7721
#define ORION_MAXCACHE 243,7780
#define CSIZE_SHIFT	244,7839
#define ICACHE_LINES 247,7889
#define ILINE_SHIFT 248,7954
#define ICACHE_SIZE 249,8019
#define CLINE_SHIFT	250,8084
#define DCACHE_LINES 252,8138
#define DLINE_SHIFT 253,8203
#define DCACHE_SIZE 254,8268
#define  CACHELEN	259,8395
#define  CACHEADDR	260,8417
#define ICACHE 262,8488
#define DCACHE 263,8545
#define IC_INDEX_INV 265,8574
#define IC_INDEX_LDTAG 266,8631
#define IC_INDEX_STTAG 267,8659
#define IC_HIT_INV 268,8687
#define IC_FILL 269,8716
#define IC_HIT_WB 270,8745
#define DC_INDEX_WB_INV 272,8775
#define DC_INDEX_LDTAG 273,8803
#define DC_INDEX_STTAG 274,8831
#define DC_DIRTY_EXCL 275,8859
#define DC_HIT_INV 276,8887
#define DC_HIT_WB_INV 277,8916
#define DC_HIT_WB 278,8945
#define TLB_ENTRIES 284,9177
#define TLB_LO_PFNMASK 289,9253
#define TLB_LO_CMASK 290,9296
#define TLB_LO_DMASK 291,9339
#define TLB_LO_VMASK 292,9382
#define TLB_LO_GMASK 293,9425
#define TLB_LO_PFNSHIFT 295,9469
#define TLB_LO_CSHIFT 296,9503
#define TLB_LO_DSHIFT 297,9537
#define TLB_LO_VSHIFT 298,9571
#define TLB_LO_GSHIFT 299,9605
#define TLB_WT_NO_WRITE_ALLOCATE 302,9661
#define TLB_WT_WRITE_ALLOCATE 303,9699
#define TLB_CACHE_RESERVE 306,9739
#define TLB_UNCACHED 307,9773
#define TLB_CACHE_NONCOHERENT 308,9807
#define TLB_CACHE_COH_EXCL 309,9841
#define TLB_CACHE_EXCL_WRITE 310,9875
#define TLB_CACHE_UPDATE_WRITE 311,9909
#define TLB_HI_VPN2MASK 316,9974
#define TLB_HI_ASIDMASK 317,10017
#define TLB_MAX_ASID 318,10060
#define TLB_HI_VPN2SHIFT 320,10098
#define TLB_HI_ASIDSHIFT 321,10133
#define TLB_PAGE_MASK 326,10200
#define TLB_PAGE_SHIFT 327,10243
#define TLB_PAGESIZE_4K 329,10279
#define TLB_PAGESIZE_16K 330,10317
#define TLB_PAGESIZE_64K 331,10355
#define TLB_PAGESIZE_256K 332,10393
#define TLB_PAGESIZE_1M 333,10431
#define TLB_PAGESIZE_4M 334,10469
#define TLB_PAGESIZE_16M 335,10507
#define TLB_4K_SHIFT 337,10546
#define TLB_16K_SHIFT 338,10580
#define TLB_64K_SHIFT 339,10614
#define TLB_256K_SHIFT 340,10648
#define TLB_1M_SHIFT 341,10682
#define TLB_4M_SHIFT 342,10716
#define TLB_16M_SHIFT 343,10751
#define TLB_INX_INXDEXMASK 348,10820
#define TLB_INX_PROBEMASK 349,10867
#define TLB_INX_INDEXSHIFT 351,10915
#define TLB_INX_PROBESHIFT 352,10953
#define TLB_RANDOM_MASK 357,11027
#define TLB_RANDOM_SHIFT 358,11074
#define TLB_WIRED_MASK 363,11146
#define TLB_WIRED_SHIFT 364,11193
#define TLB_CTXT_BASEPTE_MASK 369,11267
#define TLB_CTXT_BADVPN2_MASK 370,11314
#define TLB_CTXT_BASEPTE_SHIFT 372,11362
#define TLB_CTXT_BADVPN2_SHIFT 373,11401
#define SREG_CU0 378,11470
#define SREG_CU1	379,11517
#define SREG_BEV 380,11550
#define SREG_TS 381,11597
#define SREG_SR 382,11644
#define SREG_CH 383,11691
#define SREG_CE 384,11738
#define SREG_DE 385,11785
#define SREG_RP 386,11832
#define SREG_FR 387,11879
#define SREG_RE 388,11926
#define SREG_KX 389,11973
#define SREG_SX 390,12020
#define SREG_UX 391,12067
#define SREG_KSU 392,12114
#define SREG_ERL 393,12161
#define SREG_EXL 394,12208
#define SREG_IE 395,12255
#define SREG_IMASK8 396,12302
#define SREG_IMASK7 397,12349
#define SREG_IMASK6 398,12396
#define SREG_IMASK5 399,12443
#define SREG_IMASK4 400,12490
#define SREG_IMASK3 401,12537
#define SREG_IMASK2 402,12584
#define SREG_IMASK1 403,12631
#define SREG_IMASK0 404,12678
#define SREG_DS_MASK 406,12726
#define SREG_CU_MASK 407,12773
#define SREG_IMASK 408,12820
#define SREG_CU_SHIFT 410,12868
#define SREG_DS_SHIFT 411,12907
#define SREG_IMASK_SHIFT 412,12946
#define CAUSE_BD_SLOT 417,13014
#define CAUSE_MASK 419,13062
#define CAUSE_CEMASK 420,13109
#define CAUSE_IMASK 421,13156
#define CAUSE_SHIFT 423,13204
#define CAUSE_CESHIFT 424,13242
#define CAUSE_ISHIFT 425,13281
#define CAUSE_INTERRUPT 427,13320
#define CAUSE_TLB_MOD 428,13358
#define CAUSE_TLB_LOAD 429,13396
#define CAUSE_TLB_SAVE 430,13434
#define CAUSE_ADDR_LOAD 431,13472
#define CAUSE_ADDR_SAVE 432,13510
#define CAUSE_BUS_INSTR 433,13548
#define CAUSE_BUS_DATA 434,13586
#define CAUSE_SYSCALL 435,13624
#define CAUSE_BP 436,13662
#define CAUSE_ILLOP 437,13700
#define CAUSE_CP_UNUSABLE 438,13739
#define CAUSE_OVFLW 439,13778
#define CAUSE_TRAP 440,13817
#define CAUSE_VIRT_COHERENCY_INSTR 441,13856
#define CAUSE_FPE 442,13895
#define CAUSE_WATCH 443,13934
#define CAUSE_VIRT_COHERENCY_DATA 444,13973
#define CAUSE_IBIT7 446,14013
#define CAUSE_IBIT6 447,14060
#define CAUSE_IBIT5 448,14107
#define CAUSE_IBIT4 449,14154
#define CAUSE_IBIT3 450,14201
#define CAUSE_IBIT2 451,14248
#define CAUSE_IBIT1 452,14295
#define CAUSE_IBIT0 453,14342
#define LEVEL1	455,14390
#define LEVEL2	456,14408
#define LEVEL3	457,14426
#define LEVEL4	458,14444
#define LEVEL5	459,14462
#define LEVEL6	460,14480
#define LEVEL7	461,14498
#define CONFIG_MASTER_CHECKER 466,14547
#define CONFIG_SYS_CLOCK 467,14594
#define CONFIG_PATTERN 468,14641
#define CONFIG_CACHE2_BLOCKSIZE 469,14688
#define CONFIG_CACHE2_SPLIT 470,14735
#define CONFIG_CACHE2_WIDTH 471,14782
#define CONFIG_SYSPORT_WIDTH 472,14829
#define CONFIG_CACHE2_PRESENT 473,14876
#define CONFIG_DIRTY_SHARED 474,14923
#define CONFIG_BIG_INDIAN 475,14970
#define CONFIG_ECC_MODE 476,15017
#define CONFIG_BLOCK_ORDER 477,15064
#define CONFIG_ICACHE_SIZE 478,15111
#define CONFIG_DCACHE_SIZE 479,15158
#define CONFIG_ICACHE_BLOCK 480,15205
#define CONFIG_DCACHE_LINE 481,15252
#define CONFIG_CACHE2_CU 482,15299
#define CONFIG_KSEG0_COHERENCY 483,15346
#define CONFIG_MASTER_CHECKER_SHIFT 485,15394
#define CONFIG_SYS_CLOCK_SHIFT 486,15441
#define CONFIG_PATTERN_SHIFT 487,15488
#define CONFIG_CACHE2_BLOCKSIZE_SHIFT 488,15535
#define CONFIG_CACHE2_SPLIT_SHIFT 489,15582
#define CONFIG_CACHE2_WIDTH_SHIFT 490,15629
#define CONFIG_SYSPORT_WIDTH_SHIFT 491,15676
#define CONFIG_CACHE2_PRESENT_SHIFT 492,15723
#define CONFIG_DIRTY_SHARED_SHIFT 493,15770
#define CONFIG_BIG_INDIAN_SHIFT 494,15817
#define CONFIG_ECC_MODE_SHIFT 495,15864
#define CONFIG_BLOCK_ORDER_SHIFT 496,15911
#define CONFIG_ICACHE_SIZE_SHIFT 497,15958
#define CONFIG_DCACHE_SIZE_SHIFT 498,16004
#define CONFIG_ICACHE_BLOCK_SHIFT 499,16050
#define CONFIG_DCACHE_LINE_SHIFT 500,16096
#define CONFIG_CACHE2_CU_SHIFT 501,16142
#define CONFIG_KSEG0_COHERENCY_SHIFT 502,16188
#define PRID_IMP 507,16263
#define PRID_REV 508,16310
#define PRID_IMP_SHIFT 510,16358
#define PRID_REV_SHIFT 511,16396
#define WATCH_PADDR0 516,16471
#define WATCH_PADDR1 517,16518
#define WATCH_READ 518,16565
#define WATCH_WRITE 519,16612
#define WATCH_PADDR0_SHIFT 521,16660
#define WATCH_PADDR1_SHIFT 522,16698
#define WATCH_READ_SHIFT 523,16736
#define WATCH_WRITE_SHIFT 524,16774
#define ECC_MASK 529,16840
#define CACHE_ERR_ER 534,16923
#define CACHE_ERR_EC 535,16970
#define CACHE_ERR_ED 536,17017
#define CACHE_ERR_ET 537,17064
#define CACHE_ERR_ES 538,17111
#define CACHE_ERR_EE 539,17158
#define CACHE_ERR_EB 540,17205
#define CACHE_ERR_EI 541,17252
#define CACHE_ERR_SLDX 542,17299
#define CACHE_ERR_PLDX 543,17346
#define CACHE_ERR_ER_SHIFT 545,17394
#define CACHE_ERR_EC_SHIFT 546,17433
#define CACHE_ERR_ED_SHIFT 547,17472
#define CACHE_ERR_ET_SHIFT 548,17511
#define CACHE_ERR_ES_SHIFT 549,17550
#define CACHE_ERR_EE_SHIFT 550,17589
#define CACHE_ERR_EB_SHIFT 551,17628
#define CACHE_ERR_EI_SHIFT 552,17667
#define CACHE_ERR_SLDX_SHIFT 553,17706
#define CACHE_ERR_PLDX_SHIFT 554,17745
#define TAGLO_PTAGLO 559,17815
#define TAGLO_PSTATE 560,17862
#define TAGLO_PARITY 561,17909
#define TAGLO_FBIT 562,17956
#define TAGLO_PTAGLO_SHIFT 564,18004
#define TAGLO_PSTATE_SHIFT 565,18042
#define TAGLO_PARITY_SHIFT 566,18080
#define TAGLO_FBIT_SHIFT 567,18118
#define VECTOR_OFFSET 569,18157
#define VECTOR_MASK 571,18258
#define STACK_PARAMS 573,18348
struct orion_config orion_config578,18478
struct orion_sreg orion_sreg600,18906
struct pmask_t pmask_t628,19483
struct entryhi_t entryhi_t634,19579
struct entrylo_t entrylo_t640,19673
struct tlb_t tlb_t649,19823
union cerr_t cerr_t659,19988
typedef struct r4k_exception_t_ r4k_exception_t_678,20249
} r4k_exception_t;r4k_exception_t681,20318
