==3912== NVPROF is profiling process 3912, command: python example.py
==3912== Some kernel(s) will be replayed on device 0 in order to collect all events/metrics.
==3912== Profiling application: python example.py
==3912== Profiling result:
==3912== Metric result:
"Device","Kernel","Invocations","Metric Name","Metric Description","Min","Max","Avg"
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"achieved_occupancy","Achieved Occupancy",0.249073,0.249073,0.249073
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"ipc","Executed IPC",1.062062,1.062062,1.062062
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed","Instructions Executed",37312000,37312000,37312000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_fp_32","FP Instructions(Single)",532736000,532736000,532736000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"l2_read_throughput","L2 Throughput (Reads)",3.415805GB/s,3.415805GB/s,3.415805GB/s
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"l2_write_throughput","L2 Throughput (Writes)",457.879600MB/s,457.879600MB/s,457.879599MB/s
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sm_efficiency","Multiprocessor Activity",99.559369%,99.559369%,99.559369%
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sysmem_write_bytes","System Memory Write Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sysmem_write_throughput","System Memory Write Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"sysmem_write_transactions","System Memory Write Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_sp","Floating Point Operations(Single Precision)",708864000,708864000,708864000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",308480000,308480000,308480000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",176128000,176128000,176128000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",48128000,48128000,48128000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",7.843075%,7.843075%,7.843075%
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_compute_ld_st","Load/Store Instructions",162304000,162304000,162304000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_global_loads","Warp level instructions for global loads",544000,544000,544000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_global_stores","Warp level instructions for global stores",160000,160000,160000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_shared_loads","Warp level instructions for shared loads",2208000,2208000,2208000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_shared_stores","Warp level instructions for shared stores",2784000,2784000,2784000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_integer","Integer Instructions",196480000,196480000,196480000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_inter_thread_communication","Inter-Thread Instructions",32768000,32768000,32768000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_issued","Instructions Issued",37315151,37315151,37315151
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_misc","Misc Instructions",36736000,36736000,36736000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_per_warp","Instructions per warp",1166.000000,1166.000000,1166.000000
"NVIDIA Tegra X1 (0)","void fft2d_c2r_32x32<float, bool=0, bool=0, unsigned int=1, bool=0, bool=0>(float*, float2 const *, int, int, int, int, int, int, int, int, int, float, float, cudnn::reduced_divisor, bool, float*, float*, int2, int, int)",1,"inst_replay_overhead","Instruction Replay Overhead",0.000079,0.000079,0.000079
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"achieved_occupancy","Achieved Occupancy",0.468276,0.468276,0.468276
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"ipc","Executed IPC",3.750286,3.750286,3.750286
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed","Instructions Executed",121408,121408,121408
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_fp_32","FP Instructions(Single)",632832,632832,632832
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"l2_read_throughput","L2 Throughput (Reads)",63.234783MB/s,63.234783MB/s,63.234779MB/s
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"l2_write_throughput","L2 Throughput (Writes)",641.916258MB/s,641.916258MB/s,641.916254MB/s
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sm_efficiency","Multiprocessor Activity",95.268921%,95.268921%,95.268921%
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sysmem_write_bytes","System Memory Write Bytes",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sysmem_write_throughput","System Memory Write Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"sysmem_write_transactions","System Memory Write Transactions",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_sp","Floating Point Operations(Single Precision)",851968,851968,851968
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",40960,40960,40960
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",344064,344064,344064
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",122880,122880,122880
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",63488,63488,63488
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",10.067155%,10.067155%,10.067155%
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_bit_convert","Bit-Convert Instructions",65536,65536,65536
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_compute_ld_st","Load/Store Instructions",36864,36864,36864
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_global_loads","Warp level instructions for global loads",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_global_stores","Warp level instructions for global stores",1152,1152,1152
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_shared_loads","Warp level instructions for shared loads",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_shared_stores","Warp level instructions for shared stores",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_integer","Integer Instructions",2617344,2617344,2617344
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_inter_thread_communication","Inter-Thread Instructions",0,0,0
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_issued","Instructions Issued",121560,121560,121560
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_misc","Misc Instructions",217088,217088,217088
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_per_warp","Instructions per warp",1897.000000,1897.000000,1897.000000
"NVIDIA Tegra X1 (0)","_ZN83_GLOBAL__N__59_tmpxft_00000286_00000000_8_Distributions_compute_72_cpp1_ii_c3aa7ee643distribution_elementwise_grid_stride_kernelIfLi4EZZZN2at6native18normal_kernel_cudaERNS1_14TensorIteratorEddPNS1_9GeneratorEENKUlvE_clEvENKUlvE0_clEvEUlP24curandStatePhilox4_32_10E0_ZNS_27distribution_nullary_kernelIffLi4ESB_ZZZNS2_18normal_kernel_cudaES4_ddS6_ENKS7_clEvENKS8_clEvEUlfE_EEvS4_PNS1_13CUDAGeneratorERKT2_T3_EUlifE_EEviSt4pairImmET1_SG_",1,"inst_replay_overhead","Instruction Replay Overhead",0.001252,0.001252,0.001252
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"achieved_occupancy","Achieved Occupancy",0.945260,0.945260,0.945260
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"ipc","Executed IPC",3.189137,3.189137,3.189137
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed","Instructions Executed",8000000,8000000,8000000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_fp_32","FP Instructions(Single)",13760000,13760000,13760000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"l2_read_throughput","L2 Throughput (Reads)",7.322214GB/s,7.322214GB/s,7.322214GB/s
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"l2_write_throughput","L2 Throughput (Writes)",6.925536GB/s,6.925536GB/s,6.925536GB/s
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sm_efficiency","Multiprocessor Activity",99.933660%,99.933660%,99.933660%
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sysmem_write_bytes","System Memory Write Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sysmem_write_throughput","System Memory Write Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"sysmem_write_transactions","System Memory Write Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_sp","Floating Point Operations(Single Precision)",11712000,11712000,11712000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",1568000,1568000,1568000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",3040000,3040000,3040000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",4064000,4064000,4064000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",3072000,3072000,3072000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",1.819564%,1.819564%,1.819564%
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_bit_convert","Bit-Convert Instructions",6144000,6144000,6144000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_compute_ld_st","Load/Store Instructions",10240000,10240000,10240000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_global_loads","Warp level instructions for global loads",224000,224000,224000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_global_stores","Warp level instructions for global stores",256000,256000,256000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_shared_loads","Warp level instructions for shared loads",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_shared_stores","Warp level instructions for shared stores",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_integer","Integer Instructions",145439488,145439488,145439488
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_inter_thread_communication","Inter-Thread Instructions",0,0,0
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_issued","Instructions Issued",8000648,8000648,8000648
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_misc","Misc Instructions",18816000,18816000,18816000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_per_warp","Instructions per warp",250.000000,250.000000,250.000000
"NVIDIA Tegra X1 (0)","void add_tensor_kernel_v3<int=2, float, float, int=32, int=1, int=4, int=2, int=2>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, float, float, int, int, int)",1,"inst_replay_overhead","Instruction Replay Overhead",0.000066,0.000066,0.000066
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"achieved_occupancy","Achieved Occupancy",0.246941,0.246941,0.246941
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"ipc","Executed IPC",2.239984,2.239984,2.239984
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed","Instructions Executed",1275904,1275904,1275904
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_fp_32","FP Instructions(Single)",17514496,17514496,17514496
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"l2_read_throughput","L2 Throughput (Reads)",268.148884MB/s,268.148884MB/s,268.148883MB/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"l2_write_throughput","L2 Throughput (Writes)",4.418950GB/s,4.418950GB/s,4.418950GB/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sm_efficiency","Multiprocessor Activity",98.896008%,98.896008%,98.896008%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_write_bytes","System Memory Write Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_write_throughput","System Memory Write Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_write_transactions","System Memory Write Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp","Floating Point Operations(Single Precision)",23117824,23117824,23117824
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",9535488,9535488,9535488
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",5603328,5603328,5603328
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",2375680,2375680,2375680
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",15.528798%,15.528798%,15.528798%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_compute_ld_st","Load/Store Instructions",5058560,5058560,5058560
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_loads","Warp level instructions for global loads",2048,2048,2048
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_stores","Warp level instructions for global stores",17408,17408,17408
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_shared_loads","Warp level instructions for shared loads",102400,102400,102400
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_shared_stores","Warp level instructions for shared stores",69632,69632,69632
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_integer","Integer Instructions",5220352,5220352,5220352
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_inter_thread_communication","Inter-Thread Instructions",1048576,1048576,1048576
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_issued","Instructions Issued",1276052,1276052,1276052
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_misc","Misc Instructions",2265088,2265088,2265088
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_per_warp","Instructions per warp",1246.000000,1246.000000,1246.000000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=0, unsigned int=1, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_replay_overhead","Instruction Replay Overhead",0.000125,0.000125,0.000125
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"achieved_occupancy","Achieved Occupancy",0.244242,0.244242,0.244242
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"ipc","Executed IPC",1.223422,1.223422,1.223422
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed","Instructions Executed",36064000,36064000,36064000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_fp_32","FP Instructions(Single)",547328000,547328000,547328000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"l2_read_throughput","L2 Throughput (Reads)",105.524705MB/s,105.524705MB/s,105.524704MB/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"l2_write_throughput","L2 Throughput (Writes)",4.032788GB/s,4.032788GB/s,4.032788GB/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sm_efficiency","Multiprocessor Activity",99.468180%,99.468180%,99.468180%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_write_bytes","System Memory Write Bytes",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_write_throughput","System Memory Write Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"sysmem_write_transactions","System Memory Write Transactions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp","Floating Point Operations(Single Precision)",722432000,722432000,722432000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",297984000,297984000,297984000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",175104000,175104000,175104000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",74240000,74240000,74240000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",9.579159%,9.579159%,9.579159%
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_compute_ld_st","Load/Store Instructions",155136000,155136000,155136000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_loads","Warp level instructions for global loads",480000,480000,480000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_global_stores","Warp level instructions for global stores",544000,544000,544000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_shared_loads","Warp level instructions for shared loads",2176000,2176000,2176000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_shared_stores","Warp level instructions for shared stores",2112000,2112000,2112000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_integer","Integer Instructions",111392000,111392000,111392000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_inter_thread_communication","Inter-Thread Instructions",32768000,32768000,32768000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_issued","Instructions Issued",36067777,36067777,36067777
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_misc","Misc Instructions",69952000,69952000,69952000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_per_warp","Instructions per warp",1127.000000,1127.000000,1127.000000
"NVIDIA Tegra X1 (0)","void fft2d_r2c_32x32<float, bool=1, unsigned int=0, bool=0>(float2*, float const *, int, int, int, int, int, int, int, int, int, cudnn::reduced_divisor, bool, int2, int, int)",1,"inst_replay_overhead","Instruction Replay Overhead",0.000105,0.000105,0.000105
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"achieved_occupancy","Achieved Occupancy",0.247901,0.247901,0.247901
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"ipc","Executed IPC",2.957525,2.957525,2.957525
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed","Instructions Executed",168091648,168091648,168091648
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_fp_32","FP Instructions(Single)",3705536512,3705536512,3705536512
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"l2_read_throughput","L2 Throughput (Reads)",2.977603GB/s,2.977603GB/s,2.977603GB/s
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"l2_write_throughput","L2 Throughput (Writes)",2.103733GB/s,2.103733GB/s,2.103733GB/s
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sm_efficiency","Multiprocessor Activity",99.996848%,99.996848%,99.996848%
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sysmem_write_bytes","System Memory Write Bytes",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sysmem_write_throughput","System Memory Write Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"sysmem_write_transactions","System Memory Write Transactions",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_sp","Floating Point Operations(Single Precision)",7197163520,7197163520,7197163520
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",138149888,138149888,138149888
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",3493855232,3493855232,3493855232
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",71303168,71303168,71303168
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",50.345205%,50.345205%,50.345205%
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_compute_ld_st","Load/Store Instructions",660946944,660946944,660946944
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_global_loads","Warp level instructions for global loads",1880064,1880064,1880064
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_global_stores","Warp level instructions for global stores",1183744,1183744,1183744
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_shared_loads","Warp level instructions for shared loads",15736832,15736832,15736832
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_shared_stores","Warp level instructions for shared stores",4804608,4804608,4804608
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_integer","Integer Instructions",617218048,617218048,617218048
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_inter_thread_communication","Inter-Thread Instructions",0,0,0
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_issued","Instructions Issued",168094638,168094638,168094638
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_misc","Misc Instructions",162869248,162869248,162869248
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_per_warp","Instructions per warp",2414.000000,2414.000000,2414.000000
"NVIDIA Tegra X1 (0)","maxwell_gcgemm_64x64_nt",1,"inst_replay_overhead","Instruction Replay Overhead",0.000018,0.000018,0.000018
