/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:50 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_UPG_AUX_INTR2_H__
#define BCHP_UPG_AUX_INTR2_H__

/***************************************************************************
 *UPG_AUX_INTR2 - UPG AUX Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_UPG_AUX_INTR2_CPU_STATUS            0x0040a800 /* [RO] CPU interrupt Status Register */
#define BCHP_UPG_AUX_INTR2_CPU_SET               0x0040a804 /* [WO] CPU interrupt Set Register */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR             0x0040a808 /* [WO] CPU interrupt Clear Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS       0x0040a80c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET          0x0040a810 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR        0x0040a814 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS            0x0040a818 /* [RO] PCI interrupt Status Register */
#define BCHP_UPG_AUX_INTR2_PCI_SET               0x0040a81c /* [WO] PCI interrupt Set Register */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR             0x0040a820 /* [WO] PCI interrupt Clear Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS       0x0040a824 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET          0x0040a828 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR        0x0040a82c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_STATUS :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved0_MASK               0xfffffff0
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved0_SHIFT              4

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_MASK       0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_SHIFT      3
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_MASK       0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_SHIFT      2
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_MASK        0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_SHIFT       1
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_MASK        0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_SHIFT       0
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_DEFAULT     0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_SET :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved0_MASK                  0xfffffff0
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved0_SHIFT                 4

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_MASK          0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_SHIFT         3
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_MASK          0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_SHIFT         2
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_MASK           0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_SHIFT          1
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_DEFAULT        0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_MASK           0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_SHIFT          0
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_DEFAULT        0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_CLEAR :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved0_MASK                0xfffffff0
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved0_SHIFT               4

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_MASK        0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_SHIFT       3
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_MASK        0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_SHIFT       2
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_MASK         0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_SHIFT        1
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_DEFAULT      0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_MASK         0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_SHIFT        0
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved0_MASK          0xfffffff0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved0_SHIFT         4

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_MASK  0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT 3
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_MASK  0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT 2
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_MASK   0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_SHIFT  1
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_MASK   0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_SHIFT  0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_SET :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved0_MASK             0xfffffff0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved0_SHIFT            4

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_MASK     0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_SHIFT    3
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_MASK     0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_SHIFT    2
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_MASK      0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_SHIFT     1
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_DEFAULT   0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_MASK      0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_SHIFT     0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved0_MASK           0xfffffff0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT          4

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_MASK   0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT  3
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_MASK   0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT  2
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_MASK    0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT   1
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_MASK    0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT   0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_STATUS :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved0_MASK               0xfffffff0
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved0_SHIFT              4

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_MASK       0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_SHIFT      3
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_MASK       0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_SHIFT      2
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_MASK        0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_SHIFT       1
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_MASK        0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_SHIFT       0
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_DEFAULT     0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_SET :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved0_MASK                  0xfffffff0
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved0_SHIFT                 4

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_MASK          0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_SHIFT         3
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_MASK          0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_SHIFT         2
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_MASK           0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_SHIFT          1
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_DEFAULT        0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_MASK           0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_SHIFT          0
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_DEFAULT        0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_CLEAR :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved0_MASK                0xfffffff0
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved0_SHIFT               4

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_MASK        0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_SHIFT       3
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_MASK        0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_SHIFT       2
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_MASK         0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_SHIFT        1
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_DEFAULT      0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_MASK         0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_SHIFT        0
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_DEFAULT      0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved0_MASK          0xfffffff0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved0_SHIFT         4

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_MASK  0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT 3
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_MASK  0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT 2
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_MASK   0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_SHIFT  1
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_MASK   0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_SHIFT  0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_SET :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved0_MASK             0xfffffff0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved0_SHIFT            4

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_MASK     0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_SHIFT    3
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_MASK     0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_SHIFT    2
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_MASK      0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_SHIFT     1
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_DEFAULT   0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_MASK      0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_SHIFT     0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved0_MASK           0xfffffff0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT          4

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_ABORT [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_MASK   0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT  3
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_ABORT [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_MASK   0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT  2
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_DONE [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_MASK    0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT   1
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_DONE [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_MASK    0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT   0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_DEFAULT 0x00000001

#endif /* #ifndef BCHP_UPG_AUX_INTR2_H__ */

/* End of File */
