/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/procedures/hwp/perv/p10_sbe_scratch_regs.C $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2020,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
//------------------------------------------------------------------------------
/// @file  p10_sbe_scratch_regs.C
///
/// @brief Definition of scratch register fields shared between
///        p10_setup_sbe_config and p10_sbe_attr_setup
//------------------------------------------------------------------------------
// *HWP HW Maintainer   : Anusha Reddy (anusrang@in.ibm.com)
// *HWP FW Maintainer   : Raja Das (rajadas2@in.ibm.com)
//------------------------------------------------------------------------------

#include <p10_scom_perv.H>
#include <p10_scom_proc.H>
#include <p10_sbe_scratch_regs.H>
#include <p10_frequency_buckets.H>
#include <target_filters.H>

const uint32_t N0_CHIPLET_ID    = 0x02;
const uint32_t PCI0_CHIPLET_ID  = 0x08;
const uint32_t MC0_CHIPLET_ID   = 0x0C;
const uint32_t PAU0_CHIPLET_ID  = 0x10;
const uint32_t AXON0_CHIPLET_ID = 0x18;
const uint32_t EQ0_CHIPLET_ID   = 0x20;


///
/// @brief Calculate functional unit target number from pervasive target type
///
/// @param[in]    i_target_perv  Pervasive target instance
/// @param[in]    i_type         Functional target type
///
/// @return uint8_t
///
uint8_t
p10_sbe_scratch_regs_get_unit_num(
    const fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_perv,
    const fapi2::TargetType i_type)
{
    uint8_t l_perv_unit_num = i_target_perv.getChipletNumber();
    uint8_t l_functional_unit_num = 0;

    switch (i_type)
    {
        case fapi2::TARGET_TYPE_EQ:
            l_functional_unit_num = l_perv_unit_num - EQ0_CHIPLET_ID;
            break;

        case fapi2::TARGET_TYPE_PEC:
            l_functional_unit_num = l_perv_unit_num - PCI0_CHIPLET_ID;
            break;

        case fapi2::TARGET_TYPE_MC:
            l_functional_unit_num = l_perv_unit_num - MC0_CHIPLET_ID;
            break;

        case fapi2::TARGET_TYPE_PAUC:
            l_functional_unit_num = l_perv_unit_num - PAU0_CHIPLET_ID;
            break;

        case fapi2::TARGET_TYPE_IOHS:
            l_functional_unit_num = l_perv_unit_num - AXON0_CHIPLET_ID;
            break;

        default:
            break;
    }

    return l_functional_unit_num;
}

///
/// @brief Calculate GARD vector based on functional target states
///
/// @tparam T template parameter, target type
/// @param[in]    i_target_chip         Processor chip target
/// @paran[in]    i_contained_ipl_type  Contained IPL type attribute
/// @param[out]   o_gard_vector         GARD vector (1-bit indicates non-functional)
///                                     valid data left-aligned from 0..<num chiplets of type T-1>
///
/// @return fapi::ReturnCode. FAPI2_RC_SUCCESS if success, else error code.
///
template<fapi2::TargetType T>
fapi2::ReturnCode
p10_sbe_scratch_calc_gard_vector(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    const fapi2::ATTR_CONTAINED_IPL_TYPE_Type i_contained_ipl_type,
    uint32_t& o_gard_vector)
{
    // default to non-functional
    fapi2::buffer<uint32_t> l_functional = 0;

    // in contained modes, no desire to enable async chiplets, use gard vector
    // content to enforce this
    if (i_contained_ipl_type != fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_NONE)
    {
        if ((T == fapi2::TARGET_TYPE_PEC)  ||
            (T == fapi2::TARGET_TYPE_MC)   ||
            (T == fapi2::TARGET_TYPE_PAUC) ||
            (T == fapi2::TARGET_TYPE_PAU)  ||
            (T == fapi2::TARGET_TYPE_IOHS))
        {
            // maintain non-functional default
            goto fapi_try_exit;
        }
    }

    // determine set of functional targets
    for (const auto& l_tgt : i_target_chip.getChildren<T>(fapi2::TARGET_STATE_FUNCTIONAL))
    {
        fapi2::ATTR_CHIP_UNIT_POS_Type l_unit_pos;
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_tgt, l_unit_pos),
                 "Error from FAPI_ATTR_GET (ATTR_CHIP_UNIT_POS), functional)");
        FAPI_TRY(l_functional.setBit(l_unit_pos),
                 "Error from setBit (functional, unit target pos: %d)", l_unit_pos);
    }

    // in non-contained mode, PAUC chiplets may never be deconfigured
    if ((i_contained_ipl_type == fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_NONE) &&
        (T == fapi2::TARGET_TYPE_PAUC))
    {
        fapi2::buffer<uint32_t> l_present = 0;

        for (const auto& l_tgt : i_target_chip.getChildren<T>(fapi2::TARGET_STATE_PRESENT))
        {
            fapi2::ATTR_CHIP_UNIT_POS_Type l_unit_pos;
            FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_tgt, l_unit_pos),
                     "Error from FAPI_ATTR_GET (ATTR_CHIP_UNIT_POS), present)");
            FAPI_TRY(l_present.setBit(l_unit_pos),
                     "Error from setBit (present, unit target pos: %d)", l_unit_pos);
        }

        FAPI_ASSERT(l_present == l_functional,
                    fapi2::P10_SBE_SCRATCH_REGS_PAUC_GARD_ERR()
                    .set_TARGET_CHIP(i_target_chip)
                    .set_CONTAINED_IPL_TYPE(i_contained_ipl_type)
                    .set_PAUC_FUNCTIONAL(l_functional)
                    .set_PAUC_PRESENT(l_present),
                    "PAUC chiplets may not be deconfigured for current IPL type!");
    }

fapi_try_exit:
    FAPI_DBG("Functional  : 0x%08X", static_cast<unsigned int>(l_functional));
    o_gard_vector = ~l_functional;
    FAPI_DBG("Gard vector : 0x%08X", o_gard_vector);

    return fapi2::current_err;
}

///
/// @brief Lookup filter PLL bucket value given platform knowledge
///
/// @param[in] i_target_chip         Processor chip target
/// @param[in] o_attr_pci_pll_bucket PLL bucket attribute value
///
/// @return fapi2::ReturnCode
///
static fapi2::ReturnCode
p10_sbe_scratch_regs_get_filter_pll_bucket(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    fapi2::ATTR_PCI_PLL_BUCKET_Type& o_attr_pci_pll_bucket)
{
    FAPI_DBG("Start");

#ifndef __PPE__
    // currently only single functional bucket supported, return it
    o_attr_pci_pll_bucket = 0;

    // set & read back to permit CONST attribute override
    FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_PCI_PLL_BUCKET, i_target_chip, o_attr_pci_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_PCI_PLL_BUCKET)");
#endif

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PCI_PLL_BUCKET, i_target_chip, o_attr_pci_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_PCI_PLL_BUCKET)");

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}



///
/// @brief Lookup PCIE PLL bucket value given platform knowledge
///
/// @param[in] i_target_chip         Processor chip target
/// @param[in] o_attr_pci_pll_bucket PLL bucket attribute value
///
/// @return fapi2::ReturnCode
///
static fapi2::ReturnCode
p10_sbe_scratch_regs_get_pci_pll_bucket(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    fapi2::ATTR_PCI_PLL_BUCKET_Type& o_attr_pci_pll_bucket)
{
    FAPI_DBG("Start");

#ifndef __PPE__
    fapi2::Target<fapi2::TARGET_TYPE_SYSTEM> FAPI_SYSTEM;
    fapi2::ATTR_FREQ_PCIE_MHZ_Type l_attr_freq_pcie_mhz;
    bool l_bucket_found = false;
    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_FREQ_PCIE_MHZ, FAPI_SYSTEM, l_attr_freq_pcie_mhz),
             "Error from FAPI_ATTR_GET (ATTR_FREQ_PCIE_MHZ)");

    for (auto l_bucket = 0; l_bucket < P10_NUM_PCI_PLL_BUCKETS; l_bucket++)
    {
        if (l_attr_freq_pcie_mhz == P10_PCI_PLL_BUCKETS[l_bucket].freq_grid_mhz)
        {
            l_bucket_found = true;
            o_attr_pci_pll_bucket = l_bucket;
            break;
        }
    }

    FAPI_ASSERT(l_bucket_found,
                fapi2::P10_SBE_SCRATCH_REGS_PCIE_FREQ_LOOKUP_ERR()
                .set_TARGET_CHIP(i_target_chip)
                .set_FREQ_PCIE_MHZ(l_attr_freq_pcie_mhz),
                "Requested PCIE frequency (%d MHz) not found in p10_frequency_buckets.H!",
                l_attr_freq_pcie_mhz);

    // set & read back to permit CONST attribute override
    FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_PCI_PLL_BUCKET, i_target_chip, o_attr_pci_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_PCI_PLL_BUCKET)");
#endif

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PCI_PLL_BUCKET, i_target_chip, o_attr_pci_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_PCI_PLL_BUCKET)");

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}


///
/// @brief Lookup MC PLL bucket values given platform knowledge
///
/// @param[in] i_target_chip        Processor chip target
/// @param[in] o_attr_mc_pll_bucket PLL bucket attribute value
///
/// @return fapi2::ReturnCode
///
static fapi2::ReturnCode
p10_sbe_scratch_regs_get_mc_pll_bucket(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    fapi2::ATTR_MC_PLL_BUCKET_Type& o_attr_mc_pll_bucket)
{
    FAPI_DBG("Start");

#ifndef __PPE__

    for (const auto l_mc_target : i_target_chip.getChildren<fapi2::TARGET_TYPE_MC>(fapi2::TARGET_STATE_FUNCTIONAL))
    {
        fapi2::ATTR_FREQ_MC_MHZ_Type l_attr_freq_mc_mhz;
        fapi2::ATTR_CHIP_UNIT_POS_Type l_unit_num;
        bool l_bucket_found = false;
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_FREQ_MC_MHZ, l_mc_target, l_attr_freq_mc_mhz),
                 "Error from FAPI_ATTR_GET (ATTR_FREQ_MC_MHZ)");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_mc_target, l_unit_num),
                 "Error from FAPI_ATTR_GET (ATTR_CHIP_UNIT_POS)");

        for (auto l_bucket = 0; l_bucket < P10_NUM_MC_PLL_BUCKETS; l_bucket++)
        {
            if (l_attr_freq_mc_mhz == P10_MC_PLL_BUCKETS[l_bucket].freq_grid_mhz)
            {
                l_bucket_found = true;
                o_attr_mc_pll_bucket[l_unit_num] = l_bucket;
                break;
            }
        }

        FAPI_ASSERT(l_bucket_found,
                    fapi2::P10_SBE_SCRATCH_REGS_MC_FREQ_LOOKUP_ERR()
                    .set_TARGET_CHIP(i_target_chip)
                    .set_TARGET_MC(l_mc_target)
                    .set_FREQ_MC_MHZ(l_attr_freq_mc_mhz),
                    "Requested MC frequency (%d MHz) not found in p10_frequency_buckets.H!",
                    l_attr_freq_mc_mhz);
    }

    // set & read back to permit CONST attribute override
    FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_MC_PLL_BUCKET, i_target_chip, o_attr_mc_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_MC_PLL_BUCKET)");
#endif

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_MC_PLL_BUCKET, i_target_chip, o_attr_mc_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_MC_PLL_BUCKET)");

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}


///
/// @brief Lookup IOHS PLL bucket values given platform knowledge
///
/// @param[in] i_target_chip          Processor chip target
/// @param[in] o_attr_iohs_pll_bucket PLL bucket attribute value
///
/// @return fapi2::ReturnCode
///
static fapi2::ReturnCode
p10_sbe_scratch_regs_get_iohs_pll_bucket(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    fapi2::ATTR_IOHS_PLL_BUCKET_Type& o_attr_iohs_pll_bucket)
{
    FAPI_DBG("Start");

#ifndef __PPE__

    for (const auto l_iohs_target : i_target_chip.getChildren<fapi2::TARGET_TYPE_IOHS>(fapi2::TARGET_STATE_FUNCTIONAL))
    {
        fapi2::ATTR_FREQ_IOHS_MHZ_Type l_attr_freq_iohs_mhz;
        fapi2::ATTR_CHIP_UNIT_POS_Type l_unit_num;
        bool l_bucket_found = false;
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_FREQ_IOHS_MHZ, l_iohs_target, l_attr_freq_iohs_mhz),
                 "Error from FAPI_ATTR_GET (ATTR_FREQ_IOHS_MHZ)");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_iohs_target, l_unit_num),
                 "Error from FAPI_ATTR_GET (ATTR_CHIP_UNIT_POS)");

        for (auto l_bucket = 0; l_bucket < P10_NUM_IOHS_PLL_BUCKETS; l_bucket++)
        {
            if (l_attr_freq_iohs_mhz == P10_IOHS_PLL_BUCKETS[l_bucket].freq_grid_mhz)
            {
                l_bucket_found = true;
                o_attr_iohs_pll_bucket[l_unit_num] = l_bucket;
                break;
            }
        }

        FAPI_ASSERT(l_bucket_found,
                    fapi2::P10_SBE_SCRATCH_REGS_IOHS_FREQ_LOOKUP_ERR()
                    .set_TARGET_CHIP(i_target_chip)
                    .set_TARGET_IOHS(l_iohs_target)
                    .set_FREQ_IOHS_MHZ(l_attr_freq_iohs_mhz),
                    "Requested IOHS frequency (%d MHz) not found in p10_frequency_buckets.H!",
                    l_attr_freq_iohs_mhz);
    }

    // set & read back to permit CONST attribute override
    FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_IOHS_PLL_BUCKET, i_target_chip, o_attr_iohs_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_IOHS_PLL_BUCKET)");
#endif

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_IOHS_PLL_BUCKET, i_target_chip, o_attr_iohs_pll_bucket),
             "Error from FAPI_ATTR_SET (ATTR_IOHS_PLL_BUCKET)");

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}


///
/// @brief Set PAU frequency attribute.
/// Function is called by:
///   - Hostboot (via p10_sbe_scratch_regs_set_pll_buckets standalone function) to determine
///     non-primary chip frequency
///   - HWSV/BMC (istep 0) to set primary chip frequency
///
///   BMC currently doesn't support EC feature attributes, read CHIPID directly
///
/// @param[in] i_target_chip          Processor chip target
///
/// @return fapi2::ReturnCode
///
fapi2::ReturnCode
p10_sbe_scratch_regs_set_pau_freq(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
    FAPI_DBG("Start");
    using namespace scomt::proc;

    fapi2::Target<fapi2::TARGET_TYPE_SYSTEM> FAPI_SYSTEM;
    fapi2::ATTR_FREQ_PAU_MHZ_Type l_attr_freq_pau_mhz = 0;
    uint8_t l_pau_dpll_io_margin = 0;

    if (fapi2::is_platform<fapi2::PLAT_HOSTBOOT>() ||
        fapi2::is_platform<fapi2::PLAT_HWSV>())
    {
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_EC_FEATURE_PAU_DPLL_IO_MARGIN, i_target_chip, l_pau_dpll_io_margin),
                 "Error from FAPI_ATTR_GET (ATTR_CHIP_EC_FEATURE_PAU_DPLL_IO_MARGIN)");
    }
    else
    {
        // BMC platform doesn't currently support EC feature attributes
        fapi2::buffer<uint32_t> l_chipid = 0;
        uint32_t l_major = 0;
        uint32_t l_minor = 0;
        uint32_t l_ec = 0;
        FAPI_TRY(fapi2::getCfamRegister(i_target_chip,
                                        TP_TPVSB_FSI_W_FSI2PIB_CHIPID_FSI,
                                        l_chipid),
                 "Error reading CFAM chip id");
        l_major = 0xF0000000 & l_chipid;
        l_minor = 0x00F00000 & l_chipid;
        l_ec = ((l_major >> 24) | (l_minor >> 20));

        l_pau_dpll_io_margin = (l_ec == 0x10) ? (1) : (0);
    }

    if (l_pau_dpll_io_margin)
    {
        l_attr_freq_pau_mhz = 2133;
        FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_FREQ_PAU_MHZ, FAPI_SYSTEM, l_attr_freq_pau_mhz),
                 "Error from FAPI_ATTR_SET (ATTR_FREQ_PAU_MHZ)");
    }
    else
    {
        l_attr_freq_pau_mhz = 2250;
        FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_FREQ_PAU_MHZ, FAPI_SYSTEM, l_attr_freq_pau_mhz),
                 "Error from FAPI_ATTR_SET (ATTR_FREQ_PAU_MHZ)");
    }

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}


///
/// @brief Set all PLL BUCKET attributes
///
/// @param[in] i_target_chip          Processor chip target
///
/// @return fapi2::ReturnCode
///
fapi2::ReturnCode
p10_sbe_scratch_regs_set_pll_buckets(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
    FAPI_DBG("Start");

    fapi2::ATTR_FILTER_PLL_BUCKET_Type l_attr_filter_pll_bucket;
    fapi2::ATTR_PCI_PLL_BUCKET_Type l_attr_pci_pll_bucket;
    fapi2::ATTR_MC_PLL_BUCKET_Type l_attr_mc_pll_bucket = { 0 };
    fapi2::ATTR_IOHS_PLL_BUCKET_Type l_attr_iohs_pll_bucket = { 0 };

    FAPI_DBG("Setting up filter PLL bucket value");
    FAPI_TRY(p10_sbe_scratch_regs_get_filter_pll_bucket(
                 i_target_chip,
                 l_attr_filter_pll_bucket),
             "Error from p10_sbe_scratch_regs_get_filter_pll_bucket");

    FAPI_DBG("Setting up PCI PLL bucket value");
    FAPI_TRY(p10_sbe_scratch_regs_get_pci_pll_bucket(
                 i_target_chip,
                 l_attr_pci_pll_bucket),
             "Error from p10_sbe_scratch_regs_get_pci_pll_bucket");

    FAPI_DBG("Setting up MC PLL bucket values");
    FAPI_TRY(p10_sbe_scratch_regs_get_mc_pll_bucket(
                 i_target_chip,
                 l_attr_mc_pll_bucket),
             "Error from p10_sbe_scratch_regs_get_mc_pll_bucket");

    FAPI_DBG("Setting up IOHS PLL bucket values");
    FAPI_TRY(p10_sbe_scratch_regs_get_iohs_pll_bucket(
                 i_target_chip,
                 l_attr_iohs_pll_bucket),
             "Error from p10_sbe_scratch_regs_get_iohs_pll_bucket");

    FAPI_DBG("Setting up PAU DPLL frequency");
    FAPI_TRY(p10_sbe_scratch_regs_set_pau_freq(
                 i_target_chip),
             "Error from p10_sbe_scratch_regs_set_pau_freq");

fapi_try_exit:
    FAPI_DBG("End");
    return fapi2::current_err;
}


///
/// @brief Scratch register read function -- returns 32-bit scratch register data
///
/// @param[in]  i_target_chip          Processor chip target
/// @param[in]  i_use_scom             True=perform all MBOX accesses via SCOM
///                                    False=use CFAM
/// @param[in]  i_scratch_reg          Enum identifying scratch register to read
/// @param[out] o_data                 Scratch register read data
///
/// @return fapi2::ReturnCode
///
fapi2::ReturnCode
p10_sbe_scratch_regs_get_scratch(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    const bool i_use_scom,
    const p10_sbe_scratch_reg_id_t& i_scratch_reg,
    fapi2::buffer<uint32_t>& o_data)
{
    if (!i_use_scom)
    {
        FAPI_ASSERT(!fapi2::is_platform<fapi2::PLAT_SBE>(),
                    fapi2::P10_SBE_SCRATCH_REGS_INVALID_ACCESS_ERR()
                    .set_TARGET_CHIP(i_target_chip)
                    .set_USE_SCOM(i_use_scom),
                    "CFAM access unsupported on PPE platform!");

#ifndef __PPE__
        FAPI_TRY(fapi2::getCfamRegister(i_target_chip,
                                        i_scratch_reg.cfam_addr,
                                        o_data),
                 "Error reading Scratch %d mailbox register (cfam)", i_scratch_reg.num);
#endif
    }
    else
    {
        fapi2::buffer<uint64_t> l_scom_data;
        FAPI_TRY(fapi2::getScom(i_target_chip,
                                i_scratch_reg.scom_addr,
                                l_scom_data),
                 "Error reading Scratch %d mailbox register (scom)", i_scratch_reg.num);

        o_data.insert<0, 32, 0>(l_scom_data);
    }

fapi_try_exit:
    return fapi2::current_err;
}


///
/// @brief Scratch register write function
///
/// @param[in]  i_target_chip          Processor chip target
/// @param[in]  i_use_scom             True=perform all MBOX accesses via SCOM
///                                    False=use CFAM
/// @param[in]  i_scratch_reg          Enum identifying scratch register to read
/// @param[out] o_data                 Scratch register read data
///
/// @return fapi2::ReturnCode
///
fapi2::ReturnCode
p10_sbe_scratch_regs_put_scratch(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    const bool i_use_scom,
    const p10_sbe_scratch_reg_id_t& i_scratch_reg,
    const fapi2::buffer<uint32_t> i_data)
{
    if (!i_use_scom)
    {
        FAPI_ASSERT(!fapi2::is_platform<fapi2::PLAT_SBE>(),
                    fapi2::P10_SBE_SCRATCH_REGS_INVALID_ACCESS_ERR()
                    .set_TARGET_CHIP(i_target_chip)
                    .set_USE_SCOM(i_use_scom),
                    "CFAM access unsupported on PPE platform!");

#ifndef __PPE__
        FAPI_TRY(fapi2::putCfamRegister(i_target_chip,
                                        i_scratch_reg.cfam_addr,
                                        i_data),
                 "Error reading Scratch %d mailbox register (cfam)", i_scratch_reg.num);
#endif
    }
    else
    {
        fapi2::buffer<uint64_t> l_scom_data;
        l_scom_data.insert<0, 32, 0>(i_data);
        FAPI_TRY(fapi2::putScom(i_target_chip,
                                i_scratch_reg.scom_addr,
                                l_scom_data),
                 "Error reading Scratch %d mailbox register (scom)", i_scratch_reg.num);
    }

fapi_try_exit:
    return fapi2::current_err;
}


///
/// @brief Initialize SBE scratch registers based on platform attribute/
/// targeting model
///
/// @param[in] i_target       Reference to processor chip target
/// @param[in] i_update_all   True=Force all MBOX scratch registers to be updated
///                           (service processor/p10_setup_sbe_config usage)
///                           False=Update only if corresponding scratch valid bit
///                           is not asserted (SBE/p10_sbe_attr_setup usage)
/// @param[in] i_use_scom     True=perform all MBOX accesses via SCOM
///                           False=use CFAM
///
/// @return fapi::ReturnCode  FAPI2_RC_SUCCESS if success, else error code.
///
fapi2::ReturnCode p10_sbe_scratch_regs_update(
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip,
    const bool i_update_all,
    const bool i_use_scom)
{
    using namespace scomt::perv;

    FAPI_INF("p10_sbe_scratch_regs_update:: Entering ...");

    const fapi2::Target<fapi2::TARGET_TYPE_SYSTEM> FAPI_SYSTEM;
    fapi2::ATTR_CONTAINED_IPL_TYPE_Type l_attr_contained_ipl_type;
    fapi2::buffer<uint32_t> l_scratch8_reg = 0;

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CONTAINED_IPL_TYPE, FAPI_SYSTEM, l_attr_contained_ipl_type));
    FAPI_TRY(p10_sbe_scratch_regs_get_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER8, l_scratch8_reg));

    // set_scratch1_reg -- set EQ chiplet PG
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH1_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch1_reg = 0;
        uint32_t l_core_gard_vector;

        // CORE
        FAPI_DBG("Calculating CORE region gard vector");
        FAPI_TRY(p10_sbe_scratch_calc_gard_vector<fapi2::TARGET_TYPE_CORE>(i_target_chip,
                 l_attr_contained_ipl_type,
                 l_core_gard_vector),
                 "Error from p10_sbe_scratch_calc_gard_vector (core)");
        l_scratch1_reg.insert<CORE_GARD_STARTBIT, CORE_GARD_LENGTH, GARD_VECTOR_STARTBIT>(l_core_gard_vector);

        FAPI_DBG("Setting up value of Scratch 1 mailbox register");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER1, l_scratch1_reg));

        l_scratch8_reg.setBit<SCRATCH1_REG_VALID_BIT>();
    }

    // set_scratch2_reg -- set TP/N0/N1/PCI/MC/PAU/IOHS chiplet PG
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH2_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch2_reg = 0;
        uint32_t l_pci_gard_vector;
        uint32_t l_mc_gard_vector;
        uint32_t l_pauc_gard_vector;
        uint32_t l_pau_gard_vector;
        uint32_t l_iohs_gard_vector;

        // PCI
        FAPI_DBG("Calculating PCI chiplet gard vector");
        FAPI_TRY(p10_sbe_scratch_calc_gard_vector<fapi2::TARGET_TYPE_PEC>(i_target_chip,
                 l_attr_contained_ipl_type,
                 l_pci_gard_vector),
                 "Error from p10_sbe_scratch_calc_gard_vector (pci)");
        l_scratch2_reg.insert<PCI_GARD_STARTBIT, PCI_GARD_LENGTH, GARD_VECTOR_STARTBIT>(l_pci_gard_vector);

        // MC
        FAPI_DBG("Calculating MC chiplet gard vector");
        FAPI_TRY(p10_sbe_scratch_calc_gard_vector<fapi2::TARGET_TYPE_MC>(i_target_chip,
                 l_attr_contained_ipl_type,
                 l_mc_gard_vector),
                 "Error from p10_sbe_scratch_calc_gard_vector (mc)");
        l_scratch2_reg.insert<MC_GARD_STARTBIT, MC_GARD_LENGTH, GARD_VECTOR_STARTBIT>(l_mc_gard_vector);

        // PAUC
        FAPI_DBG("Calculating PAUC chiplet gard vector");
        FAPI_TRY(p10_sbe_scratch_calc_gard_vector<fapi2::TARGET_TYPE_PAUC>(i_target_chip,
                 l_attr_contained_ipl_type,
                 l_pauc_gard_vector),
                 "Error from p10_sbe_scratch_calc_gard_vector (pauc)");
        l_scratch2_reg.insert<PAUC_GARD_STARTBIT, PAUC_GARD_LENGTH, GARD_VECTOR_STARTBIT>(l_pauc_gard_vector);

        // PAU
        FAPI_DBG("Calculating PAU region gard vector");
        FAPI_TRY(p10_sbe_scratch_calc_gard_vector<fapi2::TARGET_TYPE_PAU>(i_target_chip,
                 l_attr_contained_ipl_type,
                 l_pau_gard_vector),
                 "Error from p10_sbe_scratch_calc_gard_vector (pau)");
        l_scratch2_reg.insert<PAU_GARD_STARTBIT, PAU_GARD_LENGTH, GARD_VECTOR_STARTBIT>(l_pau_gard_vector);

        // IOHS
        FAPI_DBG("Calculating IOHS chiplet gard vector");
        FAPI_TRY(p10_sbe_scratch_calc_gard_vector<fapi2::TARGET_TYPE_IOHS>(i_target_chip,
                 l_attr_contained_ipl_type,
                 l_iohs_gard_vector),
                 "Error from p10_sbe_scratch_calc_gard_vector (iohs)");
        l_scratch2_reg.insert<IOHS_GARD_STARTBIT, IOHS_GARD_LENGTH, GARD_VECTOR_STARTBIT>(l_iohs_gard_vector);

        FAPI_DBG("Setting up value of Scratch 2 mailbox register");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER2, l_scratch2_reg));

        l_scratch8_reg.setBit<SCRATCH2_REG_VALID_BIT>();
    }

    // set_scratch3_reg -- FW Mode/Control flags
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH3_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch3_reg = 0;
        fapi2::ATTR_BOOT_FLAGS_Type l_attr_boot_flags;

        FAPI_DBG("Reading ATTR_BOOT_FLAGS");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_BOOT_FLAGS, FAPI_SYSTEM, l_attr_boot_flags),
                 "Error from FAPI_ATTR_GET (ATTR_BOOT_FLAGS)");
        l_scratch3_reg.insertFromRight<ATTR_BOOT_FLAGS_STARTBIT, ATTR_BOOT_FLAGS_LENGTH>(l_attr_boot_flags);

        FAPI_DBG("Setting up value of Scratch 3 mailbox register");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER3, l_scratch3_reg));

        l_scratch8_reg.setBit<SCRATCH3_REG_VALID_BIT>();
    }

    // set_scratch4_reg -- Nest/Boot frequency
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH4_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch4_reg = 0;
        fapi2::ATTR_SPI_BUS_DIV_REF_Type l_attr_spi_bus_div_ref;
        fapi2::ATTR_FREQ_CORE_BOOT_MHZ_Type l_attr_freq_core_boot_mhz;

        FAPI_DBG("Reading ATTR_SPI_BUS_DIV_REF, ATTR_FREQ_CORE_BOOT_MHZ");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SPI_BUS_DIV_REF, i_target_chip, l_attr_spi_bus_div_ref),
                 "Error from FAPI_ATTR_GET (ATTR_SPI_BUS_DIV_REF");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_FREQ_CORE_BOOT_MHZ, i_target_chip, l_attr_freq_core_boot_mhz),
                 "Error from FAPI_ATTR_GET (ATTR_FREQ_CORE_BOOT_MHZ");

        l_scratch4_reg.insertFromRight<ATTR_SPI_BUS_DIV_REF_STARTBIT, ATTR_SPI_BUS_DIV_REF_LENGTH>(l_attr_spi_bus_div_ref);
        l_scratch4_reg.insertFromRight<ATTR_FREQ_CORE_BOOT_MHZ_STARTBIT, ATTR_FREQ_CORE_BOOT_MHZ_LENGTH>
        (l_attr_freq_core_boot_mhz);

        FAPI_DBG("Setting up value of Scratch 4 mailbox register");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER4, l_scratch4_reg));

        l_scratch8_reg.setBit<SCRATCH4_REG_VALID_BIT>();
    }

    // set_scratch5_reg -- HWP control flags/PLL muxes
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH5_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch5_reg = 0;
        fapi2::ATTR_SYSTEM_IPL_PHASE_Type l_attr_system_ipl_phase;
        fapi2::ATTR_RUNN_MODE_Type l_attr_runn_mode;
        fapi2::ATTR_DISABLE_HBBL_VECTORS_Type l_attr_disable_hbbl_vectors;
        fapi2::ATTR_SBE_SELECT_EX_POLICY_Type l_attr_sbe_select_ex_policy;
        fapi2::ATTR_CLOCKSTOP_ON_XSTOP_Type l_attr_clockstop_on_xstop;
        fapi2::ATTR_CLOCK_MUX_IOHS_LCPLL_INPUT_Type l_attr_clock_mux_iohs_lcpll_input;
        fapi2::ATTR_CLOCK_MUX_PCI_LCPLL_INPUT_Type l_attr_clock_mux_pci_lcpll_input;
        fapi2::ATTR_CONTAINED_LOAD_PATH_Type l_attr_contained_load_path;
        uint8_t l_clockstop_on_xstop = ATTR_CLOCKSTOP_ON_XSTOP_DISABLED;

        FAPI_DBG("Reading ATTR_SYSTEM_IPL_PHASE");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_IPL_PHASE, FAPI_SYSTEM, l_attr_system_ipl_phase),
                 "Error from FAPI_ATTR_GET (ATTR_SYSTEM_IPL_PHASE)");

        if (l_attr_contained_ipl_type == fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_CACHE)
        {
            l_scratch5_reg.insertFromRight<IPL_TYPE_STARTBIT, IPL_TYPE_LENGTH>(IPL_TYPE_CACHE_CONTAINED);
        }
        else if (l_attr_contained_ipl_type == fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_CHIP)
        {
            l_scratch5_reg.insertFromRight<IPL_TYPE_STARTBIT, IPL_TYPE_LENGTH>(IPL_TYPE_CHIP_CONTAINED);
        }
        else
        {
            l_scratch5_reg.insertFromRight<IPL_TYPE_STARTBIT, IPL_TYPE_LENGTH>(IPL_TYPE_HOSTBOOT);
        }

        FAPI_DBG("Reading ATTR_RUNN_MODE");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_RUNN_MODE, FAPI_SYSTEM, l_attr_runn_mode),
                 "Error from FAPI_ATTR_GET (ATTR_RUNN_MODE)");

        if (l_attr_runn_mode == fapi2::ENUM_ATTR_RUNN_MODE_ON)
        {
            l_scratch5_reg.setBit<ATTR_RUNN_MODE_BIT>();
        }
        else
        {
            l_scratch5_reg.clearBit<ATTR_RUNN_MODE_BIT>();
        }

        FAPI_DBG("Reading ATTR_DISABLE_HBBL_VECTORS");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_DISABLE_HBBL_VECTORS, FAPI_SYSTEM, l_attr_disable_hbbl_vectors),
                 "Error from FAPI_ATTR_GET (ATTR_DISABLE_HBBL_VECTORS)");

        if (l_attr_disable_hbbl_vectors == fapi2::ENUM_ATTR_DISABLE_HBBL_VECTORS_TRUE)
        {
            l_scratch5_reg.setBit<ATTR_DISABLE_HBBL_VECTORS_BIT>();
        }
        else
        {
            l_scratch5_reg.clearBit<ATTR_DISABLE_HBBL_VECTORS_BIT>();
        }

        FAPI_DBG("Reading ATTR_SBE_SELECT_EX_POLICY");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SBE_SELECT_EX_POLICY, FAPI_SYSTEM, l_attr_sbe_select_ex_policy),
                 "Error from FAPI_ATTR_GET (ATTR_SBE_SELECT_EX_POLICY)");
        l_scratch5_reg.insertFromRight<ATTR_SBE_SELECT_EX_POLICY_STARTBIT, ATTR_SBE_SELECT_EX_POLICY_LENGTH>
        (l_attr_sbe_select_ex_policy);

        FAPI_DBG("Reading ATTR_CLOCKSTOP_ON_XSTOP");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CLOCKSTOP_ON_XSTOP, i_target_chip, l_attr_clockstop_on_xstop),
                 "Error from FAPI_ATTR_GET (ATTR_CLOCKSTOP_ON_XSTOP)");

        if (l_attr_clockstop_on_xstop == fapi2::ENUM_ATTR_CLOCKSTOP_ON_XSTOP_STOP_ON_XSTOP)
        {
            l_clockstop_on_xstop = ATTR_CLOCKSTOP_ON_XSTOP_XSTOP;
        }
        else if (l_attr_clockstop_on_xstop == fapi2::ENUM_ATTR_CLOCKSTOP_ON_XSTOP_STOP_ON_XSTOP_AND_SPATTN)
        {
            l_clockstop_on_xstop = ATTR_CLOCKSTOP_ON_XSTOP_XSTOP_SPATTN;
        }
        else if (l_attr_clockstop_on_xstop == fapi2::ENUM_ATTR_CLOCKSTOP_ON_XSTOP_STOP_ON_STAGED_XSTOP)
        {
            l_clockstop_on_xstop = ATTR_CLOCKSTOP_ON_XSTOP_STAGED_XSTOP;
        }
        else
        {
            FAPI_INF("Unexpected value 0x%02x for ATTR_CLOCKSTOP_ON_XSTOP, defaulting to DISABLED",
                     l_attr_clockstop_on_xstop);
        }

        l_scratch5_reg.insertFromRight<ATTR_CLOCKSTOP_ON_XSTOP_STARTBIT, ATTR_CLOCKSTOP_ON_XSTOP_LENGTH>
        (l_clockstop_on_xstop);

        FAPI_DBG("Reading IOHS PLL mux attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CLOCK_MUX_IOHS_LCPLL_INPUT, i_target_chip, l_attr_clock_mux_iohs_lcpll_input),
                 "Error from FAPI_ATTR_GET (ATTR_CLOCK_MUX_IOHS_LCPLL_INPUT)");

        for (const auto& l_tgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>(
                 static_cast<fapi2::TargetFilter>(fapi2::TARGET_FILTER_ALL_IOHS), fapi2::TARGET_STATE_FUNCTIONAL))
        {
            fapi2::ATTR_CHIP_UNIT_POS_Type l_attr_chip_unit_pos;
            l_attr_chip_unit_pos = p10_sbe_scratch_regs_get_unit_num(l_tgt, fapi2::TARGET_TYPE_IOHS);
            FAPI_TRY(l_scratch5_reg.insertFromRight(l_attr_clock_mux_iohs_lcpll_input[l_attr_chip_unit_pos],
                                                    ATTR_CLOCK_MUX_IOHS_LCPLL_INPUT_STARTBIT +
                                                    (ATTR_CLOCK_MUX_IOHS_LCPLL_INPUT_LENGTH * l_attr_chip_unit_pos),
                                                    ATTR_CLOCK_MUX_IOHS_LCPLL_INPUT_LENGTH));
        }

        FAPI_DBG("Reading PCI PLL mux attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CLOCK_MUX_PCI_LCPLL_INPUT, i_target_chip, l_attr_clock_mux_pci_lcpll_input),
                 "Error from FAPI_ATTR_GET (ATTR_CLOCK_MUX_PCI_LCPLL_INPUT)");

        for (const auto& l_tgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>(
                 static_cast<fapi2::TargetFilter>(fapi2::TARGET_FILTER_ALL_PCI), fapi2::TARGET_STATE_FUNCTIONAL))
        {
            fapi2::ATTR_CHIP_UNIT_POS_Type l_attr_chip_unit_pos;
            l_attr_chip_unit_pos = p10_sbe_scratch_regs_get_unit_num(l_tgt, fapi2::TARGET_TYPE_PEC);
            FAPI_TRY(l_scratch5_reg.insertFromRight(l_attr_clock_mux_pci_lcpll_input[l_attr_chip_unit_pos],
                                                    ATTR_CLOCK_MUX_PCI_LCPLL_INPUT_STARTBIT +
                                                    (ATTR_CLOCK_MUX_PCI_LCPLL_INPUT_LENGTH * l_attr_chip_unit_pos),
                                                    ATTR_CLOCK_MUX_PCI_LCPLL_INPUT_LENGTH));
        }

        FAPI_DBG("Reading ATTR_CONTAINED_LOAD_PATH");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CONTAINED_LOAD_PATH, FAPI_SYSTEM, l_attr_contained_load_path),
                 "Error from FAPI_ATTR_GET (ATTR_CONTAINED_LOAD_PATH)");

        if (l_attr_contained_load_path == fapi2::ENUM_ATTR_CONTAINED_LOAD_PATH_L2SQ)
        {
            l_scratch5_reg.setBit<ATTR_CONTAINED_LOAD_PATH_BIT>();
        }
        else
        {
            l_scratch5_reg.clearBit<ATTR_CONTAINED_LOAD_PATH_BIT>();
        }

        FAPI_DBG("Setting up value of Scratch_reg5");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER5, l_scratch5_reg));

        l_scratch8_reg.setBit<SCRATCH5_REG_VALID_BIT>();
    }

    // set_scratch6_reg -- Master/slave, node/chip selection, PLL bypass controls
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH6_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch6_reg = 0;
        fapi2::ATTR_FILTER_PLL_BUCKET_Type l_attr_filter_pll_bucket;
        fapi2::ATTR_PCI_PLL_BUCKET_Type l_attr_pci_pll_bucket;
        fapi2::ATTR_CP_REFCLOCK_SELECT_Type l_attr_cp_refclock_select;
        fapi2::ATTR_SKEWADJ_BYPASS_Type l_attr_skewadj_bypass;
        fapi2::ATTR_DCADJ_BYPASS_Type l_attr_dcadj_bypass;
        fapi2::ATTR_CP_PLLTODFLT_BYPASS_Type l_attr_cp_plltodflt_bypass;
        fapi2::ATTR_CP_PLLNESTFLT_BYPASS_Type l_attr_cp_pllnestflt_bypass;
        fapi2::ATTR_CP_PLLIOFLT_BYPASS_Type l_attr_cp_pllioflt_bypass;
        fapi2::ATTR_CP_PLLIOSSFLT_BYPASS_Type l_attr_cp_plliossflt_bypass;
        fapi2::ATTR_NEST_DPLL_BYPASS_Type l_attr_nest_dpll_bypass;
        fapi2::ATTR_PAU_DPLL_BYPASS_Type l_attr_pau_dpll_bypass;
        fapi2::ATTR_BOOT_PAU_DPLL_BYPASS_Type l_attr_boot_pau_dpll_bypass;
        fapi2::ATTR_IO_TANK_PLL_BYPASS_Type l_attr_io_tank_pll_bypass;
        fapi2::ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID_Type l_attr_proc_fabric_eff_topology_id;
        fapi2::ATTR_PROC_FABRIC_TOPOLOGY_MODE_Type l_attr_proc_fabric_topology_mode;
        fapi2::ATTR_PROC_FABRIC_BROADCAST_MODE_Type l_attr_proc_fabric_broadcast_mode;
        fapi2::ATTR_PROC_SBE_MASTER_CHIP_Type l_attr_proc_sbe_master_chip;
        fapi2::ATTR_PROC_FABRIC_TOPOLOGY_ID_Type l_attr_proc_fabric_topology_id;

        FAPI_DBG("Setting up filter PLL bucket value");
        FAPI_TRY(p10_sbe_scratch_regs_get_filter_pll_bucket(i_target_chip, l_attr_filter_pll_bucket),
                 "Error from p10_sbe_scratch_regs_get_filter_pll_bucket");
        l_scratch6_reg.insertFromRight<ATTR_FILTER_PLL_BUCKET_STARTBIT, ATTR_FILTER_PLL_BUCKET_LENGTH>
        (l_attr_filter_pll_bucket);

        FAPI_DBG("Setting up PCI PLL bucket value");
        FAPI_TRY(p10_sbe_scratch_regs_get_pci_pll_bucket(i_target_chip, l_attr_pci_pll_bucket),
                 "Error from p10_sbe_scratch_regs_get_pci_pll_bucket");
        l_scratch6_reg.insertFromRight<ATTR_PCI_PLL_BUCKET_STARTBIT, ATTR_PCI_PLL_BUCKET_LENGTH>(l_attr_pci_pll_bucket);

        FAPI_DBG("Setting up refclock select value");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CP_REFCLOCK_SELECT, i_target_chip, l_attr_cp_refclock_select),
                 "Error from FAPI_ATTR_GET (ATTR_CP_REFCLOCK_SELECT)");
        l_scratch6_reg.insertFromRight<ATTR_CP_REFCLOCK_SELECT_STARTBIT, ATTR_CP_REFCLOCK_SELECT_LENGTH>
        (l_attr_cp_refclock_select);

        FAPI_DBG("Reading skew adjust/duty cycle adjust bypass attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SKEWADJ_BYPASS, i_target_chip, l_attr_skewadj_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_SKEWADJ_BYPASS)");
        l_scratch6_reg.writeBit<ATTR_SKEWADJ_BYPASS_BIT>(l_attr_skewadj_bypass ==
                fapi2::ENUM_ATTR_SKEWADJ_BYPASS_BYPASS);

        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_DCADJ_BYPASS, i_target_chip, l_attr_dcadj_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_DCADJ_BYPASS)");
        l_scratch6_reg.writeBit<ATTR_DCADJ_BYPASS_BIT>(l_attr_dcadj_bypass ==
                fapi2::ENUM_ATTR_DCADJ_BYPASS_BYPASS);

        FAPI_DBG("Reading filter PLL bypass attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CP_PLLTODFLT_BYPASS, i_target_chip, l_attr_cp_plltodflt_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_CP_PLLTODFLT_BYPASS)");
        l_scratch6_reg.writeBit<ATTR_CP_PLLTODFLT_BYPASS_BIT>(l_attr_cp_plltodflt_bypass ==
                fapi2::ENUM_ATTR_CP_PLLTODFLT_BYPASS_BYPASS);

        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CP_PLLNESTFLT_BYPASS, i_target_chip, l_attr_cp_pllnestflt_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_CP_PLLNESTFLT_BYPASS)");
        l_scratch6_reg.writeBit<ATTR_CP_PLLNESTFLT_BYPASS_BIT>(l_attr_cp_pllnestflt_bypass ==
                fapi2::ENUM_ATTR_CP_PLLNESTFLT_BYPASS_BYPASS);

        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CP_PLLIOFLT_BYPASS, i_target_chip, l_attr_cp_pllioflt_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_CP_PLLIOFLT_BYPASS)");
        l_scratch6_reg.writeBit<ATTR_CP_PLLIOFLT_BYPASS_BIT>(l_attr_cp_pllioflt_bypass ==
                fapi2::ENUM_ATTR_CP_PLLIOFLT_BYPASS_BYPASS);

        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CP_PLLIOSSFLT_BYPASS, i_target_chip, l_attr_cp_plliossflt_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_CP_PLLIOSSFLT_BYPASS)");
        l_scratch6_reg.writeBit<ATTR_CP_PLLIOSSFLT_BYPASS_BIT>(l_attr_cp_plliossflt_bypass ==
                fapi2::ENUM_ATTR_CP_PLLIOSSFLT_BYPASS_BYPASS);

        FAPI_DBG("Reading DPLL bypass attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_NEST_DPLL_BYPASS, i_target_chip, l_attr_nest_dpll_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_NEST_DPLL_BYPASS");
        l_scratch6_reg.writeBit<ATTR_NEST_DPLL_BYPASS_BIT>(l_attr_nest_dpll_bypass == fapi2::ENUM_ATTR_NEST_DPLL_BYPASS_BYPASS);

        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PAU_DPLL_BYPASS, i_target_chip, l_attr_pau_dpll_bypass),
                 "Error from FAPI_ATTR_GET (ATTR_PAU_DPLL_BYPASS");
        l_scratch6_reg.writeBit<ATTR_PAU_DPLL_BYPASS_BIT>(l_attr_pau_dpll_bypass == fapi2::ENUM_ATTR_PAU_DPLL_BYPASS_BYPASS);

        if (fapi2::is_platform<fapi2::PLAT_CRONUS>())
        {
            FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_BOOT_PAU_DPLL_BYPASS, i_target_chip, l_attr_boot_pau_dpll_bypass),
                     "Error from FAPI_ATTR_GET (ATTR_BOOT_PAU_DPLL_BYPASS");
            l_scratch6_reg.writeBit<ATTR_BOOT_PAU_DPLL_BYPASS_BIT>(l_attr_boot_pau_dpll_bypass ==
                    fapi2::ENUM_ATTR_BOOT_PAU_DPLL_BYPASS_BYPASS);
        } // Hostboot and HWSV (and BMC?)
        else
        {
            // TODO - Workaround to fix the PAU DPLL to NO_BYPASS mode. this should ideally come
            // as input from MRW via the attribute ATTR_BOOT_PAU_DPLL_BYPASS, but fixing this here
            // to have a quicker turn-around. In the meantime, have informed the right team to fix this.
            FAPI_IMP("Hard-coding BOOT PAU DPLL in no-bypass mode");
            l_scratch6_reg.writeBit<ATTR_BOOT_PAU_DPLL_BYPASS_BIT>(0);
        }

        FAPI_DBG("Reading tank PLL bypass attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_IO_TANK_PLL_BYPASS, i_target_chip, l_attr_io_tank_pll_bypass));
        l_scratch6_reg.writeBit<ATTR_IO_TANK_PLL_BYPASS_BIT>(l_attr_io_tank_pll_bypass ==
                fapi2::ENUM_ATTR_IO_TANK_PLL_BYPASS_BYPASS);

        FAPI_DBG("Reading master SBE attribute");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PROC_SBE_MASTER_CHIP, i_target_chip, l_attr_proc_sbe_master_chip),
                 "Error from FAPI_ATTR_GET (ATTR_PROC_SBE_MASTER_CHIP)");
        l_scratch6_reg.writeBit<ATTR_PROC_SBE_MASTER_CHIP_BIT>(l_attr_proc_sbe_master_chip ==
                fapi2::ENUM_ATTR_PROC_SBE_MASTER_CHIP_TRUE);

        FAPI_DBG("Reading fabric topology/broadcast attributes");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID, i_target_chip, l_attr_proc_fabric_eff_topology_id),
                 "Error from FAPI_ATTR_GET (ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID)");
        l_scratch6_reg.insertFromRight<ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID_STARTBIT, ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID_LENGTH>
        (l_attr_proc_fabric_eff_topology_id);
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PROC_FABRIC_TOPOLOGY_MODE, FAPI_SYSTEM, l_attr_proc_fabric_topology_mode),
                 "Error from FAPI_ATTR_GET (ATTR_PROC_FABRIC_TOPOLOGY_MODE");

        if (l_attr_proc_fabric_topology_mode == fapi2::ENUM_ATTR_PROC_FABRIC_TOPOLOGY_MODE_MODE1)
        {
            l_scratch6_reg.setBit<ATTR_PROC_FABRIC_TOPOLOGY_MODE_BIT>();
        }
        else
        {
            l_scratch6_reg.clearBit<ATTR_PROC_FABRIC_TOPOLOGY_MODE_BIT>();
        }

        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PROC_FABRIC_BROADCAST_MODE, FAPI_SYSTEM, l_attr_proc_fabric_broadcast_mode),
                 "Error from FAPI_ATTR_GET (ATTR_PROC_FABRIC_BROADCAST_MODE");
        l_scratch6_reg.insertFromRight<ATTR_PROC_FABRIC_BROADCAST_MODE_STARTBIT, ATTR_PROC_FABRIC_BROADCAST_MODE_LENGTH>
        (l_attr_proc_fabric_broadcast_mode);
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_PROC_FABRIC_TOPOLOGY_ID, i_target_chip, l_attr_proc_fabric_topology_id),
                 "Error from FAPI_ATTR_GET (ATTR_PROC_FABRIC_TOPOLOGY_ID");
        l_scratch6_reg.insertFromRight< ATTR_PROC_FABRIC_TOPOLOGY_ID_STARTBIT, ATTR_PROC_FABRIC_TOPOLOGY_ID_LENGTH>
        (l_attr_proc_fabric_topology_id);

        FAPI_DBG("Setting up value of Scratch_reg6");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER6, l_scratch6_reg));

        l_scratch8_reg.setBit<SCRATCH6_REG_VALID_BIT>();
    }

    // set_scratch7_reg - IOHS region gard / chip contained active cores vector
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH7_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch7_reg = 0;

        if (l_attr_contained_ipl_type == fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_CHIP)
        {
            fapi2::ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC_Type l_attr_chip_contained_active_cores_vec;

            FAPI_DBG("Setting up chip contained active cores vector");
            FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC, i_target_chip,
                                   l_attr_chip_contained_active_cores_vec),
                     "Error from FAPI_ATTR_GET (ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC)");
            l_scratch7_reg.insertFromRight<ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC_STARTBIT, ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC_LENGTH>
            (l_attr_chip_contained_active_cores_vec);
        }

        FAPI_DBG("Setting up value of Scratch_reg7");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER7, l_scratch7_reg));

        l_scratch8_reg.setBit<SCRATCH7_REG_VALID_BIT>();
    }

    // set_scratch9_reg - PAU/MC frequency
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH9_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch9_reg = 0;
        fapi2::ATTR_FREQ_PAU_MHZ_Type l_attr_freq_pau_mhz = 0;
        fapi2::ATTR_MC_PLL_BUCKET_Type l_attr_mc_pll_bucket = { 0 };

        // override PAU frequency on FSP (HWSV)/BMC for DD1 only
        if (!fapi2::is_platform<fapi2::PLAT_CRONUS>() &&
            !fapi2::is_platform<fapi2::PLAT_SBE>())
        {
            FAPI_TRY(p10_sbe_scratch_regs_set_pau_freq(i_target_chip),
                     "Error from p10_sbe_scratch_regs_set_pau_freq");
        }

        FAPI_DBG("Reading ATTR_FREQ_PAU_MHZ");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_FREQ_PAU_MHZ, FAPI_SYSTEM, l_attr_freq_pau_mhz),
                 "Error from FAPI_ATTR_GET (ATTR_FREQ_PAU_MHZ)");
        l_scratch9_reg.insertFromRight<ATTR_FREQ_PAU_MHZ_STARTBIT, ATTR_FREQ_PAU_MHZ_LENGTH>(l_attr_freq_pau_mhz);

        // calculate bucket index based on desired frequency
        FAPI_DBG("Setting up MC PLL bucket values");
        FAPI_TRY(p10_sbe_scratch_regs_get_mc_pll_bucket(i_target_chip, l_attr_mc_pll_bucket),
                 "Error from p10_sbe_scratch_regs_get_mc_pll_bucket");

        for (const auto& l_tgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>(
                 static_cast<fapi2::TargetFilter>(fapi2::TARGET_FILTER_ALL_MC), fapi2::TARGET_STATE_FUNCTIONAL))
        {
            fapi2::ATTR_CHIP_UNIT_POS_Type l_attr_chip_unit_pos;
            l_attr_chip_unit_pos = p10_sbe_scratch_regs_get_unit_num(l_tgt, fapi2::TARGET_TYPE_MC);
            FAPI_TRY(l_scratch9_reg.insertFromRight(l_attr_mc_pll_bucket[l_attr_chip_unit_pos],
                                                    ATTR_MC_PLL_BUCKET_STARTBIT +
                                                    (ATTR_MC_PLL_BUCKET_LENGTH * l_attr_chip_unit_pos),
                                                    ATTR_MC_PLL_BUCKET_LENGTH));
        }

        FAPI_DBG("Setting up value of Scratch_reg9");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER9, l_scratch9_reg));

        l_scratch8_reg.setBit<SCRATCH9_REG_VALID_BIT>();
    }

    // set_scratch10_reg - IOHS frequency / chip contained backing caches vector
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH10_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch10_reg = 0;

        if (l_attr_contained_ipl_type == fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_NONE)
        {
            fapi2::ATTR_IOHS_PLL_BUCKET_Type l_attr_iohs_pll_bucket = { 0 };

            // calculate bucket index based on desired frequency
            FAPI_DBG("Setting up IOHS PLL bucket values");
            FAPI_TRY(p10_sbe_scratch_regs_get_iohs_pll_bucket(i_target_chip, l_attr_iohs_pll_bucket),
                     "Error from p10_sbe_scratch_regs_get_iohs_pll_bucket");

            for (const auto& l_tgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>(
                     static_cast<fapi2::TargetFilter>(fapi2::TARGET_FILTER_ALL_IOHS), fapi2::TARGET_STATE_FUNCTIONAL))
            {
                fapi2::ATTR_CHIP_UNIT_POS_Type l_attr_chip_unit_pos;
                l_attr_chip_unit_pos = p10_sbe_scratch_regs_get_unit_num(l_tgt, fapi2::TARGET_TYPE_IOHS);
                FAPI_TRY(l_scratch10_reg.insertFromRight(l_attr_iohs_pll_bucket[l_attr_chip_unit_pos],
                         ATTR_IOHS_PLL_BUCKET_STARTBIT +
                         (ATTR_IOHS_PLL_BUCKET_LENGTH * l_attr_chip_unit_pos),
                         ATTR_IOHS_PLL_BUCKET_LENGTH));
            }
        }
        else if (l_attr_contained_ipl_type == fapi2::ENUM_ATTR_CONTAINED_IPL_TYPE_CHIP)
        {
            fapi2::ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC_Type l_attr_chip_contained_backing_caches_vec;

            FAPI_DBG("Setting up chip contained backing caches vector");
            FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC, i_target_chip,
                                   l_attr_chip_contained_backing_caches_vec),
                     "Error from FAPI_ATTR_GET (ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC)");
            l_scratch10_reg.insertFromRight<ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC_STARTBIT, ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC_LENGTH>
            (l_attr_chip_contained_backing_caches_vec);
        }

        FAPI_DBG("Setting up value of Scratch_reg10");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER10, l_scratch10_reg));

        l_scratch8_reg.setBit<SCRATCH10_REG_VALID_BIT>();
    }

    // set_scratch13_reg - TPM SPI settings
    if (i_update_all || !l_scratch8_reg.getBit<SCRATCH13_REG_VALID_BIT>())
    {
        fapi2::buffer<uint32_t> l_scratch13_reg = 0;
        FAPI_TRY(p10_sbe_scratch_regs_get_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER13, l_scratch13_reg));
        fapi2::ATTR_SPI_BUS_DIV_REF_Type l_attr_tpm_spi_bus_div;

        FAPI_DBG("Reading ATTR_TPM_SPI_BUS_DIV");
        FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_TPM_SPI_BUS_DIV, i_target_chip, l_attr_tpm_spi_bus_div),
                 "Error from FAPI_ATTR_GET (ATTR_TPM_SPI_BUS_DIV");
        l_scratch13_reg.insertFromRight<ATTR_TPM_SPI_BUS_DIV_STARTBIT, ATTR_TPM_SPI_BUS_DIV_LENGTH>(l_attr_tpm_spi_bus_div);

        FAPI_DBG("Setting up value of Scratch_reg13");
        FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER13, l_scratch13_reg));

        l_scratch8_reg.setBit<SCRATCH13_REG_VALID_BIT>();
    }

    FAPI_DBG("Setting up value of Scratch_reg8 (valid)");
    FAPI_TRY(p10_sbe_scratch_regs_put_scratch(i_target_chip, i_use_scom, SCRATCH_REGISTER8, l_scratch8_reg));

fapi_try_exit:
    FAPI_INF("p10_sbe_scratch_regs_update:: Exiting ...");
    return fapi2::current_err;

}
