# RISC-V-Register-File-and-LSU-Module
Designed a 32-register RISC-V register file with synchronous write and asynchronous read; verified via testbench. Developed a Load-Store Unit handling aligned/unaligned accesses, faults, and pipeline stalls; tested FPGA implementation using ILA and VIO tools.
