module clockDivider(clkin, clkout);
	
	
	
	always @(posedge clkin) begin
		
	end
	
	
endmodule;