{
  "Top": "setMem",
  "RtlTop": "setMem",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "setMem",
    "Version": "1.0",
    "DisplayName": "Setmem",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/setMem_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/setMem_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/setMem_MASTER_m_axi.vhd",
      "impl\/vhdl\/setMem.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/setMem_AXILiteS_s_axi.v",
      "impl\/verilog\/setMem_CRTL_BUS_s_axi.v",
      "impl\/verilog\/setMem_MASTER_m_axi.v",
      "impl\/verilog\/setMem.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/setMem_v1_0\/data\/setMem.mdd",
      "impl\/misc\/drivers\/setMem_v1_0\/data\/setMem.tcl",
      "impl\/misc\/drivers\/setMem_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/setMem_v1_0\/src\/xsetmem.c",
      "impl\/misc\/drivers\/setMem_v1_0\/src\/xsetmem.h",
      "impl\/misc\/drivers\/setMem_v1_0\/src\/xsetmem_hw.h",
      "impl\/misc\/drivers\/setMem_v1_0\/src\/xsetmem_linux.c",
      "impl\/misc\/drivers\/setMem_v1_0\/src\/xsetmem_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS s_axi_CRTL_BUS m_axi_MASTER",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "m_axi_MASTER": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_MASTER",
      "data_width": "32",
      "param_prefix": "C_M_AXI_MASTER",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_AXILiteS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [{
          "offset": "0x10",
          "name": "address",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of address",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "address",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of address"
            }]
        }],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x10",
          "name": "value_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of value_r",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "value_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of value_r"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "size",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of size",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of size"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_MASTER_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MASTER_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MASTER_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_MASTER_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_MASTER_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MASTER_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MASTER_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MASTER_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MASTER_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MASTER_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MASTER_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_MASTER_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MASTER_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MASTER_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MASTER_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_MASTER_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_MASTER_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MASTER_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MASTER_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MASTER_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MASTER_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MASTER_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MASTER_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MASTER_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_MASTER_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MASTER_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_MASTER_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MASTER_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MASTER_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_MASTER_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MASTER_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "address": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_MASTER",
      "dataWidth": "32"
    },
    "value_r": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "size": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "32"
    },
    "MASTER": {
      "interfaceRef": "m_axi_MASTER",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "setMem"},
    "Metrics": {"setMem": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "204805",
          "PipelineIIMin": "2",
          "PipelineIIMax": "204806",
          "PipelineII": "2 ~ 204806",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "204799",
            "Latency": "0 ~ 204799",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "761",
          "LUT": "975",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-07-10 03:22:20 +0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
