<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: Inter Core Interrupt Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__ICI.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Inter Core Interrupt Functions<div class="ingroups"><a class="el" href="group__NMSIS__Core__CIDU.html">CIDU Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that implement Inter Core Interrupt mechanism.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga81c7f6d07f2860a36698b6d097ba5c47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICI.html#ga81c7f6d07f2860a36698b6d097ba5c47">CIDU_TriggerInterCoreInt</a> (uint32_t send_core_id, uint32_t recv_core_id)</td></tr>
<tr class="memdesc:ga81c7f6d07f2860a36698b6d097ba5c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt to another core in a multi-core cluster.  <a href="group__NMSIS__Core__ICI.html#ga81c7f6d07f2860a36698b6d097ba5c47">More...</a><br /></td></tr>
<tr class="separator:ga81c7f6d07f2860a36698b6d097ba5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f4e2bb0f3d586d663193f2d1aa6cfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICI.html#gaf8f4e2bb0f3d586d663193f2d1aa6cfb">CIDU_QueryCoreIntSenderMask</a> (uint32_t recv_core_id)</td></tr>
<tr class="memdesc:gaf8f4e2bb0f3d586d663193f2d1aa6cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core recv_core_id queries out who sends inter core interrupt to itself.  <a href="group__NMSIS__Core__ICI.html#gaf8f4e2bb0f3d586d663193f2d1aa6cfb">More...</a><br /></td></tr>
<tr class="separator:gaf8f4e2bb0f3d586d663193f2d1aa6cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dcf1e1edd9c2d022cf5868be2d8414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICI.html#gae9dcf1e1edd9c2d022cf5868be2d8414">CIDU_ClearInterCoreIntReq</a> (uint32_t send_core_id, uint32_t recv_core_id)</td></tr>
<tr class="memdesc:gae9dcf1e1edd9c2d022cf5868be2d8414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the corresponding bit/bits of ICI request triggered by sender core.  <a href="group__NMSIS__Core__ICI.html#gae9dcf1e1edd9c2d022cf5868be2d8414">More...</a><br /></td></tr>
<tr class="separator:gae9dcf1e1edd9c2d022cf5868be2d8414"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that implement Inter Core Interrupt mechanism. </p>
<p>Inter Core Interrupt (ICI) means that one core can send interrupt to another core in a multi-core cluster. CIDU ICI belongs to Internal Interrupt.</p>
<ul>
<li>CIDU ICI Interrupt ID is fixed to 16. </li>
</ul>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae9dcf1e1edd9c2d022cf5868be2d8414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dcf1e1edd9c2d022cf5868be2d8414">&#9670;&nbsp;</a></span>CIDU_ClearInterCoreIntReq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void CIDU_ClearInterCoreIntReq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>send_core_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>recv_core_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the corresponding bit/bits of ICI request triggered by sender core. </p>
<p>Core recv_core_id write 1 to clear the bit send_core_id of the core recv_core_id's COREn_INT_STATUS. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">send_core_id</td><td>the core id which wants to send the inter core interrupt </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">recv_core_id</td><td>the core id which will receive the inter core interrupt </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>If the ICI ISR has finished the job of send_core_id_n's ICI, then clear bit send_core_id_n; if it has finished send_core_id_n and send_core_id_m's, then should clear both the bits, etc. </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00309">309</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;{</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    uint32_t val = 0;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    uint32_t* addr = (uint32_t*)<a class="code" href="group__NMSIS__Core__CIDU.html#ga20d94e37e48cb6ba9bc4b9fd0199ac49">CIDU_CORE_INT_STATUS_ADDR</a>(recv_core_id);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    val = (uint32_t)(1UL &lt;&lt; send_core_id);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a>(addr, val);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CIDU_html_ga20d94e37e48cb6ba9bc4b9fd0199ac49"><div class="ttname"><a href="group__NMSIS__Core__CIDU.html#ga20d94e37e48cb6ba9bc4b9fd0199ac49">CIDU_CORE_INT_STATUS_ADDR</a></div><div class="ttdeci">#define CIDU_CORE_INT_STATUS_ADDR(n)</div><div class="ttdoc">Core n Inter Core Interrupt status register address.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cidu_8h_source.html#l00075">core_feature_cidu.h:75</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CPU__Intrinsic_html_ga9df58a7326fee34b546cae7d7d6e6de3"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SW(volatile void *addr, uint32_t val)</div><div class="ttdoc">Write 32bit value to address (32 bit)</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l02154">core_feature_base.h:2154</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l02154">__SW()</a>, and <a class="el" href="core__feature__cidu_8h_source.html#l00075">CIDU_CORE_INT_STATUS_ADDR</a>.</p>

</div>
</div>
<a id="gaf8f4e2bb0f3d586d663193f2d1aa6cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8f4e2bb0f3d586d663193f2d1aa6cfb">&#9670;&nbsp;</a></span>CIDU_QueryCoreIntSenderMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t CIDU_QueryCoreIntSenderMask </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>recv_core_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core recv_core_id queries out who sends inter core interrupt to itself. </p>
<p>In the ISR of ICI, receive core can query if bit[n] of this return value is 1, core n sends the current ICI, if bit[m] is 1, then core m also sends, etc. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">recv_core_id</td><td>the core id which receives the inter core interrupt </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value that shows sender core's ID n whose bit<a href="bit[m] if core m send too, etc.">n</a> is 1 </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>If the ICI ISR has finished the job, should call <a class="el" href="group__NMSIS__Core__ICI.html#gae9dcf1e1edd9c2d022cf5868be2d8414">CIDU_ClearInterCoreIntReq</a> to clear the IRQ </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00290">290</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    uint32_t val = 0;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    uint32_t* addr = (uint32_t*)<a class="code" href="group__NMSIS__Core__CIDU.html#ga20d94e37e48cb6ba9bc4b9fd0199ac49">CIDU_CORE_INT_STATUS_ADDR</a>(recv_core_id);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    val = <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a>(addr);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">return</span> val;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CPU__Intrinsic_html_gaf898279e3db81302391a698214744865"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __LW(volatile void *addr)</div><div class="ttdoc">Load 32bit value from address (32 bit)</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l02102">core_feature_base.h:2102</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l02102">__LW()</a>, and <a class="el" href="core__feature__cidu_8h_source.html#l00075">CIDU_CORE_INT_STATUS_ADDR</a>.</p>

</div>
</div>
<a id="ga81c7f6d07f2860a36698b6d097ba5c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c7f6d07f2860a36698b6d097ba5c47">&#9670;&nbsp;</a></span>CIDU_TriggerInterCoreInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void CIDU_TriggerInterCoreInt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>send_core_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>recv_core_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt to another core in a multi-core cluster. </p>
<p>When called by core send_core_id, CIDU will trigger ICI to core recv_core_id automatically. and core recv_core_id could query CIDU_GetCoreIntSenderId to know the sender. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">send_core_id</td><td>the core id which want to send the inter core interrupt </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">recv_core_id</td><td>the core id which will receive the inter core interrupt </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>The core recv_core_id need to call CIDU_ClearInterCoreIntReq to clear the corresponding bit/bits of its own COREn_INT_STATUS.</li>
<li>It supports that multiple cores call <a class="el" href="group__NMSIS__Core__ICI.html#ga81c7f6d07f2860a36698b6d097ba5c47">CIDU_TriggerInterCoreInt</a> simultaneously. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li>CIDU_GetCoreIntSenderId</li>
<li><a class="el" href="group__NMSIS__Core__ICI.html#gae9dcf1e1edd9c2d022cf5868be2d8414">CIDU_ClearInterCoreIntReq</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00271">271</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    uint32_t val = 0;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    uint32_t* addr = (uint32_t*)<a class="code" href="group__NMSIS__Core__CIDU.html#gaac75256facc14f73f90cb50ce9a1f64b">CIDU_ICI_SHADOW_ADDR</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    val = (uint32_t)(send_core_id &lt;&lt; <a class="code" href="group__NMSIS__Core__CIDU.html#ga0fc440d027c43c1fd902697cf5176db1">CIDU_ICI_SEND_CORE_ID_POS</a>) | (uint32_t)(recv_core_id);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a>(addr, (uint32_t)val);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CIDU_html_ga0fc440d027c43c1fd902697cf5176db1"><div class="ttname"><a href="group__NMSIS__Core__CIDU.html#ga0fc440d027c43c1fd902697cf5176db1">CIDU_ICI_SEND_CORE_ID_POS</a></div><div class="ttdeci">#define CIDU_ICI_SEND_CORE_ID_POS</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cidu_8h_source.html#l00085">core_feature_cidu.h:85</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CIDU_html_gaac75256facc14f73f90cb50ce9a1f64b"><div class="ttname"><a href="group__NMSIS__Core__CIDU.html#gaac75256facc14f73f90cb50ce9a1f64b">CIDU_ICI_SHADOW_ADDR</a></div><div class="ttdeci">#define CIDU_ICI_SHADOW_ADDR</div><div class="ttdoc">ICI Interrupt source core ID and target core ID register address.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cidu_8h_source.html#l00077">core_feature_cidu.h:77</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l02154">__SW()</a>, <a class="el" href="core__feature__cidu_8h_source.html#l00085">CIDU_ICI_SEND_CORE_ID_POS</a>, and <a class="el" href="core__feature__cidu_8h_source.html#l00077">CIDU_ICI_SHADOW_ADDR</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed May 21 2025 05:14:12 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
