--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/yuta/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46969068 paths analyzed, 18508 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.445ns.
--------------------------------------------------------------------------------

Paths for end point datapath_map/pc_6 (SLICE_X27Y60.D5), 1357228 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_6 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.112ns (Levels of Logic = 11)
  Clock Path Skew:      -0.298ns (1.150 - 1.448)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL14 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X11Y49.D6      net (fanout=4)        0.675   datapath_map/read_data1<14>
    SLICE_X11Y49.D       Tilo                  0.094   N619
                                                       datapath_map/data_in1<14>1_SW0
    SLICE_X8Y48.C6       net (fanout=2)        0.457   N619
    SLICE_X8Y48.C        Tilo                  0.094   controller_map/phase_FSM_FFd16
                                                       datapath_map/data_in1<14>1
    SLICE_X9Y49.B1       net (fanout=8)        1.048   datapath_map/data_in1<14>
    SLICE_X9Y49.B        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>1240
                                                       datapath_map/alu_map/DATA_OUT<0>44463
    SLICE_X6Y46.C2       net (fanout=41)       1.571   datapath_map/alu_map/DATA_OUT<0>1251
    SLICE_X6Y46.C        Tilo                  0.094   controller_map/phase_FSM_FFd32
                                                       datapath_map/alu_map/DATA_OUT<13>291
    SLICE_X23Y57.B3      net (fanout=3)        2.671   datapath_map/alu_map/DATA_OUT<13>_bdd56
    SLICE_X23Y57.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd398
                                                       datapath_map/alu_map/DATA_OUT<5>6
    SLICE_X20Y59.B1      net (fanout=2)        1.178   datapath_map/alu_map/DATA_OUT<5>_bdd10
    SLICE_X20Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<11>_bdd59
                                                       datapath_map/alu_map/DATA_OUT<5>1133
    SLICE_X19Y60.B1      net (fanout=1)        1.006   datapath_map/alu_map/DATA_OUT<5>1133
    SLICE_X19Y60.B       Tilo                  0.094   datapath_map/aluout<6>
                                                       datapath_map/alu_map/DATA_OUT<5>1164
    SLICE_X19Y60.A5      net (fanout=1)        0.224   datapath_map/alu_map/DATA_OUT<5>1164
    SLICE_X19Y60.A       Tilo                  0.094   datapath_map/aluout<6>
                                                       datapath_map/alu_map/DATA_OUT<5>1342
    SLICE_X18Y59.D1      net (fanout=2)        0.880   datapath_map/data_out<5>
    SLICE_X18Y59.D       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X26Y59.A5      net (fanout=1)        0.736   datapath_map/aluzero_cmp_eq000071
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X27Y60.D5      net (fanout=32)       0.518   datapath_map/pccont
    SLICE_X27Y60.CLK     Tas                   0.028   datapath_map/pc<6>
                                                       datapath_map/pc_6_rstpot
                                                       datapath_map/pc_6
    -------------------------------------------------  ---------------------------
    Total                                     14.112ns (3.148ns logic, 10.964ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_6 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.055ns (Levels of Logic = 14)
  Clock Path Skew:      -0.298ns (1.150 - 1.448)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL14 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X11Y49.D6      net (fanout=4)        0.675   datapath_map/read_data1<14>
    SLICE_X11Y49.D       Tilo                  0.094   N619
                                                       datapath_map/data_in1<14>1_SW0
    SLICE_X8Y48.C6       net (fanout=2)        0.457   N619
    SLICE_X8Y48.C        Tilo                  0.094   controller_map/phase_FSM_FFd16
                                                       datapath_map/data_in1<14>1
    SLICE_X10Y49.B1      net (fanout=8)        1.233   datapath_map/data_in1<14>
    SLICE_X10Y49.B       Tilo                  0.094   datapath_map/data_in1<17>
                                                       datapath_map/alu_map/DATA_OUT<0>75102
    SLICE_X9Y54.B5       net (fanout=17)       0.957   datapath_map/alu_map/DATA_OUT<0>119102
    SLICE_X9Y54.B        Tilo                  0.094   N839
                                                       datapath_map/alu_map/DATA_OUT<0>160220_SW0
    SLICE_X9Y54.A1       net (fanout=2)        1.067   N1131
    SLICE_X9Y54.A        Tilo                  0.094   N839
                                                       datapath_map/alu_map/DATA_OUT<0>1481
    SLICE_X11Y55.D3      net (fanout=4)        0.767   datapath_map/alu_map/DATA_OUT<0>_bdd257
    SLICE_X11Y55.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<15>_bdd31
                                                       datapath_map/alu_map/DATA_OUT<15>171
    SLICE_X12Y60.A1      net (fanout=5)        1.346   datapath_map/alu_map/DATA_OUT<15>_bdd31
    SLICE_X12Y60.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<9>196
                                                       datapath_map/alu_map/DATA_OUT<17>81_SW0
    SLICE_X12Y60.B6      net (fanout=1)        0.154   N589
    SLICE_X12Y60.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<9>196
                                                       datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X10Y61.AX      net (fanout=2)        0.487   datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X10Y61.AMUX    Taxa                  0.329   N668
                                                       datapath_map/alu_map/DATA_OUT<25>1279_SW1
    SLICE_X11Y59.C1      net (fanout=1)        1.024   N668
    SLICE_X11Y59.C       Tilo                  0.094   datapath_map/aluout<25>
                                                       datapath_map/alu_map/DATA_OUT<25>1305
    SLICE_X21Y59.B6      net (fanout=2)        0.806   datapath_map/data_out<25>
    SLICE_X21Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A5      net (fanout=1)        0.224   datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq0000130_SW0
    SLICE_X26Y59.A4      net (fanout=1)        0.675   N1305
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X27Y60.D5      net (fanout=32)       0.518   datapath_map/pccont
    SLICE_X27Y60.CLK     Tas                   0.028   datapath_map/pc<6>
                                                       datapath_map/pc_6_rstpot
                                                       datapath_map/pc_6
    -------------------------------------------------  ---------------------------
    Total                                     14.055ns (3.665ns logic, 10.390ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_6 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.040ns (Levels of Logic = 12)
  Clock Path Skew:      -0.298ns (1.150 - 1.448)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL7  Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X8Y47.C2       net (fanout=3)        1.281   datapath_map/read_data1<7>
    SLICE_X8Y47.C        Tilo                  0.094   N627
                                                       datapath_map/data_in1<7>1
    SLICE_X11Y50.D1      net (fanout=9)        1.492   datapath_map/data_in1<7>
    SLICE_X11Y50.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>119138
                                                       datapath_map/alu_map/DATA_OUT<0>75138
    SLICE_X10Y52.C2      net (fanout=22)       0.846   datapath_map/alu_map/DATA_OUT<0>119138
    SLICE_X10Y52.C       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd89
                                                       datapath_map/alu_map/DATA_OUT<0>55220
    SLICE_X13Y53.A1      net (fanout=4)        1.045   datapath_map/alu_map/DATA_OUT<0>_bdd89
    SLICE_X13Y53.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd449
                                                       datapath_map/alu_map/DATA_OUT<0>451
    SLICE_X17Y55.B1      net (fanout=2)        1.366   datapath_map/alu_map/DATA_OUT<0>_bdd85
    SLICE_X17Y55.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<24>_bdd6
                                                       datapath_map/alu_map/DATA_OUT<0>81
    SLICE_X22Y57.A4      net (fanout=5)        0.747   datapath_map/alu_map/DATA_OUT<0>_bdd15
    SLICE_X22Y57.A       Tilo                  0.094   datapath_map/next_pc<21>
                                                       datapath_map/alu_map/DATA_OUT<16>31
    SLICE_X15Y58.A3      net (fanout=2)        0.937   datapath_map/alu_map/DATA_OUT<16>_bdd5
    SLICE_X15Y58.A       Tilo                  0.094   datapath_map/aluout<24>
                                                       datapath_map/alu_map/DATA_OUT<24>1261
    SLICE_X15Y58.D1      net (fanout=1)        0.699   datapath_map/alu_map/DATA_OUT<24>1261
    SLICE_X15Y58.CMUX    Topdc                 0.389   datapath_map/aluout<24>
                                                       datapath_map/alu_map/DATA_OUT<24>1305_F
                                                       datapath_map/alu_map/DATA_OUT<24>1305
    SLICE_X21Y59.B4      net (fanout=2)        0.673   datapath_map/data_out<24>
    SLICE_X21Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A5      net (fanout=1)        0.224   datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq0000130_SW0
    SLICE_X26Y59.A4      net (fanout=1)        0.675   N1305
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X27Y60.D5      net (fanout=32)       0.518   datapath_map/pccont
    SLICE_X27Y60.CLK     Tas                   0.028   datapath_map/pc<6>
                                                       datapath_map/pc_6_rstpot
                                                       datapath_map/pc_6
    -------------------------------------------------  ---------------------------
    Total                                     14.040ns (3.537ns logic, 10.503ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/pc_5 (SLICE_X27Y60.C5), 1357228 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_5 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.109ns (Levels of Logic = 11)
  Clock Path Skew:      -0.298ns (1.150 - 1.448)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL14 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X11Y49.D6      net (fanout=4)        0.675   datapath_map/read_data1<14>
    SLICE_X11Y49.D       Tilo                  0.094   N619
                                                       datapath_map/data_in1<14>1_SW0
    SLICE_X8Y48.C6       net (fanout=2)        0.457   N619
    SLICE_X8Y48.C        Tilo                  0.094   controller_map/phase_FSM_FFd16
                                                       datapath_map/data_in1<14>1
    SLICE_X9Y49.B1       net (fanout=8)        1.048   datapath_map/data_in1<14>
    SLICE_X9Y49.B        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>1240
                                                       datapath_map/alu_map/DATA_OUT<0>44463
    SLICE_X6Y46.C2       net (fanout=41)       1.571   datapath_map/alu_map/DATA_OUT<0>1251
    SLICE_X6Y46.C        Tilo                  0.094   controller_map/phase_FSM_FFd32
                                                       datapath_map/alu_map/DATA_OUT<13>291
    SLICE_X23Y57.B3      net (fanout=3)        2.671   datapath_map/alu_map/DATA_OUT<13>_bdd56
    SLICE_X23Y57.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd398
                                                       datapath_map/alu_map/DATA_OUT<5>6
    SLICE_X20Y59.B1      net (fanout=2)        1.178   datapath_map/alu_map/DATA_OUT<5>_bdd10
    SLICE_X20Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<11>_bdd59
                                                       datapath_map/alu_map/DATA_OUT<5>1133
    SLICE_X19Y60.B1      net (fanout=1)        1.006   datapath_map/alu_map/DATA_OUT<5>1133
    SLICE_X19Y60.B       Tilo                  0.094   datapath_map/aluout<6>
                                                       datapath_map/alu_map/DATA_OUT<5>1164
    SLICE_X19Y60.A5      net (fanout=1)        0.224   datapath_map/alu_map/DATA_OUT<5>1164
    SLICE_X19Y60.A       Tilo                  0.094   datapath_map/aluout<6>
                                                       datapath_map/alu_map/DATA_OUT<5>1342
    SLICE_X18Y59.D1      net (fanout=2)        0.880   datapath_map/data_out<5>
    SLICE_X18Y59.D       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X26Y59.A5      net (fanout=1)        0.736   datapath_map/aluzero_cmp_eq000071
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X27Y60.C5      net (fanout=32)       0.514   datapath_map/pccont
    SLICE_X27Y60.CLK     Tas                   0.029   datapath_map/pc<6>
                                                       datapath_map/pc_5_rstpot
                                                       datapath_map/pc_5
    -------------------------------------------------  ---------------------------
    Total                                     14.109ns (3.149ns logic, 10.960ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_5 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.052ns (Levels of Logic = 14)
  Clock Path Skew:      -0.298ns (1.150 - 1.448)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL14 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X11Y49.D6      net (fanout=4)        0.675   datapath_map/read_data1<14>
    SLICE_X11Y49.D       Tilo                  0.094   N619
                                                       datapath_map/data_in1<14>1_SW0
    SLICE_X8Y48.C6       net (fanout=2)        0.457   N619
    SLICE_X8Y48.C        Tilo                  0.094   controller_map/phase_FSM_FFd16
                                                       datapath_map/data_in1<14>1
    SLICE_X10Y49.B1      net (fanout=8)        1.233   datapath_map/data_in1<14>
    SLICE_X10Y49.B       Tilo                  0.094   datapath_map/data_in1<17>
                                                       datapath_map/alu_map/DATA_OUT<0>75102
    SLICE_X9Y54.B5       net (fanout=17)       0.957   datapath_map/alu_map/DATA_OUT<0>119102
    SLICE_X9Y54.B        Tilo                  0.094   N839
                                                       datapath_map/alu_map/DATA_OUT<0>160220_SW0
    SLICE_X9Y54.A1       net (fanout=2)        1.067   N1131
    SLICE_X9Y54.A        Tilo                  0.094   N839
                                                       datapath_map/alu_map/DATA_OUT<0>1481
    SLICE_X11Y55.D3      net (fanout=4)        0.767   datapath_map/alu_map/DATA_OUT<0>_bdd257
    SLICE_X11Y55.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<15>_bdd31
                                                       datapath_map/alu_map/DATA_OUT<15>171
    SLICE_X12Y60.A1      net (fanout=5)        1.346   datapath_map/alu_map/DATA_OUT<15>_bdd31
    SLICE_X12Y60.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<9>196
                                                       datapath_map/alu_map/DATA_OUT<17>81_SW0
    SLICE_X12Y60.B6      net (fanout=1)        0.154   N589
    SLICE_X12Y60.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<9>196
                                                       datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X10Y61.AX      net (fanout=2)        0.487   datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X10Y61.AMUX    Taxa                  0.329   N668
                                                       datapath_map/alu_map/DATA_OUT<25>1279_SW1
    SLICE_X11Y59.C1      net (fanout=1)        1.024   N668
    SLICE_X11Y59.C       Tilo                  0.094   datapath_map/aluout<25>
                                                       datapath_map/alu_map/DATA_OUT<25>1305
    SLICE_X21Y59.B6      net (fanout=2)        0.806   datapath_map/data_out<25>
    SLICE_X21Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A5      net (fanout=1)        0.224   datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq0000130_SW0
    SLICE_X26Y59.A4      net (fanout=1)        0.675   N1305
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X27Y60.C5      net (fanout=32)       0.514   datapath_map/pccont
    SLICE_X27Y60.CLK     Tas                   0.029   datapath_map/pc<6>
                                                       datapath_map/pc_5_rstpot
                                                       datapath_map/pc_5
    -------------------------------------------------  ---------------------------
    Total                                     14.052ns (3.666ns logic, 10.386ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_5 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.037ns (Levels of Logic = 12)
  Clock Path Skew:      -0.298ns (1.150 - 1.448)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL7  Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X8Y47.C2       net (fanout=3)        1.281   datapath_map/read_data1<7>
    SLICE_X8Y47.C        Tilo                  0.094   N627
                                                       datapath_map/data_in1<7>1
    SLICE_X11Y50.D1      net (fanout=9)        1.492   datapath_map/data_in1<7>
    SLICE_X11Y50.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>119138
                                                       datapath_map/alu_map/DATA_OUT<0>75138
    SLICE_X10Y52.C2      net (fanout=22)       0.846   datapath_map/alu_map/DATA_OUT<0>119138
    SLICE_X10Y52.C       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd89
                                                       datapath_map/alu_map/DATA_OUT<0>55220
    SLICE_X13Y53.A1      net (fanout=4)        1.045   datapath_map/alu_map/DATA_OUT<0>_bdd89
    SLICE_X13Y53.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd449
                                                       datapath_map/alu_map/DATA_OUT<0>451
    SLICE_X17Y55.B1      net (fanout=2)        1.366   datapath_map/alu_map/DATA_OUT<0>_bdd85
    SLICE_X17Y55.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<24>_bdd6
                                                       datapath_map/alu_map/DATA_OUT<0>81
    SLICE_X22Y57.A4      net (fanout=5)        0.747   datapath_map/alu_map/DATA_OUT<0>_bdd15
    SLICE_X22Y57.A       Tilo                  0.094   datapath_map/next_pc<21>
                                                       datapath_map/alu_map/DATA_OUT<16>31
    SLICE_X15Y58.A3      net (fanout=2)        0.937   datapath_map/alu_map/DATA_OUT<16>_bdd5
    SLICE_X15Y58.A       Tilo                  0.094   datapath_map/aluout<24>
                                                       datapath_map/alu_map/DATA_OUT<24>1261
    SLICE_X15Y58.D1      net (fanout=1)        0.699   datapath_map/alu_map/DATA_OUT<24>1261
    SLICE_X15Y58.CMUX    Topdc                 0.389   datapath_map/aluout<24>
                                                       datapath_map/alu_map/DATA_OUT<24>1305_F
                                                       datapath_map/alu_map/DATA_OUT<24>1305
    SLICE_X21Y59.B4      net (fanout=2)        0.673   datapath_map/data_out<24>
    SLICE_X21Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A5      net (fanout=1)        0.224   datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq0000130_SW0
    SLICE_X26Y59.A4      net (fanout=1)        0.675   N1305
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X27Y60.C5      net (fanout=32)       0.514   datapath_map/pccont
    SLICE_X27Y60.CLK     Tas                   0.029   datapath_map/pc<6>
                                                       datapath_map/pc_5_rstpot
                                                       datapath_map/pc_5
    -------------------------------------------------  ---------------------------
    Total                                     14.037ns (3.538ns logic, 10.499ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/pc_25 (SLICE_X23Y59.C6), 1357228 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_25 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.155ns (Levels of Logic = 11)
  Clock Path Skew:      -0.241ns (0.485 - 0.726)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL14 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X11Y49.D6      net (fanout=4)        0.675   datapath_map/read_data1<14>
    SLICE_X11Y49.D       Tilo                  0.094   N619
                                                       datapath_map/data_in1<14>1_SW0
    SLICE_X8Y48.C6       net (fanout=2)        0.457   N619
    SLICE_X8Y48.C        Tilo                  0.094   controller_map/phase_FSM_FFd16
                                                       datapath_map/data_in1<14>1
    SLICE_X9Y49.B1       net (fanout=8)        1.048   datapath_map/data_in1<14>
    SLICE_X9Y49.B        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>1240
                                                       datapath_map/alu_map/DATA_OUT<0>44463
    SLICE_X6Y46.C2       net (fanout=41)       1.571   datapath_map/alu_map/DATA_OUT<0>1251
    SLICE_X6Y46.C        Tilo                  0.094   controller_map/phase_FSM_FFd32
                                                       datapath_map/alu_map/DATA_OUT<13>291
    SLICE_X23Y57.B3      net (fanout=3)        2.671   datapath_map/alu_map/DATA_OUT<13>_bdd56
    SLICE_X23Y57.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd398
                                                       datapath_map/alu_map/DATA_OUT<5>6
    SLICE_X20Y59.B1      net (fanout=2)        1.178   datapath_map/alu_map/DATA_OUT<5>_bdd10
    SLICE_X20Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<11>_bdd59
                                                       datapath_map/alu_map/DATA_OUT<5>1133
    SLICE_X19Y60.B1      net (fanout=1)        1.006   datapath_map/alu_map/DATA_OUT<5>1133
    SLICE_X19Y60.B       Tilo                  0.094   datapath_map/aluout<6>
                                                       datapath_map/alu_map/DATA_OUT<5>1164
    SLICE_X19Y60.A5      net (fanout=1)        0.224   datapath_map/alu_map/DATA_OUT<5>1164
    SLICE_X19Y60.A       Tilo                  0.094   datapath_map/aluout<6>
                                                       datapath_map/alu_map/DATA_OUT<5>1342
    SLICE_X18Y59.D1      net (fanout=2)        0.880   datapath_map/data_out<5>
    SLICE_X18Y59.D       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X26Y59.A5      net (fanout=1)        0.736   datapath_map/aluzero_cmp_eq000071
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X23Y59.C6      net (fanout=32)       0.560   datapath_map/pccont
    SLICE_X23Y59.CLK     Tas                   0.029   datapath_map/pc<26>
                                                       datapath_map/pc_25_rstpot
                                                       datapath_map/pc_25
    -------------------------------------------------  ---------------------------
    Total                                     14.155ns (3.149ns logic, 11.006ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_25 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.098ns (Levels of Logic = 14)
  Clock Path Skew:      -0.241ns (0.485 - 0.726)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL14 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X11Y49.D6      net (fanout=4)        0.675   datapath_map/read_data1<14>
    SLICE_X11Y49.D       Tilo                  0.094   N619
                                                       datapath_map/data_in1<14>1_SW0
    SLICE_X8Y48.C6       net (fanout=2)        0.457   N619
    SLICE_X8Y48.C        Tilo                  0.094   controller_map/phase_FSM_FFd16
                                                       datapath_map/data_in1<14>1
    SLICE_X10Y49.B1      net (fanout=8)        1.233   datapath_map/data_in1<14>
    SLICE_X10Y49.B       Tilo                  0.094   datapath_map/data_in1<17>
                                                       datapath_map/alu_map/DATA_OUT<0>75102
    SLICE_X9Y54.B5       net (fanout=17)       0.957   datapath_map/alu_map/DATA_OUT<0>119102
    SLICE_X9Y54.B        Tilo                  0.094   N839
                                                       datapath_map/alu_map/DATA_OUT<0>160220_SW0
    SLICE_X9Y54.A1       net (fanout=2)        1.067   N1131
    SLICE_X9Y54.A        Tilo                  0.094   N839
                                                       datapath_map/alu_map/DATA_OUT<0>1481
    SLICE_X11Y55.D3      net (fanout=4)        0.767   datapath_map/alu_map/DATA_OUT<0>_bdd257
    SLICE_X11Y55.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<15>_bdd31
                                                       datapath_map/alu_map/DATA_OUT<15>171
    SLICE_X12Y60.A1      net (fanout=5)        1.346   datapath_map/alu_map/DATA_OUT<15>_bdd31
    SLICE_X12Y60.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<9>196
                                                       datapath_map/alu_map/DATA_OUT<17>81_SW0
    SLICE_X12Y60.B6      net (fanout=1)        0.154   N589
    SLICE_X12Y60.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<9>196
                                                       datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X10Y61.AX      net (fanout=2)        0.487   datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X10Y61.AMUX    Taxa                  0.329   N668
                                                       datapath_map/alu_map/DATA_OUT<25>1279_SW1
    SLICE_X11Y59.C1      net (fanout=1)        1.024   N668
    SLICE_X11Y59.C       Tilo                  0.094   datapath_map/aluout<25>
                                                       datapath_map/alu_map/DATA_OUT<25>1305
    SLICE_X21Y59.B6      net (fanout=2)        0.806   datapath_map/data_out<25>
    SLICE_X21Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A5      net (fanout=1)        0.224   datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq0000130_SW0
    SLICE_X26Y59.A4      net (fanout=1)        0.675   N1305
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X23Y59.C6      net (fanout=32)       0.560   datapath_map/pccont
    SLICE_X23Y59.CLK     Tas                   0.029   datapath_map/pc<26>
                                                       datapath_map/pc_25_rstpot
                                                       datapath_map/pc_25
    -------------------------------------------------  ---------------------------
    Total                                     14.098ns (3.666ns logic, 10.432ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_25 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.083ns (Levels of Logic = 12)
  Clock Path Skew:      -0.241ns (0.485 - 0.726)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL7  Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X8Y47.C2       net (fanout=3)        1.281   datapath_map/read_data1<7>
    SLICE_X8Y47.C        Tilo                  0.094   N627
                                                       datapath_map/data_in1<7>1
    SLICE_X11Y50.D1      net (fanout=9)        1.492   datapath_map/data_in1<7>
    SLICE_X11Y50.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>119138
                                                       datapath_map/alu_map/DATA_OUT<0>75138
    SLICE_X10Y52.C2      net (fanout=22)       0.846   datapath_map/alu_map/DATA_OUT<0>119138
    SLICE_X10Y52.C       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd89
                                                       datapath_map/alu_map/DATA_OUT<0>55220
    SLICE_X13Y53.A1      net (fanout=4)        1.045   datapath_map/alu_map/DATA_OUT<0>_bdd89
    SLICE_X13Y53.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd449
                                                       datapath_map/alu_map/DATA_OUT<0>451
    SLICE_X17Y55.B1      net (fanout=2)        1.366   datapath_map/alu_map/DATA_OUT<0>_bdd85
    SLICE_X17Y55.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<24>_bdd6
                                                       datapath_map/alu_map/DATA_OUT<0>81
    SLICE_X22Y57.A4      net (fanout=5)        0.747   datapath_map/alu_map/DATA_OUT<0>_bdd15
    SLICE_X22Y57.A       Tilo                  0.094   datapath_map/next_pc<21>
                                                       datapath_map/alu_map/DATA_OUT<16>31
    SLICE_X15Y58.A3      net (fanout=2)        0.937   datapath_map/alu_map/DATA_OUT<16>_bdd5
    SLICE_X15Y58.A       Tilo                  0.094   datapath_map/aluout<24>
                                                       datapath_map/alu_map/DATA_OUT<24>1261
    SLICE_X15Y58.D1      net (fanout=1)        0.699   datapath_map/alu_map/DATA_OUT<24>1261
    SLICE_X15Y58.CMUX    Topdc                 0.389   datapath_map/aluout<24>
                                                       datapath_map/alu_map/DATA_OUT<24>1305_F
                                                       datapath_map/alu_map/DATA_OUT<24>1305
    SLICE_X21Y59.B4      net (fanout=2)        0.673   datapath_map/data_out<24>
    SLICE_X21Y59.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A5      net (fanout=1)        0.224   datapath_map/aluzero_cmp_eq000035
    SLICE_X21Y59.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<2>1257
                                                       datapath_map/aluzero_cmp_eq0000130_SW0
    SLICE_X26Y59.A4      net (fanout=1)        0.675   N1305
    SLICE_X26Y59.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X23Y59.C6      net (fanout=32)       0.560   datapath_map/pccont
    SLICE_X23Y59.CLK     Tas                   0.029   datapath_map/pc<26>
                                                       datapath_map/pc_25_rstpot
                                                       datapath_map/pc_25
    -------------------------------------------------  ---------------------------
    Total                                     14.083ns (3.538ns logic, 10.545ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath_map/fpu_map/fdiv_map/blk00000007 (SLICE_X58Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath_map/fpu_map/fdiv_map/blk0000001e (FF)
  Destination:          datapath_map/fpu_map/fdiv_map/blk00000007 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.167 - 0.130)
  Source Clock:         ZCLKMA_1_OBUF rising at 14.520ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath_map/fpu_map/fdiv_map/blk0000001e to datapath_map/fpu_map/fdiv_map/blk00000007
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.BQ      Tcko                  0.414   datapath_map/fpu_map/fdiv_map/sig0000081e
                                                       datapath_map/fpu_map/fdiv_map/blk0000001e
    SLICE_X58Y12.AX      net (fanout=2)        0.181   datapath_map/fpu_map/fdiv_map/sig0000081b
    SLICE_X58Y12.CLK     Tckdi       (-Th)     0.229   datapath_map/fpu_map/fdiv_map/sig00000898
                                                       datapath_map/fpu_map/fdiv_map/blk00000007
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.185ns logic, 0.181ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/fpu_map/fsqrt_map/blk00000021 (SLICE_X16Y9.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath_map/fpu_map/fsqrt_map/blk00000051 (FF)
  Destination:          datapath_map/fpu_map/fsqrt_map/blk00000021 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.125 - 0.117)
  Source Clock:         ZCLKMA_1_OBUF rising at 14.520ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath_map/fpu_map/fsqrt_map/blk00000051 to datapath_map/fpu_map/fsqrt_map/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y9.DQ       Tcko                  0.414   datapath_map/fpu_map/fsqrt_map/sig0000055f
                                                       datapath_map/fpu_map/fsqrt_map/blk00000051
    SLICE_X16Y9.CX       net (fanout=2)        0.154   datapath_map/fpu_map/fsqrt_map/sig0000055f
    SLICE_X16Y9.CLK      Tckdi       (-Th)     0.230   datapath_map/fpu_map/fsqrt_map/sig000005e3
                                                       datapath_map/fpu_map/fsqrt_map/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.184ns logic, 0.154ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/fpu_map/fdiv_map/blk0000003d (SLICE_X51Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath_map/fpu_map/fdiv_map/blk00000054 (FF)
  Destination:          datapath_map/fpu_map/fdiv_map/blk0000003d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.182 - 0.194)
  Source Clock:         ZCLKMA_1_OBUF rising at 14.520ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath_map/fpu_map/fdiv_map/blk00000054 to datapath_map/fpu_map/fdiv_map/blk0000003d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y0.AQ       Tcko                  0.414   datapath_map/fpu_map/fdiv_map/sig0000072c
                                                       datapath_map/fpu_map/fdiv_map/blk00000054
    SLICE_X51Y0.BX       net (fanout=2)        0.154   datapath_map/fpu_map/fdiv_map/sig0000071f
    SLICE_X51Y0.CLK      Tckdi       (-Th)     0.231   datapath_map/fpu_map/fdiv_map/sig00000812
                                                       datapath_map/fpu_map/fdiv_map/blk0000003d
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.183ns logic, 0.154ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_MULP)
  Physical resource: datapath_map/fpu_map/fmul_map/Madd_frc2_ans1/CLK
  Logical resource: datapath_map/fpu_map/fmul_map/Madd_frc2_ans1/CLK
  Location pin: DSP48_X0Y8.CLK
  Clock network: ZCLKMA_1_OBUF
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ram_map/blockram_map/Mram_ram10/CLKAL
  Logical resource: ram_map/blockram_map/Mram_ram10/CLKAL
  Location pin: RAMB36_X0Y18.CLKARDCLKL
  Clock network: ZCLKMA_1_OBUF
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ram_map/blockram_map/Mram_ram10/CLKAU
  Logical resource: ram_map/blockram_map/Mram_ram10/CLKAU
  Location pin: RAMB36_X0Y18.CLKARDCLKU
  Clock network: ZCLKMA_1_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MCLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK1          |   14.445|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46969068 paths, 0 nets, and 24992 connections

Design statistics:
   Minimum period:  14.445ns{1}   (Maximum frequency:  69.228MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 10 15:23:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 626 MB



