<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/x86/tlb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/x86/tlb.cc</h1><a href="x86_2tlb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2007-2008 The Hewlett-Packard Development Company</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00038"></a>00038 <span class="comment"> */</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;cstring&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;memory&gt;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="generic_2mmapped__ipr_8hh.html" title="ISA-generic helper functions for memory mapped IPR accesses.">arch/generic/mmapped_ipr.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="microldstop_8hh.html">arch/x86/insts/microldstop.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="msr_8hh.html">arch/x86/regs/msr.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="x86_2pagetable_8hh.html">arch/x86/pagetable.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="pagetable__walker_8hh.html">arch/x86/pagetable_walker.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="x86_2tlb_8hh.html">arch/x86/tlb.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="x86__traits_8hh.html">arch/x86/x86_traits.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;debug/TLB.hh&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="packet__access_8hh.html">mem/packet_access.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html" title="Declarations of a non-full system Page Table.">mem/page_table.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html" title="Declaration of a request, the overall memory request consisting of the parts of the...">mem/request.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="keyword">namespace </span>X86ISA {
<a name="l00064"></a>00064 
<a name="l00065"></a><a class="code" href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">00065</a> <a class="code" href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">TLB::TLB</a>(<span class="keyword">const</span> Params *<a class="code" href="namespaceX86ISA.html#a0fe9b6b82bde08715ddb4a863bf5483a">p</a>) : <a class="code" href="classBaseTLB.html">BaseTLB</a>(p), configAddress(0), size(p-&gt;size),
<a name="l00066"></a>00066     lruSeq(0)
<a name="l00067"></a>00067 {
<a name="l00068"></a>00068     <span class="keywordflow">if</span> (!<a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>)
<a name="l00069"></a>00069         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;TLBs must have a non-zero size.\n&quot;</span>);
<a name="l00070"></a>00070     <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a> = <span class="keyword">new</span> TlbEntry[<a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>];
<a name="l00071"></a>00071     std::memset(<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>, 0, <span class="keyword">sizeof</span>(TlbEntry) * <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>);
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; size; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++) {
<a name="l00074"></a>00074         <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>].trieHandle = NULL;
<a name="l00075"></a>00075         <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>]);
<a name="l00076"></a>00076     }
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a> = p-&gt;walker;
<a name="l00079"></a>00079     <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>-&gt;<a class="code" href="classX86ISA_1_1Walker.html#ac6deb440ec762dcb8b22eed04b7dde77">setTLB</a>(<span class="keyword">this</span>);
<a name="l00080"></a>00080 }
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="keywordtype">void</span>
<a name="l00083"></a><a class="code" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">00083</a> <a class="code" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">TLB::evictLRU</a>()
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085     <span class="comment">// Find the entry with the lowest (and hence least recently updated)</span>
<a name="l00086"></a>00086     <span class="comment">// sequence number.</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088     <span class="keywordtype">unsigned</span> lru = 0;
<a name="l00089"></a>00089     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00090"></a>00090         <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[lru].<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a>)
<a name="l00091"></a>00091             lru = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;
<a name="l00092"></a>00092     }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     assert(<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[lru].trieHandle);
<a name="l00095"></a>00095     <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518" title="Method to delete a value from the trie.">remove</a>(<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[lru].trieHandle);
<a name="l00096"></a>00096     <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[lru].trieHandle = NULL;
<a name="l00097"></a>00097     <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[lru]);
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 TlbEntry *
<a name="l00101"></a><a class="code" href="classX86ISA_1_1TLB.html#ae8b2dd6529f1aef2b3f4e93313c5e677">00101</a> <a class="code" href="classX86ISA_1_1TLB.html#ae8b2dd6529f1aef2b3f4e93313c5e677">TLB::insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> vpn, TlbEntry &amp;entry)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="comment">// If somebody beat us to it, just use that existing entry.</span>
<a name="l00104"></a>00104     TlbEntry *newEntry = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1" title="Method which looks up the Value corresponding to a particular key.">lookup</a>(vpn);
<a name="l00105"></a>00105     <span class="keywordflow">if</span> (newEntry) {
<a name="l00106"></a>00106         assert(newEntry-&gt;vaddr == vpn);
<a name="l00107"></a>00107         <span class="keywordflow">return</span> newEntry;
<a name="l00108"></a>00108     }
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.empty())
<a name="l00111"></a>00111         <a class="code" href="classX86ISA_1_1TLB.html#a555d25933c347e54add060f07ec734cf">evictLRU</a>();
<a name="l00112"></a>00112 
<a name="l00113"></a>00113     newEntry = <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.front();
<a name="l00114"></a>00114     <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.pop_front();
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     *newEntry = entry;
<a name="l00117"></a>00117     newEntry-&gt;lruSeq = <a class="code" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">nextSeq</a>();
<a name="l00118"></a>00118     newEntry-&gt;vaddr = vpn;
<a name="l00119"></a>00119     newEntry-&gt;trieHandle =
<a name="l00120"></a>00120     <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a08a687c5c9247a56d7bbf49c92b2180b" title="Method which inserts a key/value pair into the trie.">insert</a>(vpn, <a class="code" href="classTrie.html#aa501a1ec7d090b5d61e511e80ec7df14">TlbEntryTrie::MaxBits</a> - entry.logBytes, newEntry);
<a name="l00121"></a>00121     <span class="keywordflow">return</span> newEntry;
<a name="l00122"></a>00122 }
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 TlbEntry *
<a name="l00125"></a><a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">00125</a> <a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">TLB::lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">bool</span> update_lru)
<a name="l00126"></a>00126 {
<a name="l00127"></a>00127     TlbEntry *entry = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1" title="Method which looks up the Value corresponding to a particular key.">lookup</a>(va);
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (entry &amp;&amp; update_lru)
<a name="l00129"></a>00129         entry-&gt;lruSeq = <a class="code" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">nextSeq</a>();
<a name="l00130"></a>00130     <span class="keywordflow">return</span> entry;
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 <span class="keywordtype">void</span>
<a name="l00134"></a><a class="code" href="classX86ISA_1_1TLB.html#a5687357f02f41e62dbab49d4492db1b1">00134</a> <a class="code" href="classX86ISA_1_1TLB.html#a5687357f02f41e62dbab49d4492db1b1" title="Remove all entries from the TLB.">TLB::flushAll</a>()
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Invalidating all entries.\n&quot;</span>);
<a name="l00137"></a>00137     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00138"></a>00138         <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle) {
<a name="l00139"></a>00139             <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518" title="Method to delete a value from the trie.">remove</a>(<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle);
<a name="l00140"></a>00140             <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle = NULL;
<a name="l00141"></a>00141             <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00142"></a>00142         }
<a name="l00143"></a>00143     }
<a name="l00144"></a>00144 }
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 <span class="keywordtype">void</span>
<a name="l00147"></a><a class="code" href="classX86ISA_1_1TLB.html#a2ec79fbeeb19eb12784e6c563a24b374">00147</a> <a class="code" href="classX86ISA_1_1TLB.html#a2ec79fbeeb19eb12784e6c563a24b374">TLB::setConfigAddress</a>(uint32_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     <a class="code" href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">configAddress</a> = addr;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="keywordtype">void</span>
<a name="l00153"></a><a class="code" href="classX86ISA_1_1TLB.html#a8784d6e0d8fc4150f5d00dbaba62d0a7">00153</a> <a class="code" href="classX86ISA_1_1TLB.html#a8784d6e0d8fc4150f5d00dbaba62d0a7">TLB::flushNonGlobal</a>()
<a name="l00154"></a>00154 {
<a name="l00155"></a>00155     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Invalidating all non global entries.\n&quot;</span>);
<a name="l00156"></a>00156     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00157"></a>00157         <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle &amp;&amp; !<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].global) {
<a name="l00158"></a>00158             <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518" title="Method to delete a value from the trie.">remove</a>(<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle);
<a name="l00159"></a>00159             <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].trieHandle = NULL;
<a name="l00160"></a>00160             <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(&amp;<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00161"></a>00161         }
<a name="l00162"></a>00162     }
<a name="l00163"></a>00163 }
<a name="l00164"></a>00164 
<a name="l00165"></a>00165 <span class="keywordtype">void</span>
<a name="l00166"></a><a class="code" href="classX86ISA_1_1TLB.html#a5f42c48ccb79828d722861c767690e8a">00166</a> <a class="code" href="classX86ISA_1_1TLB.html#a5f42c48ccb79828d722861c767690e8a">TLB::demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, uint64_t asn)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     TlbEntry *entry = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a9869001ec9a0be18734fe51490bde0b1" title="Method which looks up the Value corresponding to a particular key.">lookup</a>(va);
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (entry) {
<a name="l00170"></a>00170         <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a859b4140afa401bda76b32048c3d1518" title="Method to delete a value from the trie.">remove</a>(entry-&gt;trieHandle);
<a name="l00171"></a>00171         entry-&gt;trieHandle = NULL;
<a name="l00172"></a>00172         <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.push_back(entry);
<a name="l00173"></a>00173     }
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00177"></a><a class="code" href="classX86ISA_1_1TLB.html#a28f43b875e7818f36f221f114078b479">00177</a> <a class="code" href="classX86ISA_1_1TLB.html#a28f43b875e7818f36f221f114078b479">TLB::translateInt</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Addresses references internal memory.\n&quot;</span>);
<a name="l00180"></a>00180     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>();
<a name="l00181"></a>00181     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> prefix = (vaddr &gt;&gt; 3) &amp; <a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#ae07ab1d90116fc02676ecd498c60f8ff">IntAddrPrefixCPUID</a>) {
<a name="l00183"></a>00183         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CPUID memory space not yet implemented!\n&quot;</span>);
<a name="l00184"></a>00184     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#a1443ba2a3a09993c948627d33345b893">IntAddrPrefixMSR</a>) {
<a name="l00185"></a>00185         vaddr = (vaddr &gt;&gt; 3) &amp; ~<a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;
<a name="l00186"></a>00186         req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a066b7606c049db7dfb72aa9bbba56cdd" title="This request is to a memory mapped register.">Request::MMAPPED_IPR</a>);
<a name="l00187"></a>00187 
<a name="l00188"></a>00188         <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> regNum;
<a name="l00189"></a>00189         <span class="keywordflow">if</span> (!<a class="code" href="namespaceX86ISA.html#a77954bc6dc0c8aa5f896b43194bf0de0" title="Find and return the misc reg corresponding to an MSR address.">msrAddrToIndex</a>(regNum, vaddr))
<a name="l00190"></a>00190             <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);
<a name="l00191"></a>00191 
<a name="l00192"></a>00192         <span class="comment">//The index is multiplied by the size of a MiscReg so that</span>
<a name="l00193"></a>00193         <span class="comment">//any memory dependence calculations will not see these as</span>
<a name="l00194"></a>00194         <span class="comment">//overlapping.</span>
<a name="l00195"></a>00195         req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>((<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a>)regNum * <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>));
<a name="l00196"></a>00196         <span class="keywordflow">return</span> NoFault;
<a name="l00197"></a>00197     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#acc5288e54e9aea4ad412ccc93203bed7">IntAddrPrefixIO</a>) {
<a name="l00198"></a>00198         <span class="comment">// TODO If CPL &gt; IOPL or in virtual mode, check the I/O permission</span>
<a name="l00199"></a>00199         <span class="comment">// bitmap in the TSS.</span>
<a name="l00200"></a>00200 
<a name="l00201"></a>00201         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> IOPort = vaddr &amp; ~<a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;
<a name="l00202"></a>00202         <span class="comment">// Make sure the address fits in the expected 16 bit IO address</span>
<a name="l00203"></a>00203         <span class="comment">// space.</span>
<a name="l00204"></a>00204         assert(!(IOPort &amp; ~0xFFFF));
<a name="l00205"></a>00205         <span class="keywordflow">if</span> (IOPort == 0xCF8 &amp;&amp; req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>() == 4) {
<a name="l00206"></a>00206             req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a066b7606c049db7dfb72aa9bbba56cdd" title="This request is to a memory mapped register.">Request::MMAPPED_IPR</a>);
<a name="l00207"></a>00207             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a> * <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>));
<a name="l00208"></a>00208         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((IOPort &amp; ~<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(2)) == 0xCFC) {
<a name="l00209"></a>00209             req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a33bf8c73df6e1a017daaa349ad9e98a1" title="The request is to an uncacheable address.">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#a9dc1f2eb3d0b63d0375b4cd4174ab467" title="The request is required to be strictly ordered by CPU models and is non-speculative...">Request::STRICT_ORDER</a>);
<a name="l00210"></a>00210             <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classX86ISA_1_1TLB.html#ae711fd322bc5b469e1957c04eb8252cf">configAddress</a> =
<a name="l00211"></a>00211                 tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>);
<a name="l00212"></a>00212             <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(configAddress, 31, 31)) {
<a name="l00213"></a>00213                 req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(<a class="code" href="namespaceX86ISA.html#ad4b5f057325fa90658d5c6cc929d61e5">PhysAddrPrefixPciConfig</a> |
<a name="l00214"></a>00214                         <a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(configAddress, 30, 2) |
<a name="l00215"></a>00215                         (IOPort &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(2)));
<a name="l00216"></a>00216             } <span class="keywordflow">else</span> {
<a name="l00217"></a>00217                 req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(<a class="code" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> | IOPort);
<a name="l00218"></a>00218             }
<a name="l00219"></a>00219         } <span class="keywordflow">else</span> {
<a name="l00220"></a>00220             req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a33bf8c73df6e1a017daaa349ad9e98a1" title="The request is to an uncacheable address.">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#a9dc1f2eb3d0b63d0375b4cd4174ab467" title="The request is required to be strictly ordered by CPU models and is non-speculative...">Request::STRICT_ORDER</a>);
<a name="l00221"></a>00221             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(<a class="code" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> | IOPort);
<a name="l00222"></a>00222         }
<a name="l00223"></a>00223         <span class="keywordflow">return</span> NoFault;
<a name="l00224"></a>00224     } <span class="keywordflow">else</span> {
<a name="l00225"></a>00225         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Access to unrecognized internal address space %#x.\n&quot;</span>,
<a name="l00226"></a>00226                 prefix);
<a name="l00227"></a>00227     }
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00231"></a><a class="code" href="classX86ISA_1_1TLB.html#a5968f2de02a898a6868ad57c45f522c5">00231</a> <a class="code" href="classX86ISA_1_1TLB.html#a5968f2de02a898a6868ad57c45f522c5" title="Do post-translation physical address finalization.">TLB::finalizePhysical</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)<span class="keyword"> const</span>
<a name="l00232"></a>00232 <span class="keyword"></span>{
<a name="l00233"></a>00233     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> paddr = req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>();
<a name="l00234"></a>00234 
<a name="l00235"></a>00235     <a class="code" href="classAddrRange.html" title="The AddrRange class encapsulates an address range, and supports a number of tests...">AddrRange</a> m5opRange(0xFFFF0000, 0xFFFFFFFF);
<a name="l00236"></a>00236 
<a name="l00237"></a>00237     <span class="keywordflow">if</span> (m5opRange.<a class="code" href="classAddrRange.html#a425758158128be6e402ae66825b78bcb" title="Determine if the range contains an address.">contains</a>(paddr)) {
<a name="l00238"></a>00238         <span class="keywordflow">if</span> (m5opRange.<a class="code" href="classAddrRange.html#a425758158128be6e402ae66825b78bcb" title="Determine if the range contains an address.">contains</a>(paddr)) {
<a name="l00239"></a>00239             req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a066b7606c049db7dfb72aa9bbba56cdd" title="This request is to a memory mapped register.">Request::MMAPPED_IPR</a> | <a class="code" href="classRequest.html#a111bed3155a0959f0e86cd5ed96e44cd" title="The request should be handled by the generic IPR code (only valid together with MMAPPED_IPR)...">Request::GENERIC_IPR</a>);
<a name="l00240"></a>00240             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(<a class="code" href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0" title="Generate a generic IPR address that emulates a pseudo inst.">GenericISA::iprAddressPseudoInst</a>(
<a name="l00241"></a>00241                             (paddr &gt;&gt; 8) &amp; 0xFF,
<a name="l00242"></a>00242                             paddr &amp; 0xFF));
<a name="l00243"></a>00243         }
<a name="l00244"></a>00244     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00245"></a>00245         <span class="comment">// Check for an access to the local APIC</span>
<a name="l00246"></a>00246         LocalApicBase localApicBase =
<a name="l00247"></a>00247             tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);
<a name="l00248"></a>00248         <a class="code" href="classAddrRange.html" title="The AddrRange class encapsulates an address range, and supports a number of tests...">AddrRange</a> apicRange(localApicBase.base * <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>,
<a name="l00249"></a>00249                             (localApicBase.base + 1) * <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a> - 1);
<a name="l00250"></a>00250 
<a name="l00251"></a>00251         <span class="keywordflow">if</span> (apicRange.<a class="code" href="classAddrRange.html#a425758158128be6e402ae66825b78bcb" title="Determine if the range contains an address.">contains</a>(paddr)) {
<a name="l00252"></a>00252             <span class="comment">// The Intel developer&apos;s manuals say the below restrictions apply,</span>
<a name="l00253"></a>00253             <span class="comment">// but the linux kernel, because of a compiler optimization, breaks</span>
<a name="l00254"></a>00254             <span class="comment">// them.</span>
<a name="l00255"></a>00255             <span class="comment">/*</span>
<a name="l00256"></a>00256 <span class="comment">            // Check alignment</span>
<a name="l00257"></a>00257 <span class="comment">            if (paddr &amp; ((32/8) - 1))</span>
<a name="l00258"></a>00258 <span class="comment">                return new GeneralProtection(0);</span>
<a name="l00259"></a>00259 <span class="comment">            // Check access size</span>
<a name="l00260"></a>00260 <span class="comment">            if (req-&gt;getSize() != (32/8))</span>
<a name="l00261"></a>00261 <span class="comment">                return new GeneralProtection(0);</span>
<a name="l00262"></a>00262 <span class="comment">            */</span>
<a name="l00263"></a>00263             <span class="comment">// Force the access to be uncacheable.</span>
<a name="l00264"></a>00264             req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a33bf8c73df6e1a017daaa349ad9e98a1" title="The request is to an uncacheable address.">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#a9dc1f2eb3d0b63d0375b4cd4174ab467" title="The request is required to be strictly ordered by CPU models and is non-speculative...">Request::STRICT_ORDER</a>);
<a name="l00265"></a>00265             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(<a class="code" href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">x86LocalAPICAddress</a>(tc-&gt;<a class="code" href="classThreadContext.html#a24eb06bed6e31118e646e47a4b5f01e4">contextId</a>(),
<a name="l00266"></a>00266                                               paddr - apicRange.<a class="code" href="classAddrRange.html#af7d1fbda2930ff65e17428a6ca7f5abb" title="Get the start address of the range.">start</a>()));
<a name="l00267"></a>00267         }
<a name="l00268"></a>00268     }
<a name="l00269"></a>00269 
<a name="l00270"></a>00270     <span class="keywordflow">return</span> NoFault;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 
<a name="l00273"></a>00273 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00274"></a><a class="code" href="classX86ISA_1_1TLB.html#aa6e3bdc0d9d4b75c82e87c5fbdcd230f">00274</a> <a class="code" href="classX86ISA_1_1TLB.html#aa6e3bdc0d9d4b75c82e87c5fbdcd230f">TLB::translate</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation,
<a name="l00275"></a>00275         <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keywordtype">bool</span> &amp;delayedResponse, <span class="keywordtype">bool</span> timing)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     uint32_t flags = req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>();
<a name="l00278"></a>00278     <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = flags &amp; <a class="code" href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">SegmentFlagMask</a>;
<a name="l00279"></a>00279     <span class="keywordtype">bool</span> storeCheck = flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">StoreCheck</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>);
<a name="l00280"></a>00280 
<a name="l00281"></a>00281     delayedResponse = <span class="keyword">false</span>;
<a name="l00282"></a>00282 
<a name="l00283"></a>00283     <span class="comment">// If this is true, we&apos;re dealing with a request to a non-memory address</span>
<a name="l00284"></a>00284     <span class="comment">// space.</span>
<a name="l00285"></a>00285     <span class="keywordflow">if</span> (seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">SEGMENT_REG_MS</a>) {
<a name="l00286"></a>00286         <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#a28f43b875e7818f36f221f114078b479">translateInt</a>(req, tc);
<a name="l00287"></a>00287     }
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>();
<a name="l00290"></a>00290     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translating vaddr %#x.\n&quot;</span>, vaddr);
<a name="l00291"></a>00291 
<a name="l00292"></a>00292     HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);
<a name="l00293"></a>00293 
<a name="l00294"></a>00294     <span class="comment">// If protected mode has been enabled...</span>
<a name="l00295"></a>00295     <span class="keywordflow">if</span> (m5Reg.prot) {
<a name="l00296"></a>00296         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;In protected mode.\n&quot;</span>);
<a name="l00297"></a>00297         <span class="comment">// If we&apos;re not in 64-bit mode, do protection/limit checks</span>
<a name="l00298"></a>00298         <span class="keywordflow">if</span> (m5Reg.mode != LongMode) {
<a name="l00299"></a>00299             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Not in long mode. Checking segment protection.\n&quot;</span>);
<a name="l00300"></a>00300             <span class="comment">// Check for a NULL segment selector.</span>
<a name="l00301"></a>00301             <span class="keywordflow">if</span> (!(seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b">SEGMENT_REG_TSG</a> || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a">SYS_SEGMENT_REG_IDTR</a> ||
<a name="l00302"></a>00302                         seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a> || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d">SEGMENT_REG_LS</a>)
<a name="l00303"></a>00303                     &amp;&amp; !tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(seg)))
<a name="l00304"></a>00304                 <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);
<a name="l00305"></a>00305             <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#a7105fd49a7e7608076993108cc4213d4">expandDown</a> = <span class="keyword">false</span>;
<a name="l00306"></a>00306             SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(seg));
<a name="l00307"></a>00307             <span class="keywordflow">if</span> (seg &gt;= <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a> &amp;&amp; seg &lt;= <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a>) {
<a name="l00308"></a>00308                 <span class="keywordflow">if</span> (!attr.writable &amp;&amp; (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a> || storeCheck))
<a name="l00309"></a>00309                     <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);
<a name="l00310"></a>00310                 <span class="keywordflow">if</span> (!attr.readable &amp;&amp; mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">Read</a>)
<a name="l00311"></a>00311                     <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);
<a name="l00312"></a>00312                 expandDown = attr.expandDown;
<a name="l00313"></a>00313 
<a name="l00314"></a>00314             }
<a name="l00315"></a>00315             <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(seg));
<a name="l00316"></a>00316             <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> limit = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(seg));
<a name="l00317"></a>00317             <span class="keywordtype">bool</span> sizeOverride = (flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">AddrSizeFlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>));
<a name="l00318"></a>00318             <span class="keywordtype">unsigned</span> logSize = sizeOverride ? (unsigned)m5Reg.altAddr
<a name="l00319"></a>00319                                             : (<span class="keywordtype">unsigned</span>)m5Reg.defAddr;
<a name="l00320"></a>00320             <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a> = (1 &lt;&lt; logSize) * 8;
<a name="l00321"></a>00321             <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a> = <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(vaddr - base, size - 1, 0);
<a name="l00322"></a>00322             <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> endOffset = offset + req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>() - 1;
<a name="l00323"></a>00323             <span class="keywordflow">if</span> (expandDown) {
<a name="l00324"></a>00324                 <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Checking an expand down segment.\n&quot;</span>);
<a name="l00325"></a>00325                 <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Expand down segments are untested.\n&quot;</span>);
<a name="l00326"></a>00326                 <span class="keywordflow">if</span> (offset &lt;= limit || endOffset &lt;= limit)
<a name="l00327"></a>00327                     <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);
<a name="l00328"></a>00328             } <span class="keywordflow">else</span> {
<a name="l00329"></a>00329                 <span class="keywordflow">if</span> (offset &gt; limit || endOffset &gt; limit)
<a name="l00330"></a>00330                     <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);
<a name="l00331"></a>00331             }
<a name="l00332"></a>00332         }
<a name="l00333"></a>00333         <span class="keywordflow">if</span> (m5Reg.submode != <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a> ||
<a name="l00334"></a>00334                 (flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">AddrSizeFlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>)))
<a name="l00335"></a>00335             vaddr &amp;= <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(32);
<a name="l00336"></a>00336         <span class="comment">// If paging is enabled, do the translation.</span>
<a name="l00337"></a>00337         <span class="keywordflow">if</span> (m5Reg.paging) {
<a name="l00338"></a>00338             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Paging enabled.\n&quot;</span>);
<a name="l00339"></a>00339             <span class="comment">// The vaddr already has the segment base applied.</span>
<a name="l00340"></a>00340             TlbEntry *entry = <a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">lookup</a>(vaddr);
<a name="l00341"></a>00341             <span class="keywordflow">if</span> (!entry) {
<a name="l00342"></a>00342                 <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00343"></a>00343                     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>-&gt;<a class="code" href="classX86ISA_1_1Walker.html#a3b689b47100981a71e324a2a003d59ef">start</a>(tc, translation, req, mode);
<a name="l00344"></a>00344                     <span class="keywordflow">if</span> (timing || fault != NoFault) {
<a name="l00345"></a>00345                         <span class="comment">// This gets ignored in atomic mode.</span>
<a name="l00346"></a>00346                         delayedResponse = <span class="keyword">true</span>;
<a name="l00347"></a>00347                         <span class="keywordflow">return</span> fault;
<a name="l00348"></a>00348                     }
<a name="l00349"></a>00349                     entry = <a class="code" href="classX86ISA_1_1TLB.html#a869f6665c4ffca6ab60c1d68404d4e2c">lookup</a>(vaddr);
<a name="l00350"></a>00350                     assert(entry);
<a name="l00351"></a>00351                 } <span class="keywordflow">else</span> {
<a name="l00352"></a>00352                     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Handling a TLB miss for &quot;</span>
<a name="l00353"></a>00353                             <span class="stringliteral">&quot;address %#x at pc %#x.\n&quot;</span>,
<a name="l00354"></a>00354                             vaddr, tc-&gt;<a class="code" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">instAddr</a>());
<a name="l00355"></a>00355 
<a name="l00356"></a>00356                     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a0fe9b6b82bde08715ddb4a863bf5483a">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();
<a name="l00357"></a>00357                     TlbEntry newEntry;
<a name="l00358"></a>00358                     <span class="keywordtype">bool</span> success = p-&gt;<a class="code" href="classProcess.html#a7552fa628a7b15b63970a983f42891a4">pTable</a>-&gt;<a class="code" href="classPageTableBase.html#ac920e1440fed0807888c72a5fb39ffe7" title="Lookup function.">lookup</a>(vaddr, newEntry);
<a name="l00359"></a>00359                     <span class="keywordflow">if</span> (!success &amp;&amp; mode != <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>) {
<a name="l00360"></a>00360                         <span class="comment">// Check if we just need to grow the stack.</span>
<a name="l00361"></a>00361                         <span class="keywordflow">if</span> (p-&gt;fixupStackFault(vaddr)) {
<a name="l00362"></a>00362                             <span class="comment">// If we did, lookup the entry for the new page.</span>
<a name="l00363"></a>00363                             success = p-&gt;pTable-&gt;lookup(vaddr, newEntry);
<a name="l00364"></a>00364                         }
<a name="l00365"></a>00365                     }
<a name="l00366"></a>00366                     <span class="keywordflow">if</span> (!success) {
<a name="l00367"></a>00367                         <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(vaddr, <span class="keyword">true</span>, mode,
<a name="l00368"></a>00368                                                            <span class="keyword">true</span>, <span class="keyword">false</span>);
<a name="l00369"></a>00369                     } <span class="keywordflow">else</span> {
<a name="l00370"></a>00370                         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> alignedVaddr = p-&gt;pTable-&gt;pageAlign(vaddr);
<a name="l00371"></a>00371                         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Mapping %#x to %#x\n&quot;</span>, alignedVaddr,
<a name="l00372"></a>00372                                 newEntry.pageStart());
<a name="l00373"></a>00373                         entry = <a class="code" href="classX86ISA_1_1TLB.html#ae8b2dd6529f1aef2b3f4e93313c5e677">insert</a>(alignedVaddr, newEntry);
<a name="l00374"></a>00374                     }
<a name="l00375"></a>00375                     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Miss was serviced.\n&quot;</span>);
<a name="l00376"></a>00376                 }
<a name="l00377"></a>00377             }
<a name="l00378"></a>00378 
<a name="l00379"></a>00379             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Entry found with paddr %#x, &quot;</span>
<a name="l00380"></a>00380                     <span class="stringliteral">&quot;doing protection checks.\n&quot;</span>, entry-&gt;paddr);
<a name="l00381"></a>00381             <span class="comment">// Do paging protection checks.</span>
<a name="l00382"></a>00382             <span class="keywordtype">bool</span> inUser = (m5Reg.cpl == 3 &amp;&amp;
<a name="l00383"></a>00383                     !(flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">CPL0FlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>)));
<a name="l00384"></a>00384             CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);
<a name="l00385"></a>00385             <span class="keywordtype">bool</span> badWrite = (!entry-&gt;writable &amp;&amp; (inUser || cr0.wp));
<a name="l00386"></a>00386             <span class="keywordflow">if</span> ((inUser &amp;&amp; !entry-&gt;user) || (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a> &amp;&amp; badWrite)) {
<a name="l00387"></a>00387                 <span class="comment">// The page must have been present to get into the TLB in</span>
<a name="l00388"></a>00388                 <span class="comment">// the first place. We&apos;ll assume the reserved bits are</span>
<a name="l00389"></a>00389                 <span class="comment">// fine even though we&apos;re not checking them.</span>
<a name="l00390"></a>00390                 <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(vaddr, <span class="keyword">true</span>, mode, inUser,
<a name="l00391"></a>00391                                                    <span class="keyword">false</span>);
<a name="l00392"></a>00392             }
<a name="l00393"></a>00393             <span class="keywordflow">if</span> (storeCheck &amp;&amp; badWrite) {
<a name="l00394"></a>00394                 <span class="comment">// This would fault if this were a write, so return a page</span>
<a name="l00395"></a>00395                 <span class="comment">// fault that reflects that happening.</span>
<a name="l00396"></a>00396                 <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(vaddr, <span class="keyword">true</span>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>, inUser,
<a name="l00397"></a>00397                                                    <span class="keyword">false</span>);
<a name="l00398"></a>00398             }
<a name="l00399"></a>00399 
<a name="l00400"></a>00400             <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> paddr = entry-&gt;paddr | (vaddr &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(entry-&gt;logBytes));
<a name="l00401"></a>00401             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, paddr);
<a name="l00402"></a>00402             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(paddr);
<a name="l00403"></a>00403             <span class="keywordflow">if</span> (entry-&gt;uncacheable)
<a name="l00404"></a>00404                 req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a33bf8c73df6e1a017daaa349ad9e98a1" title="The request is to an uncacheable address.">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#a9dc1f2eb3d0b63d0375b4cd4174ab467" title="The request is required to be strictly ordered by CPU models and is non-speculative...">Request::STRICT_ORDER</a>);
<a name="l00405"></a>00405         } <span class="keywordflow">else</span> {
<a name="l00406"></a>00406             <span class="comment">//Use the address which already has segmentation applied.</span>
<a name="l00407"></a>00407             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Paging disabled.\n&quot;</span>);
<a name="l00408"></a>00408             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, vaddr);
<a name="l00409"></a>00409             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(vaddr);
<a name="l00410"></a>00410         }
<a name="l00411"></a>00411     } <span class="keywordflow">else</span> {
<a name="l00412"></a>00412         <span class="comment">// Real mode</span>
<a name="l00413"></a>00413         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;In real mode.\n&quot;</span>);
<a name="l00414"></a>00414         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classX86ISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, vaddr);
<a name="l00415"></a>00415         req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(vaddr);
<a name="l00416"></a>00416     }
<a name="l00417"></a>00417 
<a name="l00418"></a>00418     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#a5968f2de02a898a6868ad57c45f522c5" title="Do post-translation physical address finalization.">finalizePhysical</a>(req, tc, mode);
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 
<a name="l00421"></a>00421 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00422"></a><a class="code" href="classX86ISA_1_1TLB.html#aef8897db1c611206ea64204847a2beb6">00422</a> <a class="code" href="classX86ISA_1_1TLB.html#aef8897db1c611206ea64204847a2beb6">TLB::translateAtomic</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)
<a name="l00423"></a>00423 {
<a name="l00424"></a>00424     <span class="keywordtype">bool</span> delayedResponse;
<a name="l00425"></a>00425     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#aa6e3bdc0d9d4b75c82e87c5fbdcd230f">TLB::translate</a>(req, tc, NULL, mode, delayedResponse, <span class="keyword">false</span>);
<a name="l00426"></a>00426 }
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 <span class="keywordtype">void</span>
<a name="l00429"></a><a class="code" href="classX86ISA_1_1TLB.html#a8253b22421c22bf099bc625b22f38292">00429</a> <a class="code" href="classX86ISA_1_1TLB.html#a8253b22421c22bf099bc625b22f38292">TLB::translateTiming</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>,
<a name="l00430"></a>00430         <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordtype">bool</span> delayedResponse;
<a name="l00433"></a>00433     assert(translation);
<a name="l00434"></a>00434     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault =
<a name="l00435"></a>00435         <a class="code" href="classX86ISA_1_1TLB.html#aa6e3bdc0d9d4b75c82e87c5fbdcd230f">TLB::translate</a>(req, tc, translation, mode, delayedResponse, <span class="keyword">true</span>);
<a name="l00436"></a>00436     <span class="keywordflow">if</span> (!delayedResponse)
<a name="l00437"></a>00437         translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#afe85aede0acd3ea166bc7a9ac74ff224">finish</a>(fault, req, tc, mode);
<a name="l00438"></a>00438 }
<a name="l00439"></a>00439 
<a name="l00440"></a>00440 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00441"></a><a class="code" href="classX86ISA_1_1TLB.html#aa8e3f6fc2f9ed6e2dc17e444f1432cce">00441</a> <a class="code" href="classX86ISA_1_1TLB.html#aa8e3f6fc2f9ed6e2dc17e444f1432cce" title="Stub function for compilation support of CheckerCPU.">TLB::translateFunctional</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented\n&quot;</span>);
<a name="l00444"></a>00444     <span class="keywordflow">return</span> NoFault;
<a name="l00445"></a>00445 }
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 <a class="code" href="classX86ISA_1_1Walker.html">Walker</a> *
<a name="l00448"></a><a class="code" href="classX86ISA_1_1TLB.html#ab61c626743207ec217eea2948246f0ca">00448</a> <a class="code" href="classX86ISA_1_1TLB.html#ab61c626743207ec217eea2948246f0ca">TLB::getWalker</a>()
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>;
<a name="l00451"></a>00451 }
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="keywordtype">void</span>
<a name="l00454"></a><a class="code" href="classX86ISA_1_1TLB.html#a856ae9d3bd4d6ac6150679a940cc38d5">00454</a> <a class="code" href="classX86ISA_1_1TLB.html#a856ae9d3bd4d6ac6150679a940cc38d5">TLB::serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)
<a name="l00455"></a>00455 {
<a name="l00456"></a>00456     <span class="comment">// Only store the entries in use.</span>
<a name="l00457"></a>00457     uint32_t _size = <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a> - <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.size();
<a name="l00458"></a>00458     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_size);
<a name="l00459"></a>00459     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a>);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     uint32_t _count = 0;
<a name="l00462"></a>00462 
<a name="l00463"></a>00463     <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++) {
<a name="l00464"></a>00464         <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>].trieHandle != NULL) {
<a name="l00465"></a>00465             os &lt;&lt; <span class="stringliteral">&quot;\n[&quot;</span> &lt;&lt; <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.Entry%d&quot;</span>, <a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>(), _count) &lt;&lt; <span class="stringliteral">&quot;]\n&quot;</span>;
<a name="l00466"></a>00466             <a class="code" href="classX86ISA_1_1TLB.html#a97eee4304b7cf981e04becee1b35c2da">tlb</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>].serialize(os);
<a name="l00467"></a>00467             _count++;
<a name="l00468"></a>00468         }
<a name="l00469"></a>00469     }
<a name="l00470"></a>00470 }
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 <span class="keywordtype">void</span>
<a name="l00473"></a><a class="code" href="classX86ISA_1_1TLB.html#aa7b04efb55c45d9dc36e7737eb0169fb">00473</a> <a class="code" href="classX86ISA_1_1TLB.html#aa7b04efb55c45d9dc36e7737eb0169fb">TLB::unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section)
<a name="l00474"></a>00474 {
<a name="l00475"></a>00475     <span class="comment">// Do not allow to restore with a smaller tlb.</span>
<a name="l00476"></a>00476     uint32_t _size;
<a name="l00477"></a>00477     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_size);
<a name="l00478"></a>00478     <span class="keywordflow">if</span> (_size &gt; <a class="code" href="classX86ISA_1_1TLB.html#ad5629257f768d016e4dc9a7202f4497b">size</a>) {
<a name="l00479"></a>00479         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;TLB size less than the one in checkpoint!&quot;</span>);
<a name="l00480"></a>00480     }
<a name="l00481"></a>00481 
<a name="l00482"></a>00482     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classX86ISA_1_1TLB.html#a3588fddb1b250a6aee2d2ef7ae5ed2d9">lruSeq</a>);
<a name="l00483"></a>00483 
<a name="l00484"></a>00484     <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; _size; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++) {
<a name="l00485"></a>00485         TlbEntry *newEntry = <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.front();
<a name="l00486"></a>00486         <a class="code" href="classX86ISA_1_1TLB.html#ac7b47e4db2317953851b0a7d12ed4c17">freeList</a>.pop_front();
<a name="l00487"></a>00487 
<a name="l00488"></a>00488         newEntry-&gt;unserialize(cp, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.Entry%d&quot;</span>, <a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>(), <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>));
<a name="l00489"></a>00489         newEntry-&gt;trieHandle = <a class="code" href="classX86ISA_1_1TLB.html#a7e3d4b40d30287f046c9fa634ccee28b">trie</a>.<a class="code" href="classTrie.html#a08a687c5c9247a56d7bbf49c92b2180b" title="Method which inserts a key/value pair into the trie.">insert</a>(newEntry-&gt;vaddr,
<a name="l00490"></a>00490             <a class="code" href="classTrie.html#aa501a1ec7d090b5d61e511e80ec7df14">TlbEntryTrie::MaxBits</a> - newEntry-&gt;logBytes, newEntry);
<a name="l00491"></a>00491     }
<a name="l00492"></a>00492 }
<a name="l00493"></a>00493 
<a name="l00494"></a>00494 <a class="code" href="classBaseMasterPort.html" title="A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural...">BaseMasterPort</a> *
<a name="l00495"></a><a class="code" href="classX86ISA_1_1TLB.html#a9ec152fdc97f682d731da80291aa724e">00495</a> <a class="code" href="classX86ISA_1_1TLB.html#a9ec152fdc97f682d731da80291aa724e" title="Get the table walker master port.">TLB::getMasterPort</a>()
<a name="l00496"></a>00496 {
<a name="l00497"></a>00497     <span class="keywordflow">return</span> &amp;<a class="code" href="classX86ISA_1_1TLB.html#a818d92ce45a35ccd1bb3a8892395a66e">walker</a>-&gt;<a class="code" href="classX86ISA_1_1Walker.html#af740063b61b1c5177e5cec5673af7d50" title="Get a master port with a given name and index.">getMasterPort</a>(<span class="stringliteral">&quot;port&quot;</span>);
<a name="l00498"></a>00498 }
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 } <span class="comment">// namespace X86ISA</span>
<a name="l00501"></a>00501 
<a name="l00502"></a>00502 <a class="code" href="classX86ISA_1_1TLB.html">X86ISA::TLB</a> *
<a name="l00503"></a>00503 X86TLBParams::create()
<a name="l00504"></a>00504 {
<a name="l00505"></a>00505     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86ISA_1_1TLB.html#a505bcd412abb15ec6e6d2a6bef5a5aef">X86ISA::TLB</a>(<span class="keyword">this</span>);
<a name="l00506"></a>00506 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:06 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
