#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 12 14:08:13 2022
# Process ID: 11700
# Current directory: D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.runs/synth_1
# Command line: vivado.exe -log lab3_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_5.tcl
# Log file: D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.runs/synth_1/lab3_5.vds
# Journal file: D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab3_5.tcl -notrace
Command: synth_design -top lab3_5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8552 
WARNING: [Synth 8-2306] macro NONE_BITS redefined [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 954.527 ; gain = 239.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_5' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:25]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shift_register.v:26]
INFO: [Synth 8-6157] synthesizing module 'frequency_divider' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/frequency_divider.v:28]
INFO: [Synth 8-6155] done synthesizing module 'frequency_divider' (1#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/frequency_divider.v:28]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (2#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (3#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shift_register.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'q0' does not match port width (8) of module 'shift_register' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:42]
WARNING: [Synth 8-689] width (1) of port connection 'q1' does not match port width (8) of module 'shift_register' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:42]
WARNING: [Synth 8-689] width (1) of port connection 'q2' does not match port width (8) of module 'shift_register' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:42]
WARNING: [Synth 8-689] width (1) of port connection 'q3' does not match port width (8) of module 'shift_register' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:42]
WARNING: [Synth 8-7023] instance 'U0' of module 'shift_register' has 12 connections declared, but only 6 given [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:42]
INFO: [Synth 8-6157] synthesizing module 'display_7seg' [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:26]
WARNING: [Synth 8-5788] Register d_sel_reg in module display_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'display_7seg' (4#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lab3_5' (5#1) [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.125 ; gain = 285.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.125 ; gain = 285.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.125 ; gain = 285.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1000.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc]
WARNING: [Vivado 12-584] No ports matched 'd_out[8]'. [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd_sel[4]'. [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/constrs_1/new/lab3_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1112.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module display_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[26]' (FDC) to 'U0/U0/counter_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[27]' (FDC) to 'U0/U0/counter_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/U0/counter_out_reg[28]' (FDC) to 'U0/U0/counter_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U0/counter_out_reg[29] )
INFO: [Synth 8-3886] merging instance 'U1/d_out_reg[1]' (FDP) to 'U1/d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U1/d_out_reg[2]' (FDP) to 'U1/d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U1/d_out_reg[3]' (FDP) to 'U1/d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U1/d_out_reg[4]' (FDP) to 'U1/d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U1/d_out_reg[5]' (FDP) to 'U1/d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U1/d_out_reg[6]' (FDP) to 'U1/d_out_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1112.309 ; gain = 397.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     5|
|6     |LUT4   |     3|
|7     |LUT5   |     5|
|8     |LUT6   |    36|
|9     |FDCE   |    34|
|10    |FDPE   |    13|
|11    |LDC    |     4|
|12    |IBUF   |     2|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   126|
|2     |  U0     |shift_register    |    78|
|3     |    U0   |frequency_divider |    67|
|4     |    U1   |shifter           |    11|
|5     |  U1     |display_7seg      |    33|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1122.039 ; gain = 295.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.039 ; gain = 407.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1133.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1141.039 ; gain = 716.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.runs/synth_1/lab3_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_5_utilization_synth.rpt -pb lab3_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 12 14:08:53 2022...
