// Seed: 2878204228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  ;
  wand id_7 = id_6 + -1 ? 1 : id_1 == -1;
  always @(1 or posedge id_7 or {1 == 1{""}}) $clog2(71);
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_3,
    input tri1 id_1
    , id_4, id_5
);
  wire id_6 = id_1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3
  );
endmodule
