var annotated_dup =
[
    [ "__DMA_HandleTypeDef", "struct_____d_m_a___handle_type_def.html", "struct_____d_m_a___handle_type_def" ],
    [ "__DMA_QListTypeDef", "struct_____d_m_a___q_list_type_def.html", "struct_____d_m_a___q_list_type_def" ],
    [ "__I2C_HandleTypeDef", "struct_____i2_c___handle_type_def.html", "struct_____i2_c___handle_type_def" ],
    [ "__I3C_HandleTypeDef", "struct_____i3_c___handle_type_def.html", "struct_____i3_c___handle_type_def" ],
    [ "__iar_u32", "struct____iar__u32.html", "struct____iar__u32" ],
    [ "__UART_HandleTypeDef", "struct_____u_a_r_t___handle_type_def.html", "struct_____u_a_r_t___handle_type_def" ],
    [ "_Reg_Map", "struct___reg___map.html", "struct___reg___map" ],
    [ "ADC_AnalogWDGConfTypeDef", "struct_a_d_c___analog_w_d_g_conf_type_def.html", "struct_a_d_c___analog_w_d_g_conf_type_def" ],
    [ "ADC_ChannelConfTypeDef", "struct_a_d_c___channel_conf_type_def.html", "struct_a_d_c___channel_conf_type_def" ],
    [ "ADC_Common_TypeDef", "struct_a_d_c___common___type_def.html", "struct_a_d_c___common___type_def" ],
    [ "ADC_HandleTypeDef", "struct_a_d_c___handle_type_def.html", "struct_a_d_c___handle_type_def" ],
    [ "ADC_InitTypeDef", "struct_a_d_c___init_type_def.html", "struct_a_d_c___init_type_def" ],
    [ "ADC_InjectionConfigTypeDef", "struct_a_d_c___injection_config_type_def.html", "struct_a_d_c___injection_config_type_def" ],
    [ "ADC_InjectionConfTypeDef", "struct_a_d_c___injection_conf_type_def.html", "struct_a_d_c___injection_conf_type_def" ],
    [ "ADC_InjOversamplingTypeDef", "struct_a_d_c___inj_oversampling_type_def.html", "struct_a_d_c___inj_oversampling_type_def" ],
    [ "ADC_OversamplingTypeDef", "struct_a_d_c___oversampling_type_def.html", "struct_a_d_c___oversampling_type_def" ],
    [ "ADC_TypeDef", "struct_a_d_c___type_def.html", "struct_a_d_c___type_def" ],
    [ "AMA_Accuracy", "struct_a_m_a___accuracy.html", "struct_a_m_a___accuracy" ],
    [ "AMA_Block", "struct_a_m_a___block.html", "struct_a_m_a___block" ],
    [ "AMA_Capture", "struct_a_m_a___capture.html", "struct_a_m_a___capture" ],
    [ "AMA_Centering", "struct_a_m_a___centering.html", "struct_a_m_a___centering" ],
    [ "AMA_Common", "struct_a_m_a___common.html", "struct_a_m_a___common" ],
    [ "AMA_Config", "struct_a_m_a___config.html", "struct_a_m_a___config" ],
    [ "AMA_ModeBlock", "union_a_m_a___mode_block.html", "union_a_m_a___mode_block" ],
    [ "AMA_Ringing", "struct_a_m_a___ringing.html", "struct_a_m_a___ringing" ],
    [ "AMA_Sinewave", "struct_a_m_a___sinewave.html", "struct_a_m_a___sinewave" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "ARM_MPU_Region_t", "struct_a_r_m___m_p_u___region__t.html", "struct_a_r_m___m_p_u___region__t" ],
    [ "CEC_TypeDef", "struct_c_e_c___type_def.html", "struct_c_e_c___type_def" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CORDIC_TypeDef", "struct_c_o_r_d_i_c___type_def.html", "struct_c_o_r_d_i_c___type_def" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CRC_TypeDef", "struct_c_r_c___type_def.html", "struct_c_r_c___type_def" ],
    [ "CRS_TypeDef", "struct_c_r_s___type_def.html", "struct_c_r_s___type_def" ],
    [ "DAC_TypeDef", "struct_d_a_c___type_def.html", "struct_d_a_c___type_def" ],
    [ "DBGMCU_TypeDef", "struct_d_b_g_m_c_u___type_def.html", "struct_d_b_g_m_c_u___type_def" ],
    [ "DCACHE_TypeDef", "struct_d_c_a_c_h_e___type_def.html", "struct_d_c_a_c_h_e___type_def" ],
    [ "DCB_Type", "struct_d_c_b___type.html", "struct_d_c_b___type" ],
    [ "DCMI_TypeDef", "struct_d_c_m_i___type_def.html", "struct_d_c_m_i___type_def" ],
    [ "Device_Setting", "struct_device___setting.html", "struct_device___setting" ],
    [ "DIB_Type", "struct_d_i_b___type.html", "struct_d_i_b___type" ],
    [ "DLYB_TypeDef", "struct_d_l_y_b___type_def.html", "struct_d_l_y_b___type_def" ],
    [ "DMA_Channel_TypeDef", "struct_d_m_a___channel___type_def.html", "struct_d_m_a___channel___type_def" ],
    [ "DMA_DataHandlingConfTypeDef", "struct_d_m_a___data_handling_conf_type_def.html", "struct_d_m_a___data_handling_conf_type_def" ],
    [ "DMA_InitLinkedListTypeDef", "struct_d_m_a___init_linked_list_type_def.html", "struct_d_m_a___init_linked_list_type_def" ],
    [ "DMA_InitTypeDef", "struct_d_m_a___init_type_def.html", "struct_d_m_a___init_type_def" ],
    [ "DMA_NodeConfTypeDef", "struct_d_m_a___node_conf_type_def.html", "struct_d_m_a___node_conf_type_def" ],
    [ "DMA_NodeInQInfoTypeDef", "struct_d_m_a___node_in_q_info_type_def.html", "struct_d_m_a___node_in_q_info_type_def" ],
    [ "DMA_NodeTypeDef", "struct_d_m_a___node_type_def.html", "struct_d_m_a___node_type_def" ],
    [ "DMA_RepeatBlockConfTypeDef", "struct_d_m_a___repeat_block_conf_type_def.html", "struct_d_m_a___repeat_block_conf_type_def" ],
    [ "DMA_TriggerConfTypeDef", "struct_d_m_a___trigger_conf_type_def.html", "struct_d_m_a___trigger_conf_type_def" ],
    [ "DMA_TypeDef", "struct_d_m_a___type_def.html", "struct_d_m_a___type_def" ],
    [ "DTS_TypeDef", "struct_d_t_s___type_def.html", "struct_d_t_s___type_def" ],
    [ "DWIC_BASE_CTRL", "struct_d_w_i_c___b_a_s_e___c_t_r_l.html", "struct_d_w_i_c___b_a_s_e___c_t_r_l" ],
    [ "DWIC_Extended", "struct_d_w_i_c___extended.html", "struct_d_w_i_c___extended" ],
    [ "DWIC_Feature", "struct_d_w_i_c___feature.html", "struct_d_w_i_c___feature" ],
    [ "DWIC_MAPPING", "struct_d_w_i_c___m_a_p_p_i_n_g.html", "struct_d_w_i_c___m_a_p_p_i_n_g" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "EMSS_Type", "struct_e_m_s_s___type.html", "struct_e_m_s_s___type" ],
    [ "ErrBnk_Type", "struct_err_bnk___type.html", "struct_err_bnk___type" ],
    [ "ETH_TypeDef", "struct_e_t_h___type_def.html", "struct_e_t_h___type_def" ],
    [ "EWIC_Type", "struct_e_w_i_c___type.html", "struct_e_w_i_c___type" ],
    [ "EXTI_ConfigTypeDef", "struct_e_x_t_i___config_type_def.html", "struct_e_x_t_i___config_type_def" ],
    [ "EXTI_HandleTypeDef", "struct_e_x_t_i___handle_type_def.html", "struct_e_x_t_i___handle_type_def" ],
    [ "EXTI_TypeDef", "struct_e_x_t_i___type_def.html", "struct_e_x_t_i___type_def" ],
    [ "FDCAN_Config_TypeDef", "struct_f_d_c_a_n___config___type_def.html", "struct_f_d_c_a_n___config___type_def" ],
    [ "FDCAN_GlobalTypeDef", "struct_f_d_c_a_n___global_type_def.html", "struct_f_d_c_a_n___global_type_def" ],
    [ "FLASH_BBAttributesTypeDef", "struct_f_l_a_s_h___b_b_attributes_type_def.html", "struct_f_l_a_s_h___b_b_attributes_type_def" ],
    [ "FLASH_EccInfoTypeDef", "struct_f_l_a_s_h___ecc_info_type_def.html", "struct_f_l_a_s_h___ecc_info_type_def" ],
    [ "FLASH_EraseInitTypeDef", "struct_f_l_a_s_h___erase_init_type_def.html", "struct_f_l_a_s_h___erase_init_type_def" ],
    [ "FLASH_HDPExtensionTypeDef", "struct_f_l_a_s_h___h_d_p_extension_type_def.html", "struct_f_l_a_s_h___h_d_p_extension_type_def" ],
    [ "FLASH_OBProgramInitTypeDef", "struct_f_l_a_s_h___o_b_program_init_type_def.html", "struct_f_l_a_s_h___o_b_program_init_type_def" ],
    [ "FLASH_OperationTypeDef", "struct_f_l_a_s_h___operation_type_def.html", "struct_f_l_a_s_h___operation_type_def" ],
    [ "FLASH_ProcessTypeDef", "struct_f_l_a_s_h___process_type_def.html", "struct_f_l_a_s_h___process_type_def" ],
    [ "FLASH_TypeDef", "struct_f_l_a_s_h___type_def.html", "struct_f_l_a_s_h___type_def" ],
    [ "FMAC_TypeDef", "struct_f_m_a_c___type_def.html", "struct_f_m_a_c___type_def" ],
    [ "FMC_Bank1_TypeDef", "struct_f_m_c___bank1___type_def.html", "struct_f_m_c___bank1___type_def" ],
    [ "FMC_Bank1E_TypeDef", "struct_f_m_c___bank1_e___type_def.html", "struct_f_m_c___bank1_e___type_def" ],
    [ "FMC_Bank3_TypeDef", "struct_f_m_c___bank3___type_def.html", "struct_f_m_c___bank3___type_def" ],
    [ "FMC_Bank5_6_TypeDef", "struct_f_m_c___bank5__6___type_def.html", "struct_f_m_c___bank5__6___type_def" ],
    [ "FPU_Type", "struct_f_p_u___type.html", "struct_f_p_u___type" ],
    [ "FRA_Block", "struct_f_r_a___block.html", "struct_f_r_a___block" ],
    [ "FRA_Common", "struct_f_r_a___common.html", "struct_f_r_a___common" ],
    [ "FRA_Config", "struct_f_r_a___config.html", "struct_f_r_a___config" ],
    [ "FRA_ModeBlock", "union_f_r_a___mode_block.html", "union_f_r_a___mode_block" ],
    [ "FRA_PMPlus_Mode", "struct_f_r_a___p_m_plus___mode.html", "struct_f_r_a___p_m_plus___mode" ],
    [ "FRA_Result", "struct_f_r_a___result.html", "struct_f_r_a___result" ],
    [ "FRA_Scan_Mode", "struct_f_r_a___scan___mode.html", "struct_f_r_a___scan___mode" ],
    [ "FRA_Single_Mode", "struct_f_r_a___single___mode.html", "struct_f_r_a___single___mode" ],
    [ "FRA_SinglePlus_Mode", "struct_f_r_a___single_plus___mode.html", "struct_f_r_a___single_plus___mode" ],
    [ "GPIO_InitTypeDef", "struct_g_p_i_o___init_type_def.html", "struct_g_p_i_o___init_type_def" ],
    [ "GPIO_TypeDef", "struct_g_p_i_o___type_def.html", "struct_g_p_i_o___type_def" ],
    [ "GTZC_MPCBB_TypeDef", "struct_g_t_z_c___m_p_c_b_b___type_def.html", "struct_g_t_z_c___m_p_c_b_b___type_def" ],
    [ "GTZC_TZIC_TypeDef", "struct_g_t_z_c___t_z_i_c___type_def.html", "struct_g_t_z_c___t_z_i_c___type_def" ],
    [ "GTZC_TZSC_TypeDef", "struct_g_t_z_c___t_z_s_c___type_def.html", "struct_g_t_z_c___t_z_s_c___type_def" ],
    [ "HASH_DIGEST_TypeDef", "struct_h_a_s_h___d_i_g_e_s_t___type_def.html", "struct_h_a_s_h___d_i_g_e_s_t___type_def" ],
    [ "HASH_TypeDef", "struct_h_a_s_h___type_def.html", "struct_h_a_s_h___type_def" ],
    [ "I2C_InitTypeDef", "struct_i2_c___init_type_def.html", "struct_i2_c___init_type_def" ],
    [ "I2C_Irq_Buf", "struct_i2_c___irq___buf.html", "struct_i2_c___irq___buf" ],
    [ "I2C_PortSet", "struct_i2_c___port_set.html", "struct_i2_c___port_set" ],
    [ "I2C_TypeDef", "struct_i2_c___type_def.html", "struct_i2_c___type_def" ],
    [ "I3C_BCRTypeDef", "struct_i3_c___b_c_r_type_def.html", "struct_i3_c___b_c_r_type_def" ],
    [ "I3C_CCCInfoTypeDef", "struct_i3_c___c_c_c_info_type_def.html", "struct_i3_c___c_c_c_info_type_def" ],
    [ "I3C_CCCTypeDef", "struct_i3_c___c_c_c_type_def.html", "struct_i3_c___c_c_c_type_def" ],
    [ "I3C_ControlTypeDef", "struct_i3_c___control_type_def.html", "struct_i3_c___control_type_def" ],
    [ "I3C_CtrlConfTypeDef", "struct_i3_c___ctrl_conf_type_def.html", "struct_i3_c___ctrl_conf_type_def" ],
    [ "I3C_CtrlTimingTypeDef", "struct_i3_c___ctrl_timing_type_def.html", "struct_i3_c___ctrl_timing_type_def" ],
    [ "I3C_DataTypeDef", "struct_i3_c___data_type_def.html", "struct_i3_c___data_type_def" ],
    [ "I3C_DeviceConfTypeDef", "struct_i3_c___device_conf_type_def.html", "struct_i3_c___device_conf_type_def" ],
    [ "I3C_ENTDAAPayloadTypeDef", "struct_i3_c___e_n_t_d_a_a_payload_type_def.html", "struct_i3_c___e_n_t_d_a_a_payload_type_def" ],
    [ "I3C_FifoConfTypeDef", "struct_i3_c___fifo_conf_type_def.html", "struct_i3_c___fifo_conf_type_def" ],
    [ "I3C_InitTypeDef", "struct_i3_c___init_type_def.html", "struct_i3_c___init_type_def" ],
    [ "I3C_PIDTypeDef", "struct_i3_c___p_i_d_type_def.html", "struct_i3_c___p_i_d_type_def" ],
    [ "I3C_PrivateTypeDef", "struct_i3_c___private_type_def.html", "struct_i3_c___private_type_def" ],
    [ "I3C_TgtConfTypeDef", "struct_i3_c___tgt_conf_type_def.html", "struct_i3_c___tgt_conf_type_def" ],
    [ "I3C_TgtTimingTypeDef", "struct_i3_c___tgt_timing_type_def.html", "struct_i3_c___tgt_timing_type_def" ],
    [ "I3C_TypeDef", "struct_i3_c___type_def.html", "struct_i3_c___type_def" ],
    [ "I3C_XferTypeDef", "struct_i3_c___xfer_type_def.html", "struct_i3_c___xfer_type_def" ],
    [ "ICACHE_TypeDef", "struct_i_c_a_c_h_e___type_def.html", "struct_i_c_a_c_h_e___type_def" ],
    [ "ICB_Type", "struct_i_c_b___type.html", "struct_i_c_b___type" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "IWDG_TypeDef", "struct_i_w_d_g___type_def.html", "struct_i_w_d_g___type_def" ],
    [ "LL_UTILS_ClkInitTypeDef", "struct_l_l___u_t_i_l_s___clk_init_type_def.html", "struct_l_l___u_t_i_l_s___clk_init_type_def" ],
    [ "LL_UTILS_PLLInitTypeDef", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def" ],
    [ "LPTIM_TypeDef", "struct_l_p_t_i_m___type_def.html", "struct_l_p_t_i_m___type_def" ],
    [ "MemSysCtl_Type", "struct_mem_sys_ctl___type.html", "struct_mem_sys_ctl___type" ],
    [ "MPU_Attributes_InitTypeDef", "struct_m_p_u___attributes___init_type_def.html", "struct_m_p_u___attributes___init_type_def" ],
    [ "MPU_Region_InitTypeDef", "struct_m_p_u___region___init_type_def.html", "struct_m_p_u___region___init_type_def" ],
    [ "MPU_Type", "struct_m_p_u___type.html", "struct_m_p_u___type" ],
    [ "NSC_pFuncTypeDef", "struct_n_s_c__p_func_type_def.html", "struct_n_s_c__p_func_type_def" ],
    [ "NSSLIB_pFunc_TypeDef", "struct_n_s_s_l_i_b__p_func___type_def.html", "struct_n_s_s_l_i_b__p_func___type_def" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "Output_Control", "struct_output___control.html", "struct_output___control" ],
    [ "PKA_TypeDef", "struct_p_k_a___type_def.html", "struct_p_k_a___type_def" ],
    [ "PLL1_ClocksTypeDef", "struct_p_l_l1___clocks_type_def.html", "struct_p_l_l1___clocks_type_def" ],
    [ "PLL2_ClocksTypeDef", "struct_p_l_l2___clocks_type_def.html", "struct_p_l_l2___clocks_type_def" ],
    [ "PowerInfo", "struct_power_info.html", "struct_power_info" ],
    [ "PrcCfgInf_Type", "struct_prc_cfg_inf___type.html", "struct_prc_cfg_inf___type" ],
    [ "PSSI_TypeDef", "struct_p_s_s_i___type_def.html", "struct_p_s_s_i___type_def" ],
    [ "PWR_PVDTypeDef", "struct_p_w_r___p_v_d_type_def.html", "struct_p_w_r___p_v_d_type_def" ],
    [ "PWR_TypeDef", "struct_p_w_r___type_def.html", "struct_p_w_r___type_def" ],
    [ "PWREx_AVDTypeDef", "struct_p_w_r_ex___a_v_d_type_def.html", "struct_p_w_r_ex___a_v_d_type_def" ],
    [ "PWREx_WakeupPinTypeDef", "struct_p_w_r_ex___wakeup_pin_type_def.html", "struct_p_w_r_ex___wakeup_pin_type_def" ],
    [ "PwrModCtl_Type", "struct_pwr_mod_ctl___type.html", "struct_pwr_mod_ctl___type" ],
    [ "RAMCFG_TypeDef", "struct_r_a_m_c_f_g___type_def.html", "struct_r_a_m_c_f_g___type_def" ],
    [ "RCC_ClkInitTypeDef", "struct_r_c_c___clk_init_type_def.html", "struct_r_c_c___clk_init_type_def" ],
    [ "RCC_OscInitTypeDef", "struct_r_c_c___osc_init_type_def.html", "struct_r_c_c___osc_init_type_def" ],
    [ "RCC_PeriphCLKInitTypeDef", "struct_r_c_c___periph_c_l_k_init_type_def.html", "struct_r_c_c___periph_c_l_k_init_type_def" ],
    [ "RCC_PLL2InitTypeDef", "struct_r_c_c___p_l_l2_init_type_def.html", "struct_r_c_c___p_l_l2_init_type_def" ],
    [ "RCC_PLLInitTypeDef", "struct_r_c_c___p_l_l_init_type_def.html", "struct_r_c_c___p_l_l_init_type_def" ],
    [ "RCC_TypeDef", "struct_r_c_c___type_def.html", "struct_r_c_c___type_def" ],
    [ "RNG_TypeDef", "struct_r_n_g___type_def.html", "struct_r_n_g___type_def" ],
    [ "RSSLIB_DataProvisioningConf_t", "struct_r_s_s_l_i_b___data_provisioning_conf__t.html", "struct_r_s_s_l_i_b___data_provisioning_conf__t" ],
    [ "RSSLIB_pFunc_TypeDef", "struct_r_s_s_l_i_b__p_func___type_def.html", "struct_r_s_s_l_i_b__p_func___type_def" ],
    [ "RTC_TypeDef", "struct_r_t_c___type_def.html", "struct_r_t_c___type_def" ],
    [ "S_pFuncTypeDef", "struct_s__p_func_type_def.html", "struct_s__p_func_type_def" ],
    [ "SAI_Block_TypeDef", "struct_s_a_i___block___type_def.html", "struct_s_a_i___block___type_def" ],
    [ "SAI_TypeDef", "struct_s_a_i___type_def.html", "struct_s_a_i___type_def" ],
    [ "SBS_TypeDef", "struct_s_b_s___type_def.html", "struct_s_b_s___type_def" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SDMMC_TypeDef", "struct_s_d_m_m_c___type_def.html", "struct_s_d_m_m_c___type_def" ],
    [ "SPI_TypeDef", "struct_s_p_i___type_def.html", "struct_s_p_i___type_def" ],
    [ "SSD1306_Font_t", "struct_s_s_d1306___font__t.html", "struct_s_s_d1306___font__t" ],
    [ "SSD1306_t", "struct_s_s_d1306__t.html", "struct_s_s_d1306__t" ],
    [ "SSD1306_VERTEX", "struct_s_s_d1306___v_e_r_t_e_x.html", "struct_s_s_d1306___v_e_r_t_e_x" ],
    [ "STL_Type", "struct_s_t_l___type.html", "struct_s_t_l___type" ],
    [ "System_Config", "struct_system___config.html", "struct_system___config" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TAMP_TypeDef", "struct_t_a_m_p___type_def.html", "struct_t_a_m_p___type_def" ],
    [ "TIM_Base_InitTypeDef", "struct_t_i_m___base___init_type_def.html", "struct_t_i_m___base___init_type_def" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "struct_t_i_m___break_dead_time_config_type_def.html", "struct_t_i_m___break_dead_time_config_type_def" ],
    [ "TIM_ClearInputConfigTypeDef", "struct_t_i_m___clear_input_config_type_def.html", "struct_t_i_m___clear_input_config_type_def" ],
    [ "TIM_ClockConfigTypeDef", "struct_t_i_m___clock_config_type_def.html", "struct_t_i_m___clock_config_type_def" ],
    [ "TIM_Encoder_InitTypeDef", "struct_t_i_m___encoder___init_type_def.html", "struct_t_i_m___encoder___init_type_def" ],
    [ "TIM_HallSensor_InitTypeDef", "struct_t_i_m___hall_sensor___init_type_def.html", "struct_t_i_m___hall_sensor___init_type_def" ],
    [ "TIM_HandleTypeDef", "struct_t_i_m___handle_type_def.html", "struct_t_i_m___handle_type_def" ],
    [ "TIM_IC_InitTypeDef", "struct_t_i_m___i_c___init_type_def.html", "struct_t_i_m___i_c___init_type_def" ],
    [ "TIM_MasterConfigTypeDef", "struct_t_i_m___master_config_type_def.html", "struct_t_i_m___master_config_type_def" ],
    [ "TIM_OC_InitTypeDef", "struct_t_i_m___o_c___init_type_def.html", "struct_t_i_m___o_c___init_type_def" ],
    [ "TIM_OnePulse_InitTypeDef", "struct_t_i_m___one_pulse___init_type_def.html", "struct_t_i_m___one_pulse___init_type_def" ],
    [ "TIM_SlaveConfigTypeDef", "struct_t_i_m___slave_config_type_def.html", "struct_t_i_m___slave_config_type_def" ],
    [ "TIM_TypeDef", "struct_t_i_m___type_def.html", "struct_t_i_m___type_def" ],
    [ "TIMEx_BreakInputConfigTypeDef", "struct_t_i_m_ex___break_input_config_type_def.html", "struct_t_i_m_ex___break_input_config_type_def" ],
    [ "TIMEx_EncoderIndexConfigTypeDef", "struct_t_i_m_ex___encoder_index_config_type_def.html", "struct_t_i_m_ex___encoder_index_config_type_def" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "uart", "structuart.html", "structuart" ],
    [ "UART_AdvFeatureInitTypeDef", "struct_u_a_r_t___adv_feature_init_type_def.html", "struct_u_a_r_t___adv_feature_init_type_def" ],
    [ "UART_InitTypeDef", "struct_u_a_r_t___init_type_def.html", "struct_u_a_r_t___init_type_def" ],
    [ "UART_WakeUpTypeDef", "struct_u_a_r_t___wake_up_type_def.html", "struct_u_a_r_t___wake_up_type_def" ],
    [ "UCPD_TypeDef", "struct_u_c_p_d___type_def.html", "struct_u_c_p_d___type_def" ],
    [ "USART_TypeDef", "struct_u_s_a_r_t___type_def.html", "struct_u_s_a_r_t___type_def" ],
    [ "USB_DRD_PMABuffDescTypeDef", "struct_u_s_b___d_r_d___p_m_a_buff_desc_type_def.html", "struct_u_s_b___d_r_d___p_m_a_buff_desc_type_def" ],
    [ "USB_DRD_TypeDef", "struct_u_s_b___d_r_d___type_def.html", "struct_u_s_b___d_r_d___type_def" ],
    [ "VREFBUF_TypeDef", "struct_v_r_e_f_b_u_f___type_def.html", "struct_v_r_e_f_b_u_f___type_def" ],
    [ "WWDG_TypeDef", "struct_w_w_d_g___type_def.html", "struct_w_w_d_g___type_def" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ],
    [ "XSPI_TypeDef", "struct_x_s_p_i___type_def.html", "struct_x_s_p_i___type_def" ]
];