## Designed the following circuit in Verilog. Verified using Automated Testbench. The test vectors are generated on the fly using Perl.

![Screenshot](MM.png)
