# NASSCOM_DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING-
Complete procedure of RTL to GDS design flow using OPENLANE and SKY130 PDK.

# Day 1
Introduction to Openlane
https://github.com/siddharthparthiban24/NASSCOM_DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING-/blob/main/Screenshot%20from%202025-12-12%2022-35-30.png?raw=true
