// Seed: 4179207501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_2.id_4 = 0;
  output wire id_3;
  output supply1 id_2;
  assign module_1.id_0 = 0;
  input wire id_1;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output wand id_2,
    output supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd63
) (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 _id_7
);
  nor primCall (id_5, id_3, id_9, id_6);
  wire [1 : id_7] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
