#! /cs/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x184b920 .scope module, "LabL6" "LabL6" 2 1;
 .timescale 0 0;
v0x18e1940_0 .var/s "a", 31 0;
v0x18e1a20_0 .var/s "b", 31 0;
v0x18e1af0_0 .var "cin", 0 0;
o0x7f91fce9cf08 .functor BUFZ 1, C4<z>; HiZ drive
v0x18e1bf0_0 .net/s "cout", 0 0, o0x7f91fce9cf08;  0 drivers
v0x18e1cc0_0 .var/s "expect", 31 0;
v0x18e1d60_0 .var "ok", 0 0;
v0x18e1e00_0 .net/s "z", 31 0, L_0x18eb300;  1 drivers
S_0x184baa0 .scope module, "add" "yAdder" 2 8, 3 1 0, S_0x184b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18ed0d0 .functor BUFZ 1, v0x18e1af0_0, C4<0>, C4<0>, C4<0>;
v0x18e1020_0 .net *"_s101", 0 0, L_0x18ed0d0;  1 drivers
v0x18e1120_0 .net *"_s106", 30 0, L_0x18f1110;  1 drivers
v0x18e1200_0 .net "a", 31 0, v0x18e1940_0;  1 drivers
v0x18e12c0_0 .net "b", 31 0, v0x18e1a20_0;  1 drivers
v0x18e13a0_0 .net "cin", 0 0, v0x18e1af0_0;  1 drivers
v0x18e14b0_0 .net "cout", 0 0, o0x7f91fce9cf08;  alias, 0 drivers
v0x18e1570_0 .net "in", 31 0, L_0x18f1070;  1 drivers
v0x18e1650_0 .net "out", 31 0, L_0x18ebf00;  1 drivers
v0x18e1730_0 .net "z", 31 0, L_0x18eb300;  alias, 1 drivers
LS_0x18eb300_0_0 .concat [ 1 1 1 1], L_0x18e1fa0, L_0x18e2440, L_0x18e28e0, L_0x18e2d80;
LS_0x18eb300_0_4 .concat [ 1 1 1 1], L_0x18e3220, L_0x18e36c0, L_0x18e3b60, L_0x18e4000;
LS_0x18eb300_0_8 .concat [ 1 1 1 1], L_0x18e44a0, L_0x18e4940, L_0x18e4de0, L_0x18e5280;
LS_0x18eb300_0_12 .concat [ 1 1 1 1], L_0x18e5720, L_0x18e5bc0, L_0x18e6060, L_0x18e6500;
LS_0x18eb300_0_16 .concat [ 1 1 1 1], L_0x18e69a0, L_0x18e6e40, L_0x18e72e0, L_0x18e7780;
LS_0x18eb300_0_20 .concat [ 1 1 1 1], L_0x18e7c20, L_0x18e80c0, L_0x18e8560, L_0x18e8a00;
LS_0x18eb300_0_24 .concat [ 1 1 1 1], L_0x18e8ea0, L_0x18e9340, L_0x18e97e0, L_0x18e9c80;
LS_0x18eb300_0_28 .concat [ 1 1 1 1], L_0x18ea120, L_0x18ea5c0, L_0x18eaa60, L_0x18eaf00;
LS_0x18eb300_1_0 .concat [ 4 4 4 4], LS_0x18eb300_0_0, LS_0x18eb300_0_4, LS_0x18eb300_0_8, LS_0x18eb300_0_12;
LS_0x18eb300_1_4 .concat [ 4 4 4 4], LS_0x18eb300_0_16, LS_0x18eb300_0_20, LS_0x18eb300_0_24, LS_0x18eb300_0_28;
L_0x18eb300 .concat [ 16 16 0 0], LS_0x18eb300_1_0, LS_0x18eb300_1_4;
LS_0x18ebf00_0_0 .concat [ 1 1 1 1], L_0x18e2290, L_0x18e2730, L_0x18e2bd0, L_0x18e3070;
LS_0x18ebf00_0_4 .concat [ 1 1 1 1], L_0x18e3510, L_0x18e39b0, L_0x18e3e50, L_0x18e42f0;
LS_0x18ebf00_0_8 .concat [ 1 1 1 1], L_0x18e4790, L_0x18e4c30, L_0x18e50d0, L_0x18e5570;
LS_0x18ebf00_0_12 .concat [ 1 1 1 1], L_0x18e5a10, L_0x18e5eb0, L_0x18e6350, L_0x18e67f0;
LS_0x18ebf00_0_16 .concat [ 1 1 1 1], L_0x18e6c90, L_0x18e7130, L_0x18e75d0, L_0x18e7a70;
LS_0x18ebf00_0_20 .concat [ 1 1 1 1], L_0x18e7f10, L_0x18e83b0, L_0x18e8850, L_0x18e8cf0;
LS_0x18ebf00_0_24 .concat [ 1 1 1 1], L_0x18e9190, L_0x18e9630, L_0x18e9ad0, L_0x18e9f70;
LS_0x18ebf00_0_28 .concat [ 1 1 1 1], L_0x18ea410, L_0x18ea8b0, L_0x18ead50, L_0x18eb1f0;
LS_0x18ebf00_1_0 .concat [ 4 4 4 4], LS_0x18ebf00_0_0, LS_0x18ebf00_0_4, LS_0x18ebf00_0_8, LS_0x18ebf00_0_12;
LS_0x18ebf00_1_4 .concat [ 4 4 4 4], LS_0x18ebf00_0_16, LS_0x18ebf00_0_20, LS_0x18ebf00_0_24, LS_0x18ebf00_0_28;
L_0x18ebf00 .concat [ 16 16 0 0], LS_0x18ebf00_1_0, LS_0x18ebf00_1_4;
L_0x18ecab0 .part v0x18e1940_0, 0, 1;
L_0x18ecba0 .part v0x18e1940_0, 1, 1;
L_0x18ecc40 .part v0x18e1940_0, 2, 1;
L_0x18ecd70 .part v0x18e1940_0, 3, 1;
L_0x18ece50 .part v0x18e1940_0, 4, 1;
L_0x18ecef0 .part v0x18e1940_0, 5, 1;
L_0x18ecf90 .part v0x18e1940_0, 6, 1;
L_0x18ed140 .part v0x18e1940_0, 7, 1;
L_0x18ed1e0 .part v0x18e1940_0, 8, 1;
L_0x18ed280 .part v0x18e1940_0, 9, 1;
L_0x18ed320 .part v0x18e1940_0, 10, 1;
L_0x18ed3c0 .part v0x18e1940_0, 11, 1;
L_0x18ed4e0 .part v0x18e1940_0, 12, 1;
L_0x18ed580 .part v0x18e1940_0, 13, 1;
L_0x18ed6b0 .part v0x18e1940_0, 14, 1;
L_0x18ed030 .part v0x18e1940_0, 15, 1;
L_0x18eda00 .part v0x18e1940_0, 16, 1;
L_0x18edaa0 .part v0x18e1940_0, 17, 1;
L_0x18ed960 .part v0x18e1940_0, 18, 1;
L_0x18edbf0 .part v0x18e1940_0, 19, 1;
L_0x18edb40 .part v0x18e1940_0, 20, 1;
L_0x18edd50 .part v0x18e1940_0, 21, 1;
L_0x18edc90 .part v0x18e1940_0, 22, 1;
L_0x18edec0 .part v0x18e1940_0, 23, 1;
L_0x18eddf0 .part v0x18e1940_0, 24, 1;
L_0x18ee040 .part v0x18e1940_0, 25, 1;
L_0x18edf60 .part v0x18e1940_0, 26, 1;
L_0x18ee1d0 .part v0x18e1940_0, 27, 1;
L_0x18ee0e0 .part v0x18e1940_0, 28, 1;
L_0x18ee370 .part v0x18e1940_0, 29, 1;
L_0x18ee270 .part v0x18e1940_0, 30, 1;
L_0x18ed750 .part v0x18e1940_0, 31, 1;
L_0x18ee410 .part v0x18e1a20_0, 0, 1;
L_0x18ee930 .part v0x18e1a20_0, 1, 1;
L_0x18ee9d0 .part v0x18e1a20_0, 2, 1;
L_0x18eea70 .part v0x18e1a20_0, 3, 1;
L_0x18ed7f0 .part v0x18e1a20_0, 4, 1;
L_0x18eec50 .part v0x18e1a20_0, 5, 1;
L_0x18eeb10 .part v0x18e1a20_0, 6, 1;
L_0x18eebb0 .part v0x18e1a20_0, 7, 1;
L_0x18eecf0 .part v0x18e1a20_0, 8, 1;
L_0x18eed90 .part v0x18e1a20_0, 9, 1;
L_0x18ef0c0 .part v0x18e1a20_0, 10, 1;
L_0x18ef160 .part v0x18e1a20_0, 11, 1;
L_0x18eef50 .part v0x18e1a20_0, 12, 1;
L_0x18eeff0 .part v0x18e1a20_0, 13, 1;
L_0x18ef390 .part v0x18e1a20_0, 14, 1;
L_0x18eee40 .part v0x18e1a20_0, 15, 1;
L_0x18ef200 .part v0x18e1a20_0, 16, 1;
L_0x18ef2a0 .part v0x18e1a20_0, 17, 1;
L_0x18ef7f0 .part v0x18e1a20_0, 18, 1;
L_0x18ef890 .part v0x18e1a20_0, 19, 1;
L_0x18ef640 .part v0x18e1a20_0, 20, 1;
L_0x18ef6e0 .part v0x18e1a20_0, 21, 1;
L_0x18efb00 .part v0x18e1a20_0, 22, 1;
L_0x18efba0 .part v0x18e1a20_0, 23, 1;
L_0x18ef930 .part v0x18e1a20_0, 24, 1;
L_0x18ef9d0 .part v0x18e1a20_0, 25, 1;
L_0x18efe30 .part v0x18e1a20_0, 26, 1;
L_0x18efed0 .part v0x18e1a20_0, 27, 1;
L_0x18efc40 .part v0x18e1a20_0, 28, 1;
L_0x18efce0 .part v0x18e1a20_0, 29, 1;
L_0x18efd80 .part v0x18e1a20_0, 30, 1;
L_0x18ed890 .part v0x18e1a20_0, 31, 1;
L_0x18ef430 .part L_0x18f1070, 0, 1;
L_0x18ef4d0 .part L_0x18f1070, 1, 1;
L_0x18ef570 .part L_0x18f1070, 2, 1;
L_0x18eff70 .part L_0x18f1070, 3, 1;
L_0x18f0010 .part L_0x18f1070, 4, 1;
L_0x18f00b0 .part L_0x18f1070, 5, 1;
L_0x18f07e0 .part L_0x18f1070, 6, 1;
L_0x18f0880 .part L_0x18f1070, 7, 1;
L_0x18f0590 .part L_0x18f1070, 8, 1;
L_0x18f0630 .part L_0x18f1070, 9, 1;
L_0x18f06d0 .part L_0x18f1070, 10, 1;
L_0x18f0ca0 .part L_0x18f1070, 11, 1;
L_0x18f0a30 .part L_0x18f1070, 12, 1;
L_0x18f0ad0 .part L_0x18f1070, 13, 1;
L_0x18f0b70 .part L_0x18f1070, 14, 1;
L_0x18f0fd0 .part L_0x18f1070, 15, 1;
L_0x18f0920 .part L_0x18f1070, 16, 1;
L_0x18f0d40 .part L_0x18f1070, 17, 1;
L_0x18f0de0 .part L_0x18f1070, 18, 1;
L_0x18f0e80 .part L_0x18f1070, 19, 1;
L_0x18f0f20 .part L_0x18f1070, 20, 1;
L_0x18f1540 .part L_0x18f1070, 21, 1;
L_0x18f1280 .part L_0x18f1070, 22, 1;
L_0x18f1320 .part L_0x18f1070, 23, 1;
L_0x18f13c0 .part L_0x18f1070, 24, 1;
L_0x18f1460 .part L_0x18f1070, 25, 1;
L_0x18f18d0 .part L_0x18f1070, 26, 1;
L_0x18f1970 .part L_0x18f1070, 27, 1;
L_0x18f15e0 .part L_0x18f1070, 28, 1;
L_0x18f1680 .part L_0x18f1070, 29, 1;
L_0x18f1720 .part L_0x18f1070, 30, 1;
L_0x18f17c0 .part L_0x18f1070, 31, 1;
L_0x18f1070 .concat8 [ 1 31 0 0], L_0x18ed0d0, L_0x18f1110;
L_0x18f1110 .part L_0x18ebf00, 0, 31;
S_0x184e7d0 .scope module, "mine[0]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e1ea0 .functor XOR 1, L_0x18ecab0, L_0x18ee410, C4<0>, C4<0>;
L_0x18e1fa0 .functor XOR 1, L_0x18ef430, L_0x18e1ea0, C4<0>, C4<0>;
L_0x18e20c0 .functor AND 1, L_0x18ecab0, L_0x18ee410, C4<1>, C4<1>;
L_0x18e21d0 .functor AND 1, L_0x18e1ea0, L_0x18ef430, C4<1>, C4<1>;
L_0x18e2290 .functor OR 1, L_0x18e21d0, L_0x18e20c0, C4<0>, C4<0>;
v0x184ea20_0 .net "a", 0 0, L_0x18ecab0;  1 drivers
v0x18ce070_0 .net "b", 0 0, L_0x18ee410;  1 drivers
v0x18ce130_0 .net "cin", 0 0, L_0x18ef430;  1 drivers
v0x18ce200_0 .net "cout", 0 0, L_0x18e2290;  1 drivers
v0x18ce2c0_0 .net "outL", 0 0, L_0x18e20c0;  1 drivers
v0x18ce3d0_0 .net "outR", 0 0, L_0x18e21d0;  1 drivers
v0x18ce490_0 .net "tmp", 0 0, L_0x18e1ea0;  1 drivers
v0x18ce550_0 .net "z", 0 0, L_0x18e1fa0;  1 drivers
S_0x18ce6b0 .scope module, "mine[1]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e23a0 .functor XOR 1, L_0x18ecba0, L_0x18ee930, C4<0>, C4<0>;
L_0x18e2440 .functor XOR 1, L_0x18ef4d0, L_0x18e23a0, C4<0>, C4<0>;
L_0x18e2560 .functor AND 1, L_0x18ecba0, L_0x18ee930, C4<1>, C4<1>;
L_0x18e2670 .functor AND 1, L_0x18e23a0, L_0x18ef4d0, C4<1>, C4<1>;
L_0x18e2730 .functor OR 1, L_0x18e2670, L_0x18e2560, C4<0>, C4<0>;
v0x18ce940_0 .net "a", 0 0, L_0x18ecba0;  1 drivers
v0x18cea00_0 .net "b", 0 0, L_0x18ee930;  1 drivers
v0x18ceac0_0 .net "cin", 0 0, L_0x18ef4d0;  1 drivers
v0x18ceb90_0 .net "cout", 0 0, L_0x18e2730;  1 drivers
v0x18cec50_0 .net "outL", 0 0, L_0x18e2560;  1 drivers
v0x18ced60_0 .net "outR", 0 0, L_0x18e2670;  1 drivers
v0x18cee20_0 .net "tmp", 0 0, L_0x18e23a0;  1 drivers
v0x18ceee0_0 .net "z", 0 0, L_0x18e2440;  1 drivers
S_0x18cf040 .scope module, "mine[2]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e2840 .functor XOR 1, L_0x18ecc40, L_0x18ee9d0, C4<0>, C4<0>;
L_0x18e28e0 .functor XOR 1, L_0x18ef570, L_0x18e2840, C4<0>, C4<0>;
L_0x18e2a00 .functor AND 1, L_0x18ecc40, L_0x18ee9d0, C4<1>, C4<1>;
L_0x18e2b10 .functor AND 1, L_0x18e2840, L_0x18ef570, C4<1>, C4<1>;
L_0x18e2bd0 .functor OR 1, L_0x18e2b10, L_0x18e2a00, C4<0>, C4<0>;
v0x18cf300_0 .net "a", 0 0, L_0x18ecc40;  1 drivers
v0x18cf3a0_0 .net "b", 0 0, L_0x18ee9d0;  1 drivers
v0x18cf460_0 .net "cin", 0 0, L_0x18ef570;  1 drivers
v0x18cf530_0 .net "cout", 0 0, L_0x18e2bd0;  1 drivers
v0x18cf5f0_0 .net "outL", 0 0, L_0x18e2a00;  1 drivers
v0x18cf700_0 .net "outR", 0 0, L_0x18e2b10;  1 drivers
v0x18cf7c0_0 .net "tmp", 0 0, L_0x18e2840;  1 drivers
v0x18cf880_0 .net "z", 0 0, L_0x18e28e0;  1 drivers
S_0x18cf9e0 .scope module, "mine[3]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e2ce0 .functor XOR 1, L_0x18ecd70, L_0x18eea70, C4<0>, C4<0>;
L_0x18e2d80 .functor XOR 1, L_0x18eff70, L_0x18e2ce0, C4<0>, C4<0>;
L_0x18e2ea0 .functor AND 1, L_0x18ecd70, L_0x18eea70, C4<1>, C4<1>;
L_0x18e2fb0 .functor AND 1, L_0x18e2ce0, L_0x18eff70, C4<1>, C4<1>;
L_0x18e3070 .functor OR 1, L_0x18e2fb0, L_0x18e2ea0, C4<0>, C4<0>;
v0x18cfc70_0 .net "a", 0 0, L_0x18ecd70;  1 drivers
v0x18cfd30_0 .net "b", 0 0, L_0x18eea70;  1 drivers
v0x18cfdf0_0 .net "cin", 0 0, L_0x18eff70;  1 drivers
v0x18cfec0_0 .net "cout", 0 0, L_0x18e3070;  1 drivers
v0x18cff80_0 .net "outL", 0 0, L_0x18e2ea0;  1 drivers
v0x18d0090_0 .net "outR", 0 0, L_0x18e2fb0;  1 drivers
v0x18d0150_0 .net "tmp", 0 0, L_0x18e2ce0;  1 drivers
v0x18d0210_0 .net "z", 0 0, L_0x18e2d80;  1 drivers
S_0x18d0370 .scope module, "mine[4]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e3180 .functor XOR 1, L_0x18ece50, L_0x18ed7f0, C4<0>, C4<0>;
L_0x18e3220 .functor XOR 1, L_0x18f0010, L_0x18e3180, C4<0>, C4<0>;
L_0x18e3340 .functor AND 1, L_0x18ece50, L_0x18ed7f0, C4<1>, C4<1>;
L_0x18e3450 .functor AND 1, L_0x18e3180, L_0x18f0010, C4<1>, C4<1>;
L_0x18e3510 .functor OR 1, L_0x18e3450, L_0x18e3340, C4<0>, C4<0>;
v0x18d0650_0 .net "a", 0 0, L_0x18ece50;  1 drivers
v0x18d0710_0 .net "b", 0 0, L_0x18ed7f0;  1 drivers
v0x18d07d0_0 .net "cin", 0 0, L_0x18f0010;  1 drivers
v0x18d0870_0 .net "cout", 0 0, L_0x18e3510;  1 drivers
v0x18d0930_0 .net "outL", 0 0, L_0x18e3340;  1 drivers
v0x18d0a40_0 .net "outR", 0 0, L_0x18e3450;  1 drivers
v0x18d0b00_0 .net "tmp", 0 0, L_0x18e3180;  1 drivers
v0x18d0bc0_0 .net "z", 0 0, L_0x18e3220;  1 drivers
S_0x18d0d20 .scope module, "mine[5]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e3620 .functor XOR 1, L_0x18ecef0, L_0x18eec50, C4<0>, C4<0>;
L_0x18e36c0 .functor XOR 1, L_0x18f00b0, L_0x18e3620, C4<0>, C4<0>;
L_0x18e37e0 .functor AND 1, L_0x18ecef0, L_0x18eec50, C4<1>, C4<1>;
L_0x18e38f0 .functor AND 1, L_0x18e3620, L_0x18f00b0, C4<1>, C4<1>;
L_0x18e39b0 .functor OR 1, L_0x18e38f0, L_0x18e37e0, C4<0>, C4<0>;
v0x18d0fb0_0 .net "a", 0 0, L_0x18ecef0;  1 drivers
v0x18d1070_0 .net "b", 0 0, L_0x18eec50;  1 drivers
v0x18d1130_0 .net "cin", 0 0, L_0x18f00b0;  1 drivers
v0x18d1200_0 .net "cout", 0 0, L_0x18e39b0;  1 drivers
v0x18d12c0_0 .net "outL", 0 0, L_0x18e37e0;  1 drivers
v0x18d13d0_0 .net "outR", 0 0, L_0x18e38f0;  1 drivers
v0x18d1490_0 .net "tmp", 0 0, L_0x18e3620;  1 drivers
v0x18d1550_0 .net "z", 0 0, L_0x18e36c0;  1 drivers
S_0x18d16b0 .scope module, "mine[6]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e3ac0 .functor XOR 1, L_0x18ecf90, L_0x18eeb10, C4<0>, C4<0>;
L_0x18e3b60 .functor XOR 1, L_0x18f07e0, L_0x18e3ac0, C4<0>, C4<0>;
L_0x18e3c80 .functor AND 1, L_0x18ecf90, L_0x18eeb10, C4<1>, C4<1>;
L_0x18e3d90 .functor AND 1, L_0x18e3ac0, L_0x18f07e0, C4<1>, C4<1>;
L_0x18e3e50 .functor OR 1, L_0x18e3d90, L_0x18e3c80, C4<0>, C4<0>;
v0x18d1940_0 .net "a", 0 0, L_0x18ecf90;  1 drivers
v0x18d1a00_0 .net "b", 0 0, L_0x18eeb10;  1 drivers
v0x18d1ac0_0 .net "cin", 0 0, L_0x18f07e0;  1 drivers
v0x18d1b90_0 .net "cout", 0 0, L_0x18e3e50;  1 drivers
v0x18d1c50_0 .net "outL", 0 0, L_0x18e3c80;  1 drivers
v0x18d1d60_0 .net "outR", 0 0, L_0x18e3d90;  1 drivers
v0x18d1e20_0 .net "tmp", 0 0, L_0x18e3ac0;  1 drivers
v0x18d1ee0_0 .net "z", 0 0, L_0x18e3b60;  1 drivers
S_0x18d2040 .scope module, "mine[7]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e3f60 .functor XOR 1, L_0x18ed140, L_0x18eebb0, C4<0>, C4<0>;
L_0x18e4000 .functor XOR 1, L_0x18f0880, L_0x18e3f60, C4<0>, C4<0>;
L_0x18e4120 .functor AND 1, L_0x18ed140, L_0x18eebb0, C4<1>, C4<1>;
L_0x18e4230 .functor AND 1, L_0x18e3f60, L_0x18f0880, C4<1>, C4<1>;
L_0x18e42f0 .functor OR 1, L_0x18e4230, L_0x18e4120, C4<0>, C4<0>;
v0x18d22d0_0 .net "a", 0 0, L_0x18ed140;  1 drivers
v0x18d2390_0 .net "b", 0 0, L_0x18eebb0;  1 drivers
v0x18d2450_0 .net "cin", 0 0, L_0x18f0880;  1 drivers
v0x18d2520_0 .net "cout", 0 0, L_0x18e42f0;  1 drivers
v0x18d25e0_0 .net "outL", 0 0, L_0x18e4120;  1 drivers
v0x18d26f0_0 .net "outR", 0 0, L_0x18e4230;  1 drivers
v0x18d27b0_0 .net "tmp", 0 0, L_0x18e3f60;  1 drivers
v0x18d2870_0 .net "z", 0 0, L_0x18e4000;  1 drivers
S_0x18d29d0 .scope module, "mine[8]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e4400 .functor XOR 1, L_0x18ed1e0, L_0x18eecf0, C4<0>, C4<0>;
L_0x18e44a0 .functor XOR 1, L_0x18f0590, L_0x18e4400, C4<0>, C4<0>;
L_0x18e45c0 .functor AND 1, L_0x18ed1e0, L_0x18eecf0, C4<1>, C4<1>;
L_0x18e46d0 .functor AND 1, L_0x18e4400, L_0x18f0590, C4<1>, C4<1>;
L_0x18e4790 .functor OR 1, L_0x18e46d0, L_0x18e45c0, C4<0>, C4<0>;
v0x18d2cf0_0 .net "a", 0 0, L_0x18ed1e0;  1 drivers
v0x18d2db0_0 .net "b", 0 0, L_0x18eecf0;  1 drivers
v0x18d2e70_0 .net "cin", 0 0, L_0x18f0590;  1 drivers
v0x18d2f40_0 .net "cout", 0 0, L_0x18e4790;  1 drivers
v0x18d3000_0 .net "outL", 0 0, L_0x18e45c0;  1 drivers
v0x18d30c0_0 .net "outR", 0 0, L_0x18e46d0;  1 drivers
v0x18d3180_0 .net "tmp", 0 0, L_0x18e4400;  1 drivers
v0x18d3240_0 .net "z", 0 0, L_0x18e44a0;  1 drivers
S_0x18d33a0 .scope module, "mine[9]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e48a0 .functor XOR 1, L_0x18ed280, L_0x18eed90, C4<0>, C4<0>;
L_0x18e4940 .functor XOR 1, L_0x18f0630, L_0x18e48a0, C4<0>, C4<0>;
L_0x18e4a60 .functor AND 1, L_0x18ed280, L_0x18eed90, C4<1>, C4<1>;
L_0x18e4b70 .functor AND 1, L_0x18e48a0, L_0x18f0630, C4<1>, C4<1>;
L_0x18e4c30 .functor OR 1, L_0x18e4b70, L_0x18e4a60, C4<0>, C4<0>;
v0x18d3630_0 .net "a", 0 0, L_0x18ed280;  1 drivers
v0x18d36f0_0 .net "b", 0 0, L_0x18eed90;  1 drivers
v0x18d37b0_0 .net "cin", 0 0, L_0x18f0630;  1 drivers
v0x18d3880_0 .net "cout", 0 0, L_0x18e4c30;  1 drivers
v0x18d3940_0 .net "outL", 0 0, L_0x18e4a60;  1 drivers
v0x18d3a50_0 .net "outR", 0 0, L_0x18e4b70;  1 drivers
v0x18d3b10_0 .net "tmp", 0 0, L_0x18e48a0;  1 drivers
v0x18d3bd0_0 .net "z", 0 0, L_0x18e4940;  1 drivers
S_0x18d3d30 .scope module, "mine[10]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e4d40 .functor XOR 1, L_0x18ed320, L_0x18ef0c0, C4<0>, C4<0>;
L_0x18e4de0 .functor XOR 1, L_0x18f06d0, L_0x18e4d40, C4<0>, C4<0>;
L_0x18e4f00 .functor AND 1, L_0x18ed320, L_0x18ef0c0, C4<1>, C4<1>;
L_0x18e5010 .functor AND 1, L_0x18e4d40, L_0x18f06d0, C4<1>, C4<1>;
L_0x18e50d0 .functor OR 1, L_0x18e5010, L_0x18e4f00, C4<0>, C4<0>;
v0x18d3fc0_0 .net "a", 0 0, L_0x18ed320;  1 drivers
v0x18d4080_0 .net "b", 0 0, L_0x18ef0c0;  1 drivers
v0x18d4140_0 .net "cin", 0 0, L_0x18f06d0;  1 drivers
v0x18d4210_0 .net "cout", 0 0, L_0x18e50d0;  1 drivers
v0x18d42d0_0 .net "outL", 0 0, L_0x18e4f00;  1 drivers
v0x18d43e0_0 .net "outR", 0 0, L_0x18e5010;  1 drivers
v0x18d44a0_0 .net "tmp", 0 0, L_0x18e4d40;  1 drivers
v0x18d4560_0 .net "z", 0 0, L_0x18e4de0;  1 drivers
S_0x18d46c0 .scope module, "mine[11]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e51e0 .functor XOR 1, L_0x18ed3c0, L_0x18ef160, C4<0>, C4<0>;
L_0x18e5280 .functor XOR 1, L_0x18f0ca0, L_0x18e51e0, C4<0>, C4<0>;
L_0x18e53a0 .functor AND 1, L_0x18ed3c0, L_0x18ef160, C4<1>, C4<1>;
L_0x18e54b0 .functor AND 1, L_0x18e51e0, L_0x18f0ca0, C4<1>, C4<1>;
L_0x18e5570 .functor OR 1, L_0x18e54b0, L_0x18e53a0, C4<0>, C4<0>;
v0x18d4950_0 .net "a", 0 0, L_0x18ed3c0;  1 drivers
v0x18d4a10_0 .net "b", 0 0, L_0x18ef160;  1 drivers
v0x18d4ad0_0 .net "cin", 0 0, L_0x18f0ca0;  1 drivers
v0x18d4ba0_0 .net "cout", 0 0, L_0x18e5570;  1 drivers
v0x18d4c60_0 .net "outL", 0 0, L_0x18e53a0;  1 drivers
v0x18d4d70_0 .net "outR", 0 0, L_0x18e54b0;  1 drivers
v0x18d4e30_0 .net "tmp", 0 0, L_0x18e51e0;  1 drivers
v0x18d4ef0_0 .net "z", 0 0, L_0x18e5280;  1 drivers
S_0x18d5050 .scope module, "mine[12]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e5680 .functor XOR 1, L_0x18ed4e0, L_0x18eef50, C4<0>, C4<0>;
L_0x18e5720 .functor XOR 1, L_0x18f0a30, L_0x18e5680, C4<0>, C4<0>;
L_0x18e5840 .functor AND 1, L_0x18ed4e0, L_0x18eef50, C4<1>, C4<1>;
L_0x18e5950 .functor AND 1, L_0x18e5680, L_0x18f0a30, C4<1>, C4<1>;
L_0x18e5a10 .functor OR 1, L_0x18e5950, L_0x18e5840, C4<0>, C4<0>;
v0x18d52e0_0 .net "a", 0 0, L_0x18ed4e0;  1 drivers
v0x18d53a0_0 .net "b", 0 0, L_0x18eef50;  1 drivers
v0x18d5460_0 .net "cin", 0 0, L_0x18f0a30;  1 drivers
v0x18d5530_0 .net "cout", 0 0, L_0x18e5a10;  1 drivers
v0x18d55f0_0 .net "outL", 0 0, L_0x18e5840;  1 drivers
v0x18d5700_0 .net "outR", 0 0, L_0x18e5950;  1 drivers
v0x18d57c0_0 .net "tmp", 0 0, L_0x18e5680;  1 drivers
v0x18d5880_0 .net "z", 0 0, L_0x18e5720;  1 drivers
S_0x18d59e0 .scope module, "mine[13]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e5b20 .functor XOR 1, L_0x18ed580, L_0x18eeff0, C4<0>, C4<0>;
L_0x18e5bc0 .functor XOR 1, L_0x18f0ad0, L_0x18e5b20, C4<0>, C4<0>;
L_0x18e5ce0 .functor AND 1, L_0x18ed580, L_0x18eeff0, C4<1>, C4<1>;
L_0x18e5df0 .functor AND 1, L_0x18e5b20, L_0x18f0ad0, C4<1>, C4<1>;
L_0x18e5eb0 .functor OR 1, L_0x18e5df0, L_0x18e5ce0, C4<0>, C4<0>;
v0x18d5c70_0 .net "a", 0 0, L_0x18ed580;  1 drivers
v0x18d5d30_0 .net "b", 0 0, L_0x18eeff0;  1 drivers
v0x18d5df0_0 .net "cin", 0 0, L_0x18f0ad0;  1 drivers
v0x18d5ec0_0 .net "cout", 0 0, L_0x18e5eb0;  1 drivers
v0x18d5f80_0 .net "outL", 0 0, L_0x18e5ce0;  1 drivers
v0x18d6090_0 .net "outR", 0 0, L_0x18e5df0;  1 drivers
v0x18d6150_0 .net "tmp", 0 0, L_0x18e5b20;  1 drivers
v0x18d6210_0 .net "z", 0 0, L_0x18e5bc0;  1 drivers
S_0x18d6370 .scope module, "mine[14]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e5fc0 .functor XOR 1, L_0x18ed6b0, L_0x18ef390, C4<0>, C4<0>;
L_0x18e6060 .functor XOR 1, L_0x18f0b70, L_0x18e5fc0, C4<0>, C4<0>;
L_0x18e6180 .functor AND 1, L_0x18ed6b0, L_0x18ef390, C4<1>, C4<1>;
L_0x18e6290 .functor AND 1, L_0x18e5fc0, L_0x18f0b70, C4<1>, C4<1>;
L_0x18e6350 .functor OR 1, L_0x18e6290, L_0x18e6180, C4<0>, C4<0>;
v0x18d6600_0 .net "a", 0 0, L_0x18ed6b0;  1 drivers
v0x18d66c0_0 .net "b", 0 0, L_0x18ef390;  1 drivers
v0x18d6780_0 .net "cin", 0 0, L_0x18f0b70;  1 drivers
v0x18d6850_0 .net "cout", 0 0, L_0x18e6350;  1 drivers
v0x18d6910_0 .net "outL", 0 0, L_0x18e6180;  1 drivers
v0x18d6a20_0 .net "outR", 0 0, L_0x18e6290;  1 drivers
v0x18d6ae0_0 .net "tmp", 0 0, L_0x18e5fc0;  1 drivers
v0x18d6ba0_0 .net "z", 0 0, L_0x18e6060;  1 drivers
S_0x18d6d00 .scope module, "mine[15]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e6460 .functor XOR 1, L_0x18ed030, L_0x18eee40, C4<0>, C4<0>;
L_0x18e6500 .functor XOR 1, L_0x18f0fd0, L_0x18e6460, C4<0>, C4<0>;
L_0x18e6620 .functor AND 1, L_0x18ed030, L_0x18eee40, C4<1>, C4<1>;
L_0x18e6730 .functor AND 1, L_0x18e6460, L_0x18f0fd0, C4<1>, C4<1>;
L_0x18e67f0 .functor OR 1, L_0x18e6730, L_0x18e6620, C4<0>, C4<0>;
v0x18d6f90_0 .net "a", 0 0, L_0x18ed030;  1 drivers
v0x18d7050_0 .net "b", 0 0, L_0x18eee40;  1 drivers
v0x18d7110_0 .net "cin", 0 0, L_0x18f0fd0;  1 drivers
v0x18d71e0_0 .net "cout", 0 0, L_0x18e67f0;  1 drivers
v0x18d72a0_0 .net "outL", 0 0, L_0x18e6620;  1 drivers
v0x18d73b0_0 .net "outR", 0 0, L_0x18e6730;  1 drivers
v0x18d7470_0 .net "tmp", 0 0, L_0x18e6460;  1 drivers
v0x18d7530_0 .net "z", 0 0, L_0x18e6500;  1 drivers
S_0x18d7690 .scope module, "mine[16]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e6900 .functor XOR 1, L_0x18eda00, L_0x18ef200, C4<0>, C4<0>;
L_0x18e69a0 .functor XOR 1, L_0x18f0920, L_0x18e6900, C4<0>, C4<0>;
L_0x18e6ac0 .functor AND 1, L_0x18eda00, L_0x18ef200, C4<1>, C4<1>;
L_0x18e6bd0 .functor AND 1, L_0x18e6900, L_0x18f0920, C4<1>, C4<1>;
L_0x18e6c90 .functor OR 1, L_0x18e6bd0, L_0x18e6ac0, C4<0>, C4<0>;
v0x18d79b0_0 .net "a", 0 0, L_0x18eda00;  1 drivers
v0x18d7a70_0 .net "b", 0 0, L_0x18ef200;  1 drivers
v0x18d7b30_0 .net "cin", 0 0, L_0x18f0920;  1 drivers
v0x18d7c00_0 .net "cout", 0 0, L_0x18e6c90;  1 drivers
v0x18d7cc0_0 .net "outL", 0 0, L_0x18e6ac0;  1 drivers
v0x18d7dd0_0 .net "outR", 0 0, L_0x18e6bd0;  1 drivers
v0x18d7e90_0 .net "tmp", 0 0, L_0x18e6900;  1 drivers
v0x18d7f50_0 .net "z", 0 0, L_0x18e69a0;  1 drivers
S_0x18d80b0 .scope module, "mine[17]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e6da0 .functor XOR 1, L_0x18edaa0, L_0x18ef2a0, C4<0>, C4<0>;
L_0x18e6e40 .functor XOR 1, L_0x18f0d40, L_0x18e6da0, C4<0>, C4<0>;
L_0x18e6f60 .functor AND 1, L_0x18edaa0, L_0x18ef2a0, C4<1>, C4<1>;
L_0x18e7070 .functor AND 1, L_0x18e6da0, L_0x18f0d40, C4<1>, C4<1>;
L_0x18e7130 .functor OR 1, L_0x18e7070, L_0x18e6f60, C4<0>, C4<0>;
v0x18d8340_0 .net "a", 0 0, L_0x18edaa0;  1 drivers
v0x18d8400_0 .net "b", 0 0, L_0x18ef2a0;  1 drivers
v0x18d84c0_0 .net "cin", 0 0, L_0x18f0d40;  1 drivers
v0x18d8590_0 .net "cout", 0 0, L_0x18e7130;  1 drivers
v0x18d8650_0 .net "outL", 0 0, L_0x18e6f60;  1 drivers
v0x18d8760_0 .net "outR", 0 0, L_0x18e7070;  1 drivers
v0x18d8820_0 .net "tmp", 0 0, L_0x18e6da0;  1 drivers
v0x18d88e0_0 .net "z", 0 0, L_0x18e6e40;  1 drivers
S_0x18d8a40 .scope module, "mine[18]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e7240 .functor XOR 1, L_0x18ed960, L_0x18ef7f0, C4<0>, C4<0>;
L_0x18e72e0 .functor XOR 1, L_0x18f0de0, L_0x18e7240, C4<0>, C4<0>;
L_0x18e7400 .functor AND 1, L_0x18ed960, L_0x18ef7f0, C4<1>, C4<1>;
L_0x18e7510 .functor AND 1, L_0x18e7240, L_0x18f0de0, C4<1>, C4<1>;
L_0x18e75d0 .functor OR 1, L_0x18e7510, L_0x18e7400, C4<0>, C4<0>;
v0x18d8cd0_0 .net "a", 0 0, L_0x18ed960;  1 drivers
v0x18d8d90_0 .net "b", 0 0, L_0x18ef7f0;  1 drivers
v0x18d8e50_0 .net "cin", 0 0, L_0x18f0de0;  1 drivers
v0x18d8f20_0 .net "cout", 0 0, L_0x18e75d0;  1 drivers
v0x18d8fe0_0 .net "outL", 0 0, L_0x18e7400;  1 drivers
v0x18d90f0_0 .net "outR", 0 0, L_0x18e7510;  1 drivers
v0x18d91b0_0 .net "tmp", 0 0, L_0x18e7240;  1 drivers
v0x18d9270_0 .net "z", 0 0, L_0x18e72e0;  1 drivers
S_0x18d93d0 .scope module, "mine[19]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e76e0 .functor XOR 1, L_0x18edbf0, L_0x18ef890, C4<0>, C4<0>;
L_0x18e7780 .functor XOR 1, L_0x18f0e80, L_0x18e76e0, C4<0>, C4<0>;
L_0x18e78a0 .functor AND 1, L_0x18edbf0, L_0x18ef890, C4<1>, C4<1>;
L_0x18e79b0 .functor AND 1, L_0x18e76e0, L_0x18f0e80, C4<1>, C4<1>;
L_0x18e7a70 .functor OR 1, L_0x18e79b0, L_0x18e78a0, C4<0>, C4<0>;
v0x18d9660_0 .net "a", 0 0, L_0x18edbf0;  1 drivers
v0x18d9720_0 .net "b", 0 0, L_0x18ef890;  1 drivers
v0x18d97e0_0 .net "cin", 0 0, L_0x18f0e80;  1 drivers
v0x18d98b0_0 .net "cout", 0 0, L_0x18e7a70;  1 drivers
v0x18d9970_0 .net "outL", 0 0, L_0x18e78a0;  1 drivers
v0x18d9a80_0 .net "outR", 0 0, L_0x18e79b0;  1 drivers
v0x18d9b40_0 .net "tmp", 0 0, L_0x18e76e0;  1 drivers
v0x18d9c00_0 .net "z", 0 0, L_0x18e7780;  1 drivers
S_0x18d9d60 .scope module, "mine[20]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e7b80 .functor XOR 1, L_0x18edb40, L_0x18ef640, C4<0>, C4<0>;
L_0x18e7c20 .functor XOR 1, L_0x18f0f20, L_0x18e7b80, C4<0>, C4<0>;
L_0x18e7d40 .functor AND 1, L_0x18edb40, L_0x18ef640, C4<1>, C4<1>;
L_0x18e7e50 .functor AND 1, L_0x18e7b80, L_0x18f0f20, C4<1>, C4<1>;
L_0x18e7f10 .functor OR 1, L_0x18e7e50, L_0x18e7d40, C4<0>, C4<0>;
v0x18d9ff0_0 .net "a", 0 0, L_0x18edb40;  1 drivers
v0x18da0b0_0 .net "b", 0 0, L_0x18ef640;  1 drivers
v0x18da170_0 .net "cin", 0 0, L_0x18f0f20;  1 drivers
v0x18da240_0 .net "cout", 0 0, L_0x18e7f10;  1 drivers
v0x18da300_0 .net "outL", 0 0, L_0x18e7d40;  1 drivers
v0x18da410_0 .net "outR", 0 0, L_0x18e7e50;  1 drivers
v0x18da4d0_0 .net "tmp", 0 0, L_0x18e7b80;  1 drivers
v0x18da590_0 .net "z", 0 0, L_0x18e7c20;  1 drivers
S_0x18da6f0 .scope module, "mine[21]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e8020 .functor XOR 1, L_0x18edd50, L_0x18ef6e0, C4<0>, C4<0>;
L_0x18e80c0 .functor XOR 1, L_0x18f1540, L_0x18e8020, C4<0>, C4<0>;
L_0x18e81e0 .functor AND 1, L_0x18edd50, L_0x18ef6e0, C4<1>, C4<1>;
L_0x18e82f0 .functor AND 1, L_0x18e8020, L_0x18f1540, C4<1>, C4<1>;
L_0x18e83b0 .functor OR 1, L_0x18e82f0, L_0x18e81e0, C4<0>, C4<0>;
v0x18da980_0 .net "a", 0 0, L_0x18edd50;  1 drivers
v0x18daa40_0 .net "b", 0 0, L_0x18ef6e0;  1 drivers
v0x18dab00_0 .net "cin", 0 0, L_0x18f1540;  1 drivers
v0x18dabd0_0 .net "cout", 0 0, L_0x18e83b0;  1 drivers
v0x18dac90_0 .net "outL", 0 0, L_0x18e81e0;  1 drivers
v0x18dada0_0 .net "outR", 0 0, L_0x18e82f0;  1 drivers
v0x18dae60_0 .net "tmp", 0 0, L_0x18e8020;  1 drivers
v0x18daf20_0 .net "z", 0 0, L_0x18e80c0;  1 drivers
S_0x18db080 .scope module, "mine[22]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e84c0 .functor XOR 1, L_0x18edc90, L_0x18efb00, C4<0>, C4<0>;
L_0x18e8560 .functor XOR 1, L_0x18f1280, L_0x18e84c0, C4<0>, C4<0>;
L_0x18e8680 .functor AND 1, L_0x18edc90, L_0x18efb00, C4<1>, C4<1>;
L_0x18e8790 .functor AND 1, L_0x18e84c0, L_0x18f1280, C4<1>, C4<1>;
L_0x18e8850 .functor OR 1, L_0x18e8790, L_0x18e8680, C4<0>, C4<0>;
v0x18db310_0 .net "a", 0 0, L_0x18edc90;  1 drivers
v0x18db3d0_0 .net "b", 0 0, L_0x18efb00;  1 drivers
v0x18db490_0 .net "cin", 0 0, L_0x18f1280;  1 drivers
v0x18db560_0 .net "cout", 0 0, L_0x18e8850;  1 drivers
v0x18db620_0 .net "outL", 0 0, L_0x18e8680;  1 drivers
v0x18db730_0 .net "outR", 0 0, L_0x18e8790;  1 drivers
v0x18db7f0_0 .net "tmp", 0 0, L_0x18e84c0;  1 drivers
v0x18db8b0_0 .net "z", 0 0, L_0x18e8560;  1 drivers
S_0x18dba10 .scope module, "mine[23]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e8960 .functor XOR 1, L_0x18edec0, L_0x18efba0, C4<0>, C4<0>;
L_0x18e8a00 .functor XOR 1, L_0x18f1320, L_0x18e8960, C4<0>, C4<0>;
L_0x18e8b20 .functor AND 1, L_0x18edec0, L_0x18efba0, C4<1>, C4<1>;
L_0x18e8c30 .functor AND 1, L_0x18e8960, L_0x18f1320, C4<1>, C4<1>;
L_0x18e8cf0 .functor OR 1, L_0x18e8c30, L_0x18e8b20, C4<0>, C4<0>;
v0x18dbca0_0 .net "a", 0 0, L_0x18edec0;  1 drivers
v0x18dbd60_0 .net "b", 0 0, L_0x18efba0;  1 drivers
v0x18dbe20_0 .net "cin", 0 0, L_0x18f1320;  1 drivers
v0x18dbef0_0 .net "cout", 0 0, L_0x18e8cf0;  1 drivers
v0x18dbfb0_0 .net "outL", 0 0, L_0x18e8b20;  1 drivers
v0x18dc0c0_0 .net "outR", 0 0, L_0x18e8c30;  1 drivers
v0x18dc180_0 .net "tmp", 0 0, L_0x18e8960;  1 drivers
v0x18dc240_0 .net "z", 0 0, L_0x18e8a00;  1 drivers
S_0x18dc3a0 .scope module, "mine[24]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e8e00 .functor XOR 1, L_0x18eddf0, L_0x18ef930, C4<0>, C4<0>;
L_0x18e8ea0 .functor XOR 1, L_0x18f13c0, L_0x18e8e00, C4<0>, C4<0>;
L_0x18e8fc0 .functor AND 1, L_0x18eddf0, L_0x18ef930, C4<1>, C4<1>;
L_0x18e90d0 .functor AND 1, L_0x18e8e00, L_0x18f13c0, C4<1>, C4<1>;
L_0x18e9190 .functor OR 1, L_0x18e90d0, L_0x18e8fc0, C4<0>, C4<0>;
v0x18dc630_0 .net "a", 0 0, L_0x18eddf0;  1 drivers
v0x18dc6f0_0 .net "b", 0 0, L_0x18ef930;  1 drivers
v0x18dc7b0_0 .net "cin", 0 0, L_0x18f13c0;  1 drivers
v0x18dc880_0 .net "cout", 0 0, L_0x18e9190;  1 drivers
v0x18dc940_0 .net "outL", 0 0, L_0x18e8fc0;  1 drivers
v0x18dca50_0 .net "outR", 0 0, L_0x18e90d0;  1 drivers
v0x18dcb10_0 .net "tmp", 0 0, L_0x18e8e00;  1 drivers
v0x18dcbd0_0 .net "z", 0 0, L_0x18e8ea0;  1 drivers
S_0x18dcd30 .scope module, "mine[25]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e92a0 .functor XOR 1, L_0x18ee040, L_0x18ef9d0, C4<0>, C4<0>;
L_0x18e9340 .functor XOR 1, L_0x18f1460, L_0x18e92a0, C4<0>, C4<0>;
L_0x18e9460 .functor AND 1, L_0x18ee040, L_0x18ef9d0, C4<1>, C4<1>;
L_0x18e9570 .functor AND 1, L_0x18e92a0, L_0x18f1460, C4<1>, C4<1>;
L_0x18e9630 .functor OR 1, L_0x18e9570, L_0x18e9460, C4<0>, C4<0>;
v0x18dcfc0_0 .net "a", 0 0, L_0x18ee040;  1 drivers
v0x18dd080_0 .net "b", 0 0, L_0x18ef9d0;  1 drivers
v0x18dd140_0 .net "cin", 0 0, L_0x18f1460;  1 drivers
v0x18dd210_0 .net "cout", 0 0, L_0x18e9630;  1 drivers
v0x18dd2d0_0 .net "outL", 0 0, L_0x18e9460;  1 drivers
v0x18dd3e0_0 .net "outR", 0 0, L_0x18e9570;  1 drivers
v0x18dd4a0_0 .net "tmp", 0 0, L_0x18e92a0;  1 drivers
v0x18dd560_0 .net "z", 0 0, L_0x18e9340;  1 drivers
S_0x18dd6c0 .scope module, "mine[26]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e9740 .functor XOR 1, L_0x18edf60, L_0x18efe30, C4<0>, C4<0>;
L_0x18e97e0 .functor XOR 1, L_0x18f18d0, L_0x18e9740, C4<0>, C4<0>;
L_0x18e9900 .functor AND 1, L_0x18edf60, L_0x18efe30, C4<1>, C4<1>;
L_0x18e9a10 .functor AND 1, L_0x18e9740, L_0x18f18d0, C4<1>, C4<1>;
L_0x18e9ad0 .functor OR 1, L_0x18e9a10, L_0x18e9900, C4<0>, C4<0>;
v0x18dd950_0 .net "a", 0 0, L_0x18edf60;  1 drivers
v0x18dda10_0 .net "b", 0 0, L_0x18efe30;  1 drivers
v0x18ddad0_0 .net "cin", 0 0, L_0x18f18d0;  1 drivers
v0x18ddba0_0 .net "cout", 0 0, L_0x18e9ad0;  1 drivers
v0x18ddc60_0 .net "outL", 0 0, L_0x18e9900;  1 drivers
v0x18ddd70_0 .net "outR", 0 0, L_0x18e9a10;  1 drivers
v0x18dde30_0 .net "tmp", 0 0, L_0x18e9740;  1 drivers
v0x18ddef0_0 .net "z", 0 0, L_0x18e97e0;  1 drivers
S_0x18de050 .scope module, "mine[27]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18e9be0 .functor XOR 1, L_0x18ee1d0, L_0x18efed0, C4<0>, C4<0>;
L_0x18e9c80 .functor XOR 1, L_0x18f1970, L_0x18e9be0, C4<0>, C4<0>;
L_0x18e9da0 .functor AND 1, L_0x18ee1d0, L_0x18efed0, C4<1>, C4<1>;
L_0x18e9eb0 .functor AND 1, L_0x18e9be0, L_0x18f1970, C4<1>, C4<1>;
L_0x18e9f70 .functor OR 1, L_0x18e9eb0, L_0x18e9da0, C4<0>, C4<0>;
v0x18de2e0_0 .net "a", 0 0, L_0x18ee1d0;  1 drivers
v0x18de3a0_0 .net "b", 0 0, L_0x18efed0;  1 drivers
v0x18de460_0 .net "cin", 0 0, L_0x18f1970;  1 drivers
v0x18de530_0 .net "cout", 0 0, L_0x18e9f70;  1 drivers
v0x18de5f0_0 .net "outL", 0 0, L_0x18e9da0;  1 drivers
v0x18de700_0 .net "outR", 0 0, L_0x18e9eb0;  1 drivers
v0x18de7c0_0 .net "tmp", 0 0, L_0x18e9be0;  1 drivers
v0x18de880_0 .net "z", 0 0, L_0x18e9c80;  1 drivers
S_0x18de9e0 .scope module, "mine[28]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18ea080 .functor XOR 1, L_0x18ee0e0, L_0x18efc40, C4<0>, C4<0>;
L_0x18ea120 .functor XOR 1, L_0x18f15e0, L_0x18ea080, C4<0>, C4<0>;
L_0x18ea240 .functor AND 1, L_0x18ee0e0, L_0x18efc40, C4<1>, C4<1>;
L_0x18ea350 .functor AND 1, L_0x18ea080, L_0x18f15e0, C4<1>, C4<1>;
L_0x18ea410 .functor OR 1, L_0x18ea350, L_0x18ea240, C4<0>, C4<0>;
v0x18dec70_0 .net "a", 0 0, L_0x18ee0e0;  1 drivers
v0x18ded30_0 .net "b", 0 0, L_0x18efc40;  1 drivers
v0x18dedf0_0 .net "cin", 0 0, L_0x18f15e0;  1 drivers
v0x18deec0_0 .net "cout", 0 0, L_0x18ea410;  1 drivers
v0x18def80_0 .net "outL", 0 0, L_0x18ea240;  1 drivers
v0x18df090_0 .net "outR", 0 0, L_0x18ea350;  1 drivers
v0x18df150_0 .net "tmp", 0 0, L_0x18ea080;  1 drivers
v0x18df210_0 .net "z", 0 0, L_0x18ea120;  1 drivers
S_0x18df370 .scope module, "mine[29]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18ea520 .functor XOR 1, L_0x18ee370, L_0x18efce0, C4<0>, C4<0>;
L_0x18ea5c0 .functor XOR 1, L_0x18f1680, L_0x18ea520, C4<0>, C4<0>;
L_0x18ea6e0 .functor AND 1, L_0x18ee370, L_0x18efce0, C4<1>, C4<1>;
L_0x18ea7f0 .functor AND 1, L_0x18ea520, L_0x18f1680, C4<1>, C4<1>;
L_0x18ea8b0 .functor OR 1, L_0x18ea7f0, L_0x18ea6e0, C4<0>, C4<0>;
v0x18df600_0 .net "a", 0 0, L_0x18ee370;  1 drivers
v0x18df6c0_0 .net "b", 0 0, L_0x18efce0;  1 drivers
v0x18df780_0 .net "cin", 0 0, L_0x18f1680;  1 drivers
v0x18df850_0 .net "cout", 0 0, L_0x18ea8b0;  1 drivers
v0x18df910_0 .net "outL", 0 0, L_0x18ea6e0;  1 drivers
v0x18dfa20_0 .net "outR", 0 0, L_0x18ea7f0;  1 drivers
v0x18dfae0_0 .net "tmp", 0 0, L_0x18ea520;  1 drivers
v0x18dfba0_0 .net "z", 0 0, L_0x18ea5c0;  1 drivers
S_0x18dfd00 .scope module, "mine[30]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18ea9c0 .functor XOR 1, L_0x18ee270, L_0x18efd80, C4<0>, C4<0>;
L_0x18eaa60 .functor XOR 1, L_0x18f1720, L_0x18ea9c0, C4<0>, C4<0>;
L_0x18eab80 .functor AND 1, L_0x18ee270, L_0x18efd80, C4<1>, C4<1>;
L_0x18eac90 .functor AND 1, L_0x18ea9c0, L_0x18f1720, C4<1>, C4<1>;
L_0x18ead50 .functor OR 1, L_0x18eac90, L_0x18eab80, C4<0>, C4<0>;
v0x18dff90_0 .net "a", 0 0, L_0x18ee270;  1 drivers
v0x18e0050_0 .net "b", 0 0, L_0x18efd80;  1 drivers
v0x18e0110_0 .net "cin", 0 0, L_0x18f1720;  1 drivers
v0x18e01e0_0 .net "cout", 0 0, L_0x18ead50;  1 drivers
v0x18e02a0_0 .net "outL", 0 0, L_0x18eab80;  1 drivers
v0x18e03b0_0 .net "outR", 0 0, L_0x18eac90;  1 drivers
v0x18e0470_0 .net "tmp", 0 0, L_0x18ea9c0;  1 drivers
v0x18e0530_0 .net "z", 0 0, L_0x18eaa60;  1 drivers
S_0x18e0690 .scope module, "mine[31]" "yAdder1" 3 7, 4 1 0, S_0x184baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x18eae60 .functor XOR 1, L_0x18ed750, L_0x18ed890, C4<0>, C4<0>;
L_0x18eaf00 .functor XOR 1, L_0x18f17c0, L_0x18eae60, C4<0>, C4<0>;
L_0x18eb020 .functor AND 1, L_0x18ed750, L_0x18ed890, C4<1>, C4<1>;
L_0x18eb130 .functor AND 1, L_0x18eae60, L_0x18f17c0, C4<1>, C4<1>;
L_0x18eb1f0 .functor OR 1, L_0x18eb130, L_0x18eb020, C4<0>, C4<0>;
v0x18e0920_0 .net "a", 0 0, L_0x18ed750;  1 drivers
v0x18e09e0_0 .net "b", 0 0, L_0x18ed890;  1 drivers
v0x18e0aa0_0 .net "cin", 0 0, L_0x18f17c0;  1 drivers
v0x18e0b70_0 .net "cout", 0 0, L_0x18eb1f0;  1 drivers
v0x18e0c30_0 .net "outL", 0 0, L_0x18eb020;  1 drivers
v0x18e0d40_0 .net "outR", 0 0, L_0x18eb130;  1 drivers
v0x18e0e00_0 .net "tmp", 0 0, L_0x18eae60;  1 drivers
v0x18e0ec0_0 .net "z", 0 0, L_0x18eaf00;  1 drivers
    .scope S_0x184b920;
T_0 ;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 12 "$random" 32 {0 0 0};
    %store/vec4 v0x18e1940_0, 0, 32;
    %vpi_func 2 13 "$random" 32 {0 0 0};
    %store/vec4 v0x18e1a20_0, 0, 32;
    %vpi_func 2 14 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x18e1af0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x18e1940_0;
    %load/vec4 v0x18e1a20_0;
    %add;
    %load/vec4 v0x18e1af0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x18e1cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e1d60_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x18e1cc0_0;
    %load/vec4 v0x18e1e00_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18e1d60_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x18e1d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 21 "$display", "PASS: a=%b b=%b cin=%b z=%b cout=%b", v0x18e1940_0, v0x18e1a20_0, v0x18e1af0_0, v0x18e1e00_0, v0x18e1bf0_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 23 "$display", "---FAIL---" {0 0 0};
T_0.5 ;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "LabL6.v";
    "yAdder.v";
    "./yAdder1.v";
