#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b63c3343f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b63c3b0e80_0 .net "PC", 31 0, v000001b63c3a9c90_0;  1 drivers
v000001b63c3b14c0_0 .var "clk", 0 0;
v000001b63c3b19c0_0 .net "clkout", 0 0, L_000001b63c3b3b90;  1 drivers
v000001b63c3b1060_0 .net "cycles_consumed", 31 0, v000001b63c3b21e0_0;  1 drivers
v000001b63c3b1b00_0 .var "rst", 0 0;
S_000001b63c2d62a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b63c3343f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b63c34f560 .param/l "RType" 0 4 2, C4<000000>;
P_000001b63c34f598 .param/l "add" 0 4 5, C4<100000>;
P_000001b63c34f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b63c34f608 .param/l "addu" 0 4 5, C4<100001>;
P_000001b63c34f640 .param/l "and_" 0 4 5, C4<100100>;
P_000001b63c34f678 .param/l "andi" 0 4 8, C4<001100>;
P_000001b63c34f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b63c34f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b63c34f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b63c34f758 .param/l "j" 0 4 12, C4<000010>;
P_000001b63c34f790 .param/l "jal" 0 4 12, C4<000011>;
P_000001b63c34f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b63c34f800 .param/l "lw" 0 4 8, C4<100011>;
P_000001b63c34f838 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b63c34f870 .param/l "or_" 0 4 5, C4<100101>;
P_000001b63c34f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b63c34f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b63c34f918 .param/l "sll" 0 4 6, C4<000000>;
P_000001b63c34f950 .param/l "slt" 0 4 5, C4<101010>;
P_000001b63c34f988 .param/l "slti" 0 4 8, C4<101010>;
P_000001b63c34f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b63c34f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b63c34fa30 .param/l "subu" 0 4 5, C4<100011>;
P_000001b63c34fa68 .param/l "sw" 0 4 8, C4<101011>;
P_000001b63c34faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b63c34fad8 .param/l "xori" 0 4 8, C4<001110>;
L_000001b63c3b37a0 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b2d90 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b38f0 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b3490 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b3650 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b2fc0 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b3340 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b3a40 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b3b90 .functor OR 1, v000001b63c3b14c0_0, v000001b63c33ae10_0, C4<0>, C4<0>;
L_000001b63c3b3ab0 .functor OR 1, L_000001b63c3fd2b0, L_000001b63c3fca90, C4<0>, C4<0>;
L_000001b63c3b33b0 .functor AND 1, L_000001b63c3fc770, L_000001b63c3fd7b0, C4<1>, C4<1>;
L_000001b63c3b31f0 .functor NOT 1, v000001b63c3b1b00_0, C4<0>, C4<0>, C4<0>;
L_000001b63c3b2d20 .functor OR 1, L_000001b63c3fdb70, L_000001b63c3fd670, C4<0>, C4<0>;
L_000001b63c3b3420 .functor OR 1, L_000001b63c3b2d20, L_000001b63c3fd710, C4<0>, C4<0>;
L_000001b63c3b35e0 .functor OR 1, L_000001b63c3fc090, L_000001b63c40e1f0, C4<0>, C4<0>;
L_000001b63c3b2e00 .functor AND 1, L_000001b63c3fbf50, L_000001b63c3b35e0, C4<1>, C4<1>;
L_000001b63c3b2f50 .functor OR 1, L_000001b63c40e6f0, L_000001b63c40e010, C4<0>, C4<0>;
L_000001b63c3b39d0 .functor AND 1, L_000001b63c40ef10, L_000001b63c3b2f50, C4<1>, C4<1>;
L_000001b63c3b36c0 .functor NOT 1, L_000001b63c3b3b90, C4<0>, C4<0>, C4<0>;
v000001b63c3a9dd0_0 .net "ALUOp", 3 0, v000001b63c33ac30_0;  1 drivers
v000001b63c3a9e70_0 .net "ALUResult", 31 0, v000001b63c3a8930_0;  1 drivers
v000001b63c3aa0f0_0 .net "ALUSrc", 0 0, v000001b63c33a410_0;  1 drivers
v000001b63c36d500_0 .net "ALUin2", 31 0, L_000001b63c40dd90;  1 drivers
v000001b63c36d140_0 .net "MemReadEn", 0 0, v000001b63c33a7d0_0;  1 drivers
v000001b63c36c600_0 .net "MemWriteEn", 0 0, v000001b63c3398d0_0;  1 drivers
v000001b63c36c920_0 .net "MemtoReg", 0 0, v000001b63c33a550_0;  1 drivers
v000001b63c36c2e0_0 .net "PC", 31 0, v000001b63c3a9c90_0;  alias, 1 drivers
v000001b63c36d0a0_0 .net "PCPlus1", 31 0, L_000001b63c3fcdb0;  1 drivers
v000001b63c36ca60_0 .net "PCsrc", 0 0, v000001b63c3a9330_0;  1 drivers
v000001b63c36d1e0_0 .net "RegDst", 0 0, v000001b63c339790_0;  1 drivers
v000001b63c36d820_0 .net "RegWriteEn", 0 0, v000001b63c33ad70_0;  1 drivers
v000001b63c36d280_0 .net "WriteRegister", 4 0, L_000001b63c3fd490;  1 drivers
v000001b63c36ce20_0 .net *"_ivl_0", 0 0, L_000001b63c3b37a0;  1 drivers
L_000001b63c3b3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b63c36d8c0_0 .net/2u *"_ivl_10", 4 0, L_000001b63c3b3cc0;  1 drivers
L_000001b63c3b40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36cd80_0 .net *"_ivl_101", 15 0, L_000001b63c3b40b0;  1 drivers
v000001b63c36cc40_0 .net *"_ivl_102", 31 0, L_000001b63c3fc8b0;  1 drivers
L_000001b63c3b40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36cce0_0 .net *"_ivl_105", 25 0, L_000001b63c3b40f8;  1 drivers
L_000001b63c3b4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36c240_0 .net/2u *"_ivl_106", 31 0, L_000001b63c3b4140;  1 drivers
v000001b63c36c9c0_0 .net *"_ivl_108", 0 0, L_000001b63c3fc770;  1 drivers
L_000001b63c3b4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b63c36d320_0 .net/2u *"_ivl_110", 5 0, L_000001b63c3b4188;  1 drivers
v000001b63c36bde0_0 .net *"_ivl_112", 0 0, L_000001b63c3fd7b0;  1 drivers
v000001b63c36c880_0 .net *"_ivl_115", 0 0, L_000001b63c3b33b0;  1 drivers
v000001b63c36bf20_0 .net *"_ivl_116", 47 0, L_000001b63c3fd8f0;  1 drivers
L_000001b63c3b41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36bfc0_0 .net *"_ivl_119", 15 0, L_000001b63c3b41d0;  1 drivers
L_000001b63c3b3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b63c36d6e0_0 .net/2u *"_ivl_12", 5 0, L_000001b63c3b3d08;  1 drivers
v000001b63c36c420_0 .net *"_ivl_120", 47 0, L_000001b63c3fc950;  1 drivers
L_000001b63c3b4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36d3c0_0 .net *"_ivl_123", 15 0, L_000001b63c3b4218;  1 drivers
v000001b63c36cec0_0 .net *"_ivl_125", 0 0, L_000001b63c3fd350;  1 drivers
v000001b63c36c6a0_0 .net *"_ivl_126", 31 0, L_000001b63c3fc9f0;  1 drivers
v000001b63c36c060_0 .net *"_ivl_128", 47 0, L_000001b63c3fd5d0;  1 drivers
v000001b63c36d460_0 .net *"_ivl_130", 47 0, L_000001b63c3fcef0;  1 drivers
v000001b63c36cf60_0 .net *"_ivl_132", 47 0, L_000001b63c3fcb30;  1 drivers
v000001b63c36da00_0 .net *"_ivl_134", 47 0, L_000001b63c3fd170;  1 drivers
v000001b63c36c740_0 .net *"_ivl_14", 0 0, L_000001b63c3b1560;  1 drivers
v000001b63c36cb00_0 .net *"_ivl_140", 0 0, L_000001b63c3b31f0;  1 drivers
L_000001b63c3b42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36d780_0 .net/2u *"_ivl_142", 31 0, L_000001b63c3b42a8;  1 drivers
L_000001b63c3b4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b63c36d5a0_0 .net/2u *"_ivl_146", 5 0, L_000001b63c3b4380;  1 drivers
v000001b63c36be80_0 .net *"_ivl_148", 0 0, L_000001b63c3fdb70;  1 drivers
L_000001b63c3b43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b63c36d640_0 .net/2u *"_ivl_150", 5 0, L_000001b63c3b43c8;  1 drivers
v000001b63c36c100_0 .net *"_ivl_152", 0 0, L_000001b63c3fd670;  1 drivers
v000001b63c36c1a0_0 .net *"_ivl_155", 0 0, L_000001b63c3b2d20;  1 drivers
L_000001b63c3b4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b63c36c7e0_0 .net/2u *"_ivl_156", 5 0, L_000001b63c3b4410;  1 drivers
v000001b63c36d960_0 .net *"_ivl_158", 0 0, L_000001b63c3fd710;  1 drivers
L_000001b63c3b3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b63c36daa0_0 .net/2u *"_ivl_16", 4 0, L_000001b63c3b3d50;  1 drivers
v000001b63c36cba0_0 .net *"_ivl_161", 0 0, L_000001b63c3b3420;  1 drivers
L_000001b63c3b4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36d000_0 .net/2u *"_ivl_162", 15 0, L_000001b63c3b4458;  1 drivers
v000001b63c36bc00_0 .net *"_ivl_164", 31 0, L_000001b63c3fc590;  1 drivers
v000001b63c36bca0_0 .net *"_ivl_167", 0 0, L_000001b63c3fbcd0;  1 drivers
v000001b63c36bd40_0 .net *"_ivl_168", 15 0, L_000001b63c3fbe10;  1 drivers
v000001b63c36c380_0 .net *"_ivl_170", 31 0, L_000001b63c3fc310;  1 drivers
v000001b63c36c4c0_0 .net *"_ivl_174", 31 0, L_000001b63c3fbeb0;  1 drivers
L_000001b63c3b44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c36c560_0 .net *"_ivl_177", 25 0, L_000001b63c3b44a0;  1 drivers
L_000001b63c3b44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3b0310_0 .net/2u *"_ivl_178", 31 0, L_000001b63c3b44e8;  1 drivers
v000001b63c3afff0_0 .net *"_ivl_180", 0 0, L_000001b63c3fbf50;  1 drivers
L_000001b63c3b4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3aef10_0 .net/2u *"_ivl_182", 5 0, L_000001b63c3b4530;  1 drivers
v000001b63c3aee70_0 .net *"_ivl_184", 0 0, L_000001b63c3fc090;  1 drivers
L_000001b63c3b4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b63c3af910_0 .net/2u *"_ivl_186", 5 0, L_000001b63c3b4578;  1 drivers
v000001b63c3afd70_0 .net *"_ivl_188", 0 0, L_000001b63c40e1f0;  1 drivers
v000001b63c3af050_0 .net *"_ivl_19", 4 0, L_000001b63c3b1600;  1 drivers
v000001b63c3b0770_0 .net *"_ivl_191", 0 0, L_000001b63c3b35e0;  1 drivers
v000001b63c3afe10_0 .net *"_ivl_193", 0 0, L_000001b63c3b2e00;  1 drivers
L_000001b63c3b45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b63c3af0f0_0 .net/2u *"_ivl_194", 5 0, L_000001b63c3b45c0;  1 drivers
v000001b63c3af870_0 .net *"_ivl_196", 0 0, L_000001b63c40e470;  1 drivers
L_000001b63c3b4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b63c3afeb0_0 .net/2u *"_ivl_198", 31 0, L_000001b63c3b4608;  1 drivers
L_000001b63c3b3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3af690_0 .net/2u *"_ivl_2", 5 0, L_000001b63c3b3c78;  1 drivers
v000001b63c3af190_0 .net *"_ivl_20", 4 0, L_000001b63c3b1ba0;  1 drivers
v000001b63c3b04f0_0 .net *"_ivl_200", 31 0, L_000001b63c40edd0;  1 drivers
v000001b63c3aff50_0 .net *"_ivl_204", 31 0, L_000001b63c40f690;  1 drivers
L_000001b63c3b4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3b0a90_0 .net *"_ivl_207", 25 0, L_000001b63c3b4650;  1 drivers
L_000001b63c3b4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3af730_0 .net/2u *"_ivl_208", 31 0, L_000001b63c3b4698;  1 drivers
v000001b63c3af4b0_0 .net *"_ivl_210", 0 0, L_000001b63c40ef10;  1 drivers
L_000001b63c3b46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3b0810_0 .net/2u *"_ivl_212", 5 0, L_000001b63c3b46e0;  1 drivers
v000001b63c3b0590_0 .net *"_ivl_214", 0 0, L_000001b63c40e6f0;  1 drivers
L_000001b63c3b4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b63c3b08b0_0 .net/2u *"_ivl_216", 5 0, L_000001b63c3b4728;  1 drivers
v000001b63c3b0630_0 .net *"_ivl_218", 0 0, L_000001b63c40e010;  1 drivers
v000001b63c3b0950_0 .net *"_ivl_221", 0 0, L_000001b63c3b2f50;  1 drivers
v000001b63c3b09f0_0 .net *"_ivl_223", 0 0, L_000001b63c3b39d0;  1 drivers
L_000001b63c3b4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b63c3afc30_0 .net/2u *"_ivl_224", 5 0, L_000001b63c3b4770;  1 drivers
v000001b63c3b0090_0 .net *"_ivl_226", 0 0, L_000001b63c40e0b0;  1 drivers
v000001b63c3af370_0 .net *"_ivl_228", 31 0, L_000001b63c40f9b0;  1 drivers
v000001b63c3aefb0_0 .net *"_ivl_24", 0 0, L_000001b63c3b38f0;  1 drivers
L_000001b63c3b3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b63c3af9b0_0 .net/2u *"_ivl_26", 4 0, L_000001b63c3b3d98;  1 drivers
v000001b63c3b0b30_0 .net *"_ivl_29", 4 0, L_000001b63c3b1ce0;  1 drivers
v000001b63c3aec90_0 .net *"_ivl_32", 0 0, L_000001b63c3b3490;  1 drivers
L_000001b63c3b3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b63c3aed30_0 .net/2u *"_ivl_34", 4 0, L_000001b63c3b3de0;  1 drivers
v000001b63c3b0130_0 .net *"_ivl_37", 4 0, L_000001b63c3b1e20;  1 drivers
v000001b63c3b01d0_0 .net *"_ivl_40", 0 0, L_000001b63c3b3650;  1 drivers
L_000001b63c3b3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3af5f0_0 .net/2u *"_ivl_42", 15 0, L_000001b63c3b3e28;  1 drivers
v000001b63c3aedd0_0 .net *"_ivl_45", 15 0, L_000001b63c3fc810;  1 drivers
v000001b63c3af230_0 .net *"_ivl_48", 0 0, L_000001b63c3b2fc0;  1 drivers
v000001b63c3af2d0_0 .net *"_ivl_5", 5 0, L_000001b63c3b1240;  1 drivers
L_000001b63c3b3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3b0270_0 .net/2u *"_ivl_50", 36 0, L_000001b63c3b3e70;  1 drivers
L_000001b63c3b3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3af410_0 .net/2u *"_ivl_52", 31 0, L_000001b63c3b3eb8;  1 drivers
v000001b63c3b03b0_0 .net *"_ivl_55", 4 0, L_000001b63c3fc6d0;  1 drivers
v000001b63c3afcd0_0 .net *"_ivl_56", 36 0, L_000001b63c3fc450;  1 drivers
v000001b63c3b0450_0 .net *"_ivl_58", 36 0, L_000001b63c3fc130;  1 drivers
v000001b63c3af550_0 .net *"_ivl_62", 0 0, L_000001b63c3b3340;  1 drivers
L_000001b63c3b3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3af7d0_0 .net/2u *"_ivl_64", 5 0, L_000001b63c3b3f00;  1 drivers
v000001b63c3afa50_0 .net *"_ivl_67", 5 0, L_000001b63c3fd850;  1 drivers
v000001b63c3afb90_0 .net *"_ivl_70", 0 0, L_000001b63c3b3a40;  1 drivers
L_000001b63c3b3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3b06d0_0 .net/2u *"_ivl_72", 57 0, L_000001b63c3b3f48;  1 drivers
L_000001b63c3b3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3afaf0_0 .net/2u *"_ivl_74", 31 0, L_000001b63c3b3f90;  1 drivers
v000001b63c3b2640_0 .net *"_ivl_77", 25 0, L_000001b63c3fcd10;  1 drivers
v000001b63c3b0f20_0 .net *"_ivl_78", 57 0, L_000001b63c3fce50;  1 drivers
v000001b63c3b1ec0_0 .net *"_ivl_8", 0 0, L_000001b63c3b2d90;  1 drivers
v000001b63c3b2960_0 .net *"_ivl_80", 57 0, L_000001b63c3fbd70;  1 drivers
L_000001b63c3b3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b63c3b26e0_0 .net/2u *"_ivl_84", 31 0, L_000001b63c3b3fd8;  1 drivers
L_000001b63c3b4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b63c3b0fc0_0 .net/2u *"_ivl_88", 5 0, L_000001b63c3b4020;  1 drivers
v000001b63c3b2000_0 .net *"_ivl_90", 0 0, L_000001b63c3fd2b0;  1 drivers
L_000001b63c3b4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b63c3b12e0_0 .net/2u *"_ivl_92", 5 0, L_000001b63c3b4068;  1 drivers
v000001b63c3b20a0_0 .net *"_ivl_94", 0 0, L_000001b63c3fca90;  1 drivers
v000001b63c3b2780_0 .net *"_ivl_97", 0 0, L_000001b63c3b3ab0;  1 drivers
v000001b63c3b2140_0 .net *"_ivl_98", 47 0, L_000001b63c3fd0d0;  1 drivers
v000001b63c3b2500_0 .net "adderResult", 31 0, L_000001b63c3fc4f0;  1 drivers
v000001b63c3b1100_0 .net "address", 31 0, L_000001b63c3fd030;  1 drivers
v000001b63c3b2320_0 .net "clk", 0 0, L_000001b63c3b3b90;  alias, 1 drivers
v000001b63c3b21e0_0 .var "cycles_consumed", 31 0;
v000001b63c3b1f60_0 .net "extImm", 31 0, L_000001b63c3fc3b0;  1 drivers
v000001b63c3b17e0_0 .net "funct", 5 0, L_000001b63c3fc630;  1 drivers
v000001b63c3b11a0_0 .net "hlt", 0 0, v000001b63c33ae10_0;  1 drivers
v000001b63c3b16a0_0 .net "imm", 15 0, L_000001b63c3fc1d0;  1 drivers
v000001b63c3b2280_0 .net "immediate", 31 0, L_000001b63c40ded0;  1 drivers
v000001b63c3b2820_0 .net "input_clk", 0 0, v000001b63c3b14c0_0;  1 drivers
v000001b63c3b23c0_0 .net "instruction", 31 0, L_000001b63c3fcf90;  1 drivers
v000001b63c3b0ca0_0 .net "memoryReadData", 31 0, v000001b63c3aa230_0;  1 drivers
v000001b63c3b1880_0 .net "nextPC", 31 0, L_000001b63c3fd3f0;  1 drivers
v000001b63c3b2b40_0 .net "opcode", 5 0, L_000001b63c3b1380;  1 drivers
v000001b63c3b1740_0 .net "rd", 4 0, L_000001b63c3b1c40;  1 drivers
v000001b63c3b2460_0 .net "readData1", 31 0, L_000001b63c3b3570;  1 drivers
v000001b63c3b25a0_0 .net "readData1_w", 31 0, L_000001b63c40f0f0;  1 drivers
v000001b63c3b28c0_0 .net "readData2", 31 0, L_000001b63c3b2e70;  1 drivers
v000001b63c3b2a00_0 .net "rs", 4 0, L_000001b63c3b1d80;  1 drivers
v000001b63c3b1a60_0 .net "rst", 0 0, v000001b63c3b1b00_0;  1 drivers
v000001b63c3b1420_0 .net "rt", 4 0, L_000001b63c3fbff0;  1 drivers
v000001b63c3b2aa0_0 .net "shamt", 31 0, L_000001b63c3fd210;  1 drivers
v000001b63c3b0d40_0 .net "wire_instruction", 31 0, L_000001b63c3b2ee0;  1 drivers
v000001b63c3b0de0_0 .net "writeData", 31 0, L_000001b63c40e290;  1 drivers
v000001b63c3b1920_0 .net "zero", 0 0, L_000001b63c40df70;  1 drivers
L_000001b63c3b1240 .part L_000001b63c3fcf90, 26, 6;
L_000001b63c3b1380 .functor MUXZ 6, L_000001b63c3b1240, L_000001b63c3b3c78, L_000001b63c3b37a0, C4<>;
L_000001b63c3b1560 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b3d08;
L_000001b63c3b1600 .part L_000001b63c3fcf90, 11, 5;
L_000001b63c3b1ba0 .functor MUXZ 5, L_000001b63c3b1600, L_000001b63c3b3d50, L_000001b63c3b1560, C4<>;
L_000001b63c3b1c40 .functor MUXZ 5, L_000001b63c3b1ba0, L_000001b63c3b3cc0, L_000001b63c3b2d90, C4<>;
L_000001b63c3b1ce0 .part L_000001b63c3fcf90, 21, 5;
L_000001b63c3b1d80 .functor MUXZ 5, L_000001b63c3b1ce0, L_000001b63c3b3d98, L_000001b63c3b38f0, C4<>;
L_000001b63c3b1e20 .part L_000001b63c3fcf90, 16, 5;
L_000001b63c3fbff0 .functor MUXZ 5, L_000001b63c3b1e20, L_000001b63c3b3de0, L_000001b63c3b3490, C4<>;
L_000001b63c3fc810 .part L_000001b63c3fcf90, 0, 16;
L_000001b63c3fc1d0 .functor MUXZ 16, L_000001b63c3fc810, L_000001b63c3b3e28, L_000001b63c3b3650, C4<>;
L_000001b63c3fc6d0 .part L_000001b63c3fcf90, 6, 5;
L_000001b63c3fc450 .concat [ 5 32 0 0], L_000001b63c3fc6d0, L_000001b63c3b3eb8;
L_000001b63c3fc130 .functor MUXZ 37, L_000001b63c3fc450, L_000001b63c3b3e70, L_000001b63c3b2fc0, C4<>;
L_000001b63c3fd210 .part L_000001b63c3fc130, 0, 32;
L_000001b63c3fd850 .part L_000001b63c3fcf90, 0, 6;
L_000001b63c3fc630 .functor MUXZ 6, L_000001b63c3fd850, L_000001b63c3b3f00, L_000001b63c3b3340, C4<>;
L_000001b63c3fcd10 .part L_000001b63c3fcf90, 0, 26;
L_000001b63c3fce50 .concat [ 26 32 0 0], L_000001b63c3fcd10, L_000001b63c3b3f90;
L_000001b63c3fbd70 .functor MUXZ 58, L_000001b63c3fce50, L_000001b63c3b3f48, L_000001b63c3b3a40, C4<>;
L_000001b63c3fd030 .part L_000001b63c3fbd70, 0, 32;
L_000001b63c3fcdb0 .arith/sum 32, v000001b63c3a9c90_0, L_000001b63c3b3fd8;
L_000001b63c3fd2b0 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b4020;
L_000001b63c3fca90 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b4068;
L_000001b63c3fd0d0 .concat [ 32 16 0 0], L_000001b63c3fd030, L_000001b63c3b40b0;
L_000001b63c3fc8b0 .concat [ 6 26 0 0], L_000001b63c3b1380, L_000001b63c3b40f8;
L_000001b63c3fc770 .cmp/eq 32, L_000001b63c3fc8b0, L_000001b63c3b4140;
L_000001b63c3fd7b0 .cmp/eq 6, L_000001b63c3fc630, L_000001b63c3b4188;
L_000001b63c3fd8f0 .concat [ 32 16 0 0], L_000001b63c3b3570, L_000001b63c3b41d0;
L_000001b63c3fc950 .concat [ 32 16 0 0], v000001b63c3a9c90_0, L_000001b63c3b4218;
L_000001b63c3fd350 .part L_000001b63c3fc1d0, 15, 1;
LS_000001b63c3fc9f0_0_0 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_4 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_8 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_12 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_16 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_20 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_24 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_0_28 .concat [ 1 1 1 1], L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350, L_000001b63c3fd350;
LS_000001b63c3fc9f0_1_0 .concat [ 4 4 4 4], LS_000001b63c3fc9f0_0_0, LS_000001b63c3fc9f0_0_4, LS_000001b63c3fc9f0_0_8, LS_000001b63c3fc9f0_0_12;
LS_000001b63c3fc9f0_1_4 .concat [ 4 4 4 4], LS_000001b63c3fc9f0_0_16, LS_000001b63c3fc9f0_0_20, LS_000001b63c3fc9f0_0_24, LS_000001b63c3fc9f0_0_28;
L_000001b63c3fc9f0 .concat [ 16 16 0 0], LS_000001b63c3fc9f0_1_0, LS_000001b63c3fc9f0_1_4;
L_000001b63c3fd5d0 .concat [ 16 32 0 0], L_000001b63c3fc1d0, L_000001b63c3fc9f0;
L_000001b63c3fcef0 .arith/sum 48, L_000001b63c3fc950, L_000001b63c3fd5d0;
L_000001b63c3fcb30 .functor MUXZ 48, L_000001b63c3fcef0, L_000001b63c3fd8f0, L_000001b63c3b33b0, C4<>;
L_000001b63c3fd170 .functor MUXZ 48, L_000001b63c3fcb30, L_000001b63c3fd0d0, L_000001b63c3b3ab0, C4<>;
L_000001b63c3fc4f0 .part L_000001b63c3fd170, 0, 32;
L_000001b63c3fd3f0 .functor MUXZ 32, L_000001b63c3fcdb0, L_000001b63c3fc4f0, v000001b63c3a9330_0, C4<>;
L_000001b63c3fcf90 .functor MUXZ 32, L_000001b63c3b2ee0, L_000001b63c3b42a8, L_000001b63c3b31f0, C4<>;
L_000001b63c3fdb70 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b4380;
L_000001b63c3fd670 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b43c8;
L_000001b63c3fd710 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b4410;
L_000001b63c3fc590 .concat [ 16 16 0 0], L_000001b63c3fc1d0, L_000001b63c3b4458;
L_000001b63c3fbcd0 .part L_000001b63c3fc1d0, 15, 1;
LS_000001b63c3fbe10_0_0 .concat [ 1 1 1 1], L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0;
LS_000001b63c3fbe10_0_4 .concat [ 1 1 1 1], L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0;
LS_000001b63c3fbe10_0_8 .concat [ 1 1 1 1], L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0;
LS_000001b63c3fbe10_0_12 .concat [ 1 1 1 1], L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0, L_000001b63c3fbcd0;
L_000001b63c3fbe10 .concat [ 4 4 4 4], LS_000001b63c3fbe10_0_0, LS_000001b63c3fbe10_0_4, LS_000001b63c3fbe10_0_8, LS_000001b63c3fbe10_0_12;
L_000001b63c3fc310 .concat [ 16 16 0 0], L_000001b63c3fc1d0, L_000001b63c3fbe10;
L_000001b63c3fc3b0 .functor MUXZ 32, L_000001b63c3fc310, L_000001b63c3fc590, L_000001b63c3b3420, C4<>;
L_000001b63c3fbeb0 .concat [ 6 26 0 0], L_000001b63c3b1380, L_000001b63c3b44a0;
L_000001b63c3fbf50 .cmp/eq 32, L_000001b63c3fbeb0, L_000001b63c3b44e8;
L_000001b63c3fc090 .cmp/eq 6, L_000001b63c3fc630, L_000001b63c3b4530;
L_000001b63c40e1f0 .cmp/eq 6, L_000001b63c3fc630, L_000001b63c3b4578;
L_000001b63c40e470 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b45c0;
L_000001b63c40edd0 .functor MUXZ 32, L_000001b63c3fc3b0, L_000001b63c3b4608, L_000001b63c40e470, C4<>;
L_000001b63c40ded0 .functor MUXZ 32, L_000001b63c40edd0, L_000001b63c3fd210, L_000001b63c3b2e00, C4<>;
L_000001b63c40f690 .concat [ 6 26 0 0], L_000001b63c3b1380, L_000001b63c3b4650;
L_000001b63c40ef10 .cmp/eq 32, L_000001b63c40f690, L_000001b63c3b4698;
L_000001b63c40e6f0 .cmp/eq 6, L_000001b63c3fc630, L_000001b63c3b46e0;
L_000001b63c40e010 .cmp/eq 6, L_000001b63c3fc630, L_000001b63c3b4728;
L_000001b63c40e0b0 .cmp/eq 6, L_000001b63c3b1380, L_000001b63c3b4770;
L_000001b63c40f9b0 .functor MUXZ 32, L_000001b63c3b3570, v000001b63c3a9c90_0, L_000001b63c40e0b0, C4<>;
L_000001b63c40f0f0 .functor MUXZ 32, L_000001b63c40f9b0, L_000001b63c3b2e70, L_000001b63c3b39d0, C4<>;
S_000001b63c2d6430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b63c342fd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b63c3b3500 .functor NOT 1, v000001b63c33a410_0, C4<0>, C4<0>, C4<0>;
v000001b63c339830_0 .net *"_ivl_0", 0 0, L_000001b63c3b3500;  1 drivers
v000001b63c33aeb0_0 .net "in1", 31 0, L_000001b63c3b2e70;  alias, 1 drivers
v000001b63c339bf0_0 .net "in2", 31 0, L_000001b63c40ded0;  alias, 1 drivers
v000001b63c33a2d0_0 .net "out", 31 0, L_000001b63c40dd90;  alias, 1 drivers
v000001b63c33aaf0_0 .net "s", 0 0, v000001b63c33a410_0;  alias, 1 drivers
L_000001b63c40dd90 .functor MUXZ 32, L_000001b63c40ded0, L_000001b63c3b2e70, L_000001b63c3b3500, C4<>;
S_000001b63c2669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b63c3a80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b63c3a80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001b63c3a8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001b63c3a8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001b63c3a8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001b63c3a81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b63c3a81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b63c3a8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001b63c3a8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b63c3a8298 .param/l "j" 0 4 12, C4<000010>;
P_000001b63c3a82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b63c3a8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001b63c3a8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001b63c3a8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b63c3a83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b63c3a83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b63c3a8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b63c3a8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001b63c3a8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001b63c3a84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b63c3a8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001b63c3a8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001b63c3a8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001b63c3a85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b63c3a85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b63c3a8618 .param/l "xori" 0 4 8, C4<001110>;
v000001b63c33ac30_0 .var "ALUOp", 3 0;
v000001b63c33a410_0 .var "ALUSrc", 0 0;
v000001b63c33a7d0_0 .var "MemReadEn", 0 0;
v000001b63c3398d0_0 .var "MemWriteEn", 0 0;
v000001b63c33a550_0 .var "MemtoReg", 0 0;
v000001b63c339790_0 .var "RegDst", 0 0;
v000001b63c33ad70_0 .var "RegWriteEn", 0 0;
v000001b63c33a5f0_0 .net "funct", 5 0, L_000001b63c3fc630;  alias, 1 drivers
v000001b63c33ae10_0 .var "hlt", 0 0;
v000001b63c33a870_0 .net "opcode", 5 0, L_000001b63c3b1380;  alias, 1 drivers
v000001b63c33a690_0 .net "rst", 0 0, v000001b63c3b1b00_0;  alias, 1 drivers
E_000001b63c3428d0 .event anyedge, v000001b63c33a690_0, v000001b63c33a870_0, v000001b63c33a5f0_0;
S_000001b63c266b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b63c342910 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b63c3b2ee0 .functor BUFZ 32, L_000001b63c3fcbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b63c33a730_0 .net "Data_Out", 31 0, L_000001b63c3b2ee0;  alias, 1 drivers
v000001b63c339970 .array "InstMem", 0 1023, 31 0;
v000001b63c33a910_0 .net *"_ivl_0", 31 0, L_000001b63c3fcbd0;  1 drivers
v000001b63c339ab0_0 .net *"_ivl_3", 9 0, L_000001b63c3fd990;  1 drivers
v000001b63c3395b0_0 .net *"_ivl_4", 11 0, L_000001b63c3fcc70;  1 drivers
L_000001b63c3b4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b63c33af50_0 .net *"_ivl_7", 1 0, L_000001b63c3b4260;  1 drivers
v000001b63c33a9b0_0 .net "addr", 31 0, v000001b63c3a9c90_0;  alias, 1 drivers
v000001b63c33b090_0 .var/i "i", 31 0;
L_000001b63c3fcbd0 .array/port v000001b63c339970, L_000001b63c3fcc70;
L_000001b63c3fd990 .part v000001b63c3a9c90_0, 0, 10;
L_000001b63c3fcc70 .concat [ 10 2 0 0], L_000001b63c3fd990, L_000001b63c3b4260;
S_000001b63c2d4950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b63c3b3570 .functor BUFZ 32, L_000001b63c3fd530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b63c3b2e70 .functor BUFZ 32, L_000001b63c3fdad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b63c33b310_0 .net *"_ivl_0", 31 0, L_000001b63c3fd530;  1 drivers
v000001b63c339a10_0 .net *"_ivl_10", 6 0, L_000001b63c3fc270;  1 drivers
L_000001b63c3b4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b63c318b50_0 .net *"_ivl_13", 1 0, L_000001b63c3b4338;  1 drivers
v000001b63c318290_0 .net *"_ivl_2", 6 0, L_000001b63c3fda30;  1 drivers
L_000001b63c3b42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b63c3a9fb0_0 .net *"_ivl_5", 1 0, L_000001b63c3b42f0;  1 drivers
v000001b63c3a98d0_0 .net *"_ivl_8", 31 0, L_000001b63c3fdad0;  1 drivers
v000001b63c3a86b0_0 .net "clk", 0 0, L_000001b63c3b3b90;  alias, 1 drivers
v000001b63c3a9150_0 .var/i "i", 31 0;
v000001b63c3a8ed0_0 .net "readData1", 31 0, L_000001b63c3b3570;  alias, 1 drivers
v000001b63c3a90b0_0 .net "readData2", 31 0, L_000001b63c3b2e70;  alias, 1 drivers
v000001b63c3a9970_0 .net "readRegister1", 4 0, L_000001b63c3b1d80;  alias, 1 drivers
v000001b63c3a9a10_0 .net "readRegister2", 4 0, L_000001b63c3fbff0;  alias, 1 drivers
v000001b63c3a9b50 .array "registers", 31 0, 31 0;
v000001b63c3aa370_0 .net "rst", 0 0, v000001b63c3b1b00_0;  alias, 1 drivers
v000001b63c3a91f0_0 .net "we", 0 0, v000001b63c33ad70_0;  alias, 1 drivers
v000001b63c3a9ab0_0 .net "writeData", 31 0, L_000001b63c40e290;  alias, 1 drivers
v000001b63c3aa2d0_0 .net "writeRegister", 4 0, L_000001b63c3fd490;  alias, 1 drivers
E_000001b63c343090/0 .event negedge, v000001b63c33a690_0;
E_000001b63c343090/1 .event posedge, v000001b63c3a86b0_0;
E_000001b63c343090 .event/or E_000001b63c343090/0, E_000001b63c343090/1;
L_000001b63c3fd530 .array/port v000001b63c3a9b50, L_000001b63c3fda30;
L_000001b63c3fda30 .concat [ 5 2 0 0], L_000001b63c3b1d80, L_000001b63c3b42f0;
L_000001b63c3fdad0 .array/port v000001b63c3a9b50, L_000001b63c3fc270;
L_000001b63c3fc270 .concat [ 5 2 0 0], L_000001b63c3fbff0, L_000001b63c3b4338;
S_000001b63c2d4ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b63c2d4950;
 .timescale 0 0;
v000001b63c33b270_0 .var/i "i", 31 0;
S_000001b63c2beda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b63c343010 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b63c3b3110 .functor NOT 1, v000001b63c339790_0, C4<0>, C4<0>, C4<0>;
v000001b63c3a8750_0 .net *"_ivl_0", 0 0, L_000001b63c3b3110;  1 drivers
v000001b63c3a8890_0 .net "in1", 4 0, L_000001b63c3fbff0;  alias, 1 drivers
v000001b63c3a8e30_0 .net "in2", 4 0, L_000001b63c3b1c40;  alias, 1 drivers
v000001b63c3aa410_0 .net "out", 4 0, L_000001b63c3fd490;  alias, 1 drivers
v000001b63c3aa550_0 .net "s", 0 0, v000001b63c339790_0;  alias, 1 drivers
L_000001b63c3fd490 .functor MUXZ 5, L_000001b63c3b1c40, L_000001b63c3fbff0, L_000001b63c3b3110, C4<>;
S_000001b63c2bef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b63c342950 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b63c3b3730 .functor NOT 1, v000001b63c33a550_0, C4<0>, C4<0>, C4<0>;
v000001b63c3a8c50_0 .net *"_ivl_0", 0 0, L_000001b63c3b3730;  1 drivers
v000001b63c3aa4b0_0 .net "in1", 31 0, v000001b63c3a8930_0;  alias, 1 drivers
v000001b63c3a9290_0 .net "in2", 31 0, v000001b63c3aa230_0;  alias, 1 drivers
v000001b63c3a87f0_0 .net "out", 31 0, L_000001b63c40e290;  alias, 1 drivers
v000001b63c3a93d0_0 .net "s", 0 0, v000001b63c33a550_0;  alias, 1 drivers
L_000001b63c40e290 .functor MUXZ 32, v000001b63c3aa230_0, v000001b63c3a8930_0, L_000001b63c3b3730, C4<>;
S_000001b63c304790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b63c304920 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b63c304958 .param/l "AND" 0 9 12, C4<0010>;
P_000001b63c304990 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b63c3049c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001b63c304a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b63c304a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b63c304a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b63c304aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b63c304ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b63c304b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b63c304b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b63c304b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b63c3b47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63c3a9bf0_0 .net/2u *"_ivl_0", 31 0, L_000001b63c3b47b8;  1 drivers
v000001b63c3a8bb0_0 .net "opSel", 3 0, v000001b63c33ac30_0;  alias, 1 drivers
v000001b63c3a89d0_0 .net "operand1", 31 0, L_000001b63c40f0f0;  alias, 1 drivers
v000001b63c3aa050_0 .net "operand2", 31 0, L_000001b63c40dd90;  alias, 1 drivers
v000001b63c3a8930_0 .var "result", 31 0;
v000001b63c3a8a70_0 .net "zero", 0 0, L_000001b63c40df70;  alias, 1 drivers
E_000001b63c343450 .event anyedge, v000001b63c33ac30_0, v000001b63c3a89d0_0, v000001b63c33a2d0_0;
L_000001b63c40df70 .cmp/eq 32, v000001b63c3a8930_0, L_000001b63c3b47b8;
S_000001b63c2efe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b63c3aa670 .param/l "RType" 0 4 2, C4<000000>;
P_000001b63c3aa6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001b63c3aa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b63c3aa718 .param/l "addu" 0 4 5, C4<100001>;
P_000001b63c3aa750 .param/l "and_" 0 4 5, C4<100100>;
P_000001b63c3aa788 .param/l "andi" 0 4 8, C4<001100>;
P_000001b63c3aa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b63c3aa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b63c3aa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b63c3aa868 .param/l "j" 0 4 12, C4<000010>;
P_000001b63c3aa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b63c3aa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b63c3aa910 .param/l "lw" 0 4 8, C4<100011>;
P_000001b63c3aa948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b63c3aa980 .param/l "or_" 0 4 5, C4<100101>;
P_000001b63c3aa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b63c3aa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b63c3aaa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001b63c3aaa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001b63c3aaa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001b63c3aaad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b63c3aab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001b63c3aab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001b63c3aab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001b63c3aabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b63c3aabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001b63c3a9330_0 .var "PCsrc", 0 0;
v000001b63c3a9470_0 .net "funct", 5 0, L_000001b63c3fc630;  alias, 1 drivers
v000001b63c3a9510_0 .net "opcode", 5 0, L_000001b63c3b1380;  alias, 1 drivers
v000001b63c3a95b0_0 .net "operand1", 31 0, L_000001b63c3b3570;  alias, 1 drivers
v000001b63c3a8b10_0 .net "operand2", 31 0, L_000001b63c40dd90;  alias, 1 drivers
v000001b63c3a8f70_0 .net "rst", 0 0, v000001b63c3b1b00_0;  alias, 1 drivers
E_000001b63c342a50/0 .event anyedge, v000001b63c33a690_0, v000001b63c33a870_0, v000001b63c3a8ed0_0, v000001b63c33a2d0_0;
E_000001b63c342a50/1 .event anyedge, v000001b63c33a5f0_0;
E_000001b63c342a50 .event/or E_000001b63c342a50/0, E_000001b63c342a50/1;
S_000001b63c2effd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b63c3a8cf0 .array "DataMem", 0 1023, 31 0;
v000001b63c3a9010_0 .net "address", 31 0, v000001b63c3a8930_0;  alias, 1 drivers
v000001b63c3a9650_0 .net "clock", 0 0, L_000001b63c3b36c0;  1 drivers
v000001b63c3a96f0_0 .net "data", 31 0, L_000001b63c3b2e70;  alias, 1 drivers
v000001b63c3aa190_0 .var/i "i", 31 0;
v000001b63c3aa230_0 .var "q", 31 0;
v000001b63c3a8d90_0 .net "rden", 0 0, v000001b63c33a7d0_0;  alias, 1 drivers
v000001b63c3a9790_0 .net "wren", 0 0, v000001b63c3398d0_0;  alias, 1 drivers
E_000001b63c343490 .event posedge, v000001b63c3a9650_0;
S_000001b63c2e8be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b63c2d62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b63c342b90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b63c3a9830_0 .net "PCin", 31 0, L_000001b63c3fd3f0;  alias, 1 drivers
v000001b63c3a9c90_0 .var "PCout", 31 0;
v000001b63c3a9d30_0 .net "clk", 0 0, L_000001b63c3b3b90;  alias, 1 drivers
v000001b63c3a9f10_0 .net "rst", 0 0, v000001b63c3b1b00_0;  alias, 1 drivers
    .scope S_000001b63c2efe40;
T_0 ;
    %wait E_000001b63c342a50;
    %load/vec4 v000001b63c3a8f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63c3a9330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b63c3a9510_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b63c3a95b0_0;
    %load/vec4 v000001b63c3a8b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b63c3a9510_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b63c3a95b0_0;
    %load/vec4 v000001b63c3a8b10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b63c3a9510_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b63c3a9510_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b63c3a9510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b63c3a9470_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b63c3a9330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b63c2e8be0;
T_1 ;
    %wait E_000001b63c343090;
    %load/vec4 v000001b63c3a9f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b63c3a9c90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b63c3a9830_0;
    %assign/vec4 v000001b63c3a9c90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b63c266b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63c33b090_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b63c33b090_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b63c33b090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %load/vec4 v000001b63c33b090_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63c33b090_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c339970, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b63c2669c0;
T_3 ;
    %wait E_000001b63c3428d0;
    %load/vec4 v000001b63c33a690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b63c33ae10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63c3398d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63c33a550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63c33a7d0_0, 0;
    %assign/vec4 v000001b63c339790_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b63c33ae10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b63c33ac30_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b63c33a410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b63c33ad70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b63c3398d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b63c33a550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b63c33a7d0_0, 0, 1;
    %store/vec4 v000001b63c339790_0, 0, 1;
    %load/vec4 v000001b63c33a870_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ae10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c339790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %load/vec4 v000001b63c33a5f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c339790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63c339790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a550_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c3398d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63c33a410_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b63c33ac30_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b63c2d4950;
T_4 ;
    %wait E_000001b63c343090;
    %fork t_1, S_000001b63c2d4ae0;
    %jmp t_0;
    .scope S_000001b63c2d4ae0;
t_1 ;
    %load/vec4 v000001b63c3aa370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63c33b270_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b63c33b270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b63c33b270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a9b50, 0, 4;
    %load/vec4 v000001b63c33b270_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63c33b270_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b63c3a91f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b63c3a9ab0_0;
    %load/vec4 v000001b63c3aa2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a9b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a9b50, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b63c2d4950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b63c2d4950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63c3a9150_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b63c3a9150_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b63c3a9150_0;
    %ix/getv/s 4, v000001b63c3a9150_0;
    %load/vec4a v000001b63c3a9b50, 4;
    %ix/getv/s 4, v000001b63c3a9150_0;
    %load/vec4a v000001b63c3a9b50, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b63c3a9150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63c3a9150_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b63c304790;
T_6 ;
    %wait E_000001b63c343450;
    %load/vec4 v000001b63c3a8bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %add;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %sub;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %and;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %or;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %xor;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %or;
    %inv;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b63c3a89d0_0;
    %load/vec4 v000001b63c3aa050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b63c3aa050_0;
    %load/vec4 v000001b63c3a89d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b63c3a89d0_0;
    %ix/getv 4, v000001b63c3aa050_0;
    %shiftl 4;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b63c3a89d0_0;
    %ix/getv 4, v000001b63c3aa050_0;
    %shiftr 4;
    %assign/vec4 v000001b63c3a8930_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b63c2effd0;
T_7 ;
    %wait E_000001b63c343490;
    %load/vec4 v000001b63c3a8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b63c3a9010_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b63c3a8cf0, 4;
    %assign/vec4 v000001b63c3aa230_0, 0;
T_7.0 ;
    %load/vec4 v000001b63c3a9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b63c3a96f0_0;
    %ix/getv 3, v000001b63c3a9010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b63c2effd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63c3aa190_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b63c3aa190_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b63c3aa190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %load/vec4 v000001b63c3aa190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63c3aa190_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63c3a8cf0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b63c2effd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63c3aa190_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b63c3aa190_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b63c3aa190_0;
    %load/vec4a v000001b63c3a8cf0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b63c3aa190_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b63c3aa190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63c3aa190_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b63c2d62a0;
T_10 ;
    %wait E_000001b63c343090;
    %load/vec4 v000001b63c3b1a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b63c3b21e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b63c3b21e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b63c3b21e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b63c3343f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b63c3b14c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b63c3b1b00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b63c3343f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b63c3b14c0_0;
    %inv;
    %assign/vec4 v000001b63c3b14c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b63c3343f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b63c3b1b00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b63c3b1b00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b63c3b1060_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
