INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab05/PreLab50101/PreLab50101.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab05/PreLab50101/PreLab50101.srcs/sources_1/imports/lab4_4_107061106_ver1/downcounter30_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downcounter30
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab05/PreLab50101/PreLab50101.srcs/sources_1/new/onepulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onepulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab05/PreLab50101/PreLab50101.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab05/PreLab50101/PreLab50101.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab05/PreLab50101/PreLab50101.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
