# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do single_cycle_p2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Copying d:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {single_cycle_p2.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:21:37 on Aug 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." single_cycle_p2.vo 
# -- Compiling module single_cycle_p2
# 
# Top level modules:
# 	single_cycle_p2
# End time: 22:21:38 on Aug 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Documentos/Otros\ archivos/Cicuitos\ y\ Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src {E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:21:38 on Aug 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src" E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v 
# -- Compiling module RISCV_tb
# 
# Top level modules:
# 	RISCV_tb
# End time: 22:21:38 on Aug 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  RISCV_tb
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" RISCV_tb 
# Start time: 22:21:38 on Aug 28,2023
# ** Note: (vsim-3812) Design is being optimized...
# Break key hit
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: single_cycle_p2.vo(13609): (vopt-2685) [TFMPC] - Too few port connections for '\clk40MHz|pll40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT '.  Expected 15, found 14.
# ** Warning: single_cycle_p2.vo(13609): (vopt-2718) [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: single_cycle_p2.vo(13647): (vopt-2685) [TFMPC] - Too few port connections for '\clk40MHz|pll40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL '.  Expected 24, found 23.
# ** Warning: single_cycle_p2.vo(13647): (vopt-2718) [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: single_cycle_p2.vo(115446): (vopt-2718) [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/cyclonev_atoms.v(3492): (vopt-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.
# ** Warning: $MODEL_TECH/../intel/verilog/src/cyclonev_atoms.v(3492): (vopt-2718) [TFMPC] - Missing connection for port 'mhi'.
# ** Warning: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 8, found 4.
# ** Warning: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/../src/RISCV_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=20.
# Break key hit
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./single_cycle_p2_run_msim_gate_verilog.do PAUSED at line 12
# End time: 22:22:43 on Aug 28,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 20
