{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556208017956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556208017969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 11:00:17 2019 " "Processing started: Thu Apr 25 11:00:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556208017969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208017969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208017969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556208019626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556208019626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmod.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedMod " "Found entity 1: signedMod" {  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "findMaxIdx.sv(11) " "Verilog HDL information at findMaxIdx.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "findMaxIdx.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556208033877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findmaxidx.sv 1 1 " "Found 1 design units, including 1 entities, in source file findmaxidx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 findMaxIdx " "Found entity 1: findMaxIdx" {  } { { "findMaxIdx.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolutionsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolutionSM " "Found entity 1: convolutionSM" {  } { { "convolutionSM.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/convolutionSM.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556208033892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:/final/tianhao6/lab8_provided/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file h:/final/tianhao6/lab8_provided/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoconvolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file autoconvolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 autoConvolution " "Found entity 1: autoConvolution" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedMult " "Found entity 1: signedMult" {  } { { "signedMult.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208033923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033923 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "soundIn inst autoConvolution matching object in present scope does not have an equivalent data type testbench2.sv(51) " "SystemVerilog error at testbench2.sv(51): can't implicitly connect port \"soundIn\" on instance \"inst\" of module \"autoConvolution\" - matching object in present scope does not have an equivalent data type" {  } { { "testbench2.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv" 51 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "soundIn autoConvolution.sv(56) " "HDL error at autoConvolution.sv(56): see declaration for object \"soundIn\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 56 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208033925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "soundIn testbench2.sv(16) " "HDL error at testbench2.sv(16): see declaration for object \"soundIn\"" {  } { { "testbench2.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208033925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My_Document/ECE385/Final/autoConvTest/output_files/test.map.smsg " "Generated suppressed messages file E:/My_Document/ECE385/Final/autoConvTest/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208033952 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556208034077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 25 11:00:34 2019 " "Processing ended: Thu Apr 25 11:00:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556208034077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556208034077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556208034077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208034077 ""}
