
25. Printing statistics.

=== adc_clkgen_with_edgedetect_native ===

   Number of wires:               1356
   Number of wire bits:           1356
   Number of public wires:        1355
   Number of public wire bits:    1355
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1353
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__clkdlybuf4s50_2   1350
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__o21ba_2        1

   Area for cell type \sky130_fd_sc_hd__clkdlybuf4s50_2 is unknown!

   Chip area for module '\adc_clkgen_with_edgedetect_native': 22.521600

