// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="calculateLayer2_calculateLayer2,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.280380,HLS_SYN_LAT=28541,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=5483,HLS_SYN_LUT=5441,HLS_VERSION=2023_2}" *)

module calculateLayer2 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        Layer1_Weights_CPU_Addr_A,
        Layer1_Weights_CPU_EN_A,
        Layer1_Weights_CPU_WEN_A,
        Layer1_Weights_CPU_Din_A,
        Layer1_Weights_CPU_Dout_A,
        Layer1_Weights_CPU_Clk_A,
        Layer1_Weights_CPU_Rst_A,
        Layer1_Weights_CPU_Addr_B,
        Layer1_Weights_CPU_EN_B,
        Layer1_Weights_CPU_WEN_B,
        Layer1_Weights_CPU_Din_B,
        Layer1_Weights_CPU_Dout_B,
        Layer1_Weights_CPU_Clk_B,
        Layer1_Weights_CPU_Rst_B,
        s_axi_CTRL_bus_AWVALID,
        s_axi_CTRL_bus_AWREADY,
        s_axi_CTRL_bus_AWADDR,
        s_axi_CTRL_bus_WVALID,
        s_axi_CTRL_bus_WREADY,
        s_axi_CTRL_bus_WDATA,
        s_axi_CTRL_bus_WSTRB,
        s_axi_CTRL_bus_ARVALID,
        s_axi_CTRL_bus_ARREADY,
        s_axi_CTRL_bus_ARADDR,
        s_axi_CTRL_bus_RVALID,
        s_axi_CTRL_bus_RREADY,
        s_axi_CTRL_bus_RDATA,
        s_axi_CTRL_bus_RRESP,
        s_axi_CTRL_bus_BVALID,
        s_axi_CTRL_bus_BREADY,
        s_axi_CTRL_bus_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_pp0_stage0 = 30'd2;
parameter    ap_ST_fsm_pp0_stage1 = 30'd4;
parameter    ap_ST_fsm_pp0_stage2 = 30'd8;
parameter    ap_ST_fsm_pp0_stage3 = 30'd16;
parameter    ap_ST_fsm_pp0_stage4 = 30'd32;
parameter    ap_ST_fsm_pp0_stage5 = 30'd64;
parameter    ap_ST_fsm_pp0_stage6 = 30'd128;
parameter    ap_ST_fsm_pp0_stage7 = 30'd256;
parameter    ap_ST_fsm_pp0_stage8 = 30'd512;
parameter    ap_ST_fsm_pp0_stage9 = 30'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 30'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 30'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 30'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 30'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 30'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 30'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 30'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 30'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 30'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 30'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 30'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 30'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 30'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 30'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 30'd33554432;
parameter    ap_ST_fsm_pp0_stage25 = 30'd67108864;
parameter    ap_ST_fsm_pp0_stage26 = 30'd134217728;
parameter    ap_ST_fsm_pp0_stage27 = 30'd268435456;
parameter    ap_ST_fsm_state178 = 30'd536870912;
parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output  [31:0] Layer1_Weights_CPU_Addr_A;
output   Layer1_Weights_CPU_EN_A;
output  [3:0] Layer1_Weights_CPU_WEN_A;
output  [31:0] Layer1_Weights_CPU_Din_A;
input  [31:0] Layer1_Weights_CPU_Dout_A;
output   Layer1_Weights_CPU_Clk_A;
output   Layer1_Weights_CPU_Rst_A;
output  [31:0] Layer1_Weights_CPU_Addr_B;
output   Layer1_Weights_CPU_EN_B;
output  [3:0] Layer1_Weights_CPU_WEN_B;
output  [31:0] Layer1_Weights_CPU_Din_B;
input  [31:0] Layer1_Weights_CPU_Dout_B;
output   Layer1_Weights_CPU_Clk_B;
output   Layer1_Weights_CPU_Rst_B;
input   s_axi_CTRL_bus_AWVALID;
output   s_axi_CTRL_bus_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_CTRL_bus_AWADDR;
input   s_axi_CTRL_bus_WVALID;
output   s_axi_CTRL_bus_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_CTRL_bus_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1:0] s_axi_CTRL_bus_WSTRB;
input   s_axi_CTRL_bus_ARVALID;
output   s_axi_CTRL_bus_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_CTRL_bus_ARADDR;
output   s_axi_CTRL_bus_RVALID;
input   s_axi_CTRL_bus_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_CTRL_bus_RDATA;
output  [1:0] s_axi_CTRL_bus_RRESP;
output   s_axi_CTRL_bus_BVALID;
input   s_axi_CTRL_bus_BREADY;
output  [1:0] s_axi_CTRL_bus_BRESP;
output   interrupt;

reg Layer1_Weights_CPU_EN_A;
reg Layer1_Weights_CPU_EN_B;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] Layer1_Neurons_CPU;
wire   [63:0] Layer2_Neurons_CPU;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln19_reg_1659;
reg   [0:0] first_iter_032_reg_509;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_pp0_stage2;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] icmp_ln19_1_reg_1712;
reg   [0:0] icmp_ln19_1_reg_1712_pp0_iter6_reg;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] first_iter_1_reg_522;
reg   [31:0] reg_548;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
wire   [31:0] gmem_WDATA;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state14_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state15_pp0_stage13_iter0;
reg    ap_block_state15_io;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state16_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state17_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_11001;
reg   [31:0] reg_552;
reg    ap_block_state18_pp0_stage16_iter0;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state19_pp0_stage17_iter0;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state20_pp0_stage18_iter0;
reg    ap_block_state20_io;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state21_pp0_stage19_iter0;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state22_pp0_stage20_iter0;
reg    ap_block_pp0_stage20_11001;
wire   [31:0] grp_fu_540_p2;
reg   [31:0] reg_556;
reg    ap_block_state27_pp0_stage25_iter0;
reg    ap_block_pp0_stage25_11001;
reg    ap_block_state32_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state37_pp0_stage7_iter1;
reg    ap_block_state177_pp0_stage7_iter6;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] reg_561;
reg    ap_block_state23_pp0_stage21_iter0;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state24_pp0_stage22_iter0;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state25_pp0_stage23_iter0;
reg    ap_block_state25_io;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_state26_pp0_stage24_iter0;
reg    ap_block_pp0_stage24_11001;
reg   [31:0] reg_565;
reg    ap_block_state28_pp0_stage26_iter0;
reg    ap_block_pp0_stage26_11001;
reg    ap_block_state29_pp0_stage27_iter0;
reg    ap_block_pp0_stage27_11001;
reg    ap_block_state30_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op248_writereq_state3;
reg    ap_block_state3_io;
reg    ap_block_state31_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] reg_569;
reg    ap_block_state5_io;
reg    ap_block_state33_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state34_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state35_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state36_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] reg_573;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] reg_578;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] reg_583;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] reg_588;
reg    ap_block_state10_io;
reg    ap_block_pp0_stage8_11001;
reg    ap_enable_reg_pp0_iter5;
reg   [63:0] Layer2_Neurons_CPU_read_reg_1645;
reg   [63:0] Layer1_Neurons_CPU_read_reg_1650;
wire   [0:0] icmp_ln19_fu_625_p2;
wire   [0:0] or_ln17_1_fu_704_p2;
reg   [0:0] or_ln17_1_reg_1663;
wire   [3:0] select_ln17_1_fu_716_p3;
reg   [3:0] select_ln17_1_reg_1667;
wire   [0:0] or_ln20_fu_736_p2;
reg   [0:0] or_ln20_reg_1672;
wire   [3:0] select_ln20_fu_742_p3;
reg   [3:0] select_ln20_reg_1677;
wire   [7:0] empty_62_fu_754_p2;
reg   [7:0] empty_62_reg_1682;
wire   [0:0] icmp_ln19_1_fu_780_p2;
reg   [0:0] icmp_ln19_1_reg_1712_pp0_iter1_reg;
reg   [0:0] icmp_ln19_1_reg_1712_pp0_iter2_reg;
reg   [0:0] icmp_ln19_1_reg_1712_pp0_iter3_reg;
reg   [0:0] icmp_ln19_1_reg_1712_pp0_iter4_reg;
reg   [0:0] icmp_ln19_1_reg_1712_pp0_iter5_reg;
wire   [9:0] empty_45_fu_848_p2;
reg   [9:0] empty_45_reg_1732;
wire   [4:0] tmp_1_fu_879_p3;
reg   [4:0] tmp_1_reg_1751;
reg   [31:0] Layer1_Weights_CPU_load_1_reg_1758;
reg   [63:0] gmem_addr_1_reg_1763;
reg   [31:0] Layer1_Weights_CPU_load_2_reg_1779;
reg   [31:0] Layer1_Weights_CPU_load_3_reg_1784;
reg   [31:0] Layer1_Weights_CPU_load_4_reg_1799;
reg   [31:0] Layer1_Weights_CPU_load_5_reg_1804;
reg   [31:0] Layer1_Weights_CPU_load_6_reg_1819;
reg   [31:0] Layer1_Weights_CPU_load_7_reg_1824;
reg   [31:0] Layer1_Weights_CPU_load_8_reg_1839;
reg   [31:0] Layer1_Weights_CPU_load_9_reg_1844;
reg   [63:0] gmem_addr_2_reg_1859;
reg   [31:0] Layer1_Weights_CPU_load_10_reg_1865;
reg   [31:0] Layer1_Weights_CPU_load_11_reg_1870;
reg   [31:0] Layer1_Weights_CPU_load_12_reg_1885;
reg   [31:0] Layer1_Weights_CPU_load_13_reg_1890;
reg   [31:0] Layer1_Weights_CPU_load_14_reg_1905;
reg   [31:0] Layer1_Weights_CPU_load_15_reg_1910;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] Layer1_Weights_CPU_load_16_reg_1925;
reg   [31:0] Layer1_Weights_CPU_load_17_reg_1930;
reg   [31:0] Layer1_Weights_CPU_load_18_reg_1945;
reg   [31:0] Layer1_Weights_CPU_load_19_reg_1950;
wire   [9:0] empty_46_fu_1203_p2;
reg   [9:0] empty_46_reg_1965;
wire   [9:0] empty_48_fu_1218_p2;
reg   [9:0] empty_48_reg_1970;
wire   [31:0] bitcast_ln27_fu_1255_p1;
wire   [31:0] bitcast_ln28_fu_1259_p1;
reg   [63:0] gmem_addr_3_reg_1985;
reg   [31:0] Layer1_Weights_CPU_load_20_reg_1991;
reg   [31:0] Layer1_Weights_CPU_load_21_reg_1996;
wire   [31:0] bitcast_ln28_1_fu_1304_p1;
wire   [31:0] bitcast_ln27_1_fu_1309_p1;
reg   [31:0] Layer1_Weights_CPU_load_22_reg_2021;
reg   [31:0] Layer1_Weights_CPU_load_23_reg_2026;
wire   [31:0] bitcast_ln28_2_fu_1313_p1;
wire   [31:0] bitcast_ln27_2_fu_1318_p1;
reg   [31:0] Layer1_Weights_CPU_load_24_reg_2041;
reg   [31:0] Layer1_Weights_CPU_load_25_reg_2046;
wire   [31:0] bitcast_ln28_3_fu_1322_p1;
wire   [31:0] grp_fu_544_p2;
reg   [31:0] mul_reg_2056;
wire   [31:0] bitcast_ln27_3_fu_1327_p1;
wire   [31:0] somme_fu_1334_p1;
wire   [31:0] bitcast_ln28_4_fu_1339_p1;
reg   [31:0] mul27_s_reg_2076;
wire   [31:0] bitcast_ln27_4_fu_1344_p1;
reg   [31:0] mul27_5_reg_2086;
wire   [31:0] bitcast_ln27_5_fu_1364_p1;
wire   [31:0] bitcast_ln28_5_fu_1368_p1;
reg   [63:0] gmem_addr_4_reg_2101;
reg   [31:0] mul27_6_reg_2107;
wire   [31:0] bitcast_ln28_6_fu_1393_p1;
wire   [31:0] bitcast_ln27_6_fu_1398_p1;
reg   [31:0] mul27_7_reg_2122;
wire   [31:0] bitcast_ln28_7_fu_1402_p1;
wire   [31:0] bitcast_ln27_7_fu_1407_p1;
wire   [31:0] bitcast_ln28_8_fu_1411_p1;
reg   [31:0] mul27_1_reg_2142;
wire   [31:0] bitcast_ln27_8_fu_1416_p1;
wire   [31:0] bitcast_ln28_9_fu_1420_p1;
reg   [31:0] mul27_1_1_reg_2157;
wire   [31:0] bitcast_ln27_9_fu_1425_p1;
reg   [31:0] mul27_1_2_reg_2167;
reg   [31:0] mul27_1_2_reg_2167_pp0_iter1_reg;
wire   [31:0] bitcast_ln27_10_fu_1445_p1;
wire   [31:0] bitcast_ln28_10_fu_1449_p1;
reg   [63:0] gmem_addr_5_reg_2182;
reg   [31:0] mul27_1_3_reg_2188;
reg   [31:0] mul27_1_3_reg_2188_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_11_fu_1474_p1;
wire   [31:0] bitcast_ln27_11_fu_1479_p1;
reg   [31:0] mul27_1_4_reg_2203;
reg   [31:0] mul27_1_4_reg_2203_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_12_fu_1483_p1;
wire   [31:0] bitcast_ln27_12_fu_1488_p1;
wire   [31:0] bitcast_ln28_13_fu_1492_p1;
reg   [31:0] mul27_2_reg_2223;
reg   [31:0] mul27_2_reg_2223_pp0_iter1_reg;
wire   [31:0] bitcast_ln27_13_fu_1497_p1;
wire   [31:0] bitcast_ln28_14_fu_1501_p1;
reg   [31:0] mul27_2_1_reg_2238;
reg   [31:0] mul27_2_1_reg_2238_pp0_iter1_reg;
wire   [31:0] bitcast_ln27_14_fu_1506_p1;
reg   [31:0] mul27_2_2_reg_2248;
reg   [31:0] mul27_2_2_reg_2248_pp0_iter1_reg;
wire   [31:0] bitcast_ln27_15_fu_1510_p1;
wire   [31:0] bitcast_ln28_15_fu_1514_p1;
reg   [31:0] mul27_2_3_reg_2263;
reg   [31:0] mul27_2_3_reg_2263_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_16_fu_1519_p1;
wire   [31:0] bitcast_ln27_16_fu_1524_p1;
reg   [31:0] mul27_2_4_reg_2278;
reg   [31:0] mul27_2_4_reg_2278_pp0_iter2_reg;
reg   [31:0] mul27_2_4_reg_2278_pp0_iter3_reg;
wire   [31:0] bitcast_ln28_17_fu_1528_p1;
wire   [31:0] bitcast_ln27_17_fu_1533_p1;
wire   [31:0] bitcast_ln28_18_fu_1537_p1;
reg   [31:0] mul27_3_reg_2298;
reg   [31:0] mul27_3_reg_2298_pp0_iter2_reg;
reg   [31:0] mul27_3_reg_2298_pp0_iter3_reg;
wire   [31:0] bitcast_ln27_18_fu_1542_p1;
wire   [31:0] bitcast_ln28_19_fu_1546_p1;
reg   [31:0] mul27_3_1_reg_2313;
reg   [31:0] mul27_3_1_reg_2313_pp0_iter2_reg;
reg   [31:0] mul27_3_1_reg_2313_pp0_iter3_reg;
wire   [31:0] bitcast_ln27_19_fu_1551_p1;
reg   [31:0] mul27_3_2_reg_2323;
reg   [31:0] mul27_3_2_reg_2323_pp0_iter2_reg;
reg   [31:0] mul27_3_2_reg_2323_pp0_iter3_reg;
wire   [31:0] bitcast_ln27_20_fu_1555_p1;
wire   [31:0] bitcast_ln28_20_fu_1559_p1;
reg   [31:0] mul27_3_3_reg_2338;
reg   [31:0] mul27_3_3_reg_2338_pp0_iter2_reg;
reg   [31:0] mul27_3_3_reg_2338_pp0_iter3_reg;
wire   [31:0] bitcast_ln28_21_fu_1564_p1;
wire   [31:0] bitcast_ln27_21_fu_1569_p1;
reg   [31:0] mul27_3_4_reg_2353;
reg   [31:0] mul27_3_4_reg_2353_pp0_iter2_reg;
reg   [31:0] mul27_3_4_reg_2353_pp0_iter3_reg;
wire   [31:0] bitcast_ln28_22_fu_1573_p1;
wire   [31:0] bitcast_ln27_22_fu_1578_p1;
wire   [31:0] bitcast_ln28_23_fu_1582_p1;
reg   [31:0] mul27_4_reg_2373;
reg   [31:0] mul27_4_reg_2373_pp0_iter2_reg;
reg   [31:0] mul27_4_reg_2373_pp0_iter3_reg;
wire   [31:0] bitcast_ln27_23_fu_1587_p1;
wire   [31:0] bitcast_ln28_24_fu_1591_p1;
reg   [31:0] mul27_4_1_reg_2388;
reg   [31:0] mul27_4_1_reg_2388_pp0_iter2_reg;
reg   [31:0] mul27_4_1_reg_2388_pp0_iter3_reg;
reg   [31:0] mul27_4_1_reg_2388_pp0_iter4_reg;
wire   [31:0] bitcast_ln27_24_fu_1596_p1;
reg   [31:0] mul27_4_2_reg_2398;
reg   [31:0] mul27_4_2_reg_2398_pp0_iter2_reg;
reg   [31:0] mul27_4_2_reg_2398_pp0_iter3_reg;
reg   [31:0] mul27_4_2_reg_2398_pp0_iter4_reg;
reg   [31:0] mul27_4_3_reg_2403;
reg   [31:0] mul27_4_3_reg_2403_pp0_iter2_reg;
reg   [31:0] mul27_4_3_reg_2403_pp0_iter3_reg;
reg   [31:0] mul27_4_3_reg_2403_pp0_iter4_reg;
reg   [31:0] mul27_4_4_reg_2408;
reg   [31:0] mul27_4_4_reg_2408_pp0_iter2_reg;
reg   [31:0] mul27_4_4_reg_2408_pp0_iter3_reg;
reg   [31:0] mul27_4_4_reg_2408_pp0_iter4_reg;
wire   [31:0] grp_SIGMOID_fu_533_ap_return;
reg   [31:0] tmp_reg_2413;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage7_subdone;
wire    grp_SIGMOID_fu_533_ap_start;
wire    grp_SIGMOID_fu_533_ap_done;
wire    grp_SIGMOID_fu_533_ap_idle;
wire    grp_SIGMOID_fu_533_ap_ready;
reg    grp_SIGMOID_fu_533_ap_ce;
reg    ap_block_state31_pp0_stage1_iter1_ignore_call283;
reg    ap_block_pp0_stage1_11001_ignoreCallOp775;
reg    ap_block_state32_pp0_stage2_iter1_ignore_call283;
reg    ap_block_pp0_stage2_11001_ignoreCallOp776;
reg    ap_block_state33_pp0_stage3_iter1_ignore_call283;
reg    ap_block_pp0_stage3_11001_ignoreCallOp777;
reg    ap_block_state34_pp0_stage4_iter1_ignore_call283;
reg    ap_block_pp0_stage4_11001_ignoreCallOp778;
reg    ap_block_state35_pp0_stage5_iter1_ignore_call283;
reg    ap_block_pp0_stage5_11001_ignoreCallOp779;
reg    ap_block_state36_pp0_stage6_iter1_ignore_call283;
reg    ap_block_pp0_stage6_11001_ignoreCallOp780;
reg    ap_block_state37_pp0_stage7_iter1_ignore_call283;
reg    ap_block_state177_pp0_stage7_iter6_ignore_call283;
reg    ap_block_pp0_stage7_11001_ignoreCallOp781;
reg    ap_block_pp0_stage8_11001_ignoreCallOp782;
wire    ap_block_pp0_stage9_11001_ignoreCallOp783;
wire    ap_block_pp0_stage10_11001_ignoreCallOp784;
reg    ap_block_state13_pp0_stage11_iter0_ignore_call283;
reg    ap_block_pp0_stage11_11001_ignoreCallOp785;
reg    ap_block_state14_pp0_stage12_iter0_ignore_call283;
reg    ap_block_pp0_stage12_11001_ignoreCallOp786;
reg    ap_block_state15_pp0_stage13_iter0_ignore_call283;
reg    ap_block_pp0_stage13_11001_ignoreCallOp787;
reg    ap_block_state16_pp0_stage14_iter0_ignore_call283;
reg    ap_block_pp0_stage14_11001_ignoreCallOp788;
reg    ap_block_state17_pp0_stage15_iter0_ignore_call283;
reg    ap_block_pp0_stage15_11001_ignoreCallOp789;
reg    ap_block_state18_pp0_stage16_iter0_ignore_call283;
reg    ap_block_pp0_stage16_11001_ignoreCallOp790;
reg    ap_block_state19_pp0_stage17_iter0_ignore_call283;
reg    ap_block_pp0_stage17_11001_ignoreCallOp791;
reg    ap_block_state20_pp0_stage18_iter0_ignore_call283;
reg    ap_block_pp0_stage18_11001_ignoreCallOp792;
reg    ap_block_state21_pp0_stage19_iter0_ignore_call283;
reg    ap_block_pp0_stage19_11001_ignoreCallOp793;
reg    ap_block_state22_pp0_stage20_iter0_ignore_call283;
reg    ap_block_pp0_stage20_11001_ignoreCallOp794;
reg    ap_block_state23_pp0_stage21_iter0_ignore_call283;
reg    ap_block_pp0_stage21_11001_ignoreCallOp795;
reg    ap_block_state24_pp0_stage22_iter0_ignore_call283;
reg    ap_block_pp0_stage22_11001_ignoreCallOp796;
reg    ap_block_state25_pp0_stage23_iter0_ignore_call283;
reg    ap_block_pp0_stage23_11001_ignoreCallOp797;
reg    ap_block_state26_pp0_stage24_iter0_ignore_call283;
reg    ap_block_pp0_stage24_11001_ignoreCallOp798;
reg    ap_block_state27_pp0_stage25_iter0_ignore_call283;
reg    ap_block_pp0_stage25_11001_ignoreCallOp799;
reg    ap_block_state28_pp0_stage26_iter0_ignore_call283;
reg    ap_block_pp0_stage26_11001_ignoreCallOp800;
reg    ap_block_state29_pp0_stage27_iter0_ignore_call283;
reg    ap_block_pp0_stage27_11001_ignoreCallOp801;
reg    ap_block_state30_pp0_stage0_iter1_ignore_call283;
reg    ap_block_pp0_stage0_11001_ignoreCallOp802;
reg   [0:0] ap_phi_mux_first_iter_032_phi_fu_513_p4;
reg   [0:0] ap_phi_mux_first_iter_1_phi_fu_526_p4;
reg    grp_SIGMOID_fu_533_ap_start_reg;
wire   [63:0] p_cast13_fu_831_p1;
wire   [63:0] p_cast15_fu_840_p1;
wire   [63:0] p_cast16_fu_864_p1;
wire   [63:0] p_cast17_fu_874_p1;
wire   [63:0] p_cast18_fu_937_p1;
wire   [63:0] p_cast19_fu_947_p1;
wire   [63:0] p_cast20_fu_957_p1;
wire   [63:0] p_cast21_fu_967_p1;
wire   [63:0] p_cast22_fu_977_p1;
wire   [63:0] p_cast23_fu_987_p1;
wire   [63:0] p_cast24_fu_997_p1;
wire   [63:0] p_cast25_fu_1007_p1;
wire   [63:0] p_cast26_fu_1017_p1;
wire   [63:0] p_cast27_fu_1027_p1;
wire   [63:0] p_cast28_fu_1092_p1;
wire   [63:0] p_cast29_fu_1102_p1;
wire   [63:0] p_cast30_fu_1112_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] p_cast31_fu_1122_p1;
wire   [63:0] p_cast32_fu_1132_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] p_cast33_fu_1142_p1;
wire   [63:0] p_cast34_fu_1162_p1;
wire   [63:0] p_cast14_fu_1152_p1;
wire   [63:0] p_cast35_fu_1172_p1;
wire   [63:0] p_cast36_fu_1182_p1;
wire   [63:0] p_cast37_fu_1289_p1;
wire   [63:0] zext_ln27_fu_1299_p1;
wire   [63:0] sext_ln19_fu_820_p1;
wire  signed [63:0] sext_ln28_fu_922_p1;
wire  signed [63:0] sext_ln28_1_fu_1077_p1;
wire  signed [63:0] sext_ln28_2_fu_1274_p1;
wire  signed [63:0] sext_ln28_3_fu_1383_p1;
wire  signed [63:0] sext_ln28_4_fu_1464_p1;
reg    ap_block_pp0_stage2_01001;
reg   [3:0] k_fu_180;
wire   [3:0] add_ln21_fu_760_p2;
reg   [3:0] j_fu_184;
reg   [7:0] indvar_flatten_fu_188;
wire   [7:0] select_ln20_1_fu_772_p3;
reg   [2:0] i_fu_192;
wire   [2:0] select_ln19_fu_690_p3;
reg   [9:0] indvar_flatten18_fu_196;
wire   [9:0] add_ln19_fu_631_p2;
reg   [31:0] Layer1_Weights_CPU_load2_fu_200;
reg   [31:0] Layer1_Weights_CPU_Addr_B_orig;
reg   [31:0] Layer1_Weights_CPU_Addr_A_orig;
reg   [31:0] grp_fu_540_p0;
reg   [31:0] grp_fu_540_p1;
reg   [31:0] grp_fu_544_p0;
reg   [31:0] grp_fu_544_p1;
wire   [0:0] icmp_ln20_fu_646_p2;
wire   [0:0] icmp_ln21_fu_672_p2;
wire   [0:0] xor_ln17_fu_666_p2;
wire   [2:0] add_ln19_1_fu_684_p2;
wire   [3:0] select_ln17_fu_652_p3;
wire   [0:0] and_ln17_fu_678_p2;
wire   [0:0] or_ln17_fu_660_p2;
wire   [0:0] or_ln17_2_fu_710_p2;
wire   [0:0] xor_ln20_fu_724_p2;
wire   [0:0] and_ln20_fu_730_p2;
wire   [3:0] add_ln20_fu_698_p2;
wire   [2:0] empty_62_fu_754_p0;
wire   [5:0] empty_62_fu_754_p1;
wire   [7:0] add_ln20_1_fu_766_p2;
wire   [61:0] trunc_ln_fu_811_p4;
wire   [7:0] empty_21_fu_835_p2;
wire   [3:0] empty_45_fu_848_p0;
wire   [6:0] empty_45_fu_848_p1;
wire   [7:0] empty_22_fu_859_p2;
wire   [7:0] empty_23_fu_869_p2;
wire   [9:0] p_cast11_fu_886_p1;
wire   [9:0] empty_54_fu_890_p2;
wire   [11:0] tmp_6_fu_895_p3;
wire   [63:0] p_cast43_fu_903_p1;
wire   [63:0] empty_55_fu_907_p2;
wire   [61:0] trunc_ln1_fu_912_p4;
wire   [7:0] empty_24_fu_932_p2;
wire   [7:0] empty_25_fu_942_p2;
wire   [7:0] empty_26_fu_952_p2;
wire   [7:0] empty_27_fu_962_p2;
wire   [7:0] empty_28_fu_972_p2;
wire   [7:0] empty_29_fu_982_p2;
wire   [7:0] empty_30_fu_992_p2;
wire   [7:0] empty_31_fu_1002_p2;
wire   [7:0] empty_32_fu_1012_p2;
wire   [7:0] empty_33_fu_1022_p2;
wire   [5:0] p_cast9_fu_1032_p1;
wire   [5:0] tmp4_fu_1035_p2;
wire   [9:0] tmp4_cast_fu_1041_p1;
wire   [9:0] empty_52_fu_1045_p2;
wire   [11:0] tmp_5_fu_1050_p3;
wire   [63:0] p_cast42_fu_1058_p1;
wire   [63:0] empty_53_fu_1062_p2;
wire   [61:0] trunc_ln28_1_fu_1067_p4;
wire   [7:0] empty_34_fu_1087_p2;
wire   [7:0] empty_35_fu_1097_p2;
wire   [7:0] empty_36_fu_1107_p2;
wire   [7:0] empty_37_fu_1117_p2;
wire   [7:0] empty_38_fu_1127_p2;
wire   [7:0] empty_39_fu_1137_p2;
wire   [7:0] empty_20_fu_1147_p2;
wire   [7:0] empty_40_fu_1157_p2;
wire   [7:0] empty_41_fu_1167_p2;
wire   [7:0] empty_42_fu_1177_p2;
wire   [7:0] p_cast_fu_1190_p1;
wire   [7:0] tmp1_fu_1193_p2;
wire   [9:0] tmp1_cast_fu_1199_p1;
wire   [6:0] p_cast6_fu_1187_p1;
wire   [6:0] tmp2_fu_1208_p2;
wire   [9:0] tmp2_cast_fu_1214_p1;
wire   [6:0] tmp3_fu_1223_p2;
wire   [9:0] tmp3_cast_fu_1229_p1;
wire   [9:0] empty_50_fu_1233_p2;
wire   [11:0] tmp_4_fu_1238_p3;
wire   [63:0] p_cast41_fu_1246_p1;
wire   [63:0] empty_51_fu_1250_p2;
wire   [61:0] trunc_ln28_2_fu_1264_p4;
wire   [7:0] empty_43_fu_1284_p2;
wire   [7:0] empty_44_fu_1294_p2;
wire   [11:0] tmp_3_fu_1348_p3;
wire   [63:0] p_cast40_fu_1355_p1;
wire   [63:0] empty_49_fu_1359_p2;
wire   [61:0] trunc_ln28_3_fu_1373_p4;
wire   [11:0] tmp_2_fu_1429_p3;
wire   [63:0] p_cast39_fu_1436_p1;
wire   [63:0] empty_47_fu_1440_p2;
wire   [61:0] trunc_ln28_4_fu_1454_p4;
reg    grp_fu_540_ce;
reg    grp_fu_544_ce;
wire    ap_CS_fsm_state178;
reg   [29:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state178_blk;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] empty_45_fu_848_p00;
wire   [7:0] empty_62_fu_754_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 grp_SIGMOID_fu_533_ap_start_reg = 1'b0;
#0 k_fu_180 = 4'd0;
#0 j_fu_184 = 4'd0;
#0 indvar_flatten_fu_188 = 8'd0;
#0 i_fu_192 = 3'd0;
#0 indvar_flatten18_fu_196 = 10'd0;
#0 Layer1_Weights_CPU_load2_fu_200 = 32'd0;
end

calculateLayer2_SIGMOID grp_SIGMOID_fu_533(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_SIGMOID_fu_533_ap_start),
    .ap_done(grp_SIGMOID_fu_533_ap_done),
    .ap_idle(grp_SIGMOID_fu_533_ap_idle),
    .ap_ready(grp_SIGMOID_fu_533_ap_ready),
    .ap_ce(grp_SIGMOID_fu_533_ap_ce),
    .x(reg_588),
    .ap_return(grp_SIGMOID_fu_533_ap_return)
);

calculateLayer2_CTRL_bus_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
CTRL_bus_s_axi_U(
    .AWVALID(s_axi_CTRL_bus_AWVALID),
    .AWREADY(s_axi_CTRL_bus_AWREADY),
    .AWADDR(s_axi_CTRL_bus_AWADDR),
    .WVALID(s_axi_CTRL_bus_WVALID),
    .WREADY(s_axi_CTRL_bus_WREADY),
    .WDATA(s_axi_CTRL_bus_WDATA),
    .WSTRB(s_axi_CTRL_bus_WSTRB),
    .ARVALID(s_axi_CTRL_bus_ARVALID),
    .ARREADY(s_axi_CTRL_bus_ARREADY),
    .ARADDR(s_axi_CTRL_bus_ARADDR),
    .RVALID(s_axi_CTRL_bus_RVALID),
    .RREADY(s_axi_CTRL_bus_RREADY),
    .RDATA(s_axi_CTRL_bus_RDATA),
    .RRESP(s_axi_CTRL_bus_RRESP),
    .BVALID(s_axi_CTRL_bus_BVALID),
    .BREADY(s_axi_CTRL_bus_BREADY),
    .BRESP(s_axi_CTRL_bus_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .Layer1_Neurons_CPU(Layer1_Neurons_CPU),
    .Layer2_Neurons_CPU(Layer2_Neurons_CPU),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

calculateLayer2_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(32'd5),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(sext_ln19_fu_820_p1),
    .I_AWLEN(32'd1014),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

calculateLayer2_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_540_p0),
    .din1(grp_fu_540_p1),
    .ce(grp_fu_540_ce),
    .dout(grp_fu_540_p2)
);

calculateLayer2_fmul_32ns_32ns_32_4_max_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_x_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_544_p0),
    .din1(grp_fu_544_p1),
    .ce(grp_fu_544_ce),
    .dout(grp_fu_544_p2)
);

calculateLayer2_mul_3ns_6ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_3ns_6ns_8_1_1_U11(
    .din0(empty_62_fu_754_p0),
    .din1(empty_62_fu_754_p1),
    .dout(empty_62_fu_754_p2)
);

calculateLayer2_mul_4ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_4ns_7ns_10_1_1_U12(
    .din0(empty_45_fu_848_p0),
    .din1(empty_45_fu_848_p1),
    .dout(empty_45_fu_848_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone)) | ((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone)))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_SIGMOID_fu_533_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_SIGMOID_fu_533_ap_start_reg <= 1'b1;
        end else if ((grp_SIGMOID_fu_533_ap_ready == 1'b1)) begin
            grp_SIGMOID_fu_533_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_iter_032_reg_509 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_iter_032_reg_509 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_iter_1_reg_522 <= or_ln20_reg_1672;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_iter_1_reg_522 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_192 <= 3'd0;
    end else if (((icmp_ln19_fu_625_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_fu_192 <= select_ln19_fu_690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten18_fu_196 <= 10'd0;
    end else if (((icmp_ln19_fu_625_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten18_fu_196 <= add_ln19_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_188 <= 8'd0;
    end else if (((icmp_ln19_fu_625_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_fu_188 <= select_ln20_1_fu_772_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_184 <= 4'd0;
    end else if (((icmp_ln19_fu_625_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_fu_184 <= select_ln20_fu_742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_180 <= 4'd0;
    end else if (((icmp_ln19_fu_625_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_fu_180 <= add_ln21_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Layer1_Neurons_CPU_read_reg_1650 <= Layer1_Neurons_CPU;
        Layer2_Neurons_CPU_read_reg_1645 <= Layer2_Neurons_CPU;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln20_reg_1672 == 1'd1) & (or_ln17_1_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load2_fu_200 <= Layer1_Weights_CPU_Dout_B;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_10_reg_1865 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_11_reg_1870 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_12_reg_1885 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_13_reg_1890 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_14_reg_1905 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_15_reg_1910 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_16_reg_1925 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_17_reg_1930 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_18_reg_1945 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_19_reg_1950 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_1_reg_1758 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_20_reg_1991 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_21_reg_1996 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_22_reg_2021 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_23_reg_2026 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_24_reg_2041 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_25_reg_2046 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_2_reg_1779 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_3_reg_1784 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_4_reg_1799 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_5_reg_1804 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_6_reg_1819 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_7_reg_1824 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        Layer1_Weights_CPU_load_8_reg_1839 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_9_reg_1844 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_45_reg_1732 <= empty_45_fu_848_p2;
        mul27_2_4_reg_2278_pp0_iter2_reg <= mul27_2_4_reg_2278;
        mul27_2_4_reg_2278_pp0_iter3_reg <= mul27_2_4_reg_2278_pp0_iter2_reg;
        tmp_reg_2413 <= grp_SIGMOID_fu_533_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        empty_46_reg_1965 <= empty_46_fu_1203_p2;
        empty_48_reg_1970 <= empty_48_fu_1218_p2;
        gmem_addr_3_reg_1985 <= sext_ln28_2_fu_1274_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_62_reg_1682 <= empty_62_fu_754_p2;
        icmp_ln19_1_reg_1712 <= icmp_ln19_1_fu_780_p2;
        icmp_ln19_1_reg_1712_pp0_iter1_reg <= icmp_ln19_1_reg_1712;
        icmp_ln19_1_reg_1712_pp0_iter2_reg <= icmp_ln19_1_reg_1712_pp0_iter1_reg;
        icmp_ln19_1_reg_1712_pp0_iter3_reg <= icmp_ln19_1_reg_1712_pp0_iter2_reg;
        icmp_ln19_1_reg_1712_pp0_iter4_reg <= icmp_ln19_1_reg_1712_pp0_iter3_reg;
        icmp_ln19_1_reg_1712_pp0_iter5_reg <= icmp_ln19_1_reg_1712_pp0_iter4_reg;
        icmp_ln19_1_reg_1712_pp0_iter6_reg <= icmp_ln19_1_reg_1712_pp0_iter5_reg;
        icmp_ln19_reg_1659 <= icmp_ln19_fu_625_p2;
        mul27_2_3_reg_2263_pp0_iter2_reg <= mul27_2_3_reg_2263;
        or_ln17_1_reg_1663 <= or_ln17_1_fu_704_p2;
        select_ln17_1_reg_1667 <= select_ln17_1_fu_716_p3;
        select_ln20_reg_1677 <= select_ln20_fu_742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        gmem_addr_1_reg_1763 <= sext_ln28_fu_922_p1;
        mul27_3_reg_2298_pp0_iter2_reg <= mul27_3_reg_2298;
        mul27_3_reg_2298_pp0_iter3_reg <= mul27_3_reg_2298_pp0_iter2_reg;
        tmp_1_reg_1751[4 : 1] <= tmp_1_fu_879_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        gmem_addr_2_reg_1859 <= sext_ln28_1_fu_1077_p1;
        mul27_4_reg_2373_pp0_iter2_reg <= mul27_4_reg_2373;
        mul27_4_reg_2373_pp0_iter3_reg <= mul27_4_reg_2373_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        gmem_addr_4_reg_2101 <= sext_ln28_3_fu_1383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        gmem_addr_5_reg_2182 <= sext_ln28_4_fu_1464_p1;
        mul27_1_2_reg_2167_pp0_iter1_reg <= mul27_1_2_reg_2167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_1_1_reg_2157 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_1_2_reg_2167 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_1_3_reg_2188 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul27_1_3_reg_2188_pp0_iter1_reg <= mul27_1_3_reg_2188;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_1_4_reg_2203 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul27_1_4_reg_2203_pp0_iter1_reg <= mul27_1_4_reg_2203;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_1_reg_2142 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_2_1_reg_2238 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001))) begin
        mul27_2_1_reg_2238_pp0_iter1_reg <= mul27_2_1_reg_2238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_2_2_reg_2248 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001))) begin
        mul27_2_2_reg_2248_pp0_iter1_reg <= mul27_2_2_reg_2248;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul27_2_3_reg_2263 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul27_2_4_reg_2278 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_2_reg_2223 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        mul27_2_reg_2223_pp0_iter1_reg <= mul27_2_reg_2223;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul27_3_1_reg_2313 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul27_3_1_reg_2313_pp0_iter2_reg <= mul27_3_1_reg_2313;
        mul27_3_1_reg_2313_pp0_iter3_reg <= mul27_3_1_reg_2313_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        mul27_3_2_reg_2323 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        mul27_3_2_reg_2323_pp0_iter2_reg <= mul27_3_2_reg_2323;
        mul27_3_2_reg_2323_pp0_iter3_reg <= mul27_3_2_reg_2323_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul27_3_3_reg_2338 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul27_3_3_reg_2338_pp0_iter2_reg <= mul27_3_3_reg_2338;
        mul27_3_3_reg_2338_pp0_iter3_reg <= mul27_3_3_reg_2338_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul27_3_4_reg_2353 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul27_3_4_reg_2353_pp0_iter2_reg <= mul27_3_4_reg_2353;
        mul27_3_4_reg_2353_pp0_iter3_reg <= mul27_3_4_reg_2353_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul27_3_reg_2298 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul27_4_1_reg_2388 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul27_4_1_reg_2388_pp0_iter2_reg <= mul27_4_1_reg_2388;
        mul27_4_1_reg_2388_pp0_iter3_reg <= mul27_4_1_reg_2388_pp0_iter2_reg;
        mul27_4_1_reg_2388_pp0_iter4_reg <= mul27_4_1_reg_2388_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        mul27_4_2_reg_2398 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        mul27_4_2_reg_2398_pp0_iter2_reg <= mul27_4_2_reg_2398;
        mul27_4_2_reg_2398_pp0_iter3_reg <= mul27_4_2_reg_2398_pp0_iter2_reg;
        mul27_4_2_reg_2398_pp0_iter4_reg <= mul27_4_2_reg_2398_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul27_4_3_reg_2403 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul27_4_3_reg_2403_pp0_iter2_reg <= mul27_4_3_reg_2403;
        mul27_4_3_reg_2403_pp0_iter3_reg <= mul27_4_3_reg_2403_pp0_iter2_reg;
        mul27_4_3_reg_2403_pp0_iter4_reg <= mul27_4_3_reg_2403_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        mul27_4_4_reg_2408 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        mul27_4_4_reg_2408_pp0_iter2_reg <= mul27_4_4_reg_2408;
        mul27_4_4_reg_2408_pp0_iter3_reg <= mul27_4_4_reg_2408_pp0_iter2_reg;
        mul27_4_4_reg_2408_pp0_iter4_reg <= mul27_4_4_reg_2408_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        mul27_4_reg_2373 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_5_reg_2086 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_6_reg_2107 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_7_reg_2122 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul27_s_reg_2076 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_reg_2056 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        or_ln20_reg_1672 <= or_ln20_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_548 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_552 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_556 <= grp_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_561 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_565 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_569 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        reg_573 <= grp_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        reg_578 <= grp_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)))) begin
        reg_583 <= grp_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)))) begin
        reg_588 <= grp_fu_540_p2;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            Layer1_Weights_CPU_Addr_A_orig = zext_ln27_fu_1299_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast36_fu_1182_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast14_fu_1152_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast33_fu_1142_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast31_fu_1122_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast29_fu_1102_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast27_fu_1027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast25_fu_1007_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast23_fu_987_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast21_fu_967_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast19_fu_947_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast17_fu_874_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast15_fu_840_p1;
        end else begin
            Layer1_Weights_CPU_Addr_A_orig = 'bx;
        end
    end else begin
        Layer1_Weights_CPU_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast37_fu_1289_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast35_fu_1172_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast34_fu_1162_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast32_fu_1132_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast30_fu_1112_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast28_fu_1092_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast26_fu_1017_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast24_fu_997_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast22_fu_977_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast20_fu_957_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast18_fu_937_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast16_fu_864_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast13_fu_831_p1;
        end else begin
            Layer1_Weights_CPU_Addr_B_orig = 'bx;
        end
    end else begin
        Layer1_Weights_CPU_Addr_B_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 
    == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        Layer1_Weights_CPU_EN_A = 1'b1;
    end else begin
        Layer1_Weights_CPU_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 
    == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        Layer1_Weights_CPU_EN_B = 1'b1;
    end else begin
        Layer1_Weights_CPU_EN_B = 1'b0;
    end
end

assign ap_ST_fsm_state178_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln19_fu_625_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state178)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_first_iter_032_phi_fu_513_p4 = 1'd0;
    end else begin
        ap_phi_mux_first_iter_032_phi_fu_513_p4 = first_iter_032_reg_509;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_first_iter_1_phi_fu_526_p4 = or_ln20_reg_1672;
    end else begin
        ap_phi_mux_first_iter_1_phi_fu_526_p4 = first_iter_1_reg_522;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state178)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln19_reg_1659 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
            gmem_ARADDR = gmem_addr_5_reg_2182;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
            gmem_ARADDR = gmem_addr_4_reg_2101;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
            gmem_ARADDR = gmem_addr_3_reg_1985;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
            gmem_ARADDR = gmem_addr_2_reg_1859;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
            gmem_ARADDR = gmem_addr_1_reg_1763;
        end else begin
            gmem_ARADDR = 'bx;
        end
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage23) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_writereq_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln19_1_reg_1712_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == 
    ap_CS_fsm_pp0_stage26) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (icmp_ln19_reg_1659 
    == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage23) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (first_iter_032_reg_509 == 1'd1) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln19_1_reg_1712_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (icmp_ln19_reg_1659 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 
    == ap_CS_fsm_pp0_stage18) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln19_reg_1659 == 1'd0) & (1'b0 == ap_block_pp0_stage11) 
    & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp784)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp783)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp780)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp779)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp778)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp802)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp801)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp800)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp799)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp798)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp797)) | ((1'b1 == ap_CS_fsm_pp0_stage22) 
    & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp796)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp795)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp794)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp793)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp792)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp791)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp790)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp782)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp789)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp788)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp787)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp786)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp785)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp777)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp781)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp776)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp775)))) begin
        grp_SIGMOID_fu_533_ap_ce = 1'b1;
    end else begin
        grp_SIGMOID_fu_533_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_540_ce = 1'b1;
    end else begin
        grp_fu_540_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_540_p0 = reg_588;
    end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_fu_540_p0 = reg_583;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_540_p0 = reg_578;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)))) begin
        grp_fu_540_p0 = reg_573;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_540_p0 = reg_556;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_540_p0 = somme_fu_1334_p1;
    end else begin
        grp_fu_540_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24))) begin
        grp_fu_540_p1 = mul27_4_4_reg_2408_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_540_p1 = mul27_4_3_reg_2403_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_540_p1 = mul27_4_2_reg_2398_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_540_p1 = mul27_4_1_reg_2388_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_540_p1 = mul27_4_reg_2373_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27))) begin
        grp_fu_540_p1 = mul27_3_4_reg_2353_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_540_p1 = mul27_3_3_reg_2338_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_540_p1 = mul27_3_2_reg_2323_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_540_p1 = mul27_3_1_reg_2313_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_540_p1 = mul27_3_reg_2298_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_540_p1 = mul27_2_4_reg_2278_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25))) begin
        grp_fu_540_p1 = mul27_2_3_reg_2263_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
        grp_fu_540_p1 = mul27_2_2_reg_2248_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_540_p1 = mul27_2_1_reg_2238_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_540_p1 = mul27_2_reg_2223_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_540_p1 = mul27_1_4_reg_2203_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_540_p1 = mul27_1_3_reg_2188_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_540_p1 = mul27_1_2_reg_2167_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
        grp_fu_540_p1 = mul27_1_1_reg_2157;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_540_p1 = mul27_1_reg_2142;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_540_p1 = mul27_7_reg_2122;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_540_p1 = mul27_6_reg_2107;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_540_p1 = mul27_5_reg_2086;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_540_p1 = mul27_s_reg_2076;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_540_p1 = mul_reg_2056;
    end else begin
        grp_fu_540_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_544_ce = 1'b1;
    end else begin
        grp_fu_544_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_544_p0 = bitcast_ln27_24_fu_1596_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_544_p0 = bitcast_ln27_23_fu_1587_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_544_p0 = bitcast_ln27_22_fu_1578_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_544_p0 = bitcast_ln27_21_fu_1569_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_544_p0 = bitcast_ln27_20_fu_1555_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_544_p0 = bitcast_ln27_19_fu_1551_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_544_p0 = bitcast_ln27_18_fu_1542_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_544_p0 = bitcast_ln27_17_fu_1533_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_544_p0 = bitcast_ln27_16_fu_1524_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_15_fu_1510_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_14_fu_1506_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_13_fu_1497_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_12_fu_1488_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_11_fu_1479_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_10_fu_1445_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_9_fu_1425_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_8_fu_1416_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_7_fu_1407_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_6_fu_1398_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_5_fu_1364_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_4_fu_1344_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_3_fu_1327_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_2_fu_1318_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_1_fu_1309_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p0 = bitcast_ln27_fu_1255_p1;
    end else begin
        grp_fu_544_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_544_p1 = bitcast_ln28_24_fu_1591_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_544_p1 = bitcast_ln28_23_fu_1582_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_544_p1 = bitcast_ln28_22_fu_1573_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_544_p1 = bitcast_ln28_21_fu_1564_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_544_p1 = bitcast_ln28_20_fu_1559_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_544_p1 = bitcast_ln28_19_fu_1546_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_544_p1 = bitcast_ln28_18_fu_1537_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_544_p1 = bitcast_ln28_17_fu_1528_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_544_p1 = bitcast_ln28_16_fu_1519_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_15_fu_1514_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_14_fu_1501_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_13_fu_1492_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_12_fu_1483_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_11_fu_1474_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_10_fu_1449_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_9_fu_1420_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_8_fu_1411_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_7_fu_1402_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_6_fu_1393_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_5_fu_1368_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_4_fu_1339_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_3_fu_1322_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_2_fu_1313_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_1_fu_1304_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_544_p1 = bitcast_ln28_fu_1259_p1;
    end else begin
        grp_fu_544_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln19_fu_625_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln19_fu_625_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state178;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone)) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state178;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Layer1_Weights_CPU_Addr_A = Layer1_Weights_CPU_Addr_A_orig << 32'd2;

assign Layer1_Weights_CPU_Addr_B = Layer1_Weights_CPU_Addr_B_orig << 32'd2;

assign Layer1_Weights_CPU_Clk_A = ap_clk;

assign Layer1_Weights_CPU_Clk_B = ap_clk;

assign Layer1_Weights_CPU_Din_A = 32'd0;

assign Layer1_Weights_CPU_Din_B = 32'd0;

assign Layer1_Weights_CPU_Rst_A = ap_rst_n_inv;

assign Layer1_Weights_CPU_Rst_B = ap_rst_n_inv;

assign Layer1_Weights_CPU_WEN_A = 4'd0;

assign Layer1_Weights_CPU_WEN_B = 4'd0;

assign add_ln19_1_fu_684_p2 = (i_fu_192 + 3'd1);

assign add_ln19_fu_631_p2 = (indvar_flatten18_fu_196 + 10'd1);

assign add_ln20_1_fu_766_p2 = (indvar_flatten_fu_188 + 8'd1);

assign add_ln20_fu_698_p2 = (select_ln17_fu_652_p3 + 4'd1);

assign add_ln21_fu_760_p2 = (select_ln17_1_fu_716_p3 + 4'd1);

assign and_ln17_fu_678_p2 = (xor_ln17_fu_666_p2 & icmp_ln21_fu_672_p2);

assign and_ln20_fu_730_p2 = (xor_ln20_fu_724_p2 & ap_phi_mux_first_iter_1_phi_fu_526_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state178 = ap_CS_fsm[32'd29];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_block_state30_pp0_stage0_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp802 = ((1'b1 == ap_block_state30_pp0_stage0_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_block_state30_pp0_stage0_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp784 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((1'b1 == ap_block_state13_pp0_stage11_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp785 = ((1'b1 == ap_block_state13_pp0_stage11_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b1 == ap_block_state13_pp0_stage11_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((1'b1 == ap_block_state14_pp0_stage12_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp786 = ((1'b1 == ap_block_state14_pp0_stage12_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b1 == ap_block_state14_pp0_stage12_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | (1'b1 == ap_block_state15_pp0_stage13_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp787 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | (1'b1 == ap_block_state15_pp0_stage13_iter0_ignore_call283)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | (1'b1 == ap_block_state15_pp0_stage13_iter0)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((1'b1 == ap_block_state16_pp0_stage14_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp788 = ((1'b1 == ap_block_state16_pp0_stage14_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((1'b1 == ap_block_state16_pp0_stage14_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((1'b1 == ap_block_state17_pp0_stage15_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp789 = ((1'b1 == ap_block_state17_pp0_stage15_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((1'b1 == ap_block_state17_pp0_stage15_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((1'b1 == ap_block_state18_pp0_stage16_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp790 = ((1'b1 == ap_block_state18_pp0_stage16_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((1'b1 == ap_block_state18_pp0_stage16_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((1'b1 == ap_block_state19_pp0_stage17_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp791 = ((1'b1 == ap_block_state19_pp0_stage17_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((1'b1 == ap_block_state19_pp0_stage17_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | (1'b1 == ap_block_state20_pp0_stage18_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp792 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | (1'b1 == ap_block_state20_pp0_stage18_iter0_ignore_call283)));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | (1'b1 == ap_block_state20_pp0_stage18_iter0)));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((1'b1 == ap_block_state21_pp0_stage19_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp793 = ((1'b1 == ap_block_state21_pp0_stage19_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((1'b1 == ap_block_state21_pp0_stage19_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state31_pp0_stage1_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp775 = (((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_block_state31_pp0_stage1_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state31_pp0_stage1_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((1'b1 == ap_block_state22_pp0_stage20_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp794 = ((1'b1 == ap_block_state22_pp0_stage20_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((1'b1 == ap_block_state22_pp0_stage20_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((1'b1 == ap_block_state23_pp0_stage21_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp795 = ((1'b1 == ap_block_state23_pp0_stage21_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((1'b1 == ap_block_state23_pp0_stage21_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((1'b1 == ap_block_state24_pp0_stage22_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp796 = ((1'b1 == ap_block_state24_pp0_stage22_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((1'b1 == ap_block_state24_pp0_stage22_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | (1'b1 == ap_block_state25_pp0_stage23_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp797 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | (1'b1 == ap_block_state25_pp0_stage23_iter0_ignore_call283)));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | (1'b1 == ap_block_state25_pp0_stage23_iter0)));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((1'b1 == ap_block_state26_pp0_stage24_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp798 = ((1'b1 == ap_block_state26_pp0_stage24_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((1'b1 == ap_block_state26_pp0_stage24_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((1'b1 == ap_block_state27_pp0_stage25_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp799 = ((1'b1 == ap_block_state27_pp0_stage25_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((1'b1 == ap_block_state27_pp0_stage25_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((1'b1 == ap_block_state28_pp0_stage26_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp800 = ((1'b1 == ap_block_state28_pp0_stage26_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((1'b1 == ap_block_state28_pp0_stage26_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((1'b1 == ap_block_state29_pp0_stage27_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp801 = ((1'b1 == ap_block_state29_pp0_stage27_iter0_ignore_call283) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((1'b1 == ap_block_state29_pp0_stage27_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((1'b1 == ap_block_state32_pp0_stage2_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b1 == ap_block_state32_pp0_stage2_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp776 = (((gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b1 == ap_block_state32_pp0_stage2_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b1 == ap_block_state32_pp0_stage2_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_block_state33_pp0_stage3_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp777 = (((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_block_state33_pp0_stage3_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_block_state33_pp0_stage3_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b1 == ap_block_state34_pp0_stage4_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp778 = ((1'b1 == ap_block_state34_pp0_stage4_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_block_state34_pp0_stage4_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b1 == ap_block_state35_pp0_stage5_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp779 = ((1'b1 == ap_block_state35_pp0_stage5_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b1 == ap_block_state35_pp0_stage5_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b1 == ap_block_state36_pp0_stage6_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp780 = ((1'b1 == ap_block_state36_pp0_stage6_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b1 == ap_block_state36_pp0_stage6_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b1 == ap_block_state177_pp0_stage7_iter6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b1 == ap_block_state37_pp0_stage7_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp781 = (((1'b1 == ap_block_state177_pp0_stage7_iter6_ignore_call283) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b1 == ap_block_state37_pp0_stage7_iter1_ignore_call283) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b1 == ap_block_state177_pp0_stage7_iter6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b1 == ap_block_state37_pp0_stage7_iter1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp782 = ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp783 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10_io = ((gmem_ARREADY == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io = ((gmem_ARREADY == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state177_pp0_stage7_iter6 = ((gmem_BVALID == 1'b0) & (icmp_ln19_1_reg_1712_pp0_iter6_reg == 1'd1));
end

always @ (*) begin
    ap_block_state177_pp0_stage7_iter6_ignore_call283 = ((gmem_BVALID == 1'b0) & (icmp_ln19_1_reg_1712_pp0_iter6_reg == 1'd1));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage16_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage16_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage17_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage17_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state20_io = ((gmem_ARREADY == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage18_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage18_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state21_pp0_stage19_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state21_pp0_stage19_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state22_pp0_stage20_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state22_pp0_stage20_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage21_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage21_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage22_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage22_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state25_io = ((gmem_ARREADY == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state25_pp0_stage23_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state25_pp0_stage23_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state26_pp0_stage24_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state26_pp0_stage24_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state27_pp0_stage25_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state27_pp0_stage25_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state28_pp0_stage26_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state28_pp0_stage26_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state29_pp0_stage27_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state29_pp0_stage27_iter0_ignore_call283 = ((gmem_RVALID == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_block_state30_pp0_stage0_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage0_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage1_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage1_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage2_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage2_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state33_pp0_stage3_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state33_pp0_stage3_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage4_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage4_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state35_pp0_stage5_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state35_pp0_stage5_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state36_pp0_stage6_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state36_pp0_stage6_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state37_pp0_stage7_iter1 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state37_pp0_stage7_iter1_ignore_call283 = (gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state3_io = ((ap_predicate_op248_writereq_state3 == 1'b1) & (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((gmem_ARREADY == 1'b0) & (icmp_ln19_reg_1659 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op248_writereq_state3 = ((first_iter_032_reg_509 == 1'd1) & (icmp_ln19_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln27_10_fu_1445_p1 = Layer1_Weights_CPU_load_11_reg_1870;

assign bitcast_ln27_11_fu_1479_p1 = Layer1_Weights_CPU_load_12_reg_1885;

assign bitcast_ln27_12_fu_1488_p1 = Layer1_Weights_CPU_load_13_reg_1890;

assign bitcast_ln27_13_fu_1497_p1 = Layer1_Weights_CPU_load_14_reg_1905;

assign bitcast_ln27_14_fu_1506_p1 = Layer1_Weights_CPU_load_15_reg_1910;

assign bitcast_ln27_15_fu_1510_p1 = Layer1_Weights_CPU_load_16_reg_1925;

assign bitcast_ln27_16_fu_1524_p1 = Layer1_Weights_CPU_load_17_reg_1930;

assign bitcast_ln27_17_fu_1533_p1 = Layer1_Weights_CPU_load_18_reg_1945;

assign bitcast_ln27_18_fu_1542_p1 = Layer1_Weights_CPU_load_19_reg_1950;

assign bitcast_ln27_19_fu_1551_p1 = Layer1_Weights_CPU_load_20_reg_1991;

assign bitcast_ln27_1_fu_1309_p1 = Layer1_Weights_CPU_load_2_reg_1779;

assign bitcast_ln27_20_fu_1555_p1 = Layer1_Weights_CPU_load_21_reg_1996;

assign bitcast_ln27_21_fu_1569_p1 = Layer1_Weights_CPU_load_22_reg_2021;

assign bitcast_ln27_22_fu_1578_p1 = Layer1_Weights_CPU_load_23_reg_2026;

assign bitcast_ln27_23_fu_1587_p1 = Layer1_Weights_CPU_load_24_reg_2041;

assign bitcast_ln27_24_fu_1596_p1 = Layer1_Weights_CPU_load_25_reg_2046;

assign bitcast_ln27_2_fu_1318_p1 = Layer1_Weights_CPU_load_3_reg_1784;

assign bitcast_ln27_3_fu_1327_p1 = Layer1_Weights_CPU_load_4_reg_1799;

assign bitcast_ln27_4_fu_1344_p1 = Layer1_Weights_CPU_load_5_reg_1804;

assign bitcast_ln27_5_fu_1364_p1 = Layer1_Weights_CPU_load_6_reg_1819;

assign bitcast_ln27_6_fu_1398_p1 = Layer1_Weights_CPU_load_7_reg_1824;

assign bitcast_ln27_7_fu_1407_p1 = Layer1_Weights_CPU_load_8_reg_1839;

assign bitcast_ln27_8_fu_1416_p1 = Layer1_Weights_CPU_load_9_reg_1844;

assign bitcast_ln27_9_fu_1425_p1 = Layer1_Weights_CPU_load_10_reg_1865;

assign bitcast_ln27_fu_1255_p1 = Layer1_Weights_CPU_load_1_reg_1758;

assign bitcast_ln28_10_fu_1449_p1 = reg_561;

assign bitcast_ln28_11_fu_1474_p1 = reg_561;

assign bitcast_ln28_12_fu_1483_p1 = reg_561;

assign bitcast_ln28_13_fu_1492_p1 = reg_561;

assign bitcast_ln28_14_fu_1501_p1 = reg_561;

assign bitcast_ln28_15_fu_1514_p1 = reg_565;

assign bitcast_ln28_16_fu_1519_p1 = reg_565;

assign bitcast_ln28_17_fu_1528_p1 = reg_565;

assign bitcast_ln28_18_fu_1537_p1 = reg_565;

assign bitcast_ln28_19_fu_1546_p1 = reg_565;

assign bitcast_ln28_1_fu_1304_p1 = reg_548;

assign bitcast_ln28_20_fu_1559_p1 = reg_569;

assign bitcast_ln28_21_fu_1564_p1 = reg_569;

assign bitcast_ln28_22_fu_1573_p1 = reg_569;

assign bitcast_ln28_23_fu_1582_p1 = reg_569;

assign bitcast_ln28_24_fu_1591_p1 = reg_569;

assign bitcast_ln28_2_fu_1313_p1 = reg_548;

assign bitcast_ln28_3_fu_1322_p1 = reg_548;

assign bitcast_ln28_4_fu_1339_p1 = reg_548;

assign bitcast_ln28_5_fu_1368_p1 = reg_552;

assign bitcast_ln28_6_fu_1393_p1 = reg_552;

assign bitcast_ln28_7_fu_1402_p1 = reg_552;

assign bitcast_ln28_8_fu_1411_p1 = reg_552;

assign bitcast_ln28_9_fu_1420_p1 = reg_552;

assign bitcast_ln28_fu_1259_p1 = reg_548;

assign empty_20_fu_1147_p2 = (empty_62_reg_1682 + 8'd21);

assign empty_21_fu_835_p2 = (empty_62_reg_1682 | 8'd1);

assign empty_22_fu_859_p2 = (empty_62_reg_1682 + 8'd2);

assign empty_23_fu_869_p2 = (empty_62_reg_1682 + 8'd3);

assign empty_24_fu_932_p2 = (empty_62_reg_1682 + 8'd4);

assign empty_25_fu_942_p2 = (empty_62_reg_1682 + 8'd5);

assign empty_26_fu_952_p2 = (empty_62_reg_1682 + 8'd6);

assign empty_27_fu_962_p2 = (empty_62_reg_1682 + 8'd7);

assign empty_28_fu_972_p2 = (empty_62_reg_1682 + 8'd8);

assign empty_29_fu_982_p2 = (empty_62_reg_1682 + 8'd9);

assign empty_30_fu_992_p2 = (empty_62_reg_1682 + 8'd10);

assign empty_31_fu_1002_p2 = (empty_62_reg_1682 + 8'd11);

assign empty_32_fu_1012_p2 = (empty_62_reg_1682 + 8'd12);

assign empty_33_fu_1022_p2 = (empty_62_reg_1682 + 8'd13);

assign empty_34_fu_1087_p2 = (empty_62_reg_1682 + 8'd14);

assign empty_35_fu_1097_p2 = (empty_62_reg_1682 + 8'd15);

assign empty_36_fu_1107_p2 = (empty_62_reg_1682 + 8'd16);

assign empty_37_fu_1117_p2 = (empty_62_reg_1682 + 8'd17);

assign empty_38_fu_1127_p2 = (empty_62_reg_1682 + 8'd18);

assign empty_39_fu_1137_p2 = (empty_62_reg_1682 + 8'd19);

assign empty_40_fu_1157_p2 = (empty_62_reg_1682 + 8'd20);

assign empty_41_fu_1167_p2 = (empty_62_reg_1682 + 8'd22);

assign empty_42_fu_1177_p2 = (empty_62_reg_1682 + 8'd23);

assign empty_43_fu_1284_p2 = (empty_62_reg_1682 + 8'd24);

assign empty_44_fu_1294_p2 = (empty_62_reg_1682 + 8'd25);

assign empty_45_fu_848_p0 = empty_45_fu_848_p00;

assign empty_45_fu_848_p00 = select_ln20_reg_1677;

assign empty_45_fu_848_p1 = 10'd58;

assign empty_46_fu_1203_p2 = (tmp1_cast_fu_1199_p1 + empty_45_reg_1732);

assign empty_47_fu_1440_p2 = (p_cast39_fu_1436_p1 + Layer1_Neurons_CPU_read_reg_1650);

assign empty_48_fu_1218_p2 = (tmp2_cast_fu_1214_p1 + empty_45_reg_1732);

assign empty_49_fu_1359_p2 = (p_cast40_fu_1355_p1 + Layer1_Neurons_CPU_read_reg_1650);

assign empty_50_fu_1233_p2 = (tmp3_cast_fu_1229_p1 + empty_45_reg_1732);

assign empty_51_fu_1250_p2 = (p_cast41_fu_1246_p1 + Layer1_Neurons_CPU_read_reg_1650);

assign empty_52_fu_1045_p2 = (tmp4_cast_fu_1041_p1 + empty_45_reg_1732);

assign empty_53_fu_1062_p2 = (p_cast42_fu_1058_p1 + Layer1_Neurons_CPU_read_reg_1650);

assign empty_54_fu_890_p2 = (p_cast11_fu_886_p1 + empty_45_reg_1732);

assign empty_55_fu_907_p2 = (p_cast43_fu_903_p1 + Layer1_Neurons_CPU_read_reg_1650);

assign empty_62_fu_754_p0 = empty_62_fu_754_p00;

assign empty_62_fu_754_p00 = select_ln19_fu_690_p3;

assign empty_62_fu_754_p1 = 8'd26;

assign gmem_WDATA = tmp_reg_2413;

assign grp_SIGMOID_fu_533_ap_start = grp_SIGMOID_fu_533_ap_start_reg;

assign icmp_ln19_1_fu_780_p2 = ((add_ln19_fu_631_p2 == 10'd1014) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_625_p2 = ((indvar_flatten18_fu_196 == 10'd1014) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_646_p2 = ((indvar_flatten_fu_188 == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_672_p2 = ((k_fu_180 == 4'd13) ? 1'b1 : 1'b0);

assign or_ln17_1_fu_704_p2 = (or_ln17_fu_660_p2 | and_ln17_fu_678_p2);

assign or_ln17_2_fu_710_p2 = (icmp_ln20_fu_646_p2 | and_ln17_fu_678_p2);

assign or_ln17_fu_660_p2 = (icmp_ln20_fu_646_p2 | ap_phi_mux_first_iter_032_phi_fu_513_p4);

assign or_ln20_fu_736_p2 = (icmp_ln20_fu_646_p2 | and_ln20_fu_730_p2);

assign p_cast11_fu_886_p1 = tmp_1_fu_879_p3;

assign p_cast13_fu_831_p1 = empty_62_reg_1682;

assign p_cast14_fu_1152_p1 = empty_20_fu_1147_p2;

assign p_cast15_fu_840_p1 = empty_21_fu_835_p2;

assign p_cast16_fu_864_p1 = empty_22_fu_859_p2;

assign p_cast17_fu_874_p1 = empty_23_fu_869_p2;

assign p_cast18_fu_937_p1 = empty_24_fu_932_p2;

assign p_cast19_fu_947_p1 = empty_25_fu_942_p2;

assign p_cast20_fu_957_p1 = empty_26_fu_952_p2;

assign p_cast21_fu_967_p1 = empty_27_fu_962_p2;

assign p_cast22_fu_977_p1 = empty_28_fu_972_p2;

assign p_cast23_fu_987_p1 = empty_29_fu_982_p2;

assign p_cast24_fu_997_p1 = empty_30_fu_992_p2;

assign p_cast25_fu_1007_p1 = empty_31_fu_1002_p2;

assign p_cast26_fu_1017_p1 = empty_32_fu_1012_p2;

assign p_cast27_fu_1027_p1 = empty_33_fu_1022_p2;

assign p_cast28_fu_1092_p1 = empty_34_fu_1087_p2;

assign p_cast29_fu_1102_p1 = empty_35_fu_1097_p2;

assign p_cast30_fu_1112_p1 = empty_36_fu_1107_p2;

assign p_cast31_fu_1122_p1 = empty_37_fu_1117_p2;

assign p_cast32_fu_1132_p1 = empty_38_fu_1127_p2;

assign p_cast33_fu_1142_p1 = empty_39_fu_1137_p2;

assign p_cast34_fu_1162_p1 = empty_40_fu_1157_p2;

assign p_cast35_fu_1172_p1 = empty_41_fu_1167_p2;

assign p_cast36_fu_1182_p1 = empty_42_fu_1177_p2;

assign p_cast37_fu_1289_p1 = empty_43_fu_1284_p2;

assign p_cast39_fu_1436_p1 = tmp_2_fu_1429_p3;

assign p_cast40_fu_1355_p1 = tmp_3_fu_1348_p3;

assign p_cast41_fu_1246_p1 = tmp_4_fu_1238_p3;

assign p_cast42_fu_1058_p1 = tmp_5_fu_1050_p3;

assign p_cast43_fu_903_p1 = tmp_6_fu_895_p3;

assign p_cast6_fu_1187_p1 = tmp_1_reg_1751;

assign p_cast9_fu_1032_p1 = tmp_1_reg_1751;

assign p_cast_fu_1190_p1 = tmp_1_reg_1751;

assign select_ln17_1_fu_716_p3 = ((or_ln17_2_fu_710_p2[0:0] == 1'b1) ? 4'd0 : k_fu_180);

assign select_ln17_fu_652_p3 = ((icmp_ln20_fu_646_p2[0:0] == 1'b1) ? 4'd0 : j_fu_184);

assign select_ln19_fu_690_p3 = ((icmp_ln20_fu_646_p2[0:0] == 1'b1) ? add_ln19_1_fu_684_p2 : i_fu_192);

assign select_ln20_1_fu_772_p3 = ((icmp_ln20_fu_646_p2[0:0] == 1'b1) ? 8'd1 : add_ln20_1_fu_766_p2);

assign select_ln20_fu_742_p3 = ((and_ln17_fu_678_p2[0:0] == 1'b1) ? add_ln20_fu_698_p2 : select_ln17_fu_652_p3);

assign sext_ln19_fu_820_p1 = $signed(trunc_ln_fu_811_p4);

assign sext_ln28_1_fu_1077_p1 = $signed(trunc_ln28_1_fu_1067_p4);

assign sext_ln28_2_fu_1274_p1 = $signed(trunc_ln28_2_fu_1264_p4);

assign sext_ln28_3_fu_1383_p1 = $signed(trunc_ln28_3_fu_1373_p4);

assign sext_ln28_4_fu_1464_p1 = $signed(trunc_ln28_4_fu_1454_p4);

assign sext_ln28_fu_922_p1 = $signed(trunc_ln1_fu_912_p4);

assign somme_fu_1334_p1 = Layer1_Weights_CPU_load2_fu_200;

assign tmp1_cast_fu_1199_p1 = tmp1_fu_1193_p2;

assign tmp1_fu_1193_p2 = (p_cast_fu_1190_p1 + 8'd116);

assign tmp2_cast_fu_1214_p1 = tmp2_fu_1208_p2;

assign tmp2_fu_1208_p2 = ($signed(p_cast6_fu_1187_p1) + $signed(7'd87));

assign tmp3_cast_fu_1229_p1 = tmp3_fu_1223_p2;

assign tmp3_fu_1223_p2 = (p_cast6_fu_1187_p1 + 7'd58);

assign tmp4_cast_fu_1041_p1 = tmp4_fu_1035_p2;

assign tmp4_fu_1035_p2 = (p_cast9_fu_1032_p1 + 6'd29);

assign tmp_1_fu_879_p3 = {{select_ln17_1_reg_1667}, {1'd0}};

assign tmp_2_fu_1429_p3 = {{empty_46_reg_1965}, {2'd0}};

assign tmp_3_fu_1348_p3 = {{empty_48_reg_1970}, {2'd0}};

assign tmp_4_fu_1238_p3 = {{empty_50_fu_1233_p2}, {2'd0}};

assign tmp_5_fu_1050_p3 = {{empty_52_fu_1045_p2}, {2'd0}};

assign tmp_6_fu_895_p3 = {{empty_54_fu_890_p2}, {2'd0}};

assign trunc_ln1_fu_912_p4 = {{empty_55_fu_907_p2[63:2]}};

assign trunc_ln28_1_fu_1067_p4 = {{empty_53_fu_1062_p2[63:2]}};

assign trunc_ln28_2_fu_1264_p4 = {{empty_51_fu_1250_p2[63:2]}};

assign trunc_ln28_3_fu_1373_p4 = {{empty_49_fu_1359_p2[63:2]}};

assign trunc_ln28_4_fu_1454_p4 = {{empty_47_fu_1440_p2[63:2]}};

assign trunc_ln_fu_811_p4 = {{Layer2_Neurons_CPU_read_reg_1645[63:2]}};

assign xor_ln17_fu_666_p2 = (icmp_ln20_fu_646_p2 ^ 1'd1);

assign xor_ln20_fu_724_p2 = (icmp_ln21_fu_672_p2 ^ 1'd1);

assign zext_ln27_fu_1299_p1 = empty_44_fu_1294_p2;

always @ (posedge ap_clk) begin
    tmp_1_reg_1751[0] <= 1'b0;
end

endmodule //calculateLayer2
