.include "macros.inc"

.section .text

.org 0x800305E0

.global PTconvert__FPPvUl
PTconvert__FPPvUl:
/* 800305E0 0002D540  80 03 00 00 */	lwz r0, 0(r3)
/* 800305E4 0002D544  7C 00 20 40 */	cmplw r0, r4
/* 800305E8 0002D548  4C 80 00 20 */	bgelr 
/* 800305EC 0002D54C  28 00 00 00 */	cmplwi r0, 0
/* 800305F0 0002D550  40 82 00 08 */	bne lbl_800305F8
/* 800305F4 0002D554  4E 80 00 20 */	blr 
lbl_800305F8:
/* 800305F8 0002D558  7C 00 22 14 */	add r0, r0, r4
/* 800305FC 0002D55C  90 03 00 00 */	stw r0, 0(r3)
/* 80030600 0002D560  4E 80 00 20 */	blr 
/* 80030604 0002D564  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030608 0002D568  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003060C 0002D56C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030610 0002D570  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030614 0002D574  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030618 0002D578  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003061C 0002D57C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Bank_Test__FPUc
Bank_Test__FPUc:
/* 80030620 0002D580  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80030624 0002D584  7C 08 02 A6 */	mflr r0
/* 80030628 0002D588  90 01 00 34 */	stw r0, 0x34(r1)
/* 8003062C 0002D58C  39 61 00 30 */	addi r11, r1, 0x30
/* 80030630 0002D590  48 06 A8 89 */	bl func_8009AEB8
/* 80030634 0002D594  80 83 00 20 */	lwz r4, 0x20(r3)
/* 80030638 0002D598  3B C3 00 20 */	addi r30, r3, 0x20
/* 8003063C 0002D59C  7C 7F 1B 78 */	mr r31, r3
/* 80030640 0002D5A0  3C 04 BD BF */	addis r0, r4, 0xbdbf
/* 80030644 0002D5A4  28 00 4E 4B */	cmplwi r0, 0x4e4b
/* 80030648 0002D5A8  41 82 00 0C */	beq lbl_80030654
/* 8003064C 0002D5AC  38 60 00 00 */	li r3, 0
/* 80030650 0002D5B0  48 00 02 38 */	b lbl_80030888
lbl_80030654:
/* 80030654 0002D5B4  3A E0 00 00 */	li r23, 0
/* 80030658 0002D5B8  3B 60 00 00 */	li r27, 0
lbl_8003065C:
/* 8003065C 0002D5BC  3B 5B 00 04 */	addi r26, r27, 4
/* 80030660 0002D5C0  7F E4 FB 78 */	mr r4, r31
/* 80030664 0002D5C4  7F 5E D2 14 */	add r26, r30, r26
/* 80030668 0002D5C8  7F 43 D3 78 */	mr r3, r26
/* 8003066C 0002D5CC  4B FF FF 75 */	bl PTconvert__FPPvUl
/* 80030670 0002D5D0  83 BA 00 00 */	lwz r29, 0(r26)
/* 80030674 0002D5D4  28 1D 00 00 */	cmplwi r29, 0
/* 80030678 0002D5D8  41 82 00 DC */	beq lbl_80030754
/* 8003067C 0002D5DC  3B 00 00 00 */	li r24, 0
/* 80030680 0002D5E0  3B 40 00 00 */	li r26, 0
/* 80030684 0002D5E4  60 00 00 00 */	nop 
lbl_80030688:
/* 80030688 0002D5E8  7F 9D D2 14 */	add r28, r29, r26
/* 8003068C 0002D5EC  7F E4 FB 78 */	mr r4, r31
/* 80030690 0002D5F0  3B 3C 00 10 */	addi r25, r28, 0x10
/* 80030694 0002D5F4  7F 23 CB 78 */	mr r3, r25
/* 80030698 0002D5F8  4B FF FF 49 */	bl PTconvert__FPPvUl
/* 8003069C 0002D5FC  7F E4 FB 78 */	mr r4, r31
/* 800306A0 0002D600  38 7C 00 18 */	addi r3, r28, 0x18
/* 800306A4 0002D604  4B FF FF 3D */	bl PTconvert__FPPvUl
/* 800306A8 0002D608  7F E4 FB 78 */	mr r4, r31
/* 800306AC 0002D60C  38 7C 00 20 */	addi r3, r28, 0x20
/* 800306B0 0002D610  4B FF FF 31 */	bl PTconvert__FPPvUl
/* 800306B4 0002D614  80 79 00 00 */	lwz r3, 0(r25)
/* 800306B8 0002D618  28 03 00 00 */	cmplwi r3, 0
/* 800306BC 0002D61C  41 82 00 20 */	beq lbl_800306DC
/* 800306C0 0002D620  7F E4 FB 78 */	mr r4, r31
/* 800306C4 0002D624  38 63 00 08 */	addi r3, r3, 8
/* 800306C8 0002D628  4B FF FF 19 */	bl PTconvert__FPPvUl
/* 800306CC 0002D62C  80 79 00 00 */	lwz r3, 0(r25)
/* 800306D0 0002D630  7F E4 FB 78 */	mr r4, r31
/* 800306D4 0002D634  38 63 00 0C */	addi r3, r3, 0xc
/* 800306D8 0002D638  4B FF FF 09 */	bl PTconvert__FPPvUl
lbl_800306DC:
/* 800306DC 0002D63C  3B 18 00 01 */	addi r24, r24, 1
/* 800306E0 0002D640  3B 5A 00 04 */	addi r26, r26, 4
/* 800306E4 0002D644  28 18 00 02 */	cmplwi r24, 2
/* 800306E8 0002D648  41 80 FF A0 */	blt lbl_80030688
/* 800306EC 0002D64C  3B 00 00 00 */	li r24, 0
/* 800306F0 0002D650  3B 80 00 00 */	li r28, 0
/* 800306F4 0002D654  48 00 00 54 */	b lbl_80030748
lbl_800306F8:
/* 800306F8 0002D658  3B 3C 00 2C */	addi r25, r28, 0x2c
/* 800306FC 0002D65C  7F E4 FB 78 */	mr r4, r31
/* 80030700 0002D660  7F 3D CA 14 */	add r25, r29, r25
/* 80030704 0002D664  7F 23 CB 78 */	mr r3, r25
/* 80030708 0002D668  4B FF FE D9 */	bl PTconvert__FPPvUl
/* 8003070C 0002D66C  3A C0 00 00 */	li r22, 0
/* 80030710 0002D670  3B 40 00 00 */	li r26, 0
/* 80030714 0002D674  48 00 00 1C */	b lbl_80030730
lbl_80030718:
/* 80030718 0002D678  38 7A 00 08 */	addi r3, r26, 8
/* 8003071C 0002D67C  7F E4 FB 78 */	mr r4, r31
/* 80030720 0002D680  7C 65 1A 14 */	add r3, r5, r3
/* 80030724 0002D684  4B FF FE BD */	bl PTconvert__FPPvUl
/* 80030728 0002D688  3A D6 00 01 */	addi r22, r22, 1
/* 8003072C 0002D68C  3B 5A 00 04 */	addi r26, r26, 4
lbl_80030730:
/* 80030730 0002D690  80 B9 00 00 */	lwz r5, 0(r25)
/* 80030734 0002D694  80 05 00 04 */	lwz r0, 4(r5)
/* 80030738 0002D698  7C 16 00 40 */	cmplw r22, r0
/* 8003073C 0002D69C  41 80 FF DC */	blt lbl_80030718
/* 80030740 0002D6A0  3B 18 00 01 */	addi r24, r24, 1
/* 80030744 0002D6A4  3B 9C 00 04 */	addi r28, r28, 4
lbl_80030748:
/* 80030748 0002D6A8  80 1D 00 28 */	lwz r0, 0x28(r29)
/* 8003074C 0002D6AC  7C 18 00 40 */	cmplw r24, r0
/* 80030750 0002D6B0  41 80 FF A8 */	blt lbl_800306F8
lbl_80030754:
/* 80030754 0002D6B4  3A F7 00 01 */	addi r23, r23, 1
/* 80030758 0002D6B8  3B 7B 00 04 */	addi r27, r27, 4
/* 8003075C 0002D6BC  28 17 00 80 */	cmplwi r23, 0x80
/* 80030760 0002D6C0  41 80 FE FC */	blt lbl_8003065C
/* 80030764 0002D6C4  3B 40 00 00 */	li r26, 0
/* 80030768 0002D6C8  3B 60 00 00 */	li r27, 0
lbl_8003076C:
/* 8003076C 0002D6CC  3B 3B 02 04 */	addi r25, r27, 0x204
/* 80030770 0002D6D0  7F E4 FB 78 */	mr r4, r31
/* 80030774 0002D6D4  7F 3E CA 14 */	add r25, r30, r25
/* 80030778 0002D6D8  7F 23 CB 78 */	mr r3, r25
/* 8003077C 0002D6DC  4B FF FE 65 */	bl PTconvert__FPPvUl
/* 80030780 0002D6E0  82 D9 00 00 */	lwz r22, 0(r25)
/* 80030784 0002D6E4  28 16 00 00 */	cmplwi r22, 0
/* 80030788 0002D6E8  41 82 00 34 */	beq lbl_800307BC
/* 8003078C 0002D6EC  3B 00 00 00 */	li r24, 0
/* 80030790 0002D6F0  3B 80 00 00 */	li r28, 0
/* 80030794 0002D6F4  48 00 00 1C */	b lbl_800307B0
lbl_80030798:
/* 80030798 0002D6F8  38 7C 00 0C */	addi r3, r28, 0xc
/* 8003079C 0002D6FC  7F E4 FB 78 */	mr r4, r31
/* 800307A0 0002D700  7C 76 1A 14 */	add r3, r22, r3
/* 800307A4 0002D704  4B FF FE 3D */	bl PTconvert__FPPvUl
/* 800307A8 0002D708  3B 18 00 01 */	addi r24, r24, 1
/* 800307AC 0002D70C  3B 9C 00 04 */	addi r28, r28, 4
lbl_800307B0:
/* 800307B0 0002D710  80 16 00 08 */	lwz r0, 8(r22)
/* 800307B4 0002D714  7C 18 00 40 */	cmplw r24, r0
/* 800307B8 0002D718  41 80 FF E0 */	blt lbl_80030798
lbl_800307BC:
/* 800307BC 0002D71C  3B 5A 00 01 */	addi r26, r26, 1
/* 800307C0 0002D720  3B 7B 00 04 */	addi r27, r27, 4
/* 800307C4 0002D724  28 1A 00 64 */	cmplwi r26, 0x64
/* 800307C8 0002D728  41 80 FF A4 */	blt lbl_8003076C
/* 800307CC 0002D72C  3B 40 00 00 */	li r26, 0
/* 800307D0 0002D730  3B A0 00 00 */	li r29, 0
lbl_800307D4:
/* 800307D4 0002D734  3B 3D 03 94 */	addi r25, r29, 0x394
/* 800307D8 0002D738  7F E4 FB 78 */	mr r4, r31
/* 800307DC 0002D73C  7F 3E CA 14 */	add r25, r30, r25
/* 800307E0 0002D740  7F 23 CB 78 */	mr r3, r25
/* 800307E4 0002D744  4B FF FD FD */	bl PTconvert__FPPvUl
/* 800307E8 0002D748  82 D9 00 00 */	lwz r22, 0(r25)
/* 800307EC 0002D74C  28 16 00 00 */	cmplwi r22, 0
/* 800307F0 0002D750  41 82 00 84 */	beq lbl_80030874
/* 800307F4 0002D754  3B 00 00 00 */	li r24, 0
/* 800307F8 0002D758  3B 80 00 00 */	li r28, 0
lbl_800307FC:
/* 800307FC 0002D75C  3B 3C 00 88 */	addi r25, r28, 0x88
/* 80030800 0002D760  7F E4 FB 78 */	mr r4, r31
/* 80030804 0002D764  7F 36 CA 14 */	add r25, r22, r25
/* 80030808 0002D768  7F 23 CB 78 */	mr r3, r25
/* 8003080C 0002D76C  4B FF FD D5 */	bl PTconvert__FPPvUl
/* 80030810 0002D770  82 F9 00 00 */	lwz r23, 0(r25)
/* 80030814 0002D774  28 17 00 00 */	cmplwi r23, 0
/* 80030818 0002D778  41 82 00 4C */	beq lbl_80030864
/* 8003081C 0002D77C  7F E4 FB 78 */	mr r4, r31
/* 80030820 0002D780  38 77 00 08 */	addi r3, r23, 8
/* 80030824 0002D784  4B FF FD BD */	bl PTconvert__FPPvUl
/* 80030828 0002D788  7F E4 FB 78 */	mr r4, r31
/* 8003082C 0002D78C  38 77 00 0C */	addi r3, r23, 0xc
/* 80030830 0002D790  4B FF FD B1 */	bl PTconvert__FPPvUl
/* 80030834 0002D794  3B 20 00 00 */	li r25, 0
/* 80030838 0002D798  3B 60 00 00 */	li r27, 0
/* 8003083C 0002D79C  48 00 00 1C */	b lbl_80030858
lbl_80030840:
/* 80030840 0002D7A0  38 7B 00 14 */	addi r3, r27, 0x14
/* 80030844 0002D7A4  7F E4 FB 78 */	mr r4, r31
/* 80030848 0002D7A8  7C 77 1A 14 */	add r3, r23, r3
/* 8003084C 0002D7AC  4B FF FD 95 */	bl PTconvert__FPPvUl
/* 80030850 0002D7B0  3B 39 00 01 */	addi r25, r25, 1
/* 80030854 0002D7B4  3B 7B 00 04 */	addi r27, r27, 4
lbl_80030858:
/* 80030858 0002D7B8  80 17 00 10 */	lwz r0, 0x10(r23)
/* 8003085C 0002D7BC  7C 19 00 40 */	cmplw r25, r0
/* 80030860 0002D7C0  41 80 FF E0 */	blt lbl_80030840
lbl_80030864:
/* 80030864 0002D7C4  3B 18 00 01 */	addi r24, r24, 1
/* 80030868 0002D7C8  3B 9C 00 04 */	addi r28, r28, 4
/* 8003086C 0002D7CC  28 18 00 80 */	cmplwi r24, 0x80
/* 80030870 0002D7D0  41 80 FF 8C */	blt lbl_800307FC
lbl_80030874:
/* 80030874 0002D7D4  3B 5A 00 01 */	addi r26, r26, 1
/* 80030878 0002D7D8  3B BD 00 04 */	addi r29, r29, 4
/* 8003087C 0002D7DC  28 1A 00 0C */	cmplwi r26, 0xc
/* 80030880 0002D7E0  41 80 FF 54 */	blt lbl_800307D4
/* 80030884 0002D7E4  7F C3 F3 78 */	mr r3, r30
lbl_80030888:
/* 80030888 0002D7E8  39 61 00 30 */	addi r11, r1, 0x30
/* 8003088C 0002D7EC  48 06 A6 79 */	bl func_8009AF04
/* 80030890 0002D7F0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80030894 0002D7F4  7C 08 03 A6 */	mtlr r0
/* 80030898 0002D7F8  38 21 00 30 */	addi r1, r1, 0x30
/* 8003089C 0002D7FC  4E 80 00 20 */	blr 

.global __Bank_Regist_Inner__FPUcUlUl
__Bank_Regist_Inner__FPUcUlUl:
/* 800308A0 0002D800  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800308A4 0002D804  7C 08 02 A6 */	mflr r0
/* 800308A8 0002D808  90 01 00 14 */	stw r0, 0x14(r1)
/* 800308AC 0002D80C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800308B0 0002D810  7C 9F 23 78 */	mr r31, r4
/* 800308B4 0002D814  93 C1 00 08 */	stw r30, 8(r1)
/* 800308B8 0002D818  7C 7E 1B 78 */	mr r30, r3
/* 800308BC 0002D81C  7C A3 2B 78 */	mr r3, r5
/* 800308C0 0002D820  48 00 0C 21 */	bl Jac_BnkConnectTableSet__FUlUl
/* 800308C4 0002D824  7F C3 F3 78 */	mr r3, r30
/* 800308C8 0002D828  4B FF FD 59 */	bl Bank_Test__FPUc
/* 800308CC 0002D82C  3C 80 80 1B */	lis r4, bankp@ha
/* 800308D0 0002D830  57 E0 10 3A */	slwi r0, r31, 2
/* 800308D4 0002D834  38 84 97 C0 */	addi r4, r4, bankp@l
/* 800308D8 0002D838  7C 64 01 2E */	stwx r3, r4, r0
/* 800308DC 0002D83C  7C 64 00 2E */	lwzx r3, r4, r0
/* 800308E0 0002D840  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800308E4 0002D844  30 03 FF FF */	addic r0, r3, -1
/* 800308E8 0002D848  83 C1 00 08 */	lwz r30, 8(r1)
/* 800308EC 0002D84C  7C 60 19 10 */	subfe r3, r0, r3
/* 800308F0 0002D850  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800308F4 0002D854  7C 08 03 A6 */	mtlr r0
/* 800308F8 0002D858  38 21 00 10 */	addi r1, r1, 0x10
/* 800308FC 0002D85C  4E 80 00 20 */	blr 

.global Bank_Regist__FPvUl
Bank_Regist__FPvUl:
/* 80030900 0002D860  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80030904 0002D864  7C 08 02 A6 */	mflr r0
/* 80030908 0002D868  90 01 00 14 */	stw r0, 0x14(r1)
/* 8003090C 0002D86C  80 A3 00 08 */	lwz r5, 8(r3)
/* 80030910 0002D870  4B FF FF 91 */	bl __Bank_Regist_Inner__FPUcUlUl
/* 80030914 0002D874  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80030918 0002D878  7C 08 03 A6 */	mtlr r0
/* 8003091C 0002D87C  38 21 00 10 */	addi r1, r1, 0x10
/* 80030920 0002D880  4E 80 00 20 */	blr 
/* 80030924 0002D884  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030928 0002D888  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003092C 0002D88C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030930 0002D890  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030934 0002D894  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030938 0002D898  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003093C 0002D89C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Bank_Init__Fv
Bank_Init__Fv:
/* 80030940 0002D8A0  38 60 00 00 */	li r3, 0
/* 80030944 0002D8A4  3C 80 80 1B */	lis r4, bankp@ha
/* 80030948 0002D8A8  38 00 01 00 */	li r0, 0x100
/* 8003094C 0002D8AC  7C 65 1B 78 */	mr r5, r3
/* 80030950 0002D8B0  38 84 97 C0 */	addi r4, r4, bankp@l
/* 80030954 0002D8B4  7C 09 03 A6 */	mtctr r0
lbl_80030958:
/* 80030958 0002D8B8  7C A4 19 2E */	stwx r5, r4, r3
/* 8003095C 0002D8BC  38 63 00 04 */	addi r3, r3, 4
/* 80030960 0002D8C0  42 00 FF F8 */	bdnz lbl_80030958
/* 80030964 0002D8C4  4E 80 00 20 */	blr 
/* 80030968 0002D8C8  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003096C 0002D8CC  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030970 0002D8D0  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030974 0002D8D4  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80030978 0002D8D8  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003097C 0002D8DC  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Bank_Get__FUl
Bank_Get__FUl:
/* 80030980 0002D8E0  28 03 01 00 */	cmplwi r3, 0x100
/* 80030984 0002D8E4  41 80 00 0C */	blt lbl_80030990
/* 80030988 0002D8E8  38 60 00 00 */	li r3, 0
/* 8003098C 0002D8EC  4E 80 00 20 */	blr 
lbl_80030990:
/* 80030990 0002D8F0  3C 80 80 1B */	lis r4, bankp@ha
/* 80030994 0002D8F4  54 60 10 3A */	slwi r0, r3, 2
/* 80030998 0002D8F8  38 64 97 C0 */	addi r3, r4, bankp@l
/* 8003099C 0002D8FC  7C 63 00 2E */	lwzx r3, r3, r0
/* 800309A0 0002D900  4E 80 00 20 */	blr 
/* 800309A4 0002D904  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800309A8 0002D908  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800309AC 0002D90C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800309B0 0002D910  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800309B4 0002D914  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800309B8 0002D918  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800309BC 0002D91C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
