<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: SPI_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_s_p_i___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">SPI_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="reg__spi_8h_source.html">reg_spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:a6b711d4e0547502d4656f6d88d98e54f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af7988e30aafb29dc1177baff96d68bf5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ae367e87cdf8266c8c9ca32f2a7ebf43c">TDR</a></td></tr>
<tr class="memdesc:af7988e30aafb29dc1177baff96d68bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI transmit data register, offset: 0x00  <a href="struct_s_p_i___type_def.html#ae367e87cdf8266c8c9ca32f2a7ebf43c">更多...</a><br /></td></tr>
<tr class="separator:af7988e30aafb29dc1177baff96d68bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a70a98304d0668c9555b4c45a81e79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a31b1a58d7256ef2fbad9e973f3dd991a">TXREG</a></td></tr>
<tr class="separator:a14a70a98304d0668c9555b4c45a81e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b711d4e0547502d4656f6d88d98e54f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6b711d4e0547502d4656f6d88d98e54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d1f86d042dee4b1bb7975209a7e66c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aee485a3717c2b68cbddb85e2cdd50617"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a42f0592c9810c8eeba77ccf165467091">RDR</a></td></tr>
<tr class="memdesc:aee485a3717c2b68cbddb85e2cdd50617"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI receive data register, offset: 0x04  <a href="struct_s_p_i___type_def.html#a42f0592c9810c8eeba77ccf165467091">更多...</a><br /></td></tr>
<tr class="separator:aee485a3717c2b68cbddb85e2cdd50617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2292bab7abaf49016ae16d5f8368bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#aeee5c32ad7b8edf5b24ff65dd39096f5">RXREG</a></td></tr>
<tr class="separator:a8c2292bab7abaf49016ae16d5f8368bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d1f86d042dee4b1bb7975209a7e66c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a83d1f86d042dee4b1bb7975209a7e66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc3150f80263d2cbc730c1f1e3655a1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2dad5c5a5c3722856c75735b0d753222"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ae55c4ec407b2ce119bb5749f3eb1bd1e">SR</a></td></tr>
<tr class="memdesc:a2dad5c5a5c3722856c75735b0d753222"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI current state register, offset: 0x08  <a href="struct_s_p_i___type_def.html#ae55c4ec407b2ce119bb5749f3eb1bd1e">更多...</a><br /></td></tr>
<tr class="separator:a2dad5c5a5c3722856c75735b0d753222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154f00e90a595b52c757c4d71cbf95c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a1fd763a0d8c3ea46926f4cecc466d36b">CSTAT</a></td></tr>
<tr class="separator:a154f00e90a595b52c757c4d71cbf95c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc3150f80263d2cbc730c1f1e3655a1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:accc3150f80263d2cbc730c1f1e3655a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36df22132b98b6412028a5951320c3a4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a745989cd3bb86a81a3560c6d354c4789"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ad0bb2791e834d83b7a1154243e825f70">ISR</a></td></tr>
<tr class="memdesc:a745989cd3bb86a81a3560c6d354c4789"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interruput state register, offset: 0x0C  <a href="struct_s_p_i___type_def.html#ad0bb2791e834d83b7a1154243e825f70">更多...</a><br /></td></tr>
<tr class="separator:a745989cd3bb86a81a3560c6d354c4789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c650ce6c43fc2e81b665741be3f6a84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#abc68b5a0b4bc69b54e2c0ba1e445992a">INTSTAT</a></td></tr>
<tr class="separator:a2c650ce6c43fc2e81b665741be3f6a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36df22132b98b6412028a5951320c3a4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a36df22132b98b6412028a5951320c3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac42a8ebf5d79f5836914d043093c427"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3174c32495987196481ba009e4b2df38"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a09bb0e58a91da03b92ac5dcdc2d42797">IER</a></td></tr>
<tr class="memdesc:a3174c32495987196481ba009e4b2df38"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interruput enable register, offset: 0x10  <a href="struct_s_p_i___type_def.html#a09bb0e58a91da03b92ac5dcdc2d42797">更多...</a><br /></td></tr>
<tr class="separator:a3174c32495987196481ba009e4b2df38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130e5dbe4da1046f8dfa8f54f2d8af5c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ad1143f9159d5c8a72428aaa0099f1fc5">INTEN</a></td></tr>
<tr class="separator:a130e5dbe4da1046f8dfa8f54f2d8af5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac42a8ebf5d79f5836914d043093c427"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aac42a8ebf5d79f5836914d043093c427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bf55a4510a140346f1a7ca5557d40d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8a3b95e5fb4edd8f14f6a89cf344fcf2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a32df85aa5257be08b6c6626b2907db4a">ICR</a></td></tr>
<tr class="memdesc:a8a3b95e5fb4edd8f14f6a89cf344fcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interruput control register, offset: 0x14  <a href="struct_s_p_i___type_def.html#a32df85aa5257be08b6c6626b2907db4a">更多...</a><br /></td></tr>
<tr class="separator:a8a3b95e5fb4edd8f14f6a89cf344fcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6e20155050874f95f1fc2c3e37fac9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ad4ff94a6159b76d07ae4eae520eff8be">INTCLR</a></td></tr>
<tr class="separator:a8b6e20155050874f95f1fc2c3e37fac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bf55a4510a140346f1a7ca5557d40d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a59bf55a4510a140346f1a7ca5557d40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a949858d0ecd848b478537f9d55b05"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a76c0cb62d28eadc245618ae867a04cfd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#acfe3bcf4e826ea5574296e5f2519234c">GCR</a></td></tr>
<tr class="memdesc:a76c0cb62d28eadc245618ae867a04cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI global control register, offset: 0x18  <a href="struct_s_p_i___type_def.html#acfe3bcf4e826ea5574296e5f2519234c">更多...</a><br /></td></tr>
<tr class="separator:a76c0cb62d28eadc245618ae867a04cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf822a638b60d8bdbe9e986eae90d339"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a25bca8cdee572e3c6f6edbe7c6ff9593">GCTL</a></td></tr>
<tr class="separator:acf822a638b60d8bdbe9e986eae90d339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a949858d0ecd848b478537f9d55b05"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a63a949858d0ecd848b478537f9d55b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82dd55d9069e5c8d7b71701081ccecb3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afa4e05f62b6d1768206561aaadb0ea44"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#aee10fb683467dfeb9dabab29ee8f7607">CCR</a></td></tr>
<tr class="memdesc:afa4e05f62b6d1768206561aaadb0ea44"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI common control register, offset: 0x1C  <a href="struct_s_p_i___type_def.html#aee10fb683467dfeb9dabab29ee8f7607">更多...</a><br /></td></tr>
<tr class="separator:afa4e05f62b6d1768206561aaadb0ea44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0e47390d6aaf58581870a7cb061731"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#acef5f878957526045dcb917d3c27239e">CCTL</a></td></tr>
<tr class="separator:a0c0e47390d6aaf58581870a7cb061731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82dd55d9069e5c8d7b71701081ccecb3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a82dd55d9069e5c8d7b71701081ccecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cae0d3df980708c844cff21f63527ab"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9b783b14af38d07a4732649ca63bfc02"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ae7f53b6bb2ebdbb442483f300462d4b3">BRR</a></td></tr>
<tr class="memdesc:a9b783b14af38d07a4732649ca63bfc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI baud rate control register, offset: 0x20  <a href="struct_s_p_i___type_def.html#ae7f53b6bb2ebdbb442483f300462d4b3">更多...</a><br /></td></tr>
<tr class="separator:a9b783b14af38d07a4732649ca63bfc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1809deccb8668a5a54d17ac456f1f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ab7257902b7ca78b410a5968c7325d906">SPBRG</a></td></tr>
<tr class="separator:a9f1809deccb8668a5a54d17ac456f1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cae0d3df980708c844cff21f63527ab"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7cae0d3df980708c844cff21f63527ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec69270f545e600ec54660e7f04cd81"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a63648545ccb64da9e27a8b9f29a57179"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a8a6ad3b3b8cc296d94a07aa86e29778e">RDNR</a></td></tr>
<tr class="memdesc:a63648545ccb64da9e27a8b9f29a57179"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI receive data number register, offset: 0x24  <a href="struct_s_p_i___type_def.html#a8a6ad3b3b8cc296d94a07aa86e29778e">更多...</a><br /></td></tr>
<tr class="separator:a63648545ccb64da9e27a8b9f29a57179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3832087d6821ee3b90e96194d7d784bb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#ad3c4deb9b18d1547450a5f66c69d67f5">RXDNR</a></td></tr>
<tr class="separator:a3832087d6821ee3b90e96194d7d784bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec69270f545e600ec54660e7f04cd81"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7ec69270f545e600ec54660e7f04cd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa2d367fe3deb350e9e699cbaca9144"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af78a954176efc321e82bba3b032fdf97"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a3d940b093fd39425cac6aabf4f320210">NSSR</a></td></tr>
<tr class="memdesc:af78a954176efc321e82bba3b032fdf97"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI chip select register, offset: 0x28  <a href="struct_s_p_i___type_def.html#a3d940b093fd39425cac6aabf4f320210">更多...</a><br /></td></tr>
<tr class="separator:af78a954176efc321e82bba3b032fdf97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53bc02a5ca3115e4de623b43fc2afc2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a653f0ec8adfc021f2e9b38c7f6869ed6">SCSR</a></td></tr>
<tr class="separator:ab53bc02a5ca3115e4de623b43fc2afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa2d367fe3deb350e9e699cbaca9144"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3fa2d367fe3deb350e9e699cbaca9144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ea4391678a99e0996076706da1e429"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8fe5c2844661ed344c21d57b26285db6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#a0f6153ed1675f9c59e00b7605d331564">ECR</a></td></tr>
<tr class="memdesc:a8fe5c2844661ed344c21d57b26285db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI extand control register, offset: 0x2C  <a href="struct_s_p_i___type_def.html#a0f6153ed1675f9c59e00b7605d331564">更多...</a><br /></td></tr>
<tr class="separator:a8fe5c2844661ed344c21d57b26285db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64fe809c5c985161d14ba72974d6d6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type_def.html#abe3318f84387f7faf29830ca37338c5e">EXTCTL</a></td></tr>
<tr class="separator:ae64fe809c5c985161d14ba72974d6d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ea4391678a99e0996076706da1e429"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa2ea4391678a99e0996076706da1e429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2041cd4087be239ce3f9347fca3b0c32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a2041cd4087be239ce3f9347fca3b0c32">CFGR</a></td></tr>
<tr class="memdesc:a2041cd4087be239ce3f9347fca3b0c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S configuration register, offset: 0x30  <a href="struct_s_p_i___type_def.html#a2041cd4087be239ce3f9347fca3b0c32">更多...</a><br /></td></tr>
<tr class="separator:a2041cd4087be239ce3f9347fca3b0c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock">
<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00062">62</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="a6b711d4e0547502d4656f6d88d98e54f" name="a6b711d4e0547502d4656f6d88d98e54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b711d4e0547502d4656f6d88d98e54f">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@207</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83d1f86d042dee4b1bb7975209a7e66c" name="a83d1f86d042dee4b1bb7975209a7e66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d1f86d042dee4b1bb7975209a7e66c">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@209</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc3150f80263d2cbc730c1f1e3655a1" name="accc3150f80263d2cbc730c1f1e3655a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc3150f80263d2cbc730c1f1e3655a1">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@211</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36df22132b98b6412028a5951320c3a4" name="a36df22132b98b6412028a5951320c3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36df22132b98b6412028a5951320c3a4">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@213</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac42a8ebf5d79f5836914d043093c427" name="aac42a8ebf5d79f5836914d043093c427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac42a8ebf5d79f5836914d043093c427">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@215</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59bf55a4510a140346f1a7ca5557d40d" name="a59bf55a4510a140346f1a7ca5557d40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bf55a4510a140346f1a7ca5557d40d">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@217</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63a949858d0ecd848b478537f9d55b05" name="a63a949858d0ecd848b478537f9d55b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a949858d0ecd848b478537f9d55b05">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@219</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82dd55d9069e5c8d7b71701081ccecb3" name="a82dd55d9069e5c8d7b71701081ccecb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dd55d9069e5c8d7b71701081ccecb3">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@221</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cae0d3df980708c844cff21f63527ab" name="a7cae0d3df980708c844cff21f63527ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cae0d3df980708c844cff21f63527ab">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@223</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ec69270f545e600ec54660e7f04cd81" name="a7ec69270f545e600ec54660e7f04cd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec69270f545e600ec54660e7f04cd81">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@225</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fa2d367fe3deb350e9e699cbaca9144" name="a3fa2d367fe3deb350e9e699cbaca9144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fa2d367fe3deb350e9e699cbaca9144">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@227</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2ea4391678a99e0996076706da1e429" name="aa2ea4391678a99e0996076706da1e429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ea4391678a99e0996076706da1e429">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  SPI_TypeDef::@229</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7f53b6bb2ebdbb442483f300462d4b3" name="ae7f53b6bb2ebdbb442483f300462d4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f53b6bb2ebdbb442483f300462d4b3">&#9670;&#160;</a></span>BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::BRR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI baud rate control register, offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00096">96</a> 行定义.</p>

</div>
</div>
<a id="aee10fb683467dfeb9dabab29ee8f7607" name="aee10fb683467dfeb9dabab29ee8f7607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee10fb683467dfeb9dabab29ee8f7607">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI common control register, offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00092">92</a> 行定义.</p>

</div>
</div>
<a id="acef5f878957526045dcb917d3c27239e" name="acef5f878957526045dcb917d3c27239e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef5f878957526045dcb917d3c27239e">&#9670;&#160;</a></span>CCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::CCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00093">93</a> 行定义.</p>

</div>
</div>
<a id="a2041cd4087be239ce3f9347fca3b0c32" name="a2041cd4087be239ce3f9347fca3b0c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2041cd4087be239ce3f9347fca3b0c32">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S configuration register, offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00111">111</a> 行定义.</p>

</div>
</div>
<a id="a1fd763a0d8c3ea46926f4cecc466d36b" name="a1fd763a0d8c3ea46926f4cecc466d36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd763a0d8c3ea46926f4cecc466d36b">&#9670;&#160;</a></span>CSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::CSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00073">73</a> 行定义.</p>

</div>
</div>
<a id="a0f6153ed1675f9c59e00b7605d331564" name="a0f6153ed1675f9c59e00b7605d331564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6153ed1675f9c59e00b7605d331564">&#9670;&#160;</a></span>ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::ECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI extand control register, offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00108">108</a> 行定义.</p>

</div>
</div>
<a id="abe3318f84387f7faf29830ca37338c5e" name="abe3318f84387f7faf29830ca37338c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3318f84387f7faf29830ca37338c5e">&#9670;&#160;</a></span>EXTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::EXTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00109">109</a> 行定义.</p>

</div>
</div>
<a id="acfe3bcf4e826ea5574296e5f2519234c" name="acfe3bcf4e826ea5574296e5f2519234c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe3bcf4e826ea5574296e5f2519234c">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI global control register, offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00088">88</a> 行定义.</p>

</div>
</div>
<a id="a25bca8cdee572e3c6f6edbe7c6ff9593" name="a25bca8cdee572e3c6f6edbe7c6ff9593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bca8cdee572e3c6f6edbe7c6ff9593">&#9670;&#160;</a></span>GCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::GCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00089">89</a> 行定义.</p>

</div>
</div>
<a id="a32df85aa5257be08b6c6626b2907db4a" name="a32df85aa5257be08b6c6626b2907db4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32df85aa5257be08b6c6626b2907db4a">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interruput control register, offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00084">84</a> 行定义.</p>

</div>
</div>
<a id="a09bb0e58a91da03b92ac5dcdc2d42797" name="a09bb0e58a91da03b92ac5dcdc2d42797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bb0e58a91da03b92ac5dcdc2d42797">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interruput enable register, offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00080">80</a> 行定义.</p>

</div>
</div>
<a id="ad4ff94a6159b76d07ae4eae520eff8be" name="ad4ff94a6159b76d07ae4eae520eff8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ff94a6159b76d07ae4eae520eff8be">&#9670;&#160;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00085">85</a> 行定义.</p>

</div>
</div>
<a id="ad1143f9159d5c8a72428aaa0099f1fc5" name="ad1143f9159d5c8a72428aaa0099f1fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1143f9159d5c8a72428aaa0099f1fc5">&#9670;&#160;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00081">81</a> 行定义.</p>

</div>
</div>
<a id="abc68b5a0b4bc69b54e2c0ba1e445992a" name="abc68b5a0b4bc69b54e2c0ba1e445992a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc68b5a0b4bc69b54e2c0ba1e445992a">&#9670;&#160;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00077">77</a> 行定义.</p>

</div>
</div>
<a id="ad0bb2791e834d83b7a1154243e825f70" name="ad0bb2791e834d83b7a1154243e825f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0bb2791e834d83b7a1154243e825f70">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interruput state register, offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00076">76</a> 行定义.</p>

</div>
</div>
<a id="a3d940b093fd39425cac6aabf4f320210" name="a3d940b093fd39425cac6aabf4f320210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d940b093fd39425cac6aabf4f320210">&#9670;&#160;</a></span>NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::NSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI chip select register, offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00104">104</a> 行定义.</p>

</div>
</div>
<a id="a8a6ad3b3b8cc296d94a07aa86e29778e" name="a8a6ad3b3b8cc296d94a07aa86e29778e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6ad3b3b8cc296d94a07aa86e29778e">&#9670;&#160;</a></span>RDNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::RDNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI receive data number register, offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00100">100</a> 行定义.</p>

</div>
</div>
<a id="a42f0592c9810c8eeba77ccf165467091" name="a42f0592c9810c8eeba77ccf165467091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f0592c9810c8eeba77ccf165467091">&#9670;&#160;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI receive data register, offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00068">68</a> 行定义.</p>

</div>
</div>
<a id="ad3c4deb9b18d1547450a5f66c69d67f5" name="ad3c4deb9b18d1547450a5f66c69d67f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c4deb9b18d1547450a5f66c69d67f5">&#9670;&#160;</a></span>RXDNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::RXDNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00101">101</a> 行定义.</p>

</div>
</div>
<a id="aeee5c32ad7b8edf5b24ff65dd39096f5" name="aeee5c32ad7b8edf5b24ff65dd39096f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee5c32ad7b8edf5b24ff65dd39096f5">&#9670;&#160;</a></span>RXREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::RXREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00069">69</a> 行定义.</p>

</div>
</div>
<a id="a653f0ec8adfc021f2e9b38c7f6869ed6" name="a653f0ec8adfc021f2e9b38c7f6869ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a653f0ec8adfc021f2e9b38c7f6869ed6">&#9670;&#160;</a></span>SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::SCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00105">105</a> 行定义.</p>

</div>
</div>
<a id="ab7257902b7ca78b410a5968c7325d906" name="ab7257902b7ca78b410a5968c7325d906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7257902b7ca78b410a5968c7325d906">&#9670;&#160;</a></span>SPBRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::SPBRG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00097">97</a> 行定义.</p>

</div>
</div>
<a id="ae55c4ec407b2ce119bb5749f3eb1bd1e" name="ae55c4ec407b2ce119bb5749f3eb1bd1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55c4ec407b2ce119bb5749f3eb1bd1e">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI current state register, offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00072">72</a> 行定义.</p>

</div>
</div>
<a id="ae367e87cdf8266c8c9ca32f2a7ebf43c" name="ae367e87cdf8266c8c9ca32f2a7ebf43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae367e87cdf8266c8c9ca32f2a7ebf43c">&#9670;&#160;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI transmit data register, offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00064">64</a> 行定义.</p>

</div>
</div>
<a id="a31b1a58d7256ef2fbad9e973f3dd991a" name="a31b1a58d7256ef2fbad9e973f3dd991a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b1a58d7256ef2fbad9e973f3dd991a">&#9670;&#160;</a></span>TXREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SPI_TypeDef::TXREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__spi_8h_source.html">reg_spi.h</a> 第 <a class="el" href="reg__spi_8h_source.html#l00065">65</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__spi_8h_source.html">reg_spi.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
