

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_32_4'
================================================================
* Date:           Sun Feb  1 18:45:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_4  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:32]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln32 = store i7 0, i7 %j" [top.cpp:32]   --->   Operation 9 'store' 'store_ln32' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:32]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6" [top.cpp:32]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp, void %for.body23.split, void %for.end30.exitStub" [top.cpp:32]   --->   Operation 14 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j_2, i32 2, i32 5" [top.cpp:32]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %i_1_read, i4 %lshr_ln1" [top.cpp:35]   --->   Operation 16 'bitconcatenate' 'tmp_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %tmp_151" [top.cpp:35]   --->   Operation 17 'zext' 'zext_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 18 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.35ns)   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:35]   --->   Operation 19 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln32 = add i7 %j_2, i7 4" [top.cpp:32]   --->   Operation 20 'add' 'add_ln32' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln32 = store i7 %add_ln32, i7 %j" [top.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_1_addr_43 = getelementptr i24 %A_1_20, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 22 'getelementptr' 'A_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 23 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 24 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:35]   --->   Operation 25 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 26 [2/2] (1.35ns)   --->   "%A_1_load_44 = load i12 %A_1_addr_43" [top.cpp:35]   --->   Operation 26 'load' 'A_1_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 27 [2/2] (1.35ns)   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:35]   --->   Operation 27 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 28 [2/2] (1.35ns)   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:35]   --->   Operation 28 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_load2 = load i24 %empty"   --->   Operation 82 'load' 'p_load2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load2"   --->   Operation 83 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 6.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:35]   --->   Operation 29 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:33]   --->   Operation 30 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [top.cpp:32]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [top.cpp:32]   --->   Operation 32 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i24 %p_load" [top.cpp:35]   --->   Operation 33 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i24 %A_1_load" [top.cpp:35]   --->   Operation 34 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.10ns)   --->   "%add_ln35 = add i24 %A_1_load, i24 %p_load" [top.cpp:35]   --->   Operation 35 'add' 'add_ln35' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln35_1 = add i25 %sext_ln35_1, i25 %sext_ln35" [top.cpp:35]   --->   Operation 36 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_1, i32 24" [top.cpp:35]   --->   Operation 37 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35, i32 23" [top.cpp:35]   --->   Operation 38 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%xor_ln35 = xor i1 %tmp_181, i1 1" [top.cpp:35]   --->   Operation 39 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%and_ln35 = and i1 %tmp_182, i1 %xor_ln35" [top.cpp:35]   --->   Operation 40 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%xor_ln35_1 = xor i1 %tmp_181, i1 %tmp_182" [top.cpp:35]   --->   Operation 41 'xor' 'xor_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%select_ln35 = select i1 %and_ln35, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 42 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_1 = select i1 %xor_ln35_1, i24 %select_ln35, i24 %add_ln35" [top.cpp:35]   --->   Operation 43 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i24 %select_ln35_1" [top.cpp:35]   --->   Operation 44 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load_44 = load i12 %A_1_addr_43" [top.cpp:35]   --->   Operation 45 'load' 'A_1_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i24 %A_1_load_44" [top.cpp:35]   --->   Operation 46 'sext' 'sext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.10ns)   --->   "%add_ln35_2 = add i24 %A_1_load_44, i24 %select_ln35_1" [top.cpp:35]   --->   Operation 47 'add' 'add_ln35_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.10ns)   --->   "%add_ln35_3 = add i25 %sext_ln35_2, i25 %sext_ln35_3" [top.cpp:35]   --->   Operation 48 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_3, i32 24" [top.cpp:35]   --->   Operation 49 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35_2, i32 23" [top.cpp:35]   --->   Operation 50 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%xor_ln35_2 = xor i1 %tmp_183, i1 1" [top.cpp:35]   --->   Operation 51 'xor' 'xor_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%and_ln35_1 = and i1 %tmp_184, i1 %xor_ln35_2" [top.cpp:35]   --->   Operation 52 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%xor_ln35_3 = xor i1 %tmp_183, i1 %tmp_184" [top.cpp:35]   --->   Operation 53 'xor' 'xor_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%select_ln35_2 = select i1 %and_ln35_1, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 54 'select' 'select_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_3 = select i1 %xor_ln35_3, i24 %select_ln35_2, i24 %add_ln35_2" [top.cpp:35]   --->   Operation 55 'select' 'select_ln35_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i24 %select_ln35_3" [top.cpp:35]   --->   Operation 56 'sext' 'sext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:35]   --->   Operation 57 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i24 %A_2_load" [top.cpp:35]   --->   Operation 58 'sext' 'sext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.10ns)   --->   "%add_ln35_4 = add i24 %A_2_load, i24 %select_ln35_3" [top.cpp:35]   --->   Operation 59 'add' 'add_ln35_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.10ns)   --->   "%add_ln35_5 = add i25 %sext_ln35_4, i25 %sext_ln35_5" [top.cpp:35]   --->   Operation 60 'add' 'add_ln35_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_5, i32 24" [top.cpp:35]   --->   Operation 61 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35_4, i32 23" [top.cpp:35]   --->   Operation 62 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%xor_ln35_4 = xor i1 %tmp_185, i1 1" [top.cpp:35]   --->   Operation 63 'xor' 'xor_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%and_ln35_2 = and i1 %tmp_186, i1 %xor_ln35_4" [top.cpp:35]   --->   Operation 64 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%xor_ln35_5 = xor i1 %tmp_185, i1 %tmp_186" [top.cpp:35]   --->   Operation 65 'xor' 'xor_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%select_ln35_4 = select i1 %and_ln35_2, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 66 'select' 'select_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_5 = select i1 %xor_ln35_5, i24 %select_ln35_4, i24 %add_ln35_4" [top.cpp:35]   --->   Operation 67 'select' 'select_ln35_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i24 %select_ln35_5" [top.cpp:35]   --->   Operation 68 'sext' 'sext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:35]   --->   Operation 69 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i24 %A_3_load" [top.cpp:35]   --->   Operation 70 'sext' 'sext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.10ns)   --->   "%add_ln35_6 = add i24 %A_3_load, i24 %select_ln35_5" [top.cpp:35]   --->   Operation 71 'add' 'add_ln35_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln35_7 = add i25 %sext_ln35_6, i25 %sext_ln35_7" [top.cpp:35]   --->   Operation 72 'add' 'add_ln35_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_7, i32 24" [top.cpp:35]   --->   Operation 73 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35_6, i32 23" [top.cpp:35]   --->   Operation 74 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%xor_ln35_6 = xor i1 %tmp_187, i1 1" [top.cpp:35]   --->   Operation 75 'xor' 'xor_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%and_ln35_3 = and i1 %tmp_188, i1 %xor_ln35_6" [top.cpp:35]   --->   Operation 76 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%xor_ln35_7 = xor i1 %tmp_187, i1 %tmp_188" [top.cpp:35]   --->   Operation 77 'xor' 'xor_ln35_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%select_ln35_6 = select i1 %and_ln35_3, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 78 'select' 'select_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %xor_ln35_7, i24 %select_ln35_6, i24 %add_ln35_6" [top.cpp:35]   --->   Operation 79 'select' 'select_ln35_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln35 = store i24 %select_ln35_7, i24 %empty" [top.cpp:35]   --->   Operation 80 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body23" [top.cpp:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln32', top.cpp:32) of constant 0 on local variable 'j', top.cpp:32 [10]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:32) on local variable 'j', top.cpp:32 [14]  (0.000 ns)
	'add' operation 7 bit ('add_ln32', top.cpp:32) [77]  (0.897 ns)
	'store' operation 0 bit ('store_ln32', top.cpp:32) of variable 'add_ln32', top.cpp:32 on local variable 'j', top.cpp:32 [78]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('A_1_load', top.cpp:35) on array 'A_1' [30]  (1.352 ns)

 <State 3>: 6.667ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:35) on local variable 'empty' [18]  (0.000 ns)
	'add' operation 24 bit ('add_ln35', top.cpp:35) [32]  (1.110 ns)
	'select' operation 24 bit ('select_ln35_1', top.cpp:35) [40]  (0.435 ns)
	'add' operation 24 bit ('add_ln35_2', top.cpp:35) [44]  (1.110 ns)
	'select' operation 24 bit ('select_ln35_3', top.cpp:35) [52]  (0.435 ns)
	'add' operation 24 bit ('add_ln35_4', top.cpp:35) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln35_5', top.cpp:35) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln35_6', top.cpp:35) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln35_7', top.cpp:35) [76]  (0.435 ns)
	'store' operation 0 bit ('store_ln35', top.cpp:35) of variable 'select_ln35_7', top.cpp:35 on local variable 'empty' [79]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
