From 15c03fc9858d0f33124cad6fb42b17126ec22492 Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Tue, 7 Aug 2018 09:00:37 +0800
Subject: [PATCH] drm/rockchip: dsi: Add support for RK1808

Change-Id: Icb02137a3c5f0636cbe01163de2135d28ea14c49
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 .../display/rockchip/dw_mipi_dsi_rockchip.txt  |  1 +
 drivers/gpu/drm/rockchip/dw-mipi-dsi.c         | 18 ++++++++++++++++++
 2 files changed, 19 insertions(+)

diff --git a/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt b/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt
index 1e7642cdac5e..48c059370571 100644
--- a/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt
+++ b/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt
@@ -4,6 +4,7 @@ Rockchip specific extensions to the Synopsys Designware MIPI DSI
 Required properties:
 - compatible: must be one of:
 	"rockchip,px30-mipi-dsi", "snps,dw-mipi-dsi".
+	"rockchip,rk1808-mipi-dsi", "snps,dw-mipi-dsi".
 	"rockchip,rk3128-mipi-dsi", "snps,dw-mipi-dsi".
 	"rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi".
 	"rockchip,rk3366-mipi-dsi", "snps,dw-mipi-dsi".
diff --git a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
index 525e2282585e..76def469bbd8 100644
--- a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
+++ b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
@@ -232,6 +232,7 @@
 
 enum soc_type {
 	PX30,
+	RK1808,
 	RK3126,
 	RK3288,
 	RK3366,
@@ -1892,6 +1893,22 @@ static const struct dw_mipi_dsi_plat_data px30_socdata = {
 	.soc_type = PX30,
 };
 
+static const u32 rk1808_dsi_grf_reg_fields[MAX_FIELDS] = {
+	[MASTERSLAVEZ]          = GRF_REG_FIELD(0x0440,  8,  8),
+	[DPIUPDATECFG]          = GRF_REG_FIELD(0x0440,  7,  7),
+	[DPICOLORM]             = GRF_REG_FIELD(0x0440,  3,  3),
+	[DPISHUTDN]             = GRF_REG_FIELD(0x0440,  2,  2),
+	[FORCETXSTOPMODE]       = GRF_REG_FIELD(0x0444,  7, 10),
+	[FORCERXMODE]           = GRF_REG_FIELD(0x0444,  6,  6),
+	[TURNDISABLE]           = GRF_REG_FIELD(0x0444,  5,  5),
+};
+
+static const struct dw_mipi_dsi_plat_data rk1808_socdata = {
+	.dsi0_grf_reg_fields = rk1808_dsi_grf_reg_fields,
+	.max_bit_rate_per_lane = 2500000000UL,
+	.soc_type = RK1808,
+};
+
 static const u32 rk3128_dsi_grf_reg_fields[MAX_FIELDS] = {
 	[FORCETXSTOPMODE]	= GRF_REG_FIELD(0x0150, 10, 13),
 	[FORCERXMODE]		= GRF_REG_FIELD(0x0150,  9,  9),
@@ -2005,6 +2022,7 @@ static const struct dw_mipi_dsi_plat_data rk3399_socdata = {
 
 static const struct of_device_id dw_mipi_dsi_dt_ids[] = {
 	{ .compatible = "rockchip,px30-mipi-dsi", .data = &px30_socdata, },
+	{ .compatible = "rockchip,rk1808-mipi-dsi", .data = &rk1808_socdata, },
 	{ .compatible = "rockchip,rk3128-mipi-dsi", .data = &rk3128_socdata, },
 	{ .compatible = "rockchip,rk3288-mipi-dsi", .data = &rk3288_socdata, },
 	{ .compatible = "rockchip,rk3366-mipi-dsi", .data = &rk3366_socdata, },
-- 
2.35.3

