Initializing gui preferences from file  /RAID2/COURSE/iclab/iclab122/.synopsys_dc_gui/preferences.tcl
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "SNN"
SNN
set clock_gating_module_name "GATED_OR"
GATED_OR
set CYCLE 70
70
set INPUT_DLY [expr 0.5*$CYCLE]
35.0
set OUTPUT_DLY [expr 0.5*$CYCLE]
35.0
#======================================================
# (B) Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_verilog {./Netlist/GATED_OR_SYN.v}
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_tt1p8v25c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'fsa0m_a_generic_core_ss1p62v125c'
  Loading link library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading link library 'fsa0m_a_t33_generic_io_ss1p62v125c'
  Loading link library 'fsa0m_a_t33_generic_io_tt1p8v25c'
  Loading link library 'gtech'
Loading verilog file '/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/02_SYN/Netlist/GATED_OR_SYN.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/02_SYN/Netlist/GATED_OR_SYN.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/02_SYN/Netlist/GATED_OR.db:GATED_OR'
Loaded 1 design.
Current design is 'GATED_OR'.
GATED_OR
set_dont_touch $clock_gating_module_name
1
analyze -f sverilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ../01_RTL/SNN.v
Presto compilation completed successfully.
1
elaborate $DESIGN 
Running PRESTO HDLC
Warning:  ../01_RTL/SNN.v:181: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:190: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:374: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:388: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:401: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:423: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:454: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL/SNN.v:297: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 266 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           267            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 296 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           297            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 524 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           531            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 639 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           640            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 843 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           844            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 934 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           940            |     no/auto      |
===============================================

Statistics for case statements in always block at line 964 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           965            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1053 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1054           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1083 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1084           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1106 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1107           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1131 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1132           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1155 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1156           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1181 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1183           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1211 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1231 in file
        '../01_RTL/SNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1232           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine SNN line 261 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 291 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 311 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     opt_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 326 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 333 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    image_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 365 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 372 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern1_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 386 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern2_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 399 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    kern3_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 414 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   weight_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 421 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   weight_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   weight_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   weight_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 440 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 452 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   eqdata_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 460 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pooling_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 464 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pooling_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 468 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pooling_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 472 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pooling_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 477 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   feature_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 481 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   feature_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 485 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   feature_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 489 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   feature_reg_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 494 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  encoding1_reg_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 498 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  encoding1_reg_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 502 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  encoding1_reg_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 506 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  encoding1_reg_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 511 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  encoding2_reg_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1272 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1276 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_b_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1280 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_c_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1284 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1288 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_b_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1292 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_c_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1296 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1300 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_b_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1304 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_c_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1309 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1313 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_b_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1317 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_c_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1322 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1338 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_c_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sum_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sum_b_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1351 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d9_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1364 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   c0_max_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1368 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   c1_max_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1373 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     max_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1377 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     min_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1390 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_a_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1394 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_b_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1407 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d0_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1411 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d0_b_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1416 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   scaled_reg_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1436 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1440 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2_b_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1444 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      a6_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1448 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      a6_b_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1452 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d1_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1456 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d1_b_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1471 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      a7_a_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1475 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    a7_z_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1485 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine SNN line 1489 in file
                '../01_RTL/SNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (SNN)
Elaborated 1 design.
Current design is now 'SNN'.
1
current_design $DESIGN
Current design is 'SNN'.
{SNN}
link 

  Linking design 'SNN'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/02_SYN/SNN.db, etc
  fsa0m_a_generic_core_ss1p62v125c (library) /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db
  fsa0m_a_generic_core_ff1p98vm40c (library) /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db
  fsa0m_a_t33_generic_io_ss1p62v125c (library) /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_ss1p62v125c.db
  fsa0m_a_t33_generic_io_tt1p8v25c (library) /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_tt1p8v25c.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#======================================================
#  (C) Global Setting
#======================================================
#set_wire_load_mode top
#set_wire_load_model -name umc18_wl10 -library slow
#set_operating_conditions -min fast  -max slow
#======================================================
#  (D) Set Design Constraints
#======================================================
create_clock -name "clk" -period $CYCLE clk 
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_load 0.05 [all_outputs]
1
set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
1
#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
current_design $DESIGN
Current design is 'SNN'.
{SNN}
set_false_path -from clk -to [get_cells */latch_or_sleep_reg ]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 8272                                   |
| Number of User Hierarchies                              | 109                                    |
| Sequential Cell Count                                   | 4184                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 1238                                   |
| Number of Dont Touch nets                               | 545                                    |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 62 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'SNN'

  Loading target library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading target library 'fsa0m_a_t33_generic_io_ss1p62v125c'
  Loading target library 'fsa0m_a_t33_generic_io_tt1p8v25c'
Loaded alib file './alib-52/fsa0m_a_generic_core_ss1p62v125c.db.alib'
Loaded alib file './alib-52/fsa0m_a_generic_core_ff1p98vm40c.db.alib'
Loaded alib file './alib-52/fsa0m_a_t33_generic_io_ss1p62v125c.db.alib' (placeholder)
Loaded alib file './alib-52/fsa0m_a_t33_generic_io_tt1p8v25c.db.alib' (placeholder)
Warning: Operating condition WCCOM set on design SNN has different process,
voltage and temperatures parameters than the parameters at which target library 
fsa0m_a_generic_core_ff1p98vm40c is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 110 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNN'
Information: Added key list 'DesignWare' to design 'SNN'. (DDB-72)
Information: The register 'a7_a_reg[31]' is a constant and will be removed. (OPT-1206)
Information: In design 'SNN', the register 's2_b_reg[31]' is removed because it is merged to 'a6_b_reg[31]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[30]' is removed because it is merged to 'a6_b_reg[30]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[29]' is removed because it is merged to 'a6_b_reg[29]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[28]' is removed because it is merged to 'a6_b_reg[28]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[27]' is removed because it is merged to 'a6_b_reg[27]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[26]' is removed because it is merged to 'a6_b_reg[26]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[25]' is removed because it is merged to 'a6_b_reg[25]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[24]' is removed because it is merged to 'a6_b_reg[24]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[23]' is removed because it is merged to 'a6_b_reg[23]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[22]' is removed because it is merged to 'a6_b_reg[22]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[21]' is removed because it is merged to 'a6_b_reg[21]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[20]' is removed because it is merged to 'a6_b_reg[20]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[19]' is removed because it is merged to 'a6_b_reg[19]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[18]' is removed because it is merged to 'a6_b_reg[18]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[17]' is removed because it is merged to 'a6_b_reg[17]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[16]' is removed because it is merged to 'a6_b_reg[16]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[15]' is removed because it is merged to 'a6_b_reg[15]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[14]' is removed because it is merged to 'a6_b_reg[14]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[13]' is removed because it is merged to 'a6_b_reg[13]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[12]' is removed because it is merged to 'a6_b_reg[12]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[11]' is removed because it is merged to 'a6_b_reg[11]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[10]' is removed because it is merged to 'a6_b_reg[10]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[9]' is removed because it is merged to 'a6_b_reg[9]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[8]' is removed because it is merged to 'a6_b_reg[8]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[7]' is removed because it is merged to 'a6_b_reg[7]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[6]' is removed because it is merged to 'a6_b_reg[6]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[5]' is removed because it is merged to 'a6_b_reg[5]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[4]' is removed because it is merged to 'a6_b_reg[4]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[3]' is removed because it is merged to 'a6_b_reg[3]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[2]' is removed because it is merged to 'a6_b_reg[2]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[1]' is removed because it is merged to 'a6_b_reg[1]'. (OPT-1215)
Information: In design 'SNN', the register 's2_b_reg[0]' is removed because it is merged to 'a6_b_reg[0]'. (OPT-1215)
 Implement Synthetic for 'SNN'.
  Processing 'SNN_DW_fp_addsub_J1_0'
  Processing 'SNN_DW_lzd_J1_0'
  Processing 'SNN_DW_fp_addsub_J1_1'
  Processing 'SNN_DW_lzd_J1_1'
  Processing 'SNN_DW_fp_div_J1_0'
  Processing 'SNN_DW_div_J1_0'
  Processing 'SNN_DW_fp_addsub_J1_2'
  Processing 'SNN_DW_lzd_J1_2'
  Processing 'SNN_DW_fp_addsub_J1_3'
  Processing 'SNN_DW_lzd_J1_3'
  Processing 'SNN_DW_fp_exp_J1_0'
  Processing 'SNN_DW_exp2_J1_0'
  Processing 'SNN_DW_fp_exp_J1_1'
  Processing 'SNN_DW_exp2_J1_1'
  Processing 'SNN_DW_fp_div_J1_1'
  Processing 'SNN_DW_div_J1_1'
  Processing 'SNN_DW_fp_addsub_J1_4'
  Processing 'SNN_DW_lzd_J1_4'
  Processing 'SNN_DW_fp_addsub_J1_5'
  Processing 'SNN_DW_lzd_J1_5'
  Processing 'SNN_DW_fp_addsub_J1_6'
  Processing 'SNN_DW_lzd_J1_6'
  Processing 'SNN_DW_fp_mult_J1_0'
  Processing 'SNN_DW_lzd_J1_7'
  Processing 'SNN_DW_lzd_J1_8'
  Processing 'SNN_DW_fp_mult_J1_1'
  Processing 'SNN_DW_lzd_J1_9'
  Processing 'SNN_DW_lzd_J1_10'
  Processing 'SNN_DW_fp_cmp_J1_0'
  Processing 'SNN_DW_fp_cmp_J1_1'
  Processing 'SNN_DW_fp_div_J1_2'
  Processing 'SNN_DW_div_J1_2'
  Processing 'SNN_DW_fp_sum3_J1_0'
  Processing 'SNN_DW_lzd_J1_11'
  Processing 'SNN_DW_fp_sum3_J1_1'
  Processing 'SNN_DW_lzd_J1_12'
  Processing 'SNN_DW_fp_sum3_J1_2'
  Processing 'SNN_DW_lzd_J1_13'
  Processing 'SNN_DW_fp_sum3_J1_3'
  Processing 'SNN_DW_lzd_J1_14'
  Processing 'SNN_DW_fp_addsub_J1_7'
  Processing 'SNN_DW_lzd_J1_15'
  Processing 'SNN_DW_fp_sum3_J1_4'
  Processing 'SNN_DW_lzd_J1_16'
  Processing 'SNN_DW_fp_sum3_J1_5'
  Processing 'SNN_DW_lzd_J1_17'
  Processing 'SNN_DW_fp_sum3_J1_6'
  Processing 'SNN_DW_lzd_J1_18'
  Processing 'SNN_DW_fp_sum3_J1_7'
  Processing 'SNN_DW_lzd_J1_19'
  Processing 'SNN_DW_fp_mult_J1_2'
  Processing 'SNN_DW_lzd_J1_20'
  Processing 'SNN_DW_lzd_J1_21'
  Processing 'SNN_DW_fp_mult_J1_3'
  Processing 'SNN_DW_lzd_J1_22'
  Processing 'SNN_DW_lzd_J1_23'
  Processing 'SNN_DW_fp_mult_J1_4'
  Processing 'SNN_DW_lzd_J1_24'
  Processing 'SNN_DW_lzd_J1_25'
  Processing 'SNN_DW_fp_mult_J1_5'
  Processing 'SNN_DW_lzd_J1_26'
  Processing 'SNN_DW_lzd_J1_27'
  Processing 'SNN_DW_fp_mult_J1_6'
  Processing 'SNN_DW_lzd_J1_28'
  Processing 'SNN_DW_lzd_J1_29'
  Processing 'SNN_DW_fp_mult_J1_7'
  Processing 'SNN_DW_lzd_J1_30'
  Processing 'SNN_DW_lzd_J1_31'
  Processing 'SNN_DW_fp_mult_J1_8'
  Processing 'SNN_DW_lzd_J1_32'
  Processing 'SNN_DW_lzd_J1_33'
  Processing 'SNN_DW_fp_mult_J1_9'
  Processing 'SNN_DW_lzd_J1_34'
  Processing 'SNN_DW_lzd_J1_35'
  Processing 'SNN_DW_fp_mult_J1_10'
  Processing 'SNN_DW_lzd_J1_36'
  Processing 'SNN_DW_lzd_J1_37'
Information: The register 's2_a_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'a6_b_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIE1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'BHD1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'a6_a_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'd1_b_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'a7_z_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[31]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
......
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:13 2182994.7     23.31   20065.4   49389.6                           130064968.0000
    0:10:17 2181913.5     23.31   19755.0   49310.9                           129997960.0000

  Beginning Constant Register Removal
  -----------------------------------
    0:10:21 2182007.2     23.31   19755.0   49310.9                           130009312.0000
    0:10:24 2181991.6     23.31   19755.0   49312.1                           130008600.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
IIS skip last gasp for D1

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:11:14 2335325.5     29.15   12240.7    9147.4                           132888232.0000
    0:11:28 2408667.7      0.00       0.0   10091.4                           141032160.0000
    0:11:28 2408667.7      0.00       0.0   10091.4                           141032160.0000
    0:11:28 2408667.7      0.00       0.0   10091.4                           141032160.0000
    0:13:32 2397987.1      3.15     442.3   10220.2                           140401008.0000
    0:13:38 2395199.8      3.69     511.9   10271.5                           140174560.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:15:48 2382881.9      3.69     460.7    9952.8                           139278176.0000
    0:15:52 2369142.1      3.66     460.5    9907.3                           138166768.0000
    0:15:55 2357402.2      3.54     458.5    9604.4                           137179264.0000
    0:15:59 2344106.2      3.47     472.1    9175.5                           135847296.0000
    0:16:02 2329866.5      3.28     478.7    9112.0                           134460672.0000
    0:16:02 2328379.1      3.20     474.7    8986.1                           134352144.0000
    0:16:04 2326682.3      0.00       0.0    9139.3                           134258112.0000
    0:16:05 2326682.3      0.00       0.0    9139.3                           134258112.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:18 2218242.4      0.00       0.0    7041.7                           125510880.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:16:24 2221389.1      0.00       0.0      39.8 data_reg[0][2][20]        125786656.0000
    0:16:26 2221970.3      0.00       0.0      23.2                           125822272.0000
    0:16:26 2221970.3      0.00       0.0      23.2                           125822272.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:26 2221970.3      0.00       0.0      23.2                           125822272.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:16:59 2096119.0      0.46     120.4       0.0                           114547336.0000
    0:17:10 2107168.3      0.00       0.0      35.2                           115591400.0000
    0:17:10 2107168.3      0.00       0.0      35.2                           115591400.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000
    0:17:19 2064777.2      0.00       0.0      22.2                           112420360.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:17:22 2064783.5      0.00       0.0      22.2                           112420752.0000
    0:17:34 2005574.8      0.00       0.0      23.1                           107457832.0000
    0:17:34 2005574.8      0.00       0.0      23.1                           107457832.0000
    0:17:35 2005574.8      0.00       0.0      23.1                           107457832.0000
    0:17:40 2002062.5      0.00       0.0      24.2                           107190288.0000
    0:17:42 2000550.1      0.00       0.0      24.2                           107057800.0000
    0:17:46 1998112.8      0.00       0.0      24.2                           106863304.0000
    0:17:49 1993716.2      0.00       0.0      24.2                           106485952.0000
    0:17:52 1990894.5      0.00       0.0       0.0                           106226160.0000
    0:17:52 1990894.5      0.00       0.0       0.0                           106226160.0000
    0:17:52 1990894.5      0.00       0.0       0.0                           106226160.0000
    0:17:52 1990894.5      0.00       0.0       0.0                           106226160.0000
    0:17:53 1990900.7      0.00       0.0       0.0                           106226552.0000
    0:17:53 1990900.7      0.00       0.0       0.0                           106226552.0000
    0:18:20 1954956.1      0.00       0.0       0.3                           103353200.0000
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_tt1p8v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'SNN' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'GATED_out/CLOCK': 1276 load(s), 1 driver(s)
     Net 'GATED_out/RST_N': 4145 load(s), 1 driver(s)
  Loading target library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading target library 'fsa0m_a_t33_generic_io_ss1p62v125c'
  Loading target library 'fsa0m_a_t33_generic_io_tt1p8v25c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#uniquify
#compile
#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port
report_power >  Report/$DESIGN\.power
#report_reference > Report/$DESIGN\.reference
#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/02_SYN/Netlist/SNN_SYN.v'.
1
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
Writing ddc file 'SNN_SYN.ddc'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/02_SYN/Netlist/SNN_SYN.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'SNN' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  (I) Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : SNN
Version: T-2022.03
Date   : Mon Nov 20 17:11:43 2023
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                          571
Number of nets:                         86697
Number of cells:                        76859
Number of combinational cells:          72605
Number of sequential cells:              4145
Number of macros/black boxes:               0
Number of buf/inv:                       6835
Number of references:                     202

Combinational area:            1710290.546488
Buf/Inv area:                    64683.359726
Noncombinational area:          244665.592533
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               1954956.139021
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SNN
Version: T-2022.03
Date   : Mon Nov 20 17:11:43 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: d1_b_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: encoding1_reg_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNN                enG500K               fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  d1_b_reg_21_/CK (QDFFRBP)                0.00 #     0.00 r
  d1_b_reg_21_/Q (QDFFRBP)                 0.46       0.46 r
  U40122/O (BUF6)                          0.34       0.80 r
  U50610/O (INV6)                          0.20       1.00 f
  U68906/O (ND2F)                          0.26       1.27 r
  U68907/O (INV12)                         0.16       1.43 f
  U68908/O (ND2F)                          0.34       1.77 r
  U37183/O (INV6)                          0.22       1.99 f
  U45454/O (ND3)                           0.40       2.39 r
  U43352/O (ND3P)                          0.28       2.67 f
  U48408/O (AOI13H)                        0.41       3.08 r
  U48406/O (OR3B2)                         0.40       3.49 f
  U43269/O (AOI22HP)                       0.40       3.89 r
  U68954/O (ND3HT)                         0.24       4.13 f
  U37002/O (INV6CK)                        0.23       4.37 r
  U43219/O (INV12)                         0.22       4.59 f
  U69139/O (XNR2H)                         0.31       4.90 r
  U69141/O (OR2B1S)                        0.47       5.37 f
  U69142/C (HA1P)                          0.39       5.77 f
  U70051/CO (FA1)                          0.49       6.26 f
  U70054/CO (FA1)                          0.53       6.79 f
  U70048/CO (FA1)                          0.53       7.33 f
  U70047/CO (FA1)                          0.53       7.86 f
  U70046/CO (FA1)                          0.53       8.40 f
  U70044/CO (FA1)                          0.53       8.93 f
  U70042/CO (FA1)                          0.53       9.47 f
  U69593/CO (FA1)                          0.59      10.06 f
  U39786/O (MOAI1HP)                       0.29      10.35 f
  U69582/CO (FA1)                          0.60      10.96 f
  U44036/O (AOI22H)                        0.52      11.47 r
  U44035/O (MOAI1H)                        0.24      11.72 f
  U69511/S (FA1)                           0.55      12.27 r
  U69512/O (BUF12CK)                       0.33      12.60 r
  U69575/O (XNR2HP)                        0.19      12.79 r
  U69576/O (OR2T)                          0.51      13.30 r
  U57793/O (INV4)                          0.26      13.57 f
  U36349/O (MOAI1S)                        0.76      14.33 f
  U69832/CO (FA1)                          0.74      15.08 f
  U44500/CO (FA1)                          0.54      15.62 f
  U69827/CO (FA1)                          0.54      16.15 f
  U69826/CO (FA1)                          0.53      16.69 f
  U69822/CO (FA1)                          0.54      17.23 f
  U44499/CO (FA1)                          0.54      17.76 f
  U69817/CO (FA1)                          0.53      18.30 f
  U69847/CO (FA1)                          0.54      18.83 f
  U69812/CO (FA1)                          0.54      19.37 f
  U69811/CO (FA1)                          0.54      19.91 f
  U69809/CO (FA1)                          0.53      20.44 f
  U58589/CO (FA1)                          0.53      20.98 f
  U37684/CO (FA1)                          0.60      21.58 f
  U70022/O (XNR2H)                         0.29      21.87 f
  U70023/O (XNR2H)                         0.37      22.24 r
  U49340/S (FA1)                           0.71      22.95 f
  U70028/S (FA1P)                          0.80      23.75 f
  U44501/O (XNR2HP)                        0.28      24.02 f
  U70025/O (NR2T)                          0.31      24.33 r
  U41742/O (MOAI1HP)                       0.20      24.54 f
  U39577/O (MAO222P)                       0.43      24.97 f
  U39571/O (MAOI1HP)                       0.29      25.26 r
  U39569/O (MOAI1H)                        0.21      25.47 f
  U41730/CO (FA1)                          0.53      26.00 f
  U70045/CO (FA1)                          0.53      26.53 f
  U70043/CO (FA1)                          0.58      27.12 f
  U39566/O (MOAI1H)                        0.36      27.48 f
  U70058/CO (FA1)                          0.54      28.02 f
  U70040/CO (FA1)                          0.54      28.55 f
  U70039/CO (FA1)                          0.53      29.09 f
  U70038/CO (FA1)                          0.53      29.62 f
  U70037/CO (FA1)                          0.53      30.16 f
  U70036/CO (FA1)                          0.53      30.69 f
  U70035/CO (FA1)                          0.53      31.23 f
  U70034/CO (FA1)                          0.53      31.76 f
  U70216/CO (FA1)                          0.53      32.30 f
  U70221/CO (FA1)                          0.58      32.88 f
  U70217/O (MOAI1H)                        0.36      33.24 f
  U70220/CO (FA1)                          0.58      33.82 f
  U38190/O (MOAI1)                         0.47      34.28 f
  U70219/CO (FA1)                          0.58      34.86 f
  U70218/CO (FA1)                          0.55      35.41 f
  U41506/O (XNR2H)                         0.38      35.78 r
  U43692/O (XNR2HS)                        0.43      36.21 r
  U43691/O (XNR2HS)                        0.52      36.73 f
  U35122/O (INV4)                          0.49      37.22 r
  U70361/O (NR2P)                          0.26      37.48 f
  U70377/CO (FA1S)                         1.05      38.53 f
  U35072/O (XNR2HS)                        0.42      38.95 f
  U70375/O (XNR2HS)                        0.38      39.33 f
  U70385/S (FA1S)                          1.13      40.46 r
  U70386/S (FA1)                           0.46      40.93 f
  U70432/O (MAO222P)                       0.39      41.32 f
  U70433/O (MAO222P)                       0.39      41.70 f
  U70434/O (MAO222P)                       0.39      42.10 f
  U70435/O (INV3)                          0.18      42.27 r
  U70441/O (OAI12HP)                       0.14      42.41 f
  U70447/O (MAOI1HP)                       0.23      42.64 r
  U40733/O (OAI12H)                        0.18      42.82 f
  U70452/O (MAO222P)                       0.37      43.19 f
  U70454/O (MAO222P)                       0.36      43.55 f
  U70471/CO (FA1)                          0.50      44.05 f
  U70472/CO (FA1)                          0.53      44.58 f
  U70474/CO (FA1)                          0.53      45.12 f
  U70470/CO (FA1)                          0.53      45.65 f
  U70469/CO (FA1)                          0.53      46.19 f
  U70468/CO (FA1)                          0.53      46.72 f
  U70467/CO (FA1)                          0.53      47.26 f
  U70466/CO (FA1)                          0.53      47.79 f
  U70465/CO (FA1)                          0.53      48.33 f
  U70464/CO (FA1)                          0.53      48.86 f
  U70463/CO (FA1)                          0.53      49.39 f
  U70462/C (HA1P)                          0.30      49.70 f
  U70461/C (HA1P)                          0.28      49.98 f
  U70460/C (HA1P)                          0.28      50.26 f
  U70459/C (HA1P)                          0.28      50.54 f
  U70455/C (HA1P)                          0.28      50.82 f
  U70456/C (HA1P)                          0.26      51.08 f
  U70486/C (HA1P)                          0.28      51.37 f
  U70485/C (HA1P)                          0.26      51.63 f
  U70484/C (HA1P)                          0.26      51.89 f
  U70483/C (HA1P)                          0.26      52.15 f
  U70481/C (HA1P)                          0.26      52.41 f
  U70482/C (HA1P)                          0.26      52.67 f
  U70503/C (HA1P)                          0.26      52.93 f
  U70502/C (HA1P)                          0.30      53.23 f
  U70457/O (XOR2HT)                        0.21      53.45 f
  U70475/O (MUX2T)                         0.49      53.94 r
  U70517/C (HA1P)                          0.28      54.22 r
  U70510/C (HA1P)                          0.27      54.49 r
  U70500/C (HA1P)                          0.28      54.77 r
  U70507/C (HA1P)                          0.28      55.05 r
  U40495/C (HA1P)                          0.28      55.33 r
  U70479/C (HA1P)                          0.28      55.61 r
  U70516/C (HA1P)                          0.28      55.88 r
  U70515/C (HA1P)                          0.28      56.16 r
  U40460/C (HA1P)                          0.28      56.44 r
  U70488/C (HA1P)                          0.28      56.72 r
  U70495/C (HA1P)                          0.28      57.00 r
  U40444/C (HA1P)                          0.28      57.28 r
  U39141/C (HA1P)                          0.28      57.56 r
  U40424/C (HA1P)                          0.28      57.84 r
  U70487/C (HA1P)                          0.28      58.12 r
  U70491/C (HA1P)                          0.28      58.40 r
  U40410/C (HA1P)                          0.28      58.68 r
  U40405/C (HA1P)                          0.28      58.96 r
  U40401/C (HA1P)                          0.28      59.24 r
  U70512/C (HA1P)                          0.28      59.52 r
  U70504/C (HA1P)                          0.28      59.80 r
  U70505/S (HA1P)                          0.51      60.31 f
  U33546/O (INV4)                          0.23      60.54 r
  U70514/O (NR2T)                          0.16      60.70 f
  U70531/S (HA1)                           0.50      61.20 f
  U70524/CO (FA1)                          0.53      61.73 f
  U70785/CO (FA1S)                         0.82      62.55 f
  U70786/O (XOR2HS)                        0.53      63.08 r
  U70787/O (XNR2HS)                        0.44      63.53 r
  U70788/O (XNR2HS)                        0.44      63.97 r
  U70789/O (XNR2HS)                        0.46      64.43 r
  U70797/O (XNR2H)                         0.31      64.74 f
  U70798/O (XNR2H)                         0.28      65.02 f
  U70800/O (XNR3)                          0.71      65.73 f
  U40263/O (XNR2H)                         0.29      66.01 f
  U40250/O (XNR2H)                         0.38      66.39 r
  U40249/O (XNR2HP)                        0.29      66.69 f
  U44039/O (NR2T)                          0.28      66.96 r
  U40240/O (MOAI1HP)                       0.27      67.23 r
  U40229/O (MOAI1HP)                       0.35      67.58 r
  U70834/O (OR2T)                          0.32      67.90 r
  U70835/O (AN2T)                          0.30      68.20 r
  U71012/O (NR2F)                          0.13      68.33 f
  U71013/O (BUF12CK)                       0.26      68.59 f
  U100824/O (AOI22H)                       0.36      68.96 r
  U100825/O (ND3HT)                        0.37      69.33 f
  U38615/O (MUX2)                          0.53      69.86 f
  encoding1_reg_reg_2__0_/D (QDFFRBS)      0.00      69.86 f
  data arrival time                                  69.86

  clock clk (rise edge)                   70.00      70.00
  clock network delay (ideal)              0.00      70.00
  encoding1_reg_reg_2__0_/CK (QDFFRBS)     0.00      70.00 r
  library setup time                      -0.14      69.86
  data required time                                 69.86
  -----------------------------------------------------------
  data required time                                 69.86
  data arrival time                                 -69.86
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
exit

Memory usage for this session 756 Mbytes.
Memory usage for this session including child processes 1985 Mbytes.
CPU usage for this session 2882 seconds ( 0.80 hours ).
Elapsed time for this session 1128 seconds ( 0.31 hours ).

Thank you...

