
*** Running vivado
    with args -log Top_proyecto.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_proyecto.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_proyecto.tcl -notrace
Command: synth_design -top Top_proyecto -part xc7a35tcpg236-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1008.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_proyecto' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:20]
INFO: [Synth 8-3491] module 'dibuja' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Dibuja.vhd:5' bound to instance 'draw' of component 'dibuja' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:211]
INFO: [Synth 8-638] synthesizing module 'dibuja' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Dibuja.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'dibuja' (1#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Dibuja.vhd:19]
INFO: [Synth 8-3491] module 'vga_driver' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:5' bound to instance 'driverVGA' of component 'vga_driver' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:225]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:21]
INFO: [Synth 8-3491] module 'frec_pixel' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Div_Frec_Pixel.vhd:5' bound to instance 'div_frec_pixel' of component 'frec_pixel' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:69]
INFO: [Synth 8-638] synthesizing module 'frec_pixel' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Div_Frec_Pixel.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'frec_pixel' (2#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Div_Frec_Pixel.vhd:11]
	Parameter Nbit bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Contador.vhd:5' bound to instance 'conth' of component 'contador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:76]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Contador.vhd:14]
	Parameter Nbit bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador' (3#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Contador.vhd:14]
	Parameter Nbit bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Contador.vhd:5' bound to instance 'contv' of component 'contador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:88]
	Parameter Nbit bound to: 10 - type: integer 
	Parameter End_Of_Screen bound to: 639 - type: integer 
	Parameter Start_Of_Pulse bound to: 655 - type: integer 
	Parameter End_Of_Pulse bound to: 751 - type: integer 
	Parameter End_Of_Line bound to: 799 - type: integer 
INFO: [Synth 8-3491] module 'comparador' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Comparador.vhd:5' bound to instance 'comph' of component 'comparador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:100]
INFO: [Synth 8-638] synthesizing module 'comparador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Comparador.vhd:19]
	Parameter Nbit bound to: 10 - type: integer 
	Parameter End_Of_Screen bound to: 639 - type: integer 
	Parameter Start_Of_Pulse bound to: 655 - type: integer 
	Parameter End_Of_Pulse bound to: 751 - type: integer 
	Parameter End_Of_Line bound to: 799 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparador' (4#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Comparador.vhd:19]
	Parameter Nbit bound to: 10 - type: integer 
	Parameter End_Of_Screen bound to: 479 - type: integer 
	Parameter Start_Of_Pulse bound to: 489 - type: integer 
	Parameter End_Of_Pulse bound to: 491 - type: integer 
	Parameter End_Of_Line bound to: 520 - type: integer 
INFO: [Synth 8-3491] module 'comparador' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Comparador.vhd:5' bound to instance 'compv' of component 'comparador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:117]
INFO: [Synth 8-638] synthesizing module 'comparador__parameterized1' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Comparador.vhd:19]
	Parameter Nbit bound to: 10 - type: integer 
	Parameter End_Of_Screen bound to: 479 - type: integer 
	Parameter Start_Of_Pulse bound to: 489 - type: integer 
	Parameter End_Of_Pulse bound to: 491 - type: integer 
	Parameter End_Of_Line bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparador__parameterized1' (4#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Comparador.vhd:19]
INFO: [Synth 8-3491] module 'gen_color' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Genera_Color.vhd:5' bound to instance 'gen_colores' of component 'gen_color' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_color' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Genera_Color.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'gen_color' (5#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Genera_Color.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (6#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Driver_VGA.vhd:21]
INFO: [Synth 8-3491] module 'Memoria_Sprites' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Sprites/synth/Memoria_Sprites.vhd:59' bound to instance 'sprites' of component 'Memoria_Sprites' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Memoria_Sprites' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Sprites/synth/Memoria_Sprites.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Memoria_Sprites.mif - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Sprites.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 22528 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 22528 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 22528 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 22528 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 6 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 4 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.470587 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Sprites/synth/Memoria_Sprites.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Sprites' (17#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Sprites/synth/Memoria_Sprites.vhd:67]
INFO: [Synth 8-3491] module 'Memoria_Tablero' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Tablero/synth/Memoria_Tablero.vhd:59' bound to instance 'tablero' of component 'Memoria_Tablero' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Memoria_Tablero' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Tablero/synth/Memoria_Tablero.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Tablero.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 5 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 5 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 64 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 5 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 5 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 64 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.285 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Tablero/synth/Memoria_Tablero.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Tablero' (19#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Tablero/synth/Memoria_Tablero.vhd:74]
INFO: [Synth 8-3491] module 'Memoria_Fases' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Fases/synth/Memoria_Fases.vhd:59' bound to instance 'fases' of component 'Memoria_Fases' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Memoria_Fases' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Fases/synth/Memoria_Fases.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Memoria_Fases.mif - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Fases.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 5 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 5 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 5 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 5 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.252 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Fases/synth/Memoria_Fases.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Fases' (20#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Fases/synth/Memoria_Fases.vhd:67]
INFO: [Synth 8-3491] module 'Memoria_Soluciones' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Soluciones/synth/Memoria_Soluciones.vhd:59' bound to instance 'soluciones' of component 'Memoria_Soluciones' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Memoria_Soluciones' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Soluciones/synth/Memoria_Soluciones.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Memoria_Soluciones.mif - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Soluciones.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 2 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 2 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 2 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 2 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.048762 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Soluciones/synth/Memoria_Soluciones.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Soluciones' (21#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Soluciones/synth/Memoria_Soluciones.vhd:67]
INFO: [Synth 8-3491] module 'Memoria_Mensajes' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Mensajes/synth/Memoria_Mensajes.vhd:59' bound to instance 'mensajes' of component 'Memoria_Mensajes' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:277]
INFO: [Synth 8-638] synthesizing module 'Memoria_Mensajes' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Mensajes/synth/Memoria_Mensajes.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Memoria_Mensajes.mif - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Mensajes.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Mensajes/synth/Memoria_Mensajes.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Mensajes' (22#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Mensajes/synth/Memoria_Mensajes.vhd:67]
INFO: [Synth 8-3491] module 'Memoria_Letras' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Letras/synth/Memoria_Letras.vhd:59' bound to instance 'letras' of component 'Memoria_Letras' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Memoria_Letras' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Letras/synth/Memoria_Letras.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Memoria_Letras.mif - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Letras.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.1566 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Letras/synth/Memoria_Letras.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Letras' (23#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Letras/synth/Memoria_Letras.vhd:67]
INFO: [Synth 8-3491] module 'Memoria_Numeros' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/synth/Memoria_Numeros.vhd:59' bound to instance 'numeros' of component 'Memoria_Numeros' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:291]
INFO: [Synth 8-638] synthesizing module 'Memoria_Numeros' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/synth/Memoria_Numeros.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Memoria_Numeros.mif - type: string 
	Parameter C_INIT_FILE bound to: Memoria_Numeros.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 11264 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 11264 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 11264 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 11264 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.1566 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/synth/Memoria_Numeros.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'Memoria_Numeros' (24#1) [c:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.gen/sources_1/ip/Memoria_Numeros/synth/Memoria_Numeros.vhd:67]
INFO: [Synth 8-3491] module 'top_contador' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:5' bound to instance 'contador_tiempos' of component 'top_contador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:298]
INFO: [Synth 8-638] synthesizing module 'top_contador' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:16]
INFO: [Synth 8-3491] module 'div_frec_4' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/div_frec_4.vhd:5' bound to instance 'ins_div_frec' of component 'div_frec_4' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:49]
INFO: [Synth 8-638] synthesizing module 'div_frec_4' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/div_frec_4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'div_frec_4' (25#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/div_frec_4.vhd:12]
	Parameter N bound to: 4'b0000 
INFO: [Synth 8-3491] module 'cont_digito_10' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_10.vhd:5' bound to instance 'ins_cont_digito_uds_seg' of component 'cont_digito_10' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:53]
INFO: [Synth 8-638] synthesizing module 'cont_digito_10' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_10.vhd:17]
	Parameter N bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'cont_digito_10' (26#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_10.vhd:17]
	Parameter N bound to: 4'b0011 
INFO: [Synth 8-3491] module 'cont_digito_6' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_6.vhd:5' bound to instance 'ins_cont_digito_dec_seg' of component 'cont_digito_6' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:63]
INFO: [Synth 8-638] synthesizing module 'cont_digito_6' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_6.vhd:17]
	Parameter N bound to: 4'b0011 
INFO: [Synth 8-256] done synthesizing module 'cont_digito_6' (27#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_6.vhd:17]
	Parameter N bound to: 4'b0001 
INFO: [Synth 8-3491] module 'cont_digito_10' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_10.vhd:5' bound to instance 'ins_cont_digito_uds_min' of component 'cont_digito_10' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:73]
INFO: [Synth 8-638] synthesizing module 'cont_digito_10__parameterized1' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_10.vhd:17]
	Parameter N bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'cont_digito_10__parameterized1' (27#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_10.vhd:17]
	Parameter N bound to: 4'b0000 
INFO: [Synth 8-3491] module 'cont_digito_6' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_6.vhd:5' bound to instance 'ins_cont_digito_dec_min' of component 'cont_digito_6' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:83]
INFO: [Synth 8-638] synthesizing module 'cont_digito_6__parameterized1' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_6.vhd:17]
	Parameter N bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'cont_digito_6__parameterized1' (27#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/cont_digito_6.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top_contador' (28#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/top_contador.vhd:16]
INFO: [Synth 8-3491] module 'contador_movimientos' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/contador_movimientos.vhd:5' bound to instance 'cont_mov_uds' of component 'contador_movimientos' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:310]
INFO: [Synth 8-638] synthesizing module 'contador_movimientos' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/contador_movimientos.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'contador_movimientos' (29#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/contador_movimientos.vhd:13]
INFO: [Synth 8-3491] module 'contador_movimientos' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/contador_movimientos.vhd:5' bound to instance 'cont_mov_dec' of component 'contador_movimientos' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:319]
INFO: [Synth 8-3491] module 'Juego' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Maq_Estados_Juego.vhd:5' bound to instance 'Gestor_juego' of component 'Juego' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:328]
INFO: [Synth 8-638] synthesizing module 'Juego' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Maq_Estados_Juego.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Juego' (30#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Maq_Estados_Juego.vhd:31]
INFO: [Synth 8-3491] module 'mux_sprites' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/mux_sprites.vhd:5' bound to instance 'Gestor_sprites' of component 'mux_sprites' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:355]
INFO: [Synth 8-638] synthesizing module 'mux_sprites' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/mux_sprites.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'mux_sprites' (31#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/mux_sprites.vhd:26]
INFO: [Synth 8-3491] module 'logica_fin_tiempo' declared at 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/logica_fin_tiempo.vhd:4' bound to instance 'Gestor_fin_tiempo' of component 'logica_fin_tiempo' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:377]
INFO: [Synth 8-638] synthesizing module 'logica_fin_tiempo' [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/logica_fin_tiempo.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'logica_fin_tiempo' (32#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/logica_fin_tiempo.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Top_proyecto' (33#1) [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/new/Top_Proyecto.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:16 ; elapsed = 00:02:41 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:43 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:18 ; elapsed = 00:02:43 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1982.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/constrs_1/new/constrains_Sokoban_Basys3.xdc]
Finished Parsing XDC File [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/constrs_1/new/constrains_Sokoban_Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.srcs/constrs_1/new/constrains_Sokoban_Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_proyecto_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_proyecto_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1982.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1982.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:32 ; elapsed = 00:03:01 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:32 ; elapsed = 00:03:01 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for numeros. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for letras. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mensajes. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soluciones. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fases. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tablero. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sprites. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:03:01 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'Juego'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                lee_fase |      000000000000000000000000001 |                            00010
            espera_copia |      000000000000000000000000010 |                            00011
              copia_fase |      000000000000000000000000100 |                            00100
                  reposo |      000000000000000000000001000 |                            00101
             lee_mov_sol |      000000000000000000000010000 |                            00111
            espera_boton |      000000000000000000000100000 |                            00110
             lee_destino |      000000000000000000001000000 |                            01000
      espera_lectura_sig |      000000000000000000010000000 |                            01001
             validar_mov |      000000000000000000100000000 |                            01010
        lee_destino_caja |      000000000000000001000000000 |                            01101
 espera_lectura_sig_caja |      000000000000000010000000000 |                            10000
        validar_mov_caja |      000000000000000100000000000 |                            10001
     escribir_hueco_caja |      000000000000001000000000000 |                            01100
         escribir_actual |      000000000000010000000000000 |                            01011
inicializar_addr_teleport |      000000000000100000000000000 |                            10010
          busca_teleport |      000000000001000000000000000 |                            10101
       inc_addr_teleport |      000000000010000000000000000 |                            11001
  espera_incr_teleport_1 |      000000000100000000000000000 |                            10110
  espera_incr_teleport_2 |      000000001000000000000000000 |                            10111
         escribir_player |      000000010000000000000000000 |                            01110
           escribir_caja |      000000100000000000000000000 |                            01111
        inicializar_addr |      000001000000000000000000000 |                            10011
           comprobar_fin |      000010000000000000000000000 |                            10100
                     fin |      000100000000000000000000000 |                            11010
                   start |      001000000000000000000000000 |                            00000
      espera_boton_start |      010000000000000000000000000 |                            00001
                inc_addr |      100000000000000000000000000 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'one-hot' in module 'Juego'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:03:04 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	  27 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 16    
	  27 Input   27 Bit        Muxes := 1     
	   9 Input   27 Bit        Muxes := 1     
	   6 Input   27 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  27 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 2     
	  27 Input    6 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 9     
	  27 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 21    
	   4 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	  27 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	  27 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
	  27 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:12 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:03:21 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:25 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:26 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    14|
|3     |LUT1     |     8|
|4     |LUT2     |    79|
|5     |LUT3     |    40|
|6     |LUT4     |   111|
|7     |LUT5     |    91|
|8     |LUT6     |   141|
|9     |MUXF7    |     9|
|10    |RAMB18E1 |    10|
|20    |RAMB36E1 |     6|
|26    |FDRE     |   175|
|27    |FDSE     |     1|
|28    |IBUF     |     8|
|29    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:03:20 . Memory (MB): peak = 1982.031 ; gain = 973.688
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1982.031 ; gain = 973.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1982.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1982.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:04:39 . Memory (MB): peak = 1982.031 ; gain = 973.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/synth_1/Top_proyecto.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_proyecto_utilization_synth.rpt -pb Top_proyecto_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 15:04:19 2022...
