pic32_spi_one_transfer	,	F_39
"%s\n"	,	L_1
DIV_ROUND_UP	,	F_33
unprepare_transfer_hardware	,	V_176
err_bailout	,	V_180
dma_width	,	V_72
STAT_RX_OV	,	V_39
prepare_transfer_hardware	,	V_175
min3	,	F_12
"dma submit error\n"	,	L_7
dev	,	V_33
len	,	V_125
tx_end	,	V_22
DMA_MEM_TO_DEV	,	V_88
buf_offset	,	V_73
gpio_is_valid	,	F_46
spi_message	,	V_113
devm_spi_register_master	,	F_75
DMA_FROM_DEVICE	,	V_62
cur_msg	,	V_34
PIC32_BPW_16	,	V_101
xfer	,	V_49
pic32_spi_hw_probe	,	F_59
EIO	,	V_35
"err_irq: frame error"	,	L_3
CTRL_BPW_MASK	,	V_109
"failed registering spi master\n"	,	L_26
pic32_spi_dma_config	,	F_29
wait_for_completion_timeout	,	F_42
CTRL_SIDL	,	V_4
pic32_spi_unprepare_message	,	F_43
rx_end	,	V_25
pic32_spi_dma_rx_notify	,	F_22
SPI_CS_HIGH	,	V_134
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_106
pic32_spi_fault_irq	,	F_19
desc_tx	,	V_53
dma_submit_error	,	F_26
of_node	,	V_162
dst_maxburst	,	V_83
SPI_CPOL	,	V_120
device	,	V_135
spi_master_get_devdata	,	F_36
dma_rx	,	V_56
src_addr_width	,	V_84
IRQ_NONE	,	V_44
ctrl	,	V_108
rx	,	V_26
pic32_spi_remove	,	F_79
test_bit	,	F_34
"spi-tx"	,	L_12
"err_irq: no mesg"	,	L_4
transfer_one	,	V_172
RX_FIFO_NOT_EMPTY	,	V_145
num_chipselect	,	V_166
pic32_spi_can_dma	,	F_38
ctrl_clr	,	V_7
STAT_TF_LVL_SHIFT	,	V_16
sr	,	V_12
clear_bit	,	F_57
devm_ioremap_resource	,	F_61
u8	,	T_4
cfg	,	V_77
tx_left	,	V_19
CTRL_MCLKSEL	,	V_146
irq	,	V_37
src_addr	,	V_79
regs	,	V_5
nents	,	V_61
pic32_spi_regs	,	V_74
STAT_TX_UR	,	V_40
spi_device	,	V_114
pic32_rx_fifo_level	,	F_8
buf	,	V_75
CTRL_ON	,	V_3
dst_addr_width	,	V_85
v	,	V_94
pic32_spi_cleanup	,	F_48
dma_release_channel	,	F_55
PIC32_BPW_32	,	V_105
"clk not found\n"	,	L_21
pic32_tx_fifo_level	,	F_10
pic32_spi_dma_unprep	,	F_56
platform_device	,	V_152
desc_rx	,	V_52
tx_buf	,	V_129
tx	,	V_23
rxtx_gap	,	V_21
STAT_FRM_ERR	,	V_43
reinit_completion	,	F_40
err_unmap_mem	,	V_158
cs_gpio	,	V_133
rx_sg	,	V_59
max_speed_hz	,	V_118
tx_irq	,	V_31
CTRL2_RX_OV_EN	,	V_149
dst_addr	,	V_81
"rx-irq not found\n"	,	L_17
sgl	,	V_60
dmaengine_submit	,	F_25
dma_issued	,	V_128
ret	,	V_55
CTRL_SMP	,	V_124
dmaengine_prep_slave_sg	,	F_24
disable_irq_nosync	,	F_16
CTRL2_TX_UR_EN	,	V_148
CTRL_MSSEN	,	V_147
dma_slave_config	,	V_76
"tx"	,	L_18
pic32_err_stop	,	F_15
pic32_spi_disable	,	F_3
ndelay	,	F_4
clk_get_rate	,	F_7
ETIMEDOUT	,	V_132
dma_async_tx_descriptor	,	V_51
callback_param	,	V_70
platform_get_resource	,	F_60
err_dma_tx	,	V_71
dma_slave_buswidth	,	V_91
fifo_n_byte	,	V_107
CTRL_BPW_SHIFT	,	V_110
can_dma	,	V_177
device_fc	,	V_78
pic32_spi_tx_word	,	V_100
pic32_spi_tx_byte	,	V_96
"spi-rx"	,	L_10
STAT_RF_LVL_MASK	,	V_15
err_master	,	V_161
CTRL_CKE	,	V_123
"rx channel setup failed\n"	,	L_6
"fault"	,	L_14
prepare_message	,	V_173
SPI_BPW_MASK	,	F_70
dev_err	,	F_17
err_dma	,	V_66
"tx channel setup failed\n"	,	L_5
CTRL_FRMEN	,	V_140
pic32_spi_prepare_message	,	F_37
CTRL_CKP	,	V_121
BAUD_MASK	,	V_10
rx_left	,	V_27
src_maxburst	,	V_82
CTRL_RX_INT_SHIFT	,	V_144
mask	,	V_136
pic32_spi_hw_init	,	F_58
devm_clk_get	,	F_65
"request fault-irq %d\n"	,	L_23
start	,	V_157
clk_disable_unprepare	,	F_77
speed_hz	,	V_117
"wait error/timedout\n"	,	L_8
setup	,	V_167
out_err	,	V_138
CTRL_TX_INT_SHIFT	,	V_142
ENOMEM	,	V_160
pic32_spi_tx_irq	,	F_21
"%s failed, err %d\n"	,	L_22
pic32_tx_max	,	F_11
spi_master_put	,	F_78
SPI_MODE_0	,	V_165
HZ	,	V_131
spi_master	,	V_50
fifo_n_elm	,	V_24
pic32_spi_rx_word	,	V_99
DIV_ROUND_CLOSEST	,	F_6
SPI_CPHA	,	V_122
pic32_spi_probe	,	F_67
SPI_MODE_3	,	V_164
DMA_TO_DEVICE	,	V_68
pic32_spi_rx_byte	,	V_95
baud	,	V_11
val	,	V_116
buswidth	,	V_93
clk	,	V_9
tx_fifo	,	V_46
cookie	,	V_54
"rx"	,	L_16
IRQ_HANDLED	,	V_42
pic32_spi_rx_irq	,	F_20
__func__	,	V_159
IRQF_NO_THREAD	,	V_179
SPI_MASTER_MUST_RX	,	V_170
pic32s	,	V_2
tx_room	,	V_20
status	,	V_13
ENODEV	,	V_58
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_102
spi_ck	,	V_8
IRQ_NOAUTOEN	,	V_178
unprepare_message	,	V_174
flags	,	V_112
init_completion	,	F_71
dma_base	,	V_80
"fault-irq not found\n"	,	L_15
mode_bits	,	V_163
"mck0"	,	L_20
bits_per_word	,	V_90
offsetof	,	F_30
clk_prepare_enable	,	F_66
pic32_spi_prepare_hardware	,	F_35
fault_irq	,	V_29
gpio_direction_output	,	F_47
CTRL_MSTEN	,	V_141
platform_get_irq_byname	,	F_64
EINVAL	,	V_65
enable_irq	,	F_41
dma_request_slave_channel_compat	,	F_52
DMA_DEV_TO_MEM	,	V_89
ctrl2_set	,	V_151
tx_sg	,	V_67
pic32_spi_set_word_size	,	F_32
complete	,	F_18
STAT_RF_LVL_SHIFT	,	V_14
ctrl_set	,	V_6
msg	,	V_28
pic32_spi_enable	,	F_1
STAT_TF_LVL_MASK	,	V_17
data	,	V_47
pic32_spi_tx_dword	,	V_104
"request rx-irq %d\n"	,	L_24
pic32_spi_rx_dword	,	V_103
dmawidth	,	V_92
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_98
mode	,	V_119
status_clr	,	V_41
pdev	,	V_153
rx_fifo	,	V_45
u32	,	T_1
pic32_spi_setup	,	F_45
pic32_spi	,	V_1
dma_cookie_t	,	T_3
dma_async_issue_pending	,	F_27
resource	,	V_154
spi_transfer	,	V_48
PIC32_DMA_LEN_MIN	,	V_126
rx_buf	,	V_130
spi	,	V_115
PTR_ERR	,	F_63
transfer	,	V_127
xfer_done	,	V_36
cleanup	,	V_168
"TX channel not found.\n"	,	L_13
CTRL2_FRM_ERR_EN	,	V_150
pic32_spi_set_clk_rate	,	F_5
DMA_PREP_INTERRUPT	,	V_63
pic32_spi_dma_prep	,	F_49
dma_cap_zero	,	F_50
DMA_SLAVE	,	V_137
TX_FIFO_HALF_EMPTY	,	V_143
"tx-irq not found\n"	,	L_19
rx_irq	,	V_30
platform_set_drvdata	,	F_76
platform_get_drvdata	,	F_80
PIC32_BPW_8	,	V_97
irq_set_status_flags	,	F_72
of_node_get	,	F_69
pic32_rx_max	,	F_13
dma_cap_set	,	F_51
mem	,	V_155
dmaengine_slave_config	,	F_31
pic32_spi_dma_transfer	,	F_23
DMA_CTRL_ACK	,	V_64
"err_irq: fifo ov/ur-run\n"	,	L_2
CTRL_ENHBUF	,	V_139
IORESOURCE_MEM	,	V_156
direction	,	V_87
dev_name	,	F_74
readl	,	F_9
writel	,	F_2
set_bit	,	F_54
"request tx-irq %d\n"	,	L_25
irqreturn_t	,	T_2
PIC32F_DMA_PREP	,	V_111
dev_warn	,	F_53
pic32_spi_unprepare_hardware	,	F_44
bits_per_word_mask	,	V_171
master	,	V_32
dev_id	,	V_38
dmaengine_terminate_all	,	F_28
min_t	,	F_14
"RX channel not found.\n"	,	L_11
"No max speed HZ parameter\n"	,	L_9
dma_tx	,	V_57
callback	,	V_69
dma_cap_mask_t	,	T_5
n_bytes	,	V_18
slave_id	,	V_86
IS_ERR	,	F_62
spi_alloc_master	,	F_68
SPI_MASTER_MUST_TX	,	V_169
devm_request_irq	,	F_73
