sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
2.311155
instruction cache misses l1

  l1 cache instruction misses                                15215000

