V 000050 55 714173        1395265308998 Structure
(_unit VHDL (calc_top 0 41 (structure 0 52 ))
	(_version vb4)
	(_time 1395265309001 2014.03.19 17:41:49)
	(_source (\./../IMPLEMENT/TIME_SIM.VHD\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/simprim/src/simprim_vcomponents.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(simprim(VCOMPONENTS))(simprim(VPACKAGE)))
	(_code b9e9b8edb1eebeafb8baeabbade3bebeb9bfbabfb8bfea)
	(_entity
		(_time 1395265308794)
		(_use (std(standard))(ieee(std_logic_1164))(simprim(VCOMPONENTS))(simprim(VPACKAGE)))
	)
	(_component
		(.simprim.VCOMPONENTS.X_BUF
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1533 1 867 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 868 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 869 (_entity -1 ((ps 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 870 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 871 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 872 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 875 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 876 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_XOR2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528317 1 47494 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 47495 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 47496 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 47497 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 47498 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 47499 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 47500 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47503 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 47504 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 47505 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_MUX2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159715 1 18901 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 18902 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 18903 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_IA ~extieee.VITAL_Timing.VitalDelayType01 1 18904 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_IB ~extieee.VITAL_Timing.VitalDelayType01 1 18905 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SEL ~extieee.VITAL_Timing.VitalDelayType01 1 18906 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_IA_O ~extieee.VITAL_Timing.VitalDelayType01 1 18907 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_IB_O ~extieee.VITAL_Timing.VitalDelayType01 1 18908 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SEL_O ~extieee.VITAL_Timing.VitalDelayType01 1 18909 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 18912 (_entity (_out ))))
				(_port (_internal IA ~extieee.std_logic_1164.STD_ULOGIC 1 18913 (_entity (_in ))))
				(_port (_internal IB ~extieee.std_logic_1164.STD_ULOGIC 1 18914 (_entity (_in ))))
				(_port (_internal SEL ~extieee.std_logic_1164.STD_ULOGIC 1 18915 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_LUT4
			(_object
				(_generic (_internal INIT ~extsimprim.VCOMPONENTS.~BIT_VECTOR~158697 1 17300 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158698 1 17301 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 17302 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 17303 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_ADR0 ~extieee.VITAL_Timing.VitalDelayType01 1 17304 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR1 ~extieee.VITAL_Timing.VitalDelayType01 1 17305 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR2 ~extieee.VITAL_Timing.VitalDelayType01 1 17306 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR3 ~extieee.VITAL_Timing.VitalDelayType01 1 17307 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR0_O ~extieee.VITAL_Timing.VitalDelayType01 1 17308 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR1_O ~extieee.VITAL_Timing.VitalDelayType01 1 17309 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR2_O ~extieee.VITAL_Timing.VitalDelayType01 1 17310 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR3_O ~extieee.VITAL_Timing.VitalDelayType01 1 17311 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 17314 (_entity (_out ))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_ULOGIC 1 17315 (_entity (_in ))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_ULOGIC 1 17316 (_entity (_in ))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_ULOGIC 1 17317 (_entity (_in ))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_ULOGIC 1 17318 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_AND2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1511 1 318 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 319 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 320 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 321 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 322 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 323 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 324 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 327 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 328 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 329 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_ZERO
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528325 1 47791 (_entity -1 (_string \"UNPLACED"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47794 (_entity (_out ((i 2))))))
			)
		)
		(.simprim.VCOMPONENTS.X_ONE
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159806 1 19444 (_entity -1 (_string \"UNPLACED"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 19447 (_entity (_out ((i 3))))))
			)
		)
		(.simprim.VCOMPONENTS.X_FF
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 4574 (_entity -1 ((i 0)))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~151842 1 4575 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MSGON ~extSTD.STANDARD.BOOLEAN 1 4576 (_entity -1 ((i 1)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 4577 (_entity -1 ((i 1)))))
				(_generic (_internal XON ~extSTD.STANDARD.BOOLEAN 1 4578 (_entity -1 ((i 1)))))
				(_generic (_internal thold_CE_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4579 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_CE_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4580 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4581 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4582 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4583 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4584 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4585 (_entity -1 ((ns 0)))))
				(_generic (_internal tipd_CE ~extieee.VITAL_Timing.VitalDelayType01 1 4586 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_CLK ~extieee.VITAL_Timing.VitalDelayType01 1 4587 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 4588 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_RST ~extieee.VITAL_Timing.VitalDelayType01 1 4589 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SET ~extieee.VITAL_Timing.VitalDelayType01 1 4590 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_CE_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4591 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_I_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4592 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_RST_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4593 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_SET_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4594 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_CLK_O ~extieee.VITAL_Timing.VitalDelayType01 1 4595 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_RST_O ~extieee.VITAL_Timing.VitalDelayType01 1 4596 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SET_O ~extieee.VITAL_Timing.VitalDelayType01 1 4597 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tperiod_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4598 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_negedge ~extieee.VITAL_Timing.VitalDelayType 1 4599 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4600 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_RST_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4601 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_SET_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4602 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4603 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4604 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4605 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4606 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_CE_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4607 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_CE_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4608 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4609 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4610 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 4613 (_entity (_out ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 4614 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 1 4615 (_entity (_in ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 4616 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 4617 (_entity (_in ))))
				(_port (_internal SET ~extieee.std_logic_1164.STD_ULOGIC 1 4618 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extsimprim.VCOMPONENTS.~STRING~159716 1 18922 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 18923 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extsimprim.VCOMPONENTS.~STRING~159717 1 18924 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159718 1 18925 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 18926 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 18927 (_entity -1 ((ps 0)))))
				(_generic (_internal SLEW ~extsimprim.VCOMPONENTS.~STRING~159719 1 18928 (_entity -1 (_string \"SLOW"\))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 18929 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 18930 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 18931 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 18934 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 18935 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_BUFGMUX
			(_object
				(_generic (_internal CLK_SEL_TYPE ~extsimprim.VCOMPONENTS.~STRING~1536 1 1010 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1537 1 1011 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1538 1 1012 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 1013 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 1014 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 1015 (_entity -1 ((i 1)))))
				(_generic (_internal tbpd_S_O_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 1016 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tbpd_S_O_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 1017 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal thold_S_I0_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1018 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_S_I1_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1019 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_I0 ~extieee.VITAL_Timing.VitalDelayType 1 1020 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_I1 ~extieee.VITAL_Timing.VitalDelayType 1 1021 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_S ~extieee.VITAL_Timing.VitalDelayType 1 1022 (_entity -1 ((ps 0)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 1023 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 1024 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_S ~extieee.VITAL_Timing.VitalDelayType01 1 1025 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_S_I0 ~extieee.VITAL_Timing.VitalDelayType 1 1026 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_S_I1 ~extieee.VITAL_Timing.VitalDelayType 1 1027 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 1028 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 1029 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_S_O ~extieee.VITAL_Timing.VitalDelayType01 1 1030 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tperiod_I0_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1031 (_entity -1 ((ps 0)))))
				(_generic (_internal tperiod_I1_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1032 (_entity -1 ((ps 0)))))
				(_generic (_internal tpw_I0_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1033 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I0_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1034 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I1_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1035 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I1_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1036 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_S_I0_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1037 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_S_I1_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1038 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 1041 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 1042 (_entity (_in ((i 2))))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 1043 (_entity (_in ((i 2))))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 1044 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_INV
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158395 1 15412 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 15413 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 15414 (_entity -1 ((ps 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 15415 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 15416 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 15417 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 15420 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 15421 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_LATCHE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 17163 (_entity -1 ((i 0)))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158691 1 17164 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MSGON ~extSTD.STANDARD.BOOLEAN 1 17165 (_entity -1 ((i 1)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 17166 (_entity -1 ((i 1)))))
				(_generic (_internal XON ~extSTD.STANDARD.BOOLEAN 1 17167 (_entity -1 ((i 1)))))
				(_generic (_internal thold_GE_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17168 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_GE_CLK_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17169 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17170 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17171 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_RST_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17172 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_SET_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17173 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_CLK ~extieee.VITAL_Timing.VitalDelayType 1 17174 (_entity -1 ((ns 0)))))
				(_generic (_internal tipd_CLK ~extieee.VITAL_Timing.VitalDelayType01 1 17175 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_GE ~extieee.VITAL_Timing.VitalDelayType01 1 17176 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 17177 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_RST ~extieee.VITAL_Timing.VitalDelayType01 1 17178 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SET ~extieee.VITAL_Timing.VitalDelayType01 1 17179 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_GE_CLK ~extieee.VITAL_Timing.VitalDelayType 1 17180 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_I_CLK ~extieee.VITAL_Timing.VitalDelayType 1 17181 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_RST_CLK ~extieee.VITAL_Timing.VitalDelayType 1 17182 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_SET_CLK ~extieee.VITAL_Timing.VitalDelayType 1 17183 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_CLK_O ~extieee.VITAL_Timing.VitalDelayType01 1 17184 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_GE_O ~extieee.VITAL_Timing.VitalDelayType01 1 17185 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 17186 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_RST_O ~extieee.VITAL_Timing.VitalDelayType01 1 17187 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SET_O ~extieee.VITAL_Timing.VitalDelayType01 1 17188 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpw_CLK_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17189 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 17190 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_RST_posedge ~extieee.VITAL_Timing.VitalDelayType 1 17191 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_SET_posedge ~extieee.VITAL_Timing.VitalDelayType 1 17192 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_RST_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17193 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_SET_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17194 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_RST_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17195 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_SET_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17196 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_GE_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17197 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_GE_CLK_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17198 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17199 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 17200 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 17203 (_entity (_out ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 1 17204 (_entity (_in ))))
				(_port (_internal GE ~extieee.std_logic_1164.STD_ULOGIC 1 17205 (_entity (_in ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 17206 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 17207 (_entity (_in ))))
				(_port (_internal SET ~extieee.std_logic_1164.STD_ULOGIC 1 17208 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_ROC
			(_object
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1527242 1 44593 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1527243 1 44594 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal ROC_WIDTH ~extSTD.STANDARD.TIME 1 44595 (_entity -1 ((ns 4636737291354636288)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 44598 (_entity (_out ))))
			)
		)
		(.simprim.VCOMPONENTS.X_TOC
			(_object
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1528214 1 47229 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528215 1 47230 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal TOC_WIDTH ~extSTD.STANDARD.TIME 1 47231 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47234 (_entity (_out ))))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_XUSED 0 813 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(0)))
			((I)(f_y_addsub0000_0_XORF_1298))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_XORF 0 822 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
		)
		(_port
			((O)(f_y_addsub0000_0_XORF_1298))
			((I0)(f_y_addsub0000_0_CYINIT_1297))
			((I1)(f_Maddsub_y_addsub0000_lut(0)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CYMUXF 0 831 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_0_Q))
			((IA)(f_y_addsub0000_0_CY0F_1296))
			((IB)(f_y_addsub0000_0_CYINIT_1297))
			((SEL)(f_y_addsub0000_0_CYSELF_1290))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CYINIT 0 841 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_0_CYINIT_1297))
			((I)(f_y_addsub0000_0_BXINV_1288))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CY0F 0 850 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_0_CY0F_1296))
			((I)(Treg_q(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CYSELF 0 859 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_0_CYSELF_1290))
			((I)(f_Maddsub_y_addsub0000_lut(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_BXINV 0 868 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_0_BXINV_1288))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_YUSED 0 877 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(1)))
			((I)(f_y_addsub0000_0_XORG_1286))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_XORG 0 886 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
		)
		(_port
			((O)(f_y_addsub0000_0_XORG_1286))
			((I0)(f_Maddsub_y_addsub0000_cy_0_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(1)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_COUTUSED 0 895 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_1_Q))
			((I)(f_y_addsub0000_0_CYMUXG_1285))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CYMUXG 0 904 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
		)
		(_port
			((O)(f_y_addsub0000_0_CYMUXG_1285))
			((IA)(f_y_addsub0000_0_CY0G_1283))
			((IB)(f_Maddsub_y_addsub0000_cy_0_Q))
			((SEL)(f_y_addsub0000_0_CYSELG_1277))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CY0G 0 914 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_0_CY0G_1283))
			((I)(Treg_q(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_CYSELG 0 923 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_0_CYSELG_1277))
			((I)(f_Maddsub_y_addsub0000_lut(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_2_Q 0 932 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010011010101010"\))
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(2)))
			((ADR0)(Treg_q(2)))
			((ADR1)(Nreg_q(2)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010011010101010"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_XUSED 0 944 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(2)))
			((I)(f_y_addsub0000_2_XORF_1337))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_XORF 0 953 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_y_addsub0000_2_XORF_1337))
			((I0)(f_y_addsub0000_2_CYINIT_1336))
			((I1)(f_Maddsub_y_addsub0000_lut(2)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYMUXF 0 962 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_2_Q))
			((IA)(f_y_addsub0000_2_CY0F_1335))
			((IB)(f_y_addsub0000_2_CYINIT_1336))
			((SEL)(f_y_addsub0000_2_CYSELF_1325))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYMUXF2 0 972 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_y_addsub0000_2_CYMUXF2_1320))
			((IA)(f_y_addsub0000_2_CY0F_1335))
			((IB)(f_y_addsub0000_2_CY0F_1335))
			((SEL)(f_y_addsub0000_2_CYSELF_1325))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYINIT 0 982 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_2_CYINIT_1336))
			((I)(f_Maddsub_y_addsub0000_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CY0F 0 991 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_2_CY0F_1335))
			((I)(Treg_q(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYSELF 0 1000 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_2_CYSELF_1325))
			((I)(f_Maddsub_y_addsub0000_lut(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_YUSED 0 1009 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(3)))
			((I)(f_y_addsub0000_2_XORG_1327))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_XORG 0 1018 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_y_addsub0000_2_XORG_1327))
			((I0)(f_Maddsub_y_addsub0000_cy_2_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(3)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_COUTUSED 0 1027 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_3_Q))
			((I)(f_y_addsub0000_2_CYMUXFAST_1324))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_FASTCARRY 0 1036 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_2_FASTCARRY_1322))
			((I)(f_Maddsub_y_addsub0000_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYAND 0 1045 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_y_addsub0000_2_CYAND_1323))
			((I0)(f_y_addsub0000_2_CYSELG_1313))
			((I1)(f_y_addsub0000_2_CYSELF_1325))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYMUXFAST 0 1054 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_y_addsub0000_2_CYMUXFAST_1324))
			((IA)(f_y_addsub0000_2_CYMUXG2_1321))
			((IB)(f_y_addsub0000_2_FASTCARRY_1322))
			((SEL)(f_y_addsub0000_2_CYAND_1323))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYMUXG2 0 1064 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_y_addsub0000_2_CYMUXG2_1321))
			((IA)(f_y_addsub0000_2_CY0G_1319))
			((IB)(f_y_addsub0000_2_CYMUXF2_1320))
			((SEL)(f_y_addsub0000_2_CYSELG_1313))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CY0G 0 1074 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_2_CY0G_1319))
			((I)(Treg_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_2_CYSELG 0 1083 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_2_CYSELG_1313))
			((I)(f_Maddsub_y_addsub0000_lut(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_XUSED 0 1092 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(4)))
			((I)(f_y_addsub0000_4_XORF_1376))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_XORF 0 1101 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_y_addsub0000_4_XORF_1376))
			((I0)(f_y_addsub0000_4_CYINIT_1375))
			((I1)(f_Maddsub_y_addsub0000_lut(4)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYMUXF 0 1110 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_4_Q))
			((IA)(f_y_addsub0000_4_CY0F_1374))
			((IB)(f_y_addsub0000_4_CYINIT_1375))
			((SEL)(f_y_addsub0000_4_CYSELF_1364))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYMUXF2 0 1120 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_y_addsub0000_4_CYMUXF2_1359))
			((IA)(f_y_addsub0000_4_CY0F_1374))
			((IB)(f_y_addsub0000_4_CY0F_1374))
			((SEL)(f_y_addsub0000_4_CYSELF_1364))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYINIT 0 1130 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_4_CYINIT_1375))
			((I)(f_Maddsub_y_addsub0000_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CY0F 0 1139 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_4_CY0F_1374))
			((I)(Treg_q(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYSELF 0 1148 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_4_CYSELF_1364))
			((I)(f_Maddsub_y_addsub0000_lut(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_YUSED 0 1157 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(5)))
			((I)(f_y_addsub0000_4_XORG_1366))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_XORG 0 1166 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_y_addsub0000_4_XORG_1366))
			((I0)(f_Maddsub_y_addsub0000_cy_4_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(5)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_COUTUSED 0 1175 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_5_Q))
			((I)(f_y_addsub0000_4_CYMUXFAST_1363))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_FASTCARRY 0 1184 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_4_FASTCARRY_1361))
			((I)(f_Maddsub_y_addsub0000_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYAND 0 1193 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_y_addsub0000_4_CYAND_1362))
			((I0)(f_y_addsub0000_4_CYSELG_1352))
			((I1)(f_y_addsub0000_4_CYSELF_1364))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYMUXFAST 0 1202 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_y_addsub0000_4_CYMUXFAST_1363))
			((IA)(f_y_addsub0000_4_CYMUXG2_1360))
			((IB)(f_y_addsub0000_4_FASTCARRY_1361))
			((SEL)(f_y_addsub0000_4_CYAND_1362))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYMUXG2 0 1212 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_y_addsub0000_4_CYMUXG2_1360))
			((IA)(f_y_addsub0000_4_CY0G_1358))
			((IB)(f_y_addsub0000_4_CYMUXF2_1359))
			((SEL)(f_y_addsub0000_4_CYSELG_1352))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CY0G 0 1222 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_4_CY0G_1358))
			((I)(Treg_q(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_4_CYSELG 0 1231 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_4_CYSELG_1352))
			((I)(f_Maddsub_y_addsub0000_lut(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_XUSED 0 1240 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(6)))
			((I)(f_y_addsub0000_6_XORF_1415))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_XORF 0 1249 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_y_addsub0000_6_XORF_1415))
			((I0)(f_y_addsub0000_6_CYINIT_1414))
			((I1)(f_Maddsub_y_addsub0000_lut(6)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYMUXF 0 1258 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_6_Q))
			((IA)(f_y_addsub0000_6_CY0F_1413))
			((IB)(f_y_addsub0000_6_CYINIT_1414))
			((SEL)(f_y_addsub0000_6_CYSELF_1403))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYMUXF2 0 1268 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_y_addsub0000_6_CYMUXF2_1398))
			((IA)(f_y_addsub0000_6_CY0F_1413))
			((IB)(f_y_addsub0000_6_CY0F_1413))
			((SEL)(f_y_addsub0000_6_CYSELF_1403))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYINIT 0 1278 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_6_CYINIT_1414))
			((I)(f_Maddsub_y_addsub0000_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CY0F 0 1287 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_6_CY0F_1413))
			((I)(Treg_q(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYSELF 0 1296 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_6_CYSELF_1403))
			((I)(f_Maddsub_y_addsub0000_lut(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_YUSED 0 1305 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(7)))
			((I)(f_y_addsub0000_6_XORG_1405))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_XORG 0 1314 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_y_addsub0000_6_XORG_1405))
			((I0)(f_Maddsub_y_addsub0000_cy_6_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(7)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_COUTUSED 0 1323 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_7_Q))
			((I)(f_y_addsub0000_6_CYMUXFAST_1402))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_FASTCARRY 0 1332 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_6_FASTCARRY_1400))
			((I)(f_Maddsub_y_addsub0000_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYAND 0 1341 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_y_addsub0000_6_CYAND_1401))
			((I0)(f_y_addsub0000_6_CYSELG_1391))
			((I1)(f_y_addsub0000_6_CYSELF_1403))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYMUXFAST 0 1350 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_y_addsub0000_6_CYMUXFAST_1402))
			((IA)(f_y_addsub0000_6_CYMUXG2_1399))
			((IB)(f_y_addsub0000_6_FASTCARRY_1400))
			((SEL)(f_y_addsub0000_6_CYAND_1401))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYMUXG2 0 1360 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_y_addsub0000_6_CYMUXG2_1399))
			((IA)(f_y_addsub0000_6_CY0G_1397))
			((IB)(f_y_addsub0000_6_CYMUXF2_1398))
			((SEL)(f_y_addsub0000_6_CYSELG_1391))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CY0G 0 1370 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_6_CY0G_1397))
			((I)(Treg_q(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_6_CYSELG 0 1379 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_6_CYSELG_1391))
			((I)(f_Maddsub_y_addsub0000_lut(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_XUSED 0 1388 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(8)))
			((I)(f_y_addsub0000_8_XORF_1454))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_XORF 0 1397 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_y_addsub0000_8_XORF_1454))
			((I0)(f_y_addsub0000_8_CYINIT_1453))
			((I1)(f_Maddsub_y_addsub0000_lut(8)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYMUXF 0 1406 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_8_Q))
			((IA)(f_y_addsub0000_8_CY0F_1452))
			((IB)(f_y_addsub0000_8_CYINIT_1453))
			((SEL)(f_y_addsub0000_8_CYSELF_1442))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYMUXF2 0 1416 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_y_addsub0000_8_CYMUXF2_1437))
			((IA)(f_y_addsub0000_8_CY0F_1452))
			((IB)(f_y_addsub0000_8_CY0F_1452))
			((SEL)(f_y_addsub0000_8_CYSELF_1442))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYINIT 0 1426 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_8_CYINIT_1453))
			((I)(f_Maddsub_y_addsub0000_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CY0F 0 1435 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_8_CY0F_1452))
			((I)(Treg_q(8)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYSELF 0 1444 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_8_CYSELF_1442))
			((I)(f_Maddsub_y_addsub0000_lut(8)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_YUSED 0 1453 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(9)))
			((I)(f_y_addsub0000_8_XORG_1444))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_XORG 0 1462 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_y_addsub0000_8_XORG_1444))
			((I0)(f_Maddsub_y_addsub0000_cy_8_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(9)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_COUTUSED 0 1471 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_9_Q))
			((I)(f_y_addsub0000_8_CYMUXFAST_1441))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_FASTCARRY 0 1480 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_8_FASTCARRY_1439))
			((I)(f_Maddsub_y_addsub0000_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYAND 0 1489 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_y_addsub0000_8_CYAND_1440))
			((I0)(f_y_addsub0000_8_CYSELG_1430))
			((I1)(f_y_addsub0000_8_CYSELF_1442))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYMUXFAST 0 1498 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_y_addsub0000_8_CYMUXFAST_1441))
			((IA)(f_y_addsub0000_8_CYMUXG2_1438))
			((IB)(f_y_addsub0000_8_FASTCARRY_1439))
			((SEL)(f_y_addsub0000_8_CYAND_1440))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYMUXG2 0 1508 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_y_addsub0000_8_CYMUXG2_1438))
			((IA)(f_y_addsub0000_8_CY0G_1436))
			((IB)(f_y_addsub0000_8_CYMUXF2_1437))
			((SEL)(f_y_addsub0000_8_CYSELG_1430))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CY0G 0 1518 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_8_CY0G_1436))
			((I)(Treg_q(9)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_8_CYSELG 0 1527 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_8_CYSELG_1430))
			((I)(f_Maddsub_y_addsub0000_lut(9)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_XUSED 0 1536 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(10)))
			((I)(f_y_addsub0000_10_XORF_1493))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_XORF 0 1545 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_y_addsub0000_10_XORF_1493))
			((I0)(f_y_addsub0000_10_CYINIT_1492))
			((I1)(f_Maddsub_y_addsub0000_lut(10)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYMUXF 0 1554 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_10_Q))
			((IA)(f_y_addsub0000_10_CY0F_1491))
			((IB)(f_y_addsub0000_10_CYINIT_1492))
			((SEL)(f_y_addsub0000_10_CYSELF_1481))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYMUXF2 0 1564 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_y_addsub0000_10_CYMUXF2_1476))
			((IA)(f_y_addsub0000_10_CY0F_1491))
			((IB)(f_y_addsub0000_10_CY0F_1491))
			((SEL)(f_y_addsub0000_10_CYSELF_1481))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYINIT 0 1574 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_10_CYINIT_1492))
			((I)(f_Maddsub_y_addsub0000_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CY0F 0 1583 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_10_CY0F_1491))
			((I)(Treg_q(10)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYSELF 0 1592 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_10_CYSELF_1481))
			((I)(f_Maddsub_y_addsub0000_lut(10)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_YUSED 0 1601 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(11)))
			((I)(f_y_addsub0000_10_XORG_1483))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_XORG 0 1610 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_y_addsub0000_10_XORG_1483))
			((I0)(f_Maddsub_y_addsub0000_cy_10_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(11)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_COUTUSED 0 1619 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_11_Q))
			((I)(f_y_addsub0000_10_CYMUXFAST_1480))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_FASTCARRY 0 1628 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_10_FASTCARRY_1478))
			((I)(f_Maddsub_y_addsub0000_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYAND 0 1637 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_y_addsub0000_10_CYAND_1479))
			((I0)(f_y_addsub0000_10_CYSELG_1469))
			((I1)(f_y_addsub0000_10_CYSELF_1481))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYMUXFAST 0 1646 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_y_addsub0000_10_CYMUXFAST_1480))
			((IA)(f_y_addsub0000_10_CYMUXG2_1477))
			((IB)(f_y_addsub0000_10_FASTCARRY_1478))
			((SEL)(f_y_addsub0000_10_CYAND_1479))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYMUXG2 0 1656 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_y_addsub0000_10_CYMUXG2_1477))
			((IA)(f_y_addsub0000_10_CY0G_1475))
			((IB)(f_y_addsub0000_10_CYMUXF2_1476))
			((SEL)(f_y_addsub0000_10_CYSELG_1469))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CY0G 0 1666 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_10_CY0G_1475))
			((I)(Treg_q(11)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_10_CYSELG 0 1675 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_10_CYSELG_1469))
			((I)(f_Maddsub_y_addsub0000_lut(11)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_10_Q 0 1684 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(10)))
			((ADR0)(Nreg_q(10)))
			((ADR1)(Treg_q(10)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_12_Q 0 1696 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(12)))
			((ADR0)(Nreg_q(12)))
			((ADR1)(Treg_q(12)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_XUSED 0 1708 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(12)))
			((I)(f_y_addsub0000_12_XORF_1532))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_XORF 0 1717 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_y_addsub0000_12_XORF_1532))
			((I0)(f_y_addsub0000_12_CYINIT_1531))
			((I1)(f_Maddsub_y_addsub0000_lut(12)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYMUXF 0 1726 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_12_Q))
			((IA)(f_y_addsub0000_12_CY0F_1530))
			((IB)(f_y_addsub0000_12_CYINIT_1531))
			((SEL)(f_y_addsub0000_12_CYSELF_1520))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYMUXF2 0 1736 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_y_addsub0000_12_CYMUXF2_1515))
			((IA)(f_y_addsub0000_12_CY0F_1530))
			((IB)(f_y_addsub0000_12_CY0F_1530))
			((SEL)(f_y_addsub0000_12_CYSELF_1520))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYINIT 0 1746 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_12_CYINIT_1531))
			((I)(f_Maddsub_y_addsub0000_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CY0F 0 1755 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_12_CY0F_1530))
			((I)(Treg_q(12)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYSELF 0 1764 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_12_CYSELF_1520))
			((I)(f_Maddsub_y_addsub0000_lut(12)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_YUSED 0 1773 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(13)))
			((I)(f_y_addsub0000_12_XORG_1522))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_XORG 0 1782 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_y_addsub0000_12_XORG_1522))
			((I0)(f_Maddsub_y_addsub0000_cy_12_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(13)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_FASTCARRY 0 1791 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_12_FASTCARRY_1517))
			((I)(f_Maddsub_y_addsub0000_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYAND 0 1800 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_y_addsub0000_12_CYAND_1518))
			((I0)(f_y_addsub0000_12_CYSELG_1508))
			((I1)(f_y_addsub0000_12_CYSELF_1520))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYMUXFAST 0 1809 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_y_addsub0000_12_CYMUXFAST_1519))
			((IA)(f_y_addsub0000_12_CYMUXG2_1516))
			((IB)(f_y_addsub0000_12_FASTCARRY_1517))
			((SEL)(f_y_addsub0000_12_CYAND_1518))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYMUXG2 0 1819 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_y_addsub0000_12_CYMUXG2_1516))
			((IA)(f_y_addsub0000_12_CY0G_1514))
			((IB)(f_y_addsub0000_12_CYMUXF2_1515))
			((SEL)(f_y_addsub0000_12_CYSELG_1508))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CY0G 0 1829 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_12_CY0G_1514))
			((I)(Treg_q(13)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_12_CYSELG 0 1838 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_12_CYSELG_1508))
			((I)(f_Maddsub_y_addsub0000_lut(13)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_13_Q 0 1847 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010011010101010"\))
			((LOC)(_string \"SLICE_X55Y48"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(13)))
			((ADR0)(Treg_q(13)))
			((ADR1)(Nreg_q(13)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010011010101010"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_XUSED 0 1859 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(14)))
			((I)(f_y_addsub0000_14_XORF_1563))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_XORF 0 1868 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
		)
		(_port
			((O)(f_y_addsub0000_14_XORF_1563))
			((I0)(f_y_addsub0000_14_CYINIT_1562))
			((I1)(f_Maddsub_y_addsub0000_lut(14)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_CYMUXF 0 1877 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_cy_14_Q))
			((IA)(f_y_addsub0000_14_CY0F_1561))
			((IB)(f_y_addsub0000_14_CYINIT_1562))
			((SEL)(f_y_addsub0000_14_CYSELF_1555))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_CYINIT 0 1887 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_14_CYINIT_1562))
			((I)(f_y_addsub0000_12_CYMUXFAST_1519))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_CY0F 0 1896 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_14_CY0F_1561))
			((I)(Treg_q(14)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_CYSELF 0 1905 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000_14_CYSELF_1555))
			((I)(f_Maddsub_y_addsub0000_lut(14)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_YUSED 0 1914 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_addsub0000(15)))
			((I)(f_y_addsub0000_14_XORG_1552))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_addsub0000_14_XORG 0 1923 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y49"\))
		)
		(_port
			((O)(f_y_addsub0000_14_XORG_1552))
			((I0)(f_Maddsub_y_addsub0000_cy_14_Q))
			((I1)(f_Maddsub_y_addsub0000_lut(15)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
			)
		)
	)
	(_instantiation cd_q_0_LOGIC_ZERO 0 1932 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q_0_LOGIC_ZERO_1585))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y78"\))
			)
		)
	)
	(_instantiation cd_q_0_LOGIC_ONE 0 1939 (_component .simprim.VCOMPONENTS.X_ONE )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q_0_LOGIC_ONE_1609))
		)
		(_use (_entity simprim X_ONE)
			(_generic
				((LOC)(_string \"SLICE_X49Y78"\))
			)
		)
	)
	(_instantiation cd_q_0_DXMUX 0 1946 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_DXMUX_1612))
			((I)(cd_q_0_XORF_1610))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_XORF 0 1955 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q_0_XORF_1610))
			((I0)(cd_q_0_CYINIT_1608))
			((I1)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
			)
		)
	)
	(_instantiation cd_q_0_CYMUXF 0 1964 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_0_Q))
			((IA)(cd_q_0_LOGIC_ONE_1609))
			((IB)(cd_q_0_CYINIT_1608))
			((SEL)(cd_q_0_CYSELF_1599))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
			)
		)
	)
	(_instantiation cd_q_0_CYINIT 0 1974 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYINIT_1608))
			((I)(cd_q_0_BXINV_1597))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CYSELF 0 1983 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYSELF_1599))
			((I)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_BXINV 0 1992 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_BXINV_1597))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation cd_q_0_DYMUX 0 2001 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_DYMUX_1590))
			((I)(cd_q_0_XORG_1588))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_XORG 0 2010 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q_0_XORG_1588))
			((I0)(cd_Mcount_q_cy_0_Q))
			((I1)(cd_q_0_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
			)
		)
	)
	(_instantiation cd_q_0_COUTUSED 0 2019 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_1_Q))
			((I)(cd_q_0_CYMUXG_1587))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CYMUXG 0 2028 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q_0_CYMUXG_1587))
			((IA)(cd_q_0_LOGIC_ZERO_1585))
			((IB)(cd_Mcount_q_cy_0_Q))
			((SEL)(cd_q_0_CYSELG_1576))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
			)
		)
	)
	(_instantiation cd_q_0_CYSELG 0 2038 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYSELG_1576))
			((I)(cd_q_0_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_SRINV 0 2047 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_SRINV_1574))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CLKINV 0 2056 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CLKINV_1573))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_LOGIC_ZERO 0 2065 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_LOGIC_ZERO_1639))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_DXMUX 0 2072 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_DXMUX_1668))
			((I)(cd_q_2_XORF_1666))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_XORF 0 2081 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_XORF_1666))
			((I0)(cd_q_2_CYINIT_1665))
			((I1)(cd_q_2_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXF 0 2090 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_2_Q))
			((IA)(cd_q_2_LOGIC_ZERO_1639))
			((IB)(cd_q_2_CYINIT_1665))
			((SEL)(cd_q_2_CYSELF_1645))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXF2 0 2100 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_CYMUXF2_1640))
			((IA)(cd_q_2_LOGIC_ZERO_1639))
			((IB)(cd_q_2_LOGIC_ZERO_1639))
			((SEL)(cd_q_2_CYSELF_1645))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_CYINIT 0 2110 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYINIT_1665))
			((I)(cd_Mcount_q_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CYSELF 0 2119 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYSELF_1645))
			((I)(cd_q_2_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_DYMUX 0 2128 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_DYMUX_1649))
			((I)(cd_q_2_XORG_1647))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_XORG 0 2137 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_XORG_1647))
			((I0)(cd_Mcount_q_cy_2_Q))
			((I1)(cd_q_2_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_COUTUSED 0 2146 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_3_Q))
			((I)(cd_q_2_CYMUXFAST_1644))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_FASTCARRY 0 2155 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_FASTCARRY_1642))
			((I)(cd_Mcount_q_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CYAND 0 2164 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_CYAND_1643))
			((I0)(cd_q_2_CYSELG_1630))
			((I1)(cd_q_2_CYSELF_1645))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXFAST 0 2173 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_CYMUXFAST_1644))
			((IA)(cd_q_2_CYMUXG2_1641))
			((IB)(cd_q_2_FASTCARRY_1642))
			((SEL)(cd_q_2_CYAND_1643))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXG2 0 2183 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_CYMUXG2_1641))
			((IA)(cd_q_2_LOGIC_ZERO_1639))
			((IB)(cd_q_2_CYMUXF2_1640))
			((SEL)(cd_q_2_CYSELG_1630))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
			)
		)
	)
	(_instantiation cd_q_2_CYSELG 0 2193 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYSELG_1630))
			((I)(cd_q_2_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_SRINV 0 2202 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_SRINV_1628))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CLKINV 0 2211 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CLKINV_1627))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_FFY_RSTOR 0 2220 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_FFY_RST))
			((I)(cd_q_4_SRINV_1684))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_5 0 2229 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q(5)))
			((CE)(VCC))
			((CLK)(cd_q_4_CLKINV_1683))
			((I)(cd_q_4_DYMUX_1705))
			((RST)(cd_q_4_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_4_FFX_RSTOR 0 2242 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_FFX_RST))
			((I)(cd_q_4_SRINV_1684))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4 0 2251 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q(4)))
			((CE)(VCC))
			((CLK)(cd_q_4_CLKINV_1683))
			((I)(cd_q_4_DXMUX_1724))
			((RST)(cd_q_4_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_4_LOGIC_ZERO 0 2264 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_LOGIC_ZERO_1695))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_DXMUX 0 2271 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_DXMUX_1724))
			((I)(cd_q_4_XORF_1722))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_XORF 0 2280 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_XORF_1722))
			((I0)(cd_q_4_CYINIT_1721))
			((I1)(cd_q_4_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXF 0 2289 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_4_Q))
			((IA)(cd_q_4_LOGIC_ZERO_1695))
			((IB)(cd_q_4_CYINIT_1721))
			((SEL)(cd_q_4_CYSELF_1701))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXF2 0 2299 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_CYMUXF2_1696))
			((IA)(cd_q_4_LOGIC_ZERO_1695))
			((IB)(cd_q_4_LOGIC_ZERO_1695))
			((SEL)(cd_q_4_CYSELF_1701))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_CYINIT 0 2309 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CYINIT_1721))
			((I)(cd_Mcount_q_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_CYSELF 0 2318 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CYSELF_1701))
			((I)(cd_q_4_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_DYMUX 0 2327 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_DYMUX_1705))
			((I)(cd_q_4_XORG_1703))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_XORG 0 2336 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_XORG_1703))
			((I0)(cd_Mcount_q_cy_4_Q))
			((I1)(cd_q_4_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_COUTUSED 0 2345 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_5_Q))
			((I)(cd_q_4_CYMUXFAST_1700))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_FASTCARRY 0 2354 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_FASTCARRY_1698))
			((I)(cd_Mcount_q_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_CYAND 0 2363 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_CYAND_1699))
			((I0)(cd_q_4_CYSELG_1686))
			((I1)(cd_q_4_CYSELF_1701))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXFAST 0 2372 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_CYMUXFAST_1700))
			((IA)(cd_q_4_CYMUXG2_1697))
			((IB)(cd_q_4_FASTCARRY_1698))
			((SEL)(cd_q_4_CYAND_1699))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXG2 0 2382 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_CYMUXG2_1697))
			((IA)(cd_q_4_LOGIC_ZERO_1695))
			((IB)(cd_q_4_CYMUXF2_1696))
			((SEL)(cd_q_4_CYSELG_1686))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
			)
		)
	)
	(_instantiation cd_q_4_CYSELG 0 2392 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CYSELG_1686))
			((I)(cd_q_4_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_SRINV 0 2401 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_SRINV_1684))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_CLKINV 0 2410 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CLKINV_1683))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_FFY_RSTOR 0 2419 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_FFY_RST))
			((I)(cd_q_6_SRINV_1740))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_7 0 2428 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q(7)))
			((CE)(VCC))
			((CLK)(cd_q_6_CLKINV_1739))
			((I)(cd_q_6_DYMUX_1761))
			((RST)(cd_q_6_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_6_LOGIC_ZERO 0 2441 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_LOGIC_ZERO_1751))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_DXMUX 0 2448 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_DXMUX_1780))
			((I)(cd_q_6_XORF_1778))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_XORF 0 2457 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_XORF_1778))
			((I0)(cd_q_6_CYINIT_1777))
			((I1)(cd_q_6_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXF 0 2466 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_6_Q))
			((IA)(cd_q_6_LOGIC_ZERO_1751))
			((IB)(cd_q_6_CYINIT_1777))
			((SEL)(cd_q_6_CYSELF_1757))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXF2 0 2476 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_CYMUXF2_1752))
			((IA)(cd_q_6_LOGIC_ZERO_1751))
			((IB)(cd_q_6_LOGIC_ZERO_1751))
			((SEL)(cd_q_6_CYSELF_1757))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_CYINIT 0 2486 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CYINIT_1777))
			((I)(cd_Mcount_q_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_CYSELF 0 2495 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CYSELF_1757))
			((I)(cd_q_6_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_DYMUX 0 2504 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_DYMUX_1761))
			((I)(cd_q_6_XORG_1759))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_XORG 0 2513 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_XORG_1759))
			((I0)(cd_Mcount_q_cy_6_Q))
			((I1)(cd_q_6_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_COUTUSED 0 2522 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_7_Q))
			((I)(cd_q_6_CYMUXFAST_1756))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_FASTCARRY 0 2531 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_FASTCARRY_1754))
			((I)(cd_Mcount_q_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_CYAND 0 2540 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_CYAND_1755))
			((I0)(cd_q_6_CYSELG_1742))
			((I1)(cd_q_6_CYSELF_1757))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXFAST 0 2549 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_CYMUXFAST_1756))
			((IA)(cd_q_6_CYMUXG2_1753))
			((IB)(cd_q_6_FASTCARRY_1754))
			((SEL)(cd_q_6_CYAND_1755))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXG2 0 2559 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_CYMUXG2_1753))
			((IA)(cd_q_6_LOGIC_ZERO_1751))
			((IB)(cd_q_6_CYMUXF2_1752))
			((SEL)(cd_q_6_CYSELG_1742))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
			)
		)
	)
	(_instantiation cd_q_6_CYSELG 0 2569 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CYSELG_1742))
			((I)(cd_q_6_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_SRINV 0 2578 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_SRINV_1740))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_CLKINV 0 2587 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CLKINV_1739))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_LOGIC_ZERO 0 2596 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_LOGIC_ZERO_1807))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_DXMUX 0 2603 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_DXMUX_1836))
			((I)(cd_q_8_XORF_1834))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_XORF 0 2612 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_XORF_1834))
			((I0)(cd_q_8_CYINIT_1833))
			((I1)(cd_q_8_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXF 0 2621 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_8_Q))
			((IA)(cd_q_8_LOGIC_ZERO_1807))
			((IB)(cd_q_8_CYINIT_1833))
			((SEL)(cd_q_8_CYSELF_1813))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXF2 0 2631 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_CYMUXF2_1808))
			((IA)(cd_q_8_LOGIC_ZERO_1807))
			((IB)(cd_q_8_LOGIC_ZERO_1807))
			((SEL)(cd_q_8_CYSELF_1813))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_CYINIT 0 2641 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CYINIT_1833))
			((I)(cd_Mcount_q_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_CYSELF 0 2650 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CYSELF_1813))
			((I)(cd_q_8_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_DYMUX 0 2659 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_DYMUX_1817))
			((I)(cd_q_8_XORG_1815))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_XORG 0 2668 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_XORG_1815))
			((I0)(cd_Mcount_q_cy_8_Q))
			((I1)(cd_q_8_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_COUTUSED 0 2677 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_9_Q))
			((I)(cd_q_8_CYMUXFAST_1812))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_FASTCARRY 0 2686 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_FASTCARRY_1810))
			((I)(cd_Mcount_q_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_CYAND 0 2695 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_CYAND_1811))
			((I0)(cd_q_8_CYSELG_1798))
			((I1)(cd_q_8_CYSELF_1813))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXFAST 0 2704 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_CYMUXFAST_1812))
			((IA)(cd_q_8_CYMUXG2_1809))
			((IB)(cd_q_8_FASTCARRY_1810))
			((SEL)(cd_q_8_CYAND_1811))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXG2 0 2714 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_CYMUXG2_1809))
			((IA)(cd_q_8_LOGIC_ZERO_1807))
			((IB)(cd_q_8_CYMUXF2_1808))
			((SEL)(cd_q_8_CYSELG_1798))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
			)
		)
	)
	(_instantiation cd_q_8_CYSELG 0 2724 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CYSELG_1798))
			((I)(cd_q_8_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_SRINV 0 2733 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_SRINV_1796))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_CLKINV 0 2742 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CLKINV_1795))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_LOGIC_ZERO 0 2751 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_LOGIC_ZERO_1863))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_DXMUX 0 2758 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_DXMUX_1892))
			((I)(cd_q_10_XORF_1890))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_XORF 0 2767 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_XORF_1890))
			((I0)(cd_q_10_CYINIT_1889))
			((I1)(cd_q_10_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXF 0 2776 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_10_Q))
			((IA)(cd_q_10_LOGIC_ZERO_1863))
			((IB)(cd_q_10_CYINIT_1889))
			((SEL)(cd_q_10_CYSELF_1869))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXF2 0 2786 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_CYMUXF2_1864))
			((IA)(cd_q_10_LOGIC_ZERO_1863))
			((IB)(cd_q_10_LOGIC_ZERO_1863))
			((SEL)(cd_q_10_CYSELF_1869))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_CYINIT 0 2796 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CYINIT_1889))
			((I)(cd_Mcount_q_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_CYSELF 0 2805 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CYSELF_1869))
			((I)(cd_q_10_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_DYMUX 0 2814 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_DYMUX_1873))
			((I)(cd_q_10_XORG_1871))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_XORG 0 2823 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_XORG_1871))
			((I0)(cd_Mcount_q_cy_10_Q))
			((I1)(cd_q_10_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_COUTUSED 0 2832 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_11_Q))
			((I)(cd_q_10_CYMUXFAST_1868))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_FASTCARRY 0 2841 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_FASTCARRY_1866))
			((I)(cd_Mcount_q_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_CYAND 0 2850 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_CYAND_1867))
			((I0)(cd_q_10_CYSELG_1854))
			((I1)(cd_q_10_CYSELF_1869))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXFAST 0 2859 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_CYMUXFAST_1868))
			((IA)(cd_q_10_CYMUXG2_1865))
			((IB)(cd_q_10_FASTCARRY_1866))
			((SEL)(cd_q_10_CYAND_1867))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXG2 0 2869 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_CYMUXG2_1865))
			((IA)(cd_q_10_LOGIC_ZERO_1863))
			((IB)(cd_q_10_CYMUXF2_1864))
			((SEL)(cd_q_10_CYSELG_1854))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
			)
		)
	)
	(_instantiation cd_q_10_CYSELG 0 2879 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CYSELG_1854))
			((I)(cd_q_10_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_SRINV 0 2888 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_SRINV_1852))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_CLKINV 0 2897 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CLKINV_1851))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_FFY_RSTOR 0 2906 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_FFY_RST))
			((I)(cd_q_12_SRINV_1908))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_13 0 2915 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q(13)))
			((CE)(VCC))
			((CLK)(cd_q_12_CLKINV_1907))
			((I)(cd_q_12_DYMUX_1929))
			((RST)(cd_q_12_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_12_FFX_RSTOR 0 2928 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_FFX_RST))
			((I)(cd_q_12_SRINV_1908))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12 0 2937 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q(12)))
			((CE)(VCC))
			((CLK)(cd_q_12_CLKINV_1907))
			((I)(cd_q_12_DXMUX_1948))
			((RST)(cd_q_12_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_12_LOGIC_ZERO 0 2950 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_LOGIC_ZERO_1919))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_DXMUX 0 2957 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_DXMUX_1948))
			((I)(cd_q_12_XORF_1946))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_XORF 0 2966 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_XORF_1946))
			((I0)(cd_q_12_CYINIT_1945))
			((I1)(cd_q_12_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXF 0 2975 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_12_Q))
			((IA)(cd_q_12_LOGIC_ZERO_1919))
			((IB)(cd_q_12_CYINIT_1945))
			((SEL)(cd_q_12_CYSELF_1925))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXF2 0 2985 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_CYMUXF2_1920))
			((IA)(cd_q_12_LOGIC_ZERO_1919))
			((IB)(cd_q_12_LOGIC_ZERO_1919))
			((SEL)(cd_q_12_CYSELF_1925))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_CYINIT 0 2995 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CYINIT_1945))
			((I)(cd_Mcount_q_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_CYSELF 0 3004 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CYSELF_1925))
			((I)(cd_q_12_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_DYMUX 0 3013 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_DYMUX_1929))
			((I)(cd_q_12_XORG_1927))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_XORG 0 3022 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_XORG_1927))
			((I0)(cd_Mcount_q_cy_12_Q))
			((I1)(cd_q_12_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_COUTUSED 0 3031 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_13_Q))
			((I)(cd_q_12_CYMUXFAST_1924))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_FASTCARRY 0 3040 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_FASTCARRY_1922))
			((I)(cd_Mcount_q_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_CYAND 0 3049 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_CYAND_1923))
			((I0)(cd_q_12_CYSELG_1910))
			((I1)(cd_q_12_CYSELF_1925))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXFAST 0 3058 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_CYMUXFAST_1924))
			((IA)(cd_q_12_CYMUXG2_1921))
			((IB)(cd_q_12_FASTCARRY_1922))
			((SEL)(cd_q_12_CYAND_1923))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXG2 0 3068 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_CYMUXG2_1921))
			((IA)(cd_q_12_LOGIC_ZERO_1919))
			((IB)(cd_q_12_CYMUXF2_1920))
			((SEL)(cd_q_12_CYSELG_1910))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
			)
		)
	)
	(_instantiation cd_q_12_CYSELG 0 3078 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CYSELG_1910))
			((I)(cd_q_12_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_SRINV 0 3087 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_SRINV_1908))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_CLKINV 0 3096 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CLKINV_1907))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_LOGIC_ZERO 0 3105 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_LOGIC_ZERO_1975))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_DXMUX 0 3112 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_DXMUX_2004))
			((I)(cd_q_14_XORF_2002))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_XORF 0 3121 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_XORF_2002))
			((I0)(cd_q_14_CYINIT_2001))
			((I1)(cd_q_14_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXF 0 3130 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_14_Q))
			((IA)(cd_q_14_LOGIC_ZERO_1975))
			((IB)(cd_q_14_CYINIT_2001))
			((SEL)(cd_q_14_CYSELF_1981))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXF2 0 3140 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_CYMUXF2_1976))
			((IA)(cd_q_14_LOGIC_ZERO_1975))
			((IB)(cd_q_14_LOGIC_ZERO_1975))
			((SEL)(cd_q_14_CYSELF_1981))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_CYINIT 0 3150 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CYINIT_2001))
			((I)(cd_Mcount_q_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_CYSELF 0 3159 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CYSELF_1981))
			((I)(cd_q_14_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_DYMUX 0 3168 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_DYMUX_1985))
			((I)(cd_q_14_XORG_1983))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_XORG 0 3177 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_XORG_1983))
			((I0)(cd_Mcount_q_cy_14_Q))
			((I1)(cd_q_14_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_FASTCARRY 0 3186 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_FASTCARRY_1978))
			((I)(cd_Mcount_q_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_CYAND 0 3195 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_CYAND_1979))
			((I0)(cd_q_14_CYSELG_1966))
			((I1)(cd_q_14_CYSELF_1981))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXFAST 0 3204 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_CYMUXFAST_1980))
			((IA)(cd_q_14_CYMUXG2_1977))
			((IB)(cd_q_14_FASTCARRY_1978))
			((SEL)(cd_q_14_CYAND_1979))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXG2 0 3214 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_CYMUXG2_1977))
			((IA)(cd_q_14_LOGIC_ZERO_1975))
			((IB)(cd_q_14_CYMUXF2_1976))
			((SEL)(cd_q_14_CYSELG_1966))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
			)
		)
	)
	(_instantiation cd_q_14_CYSELG 0 3224 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CYSELG_1966))
			((I)(cd_q_14_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_SRINV 0 3233 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_SRINV_1964))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_CLKINV 0 3242 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CLKINV_1963))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_LOGIC_ZERO 0 3251 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q_16_LOGIC_ZERO_2050))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X49Y86"\))
			)
		)
	)
	(_instantiation cd_q_16_DXMUX 0 3258 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_DXMUX_2053))
			((I)(cd_q_16_XORF_2051))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_XORF 0 3267 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q_16_XORF_2051))
			((I0)(cd_q_16_CYINIT_2049))
			((I1)(cd_q_16_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
			)
		)
	)
	(_instantiation cd_q_16_CYMUXF 0 3276 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_16_Q))
			((IA)(cd_q_16_LOGIC_ZERO_2050))
			((IB)(cd_q_16_CYINIT_2049))
			((SEL)(cd_q_16_CYSELF_2040))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
			)
		)
	)
	(_instantiation cd_q_16_CYINIT 0 3286 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_CYINIT_2049))
			((I)(cd_q_14_CYMUXFAST_1980))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_CYSELF 0 3295 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_CYSELF_2040))
			((I)(cd_q_16_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_DYMUX 0 3304 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_DYMUX_2032))
			((I)(cd_q_16_XORG_2030))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_XORG 0 3313 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q_16_XORG_2030))
			((I0)(cd_Mcount_q_cy_16_Q))
			((I1)(cd_q_17_rt_2027))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
			)
		)
	)
	(_instantiation cd_q_16_SRINV 0 3322 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_SRINV_2019))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_CLKINV 0 3331 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y86"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_CLKINV_2018))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_LOGIC_ZERO 0 3340 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv_0_LOGIC_ZERO_2080))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y64"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_LOGIC_ONE 0 3347 (_component .simprim.VCOMPONENTS.X_ONE )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv_0_LOGIC_ONE_2104))
		)
		(_use (_entity simprim X_ONE)
			(_generic
				((LOC)(_string \"SLICE_X55Y64"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_DXMUX 0 3354 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_DXMUX_2107))
			((I)(seg_clkdiv_0_XORF_2105))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_XORF 0 3363 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv_0_XORF_2105))
			((I0)(seg_clkdiv_0_CYINIT_2103))
			((I1)(seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_CYMUXF 0 3372 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_0_Q))
			((IA)(seg_clkdiv_0_LOGIC_ONE_2104))
			((IB)(seg_clkdiv_0_CYINIT_2103))
			((SEL)(seg_clkdiv_0_CYSELF_2094))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_CYINIT 0 3382 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_CYINIT_2103))
			((I)(seg_clkdiv_0_BXINV_2092))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_CYSELF 0 3391 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_CYSELF_2094))
			((I)(seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_BXINV 0 3400 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_BXINV_2092))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation seg_clkdiv_0_DYMUX 0 3409 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_DYMUX_2085))
			((I)(seg_clkdiv_0_XORG_2083))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_XORG 0 3418 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv_0_XORG_2083))
			((I0)(seg_Mcount_clkdiv_cy_0_Q))
			((I1)(seg_clkdiv_0_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_COUTUSED 0 3427 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_1_Q))
			((I)(seg_clkdiv_0_CYMUXG_2082))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_CYMUXG 0 3436 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv_0_CYMUXG_2082))
			((IA)(seg_clkdiv_0_LOGIC_ZERO_2080))
			((IB)(seg_Mcount_clkdiv_cy_0_Q))
			((SEL)(seg_clkdiv_0_CYSELG_2071))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_CYSELG 0 3446 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_CYSELG_2071))
			((I)(seg_clkdiv_0_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_SRINV 0 3455 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_SRINV_2069))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0_CLKINV 0 3464 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_0_CLKINV_2068))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_0 0 3473 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv(0)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_0_CLKINV_2068))
			((I)(seg_clkdiv_0_DXMUX_2107))
			((RST)(seg_clkdiv_0_SRINV_2069))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_FFY_RSTOR 0 3486 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_FFY_RST))
			((I)(seg_clkdiv_2_SRINV_2123))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_3 0 3495 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv(3)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_2_CLKINV_2122))
			((I)(seg_clkdiv_2_DYMUX_2144))
			((RST)(seg_clkdiv_2_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_FFX_RSTOR 0 3508 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_FFX_RST))
			((I)(seg_clkdiv_2_SRINV_2123))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2 0 3517 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv(2)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_2_CLKINV_2122))
			((I)(seg_clkdiv_2_DXMUX_2163))
			((RST)(seg_clkdiv_2_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_LOGIC_ZERO 0 3530 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_LOGIC_ZERO_2134))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_DXMUX 0 3537 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_DXMUX_2163))
			((I)(seg_clkdiv_2_XORF_2161))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_XORF 0 3546 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_XORF_2161))
			((I0)(seg_clkdiv_2_CYINIT_2160))
			((I1)(seg_clkdiv_2_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYMUXF 0 3555 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_2_Q))
			((IA)(seg_clkdiv_2_LOGIC_ZERO_2134))
			((IB)(seg_clkdiv_2_CYINIT_2160))
			((SEL)(seg_clkdiv_2_CYSELF_2140))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYMUXF2 0 3565 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_CYMUXF2_2135))
			((IA)(seg_clkdiv_2_LOGIC_ZERO_2134))
			((IB)(seg_clkdiv_2_LOGIC_ZERO_2134))
			((SEL)(seg_clkdiv_2_CYSELF_2140))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYINIT 0 3575 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_CYINIT_2160))
			((I)(seg_Mcount_clkdiv_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYSELF 0 3584 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_CYSELF_2140))
			((I)(seg_clkdiv_2_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_DYMUX 0 3593 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_DYMUX_2144))
			((I)(seg_clkdiv_2_XORG_2142))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_XORG 0 3602 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_XORG_2142))
			((I0)(seg_Mcount_clkdiv_cy_2_Q))
			((I1)(seg_clkdiv_2_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_COUTUSED 0 3611 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_3_Q))
			((I)(seg_clkdiv_2_CYMUXFAST_2139))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_FASTCARRY 0 3620 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_FASTCARRY_2137))
			((I)(seg_Mcount_clkdiv_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYAND 0 3629 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_CYAND_2138))
			((I0)(seg_clkdiv_2_CYSELG_2125))
			((I1)(seg_clkdiv_2_CYSELF_2140))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYMUXFAST 0 3638 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_CYMUXFAST_2139))
			((IA)(seg_clkdiv_2_CYMUXG2_2136))
			((IB)(seg_clkdiv_2_FASTCARRY_2137))
			((SEL)(seg_clkdiv_2_CYAND_2138))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYMUXG2 0 3648 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_CYMUXG2_2136))
			((IA)(seg_clkdiv_2_LOGIC_ZERO_2134))
			((IB)(seg_clkdiv_2_CYMUXF2_2135))
			((SEL)(seg_clkdiv_2_CYSELG_2125))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CYSELG 0 3658 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_CYSELG_2125))
			((I)(seg_clkdiv_2_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_SRINV 0 3667 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_SRINV_2123))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_2_CLKINV 0 3676 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_2_CLKINV_2122))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_LOGIC_ZERO 0 3685 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_LOGIC_ZERO_2190))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_DXMUX 0 3692 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_DXMUX_2219))
			((I)(seg_clkdiv_4_XORF_2217))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_XORF 0 3701 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_XORF_2217))
			((I0)(seg_clkdiv_4_CYINIT_2216))
			((I1)(seg_clkdiv_4_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYMUXF 0 3710 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_4_Q))
			((IA)(seg_clkdiv_4_LOGIC_ZERO_2190))
			((IB)(seg_clkdiv_4_CYINIT_2216))
			((SEL)(seg_clkdiv_4_CYSELF_2196))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYMUXF2 0 3720 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_CYMUXF2_2191))
			((IA)(seg_clkdiv_4_LOGIC_ZERO_2190))
			((IB)(seg_clkdiv_4_LOGIC_ZERO_2190))
			((SEL)(seg_clkdiv_4_CYSELF_2196))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYINIT 0 3730 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_CYINIT_2216))
			((I)(seg_Mcount_clkdiv_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYSELF 0 3739 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_CYSELF_2196))
			((I)(seg_clkdiv_4_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_DYMUX 0 3748 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_DYMUX_2200))
			((I)(seg_clkdiv_4_XORG_2198))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_XORG 0 3757 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_XORG_2198))
			((I0)(seg_Mcount_clkdiv_cy_4_Q))
			((I1)(seg_clkdiv_4_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_COUTUSED 0 3766 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_5_Q))
			((I)(seg_clkdiv_4_CYMUXFAST_2195))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_FASTCARRY 0 3775 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_FASTCARRY_2193))
			((I)(seg_Mcount_clkdiv_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYAND 0 3784 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_CYAND_2194))
			((I0)(seg_clkdiv_4_CYSELG_2181))
			((I1)(seg_clkdiv_4_CYSELF_2196))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYMUXFAST 0 3793 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_CYMUXFAST_2195))
			((IA)(seg_clkdiv_4_CYMUXG2_2192))
			((IB)(seg_clkdiv_4_FASTCARRY_2193))
			((SEL)(seg_clkdiv_4_CYAND_2194))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYMUXG2 0 3803 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_CYMUXG2_2192))
			((IA)(seg_clkdiv_4_LOGIC_ZERO_2190))
			((IB)(seg_clkdiv_4_CYMUXF2_2191))
			((SEL)(seg_clkdiv_4_CYSELG_2181))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CYSELG 0 3813 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_CYSELG_2181))
			((I)(seg_clkdiv_4_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_SRINV 0 3822 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_SRINV_2179))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_4_CLKINV 0 3831 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_4_CLKINV_2178))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_LOGIC_ZERO 0 3840 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_LOGIC_ZERO_2246))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_DXMUX 0 3847 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_DXMUX_2275))
			((I)(seg_clkdiv_6_XORF_2273))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_XORF 0 3856 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_XORF_2273))
			((I0)(seg_clkdiv_6_CYINIT_2272))
			((I1)(seg_clkdiv_6_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYMUXF 0 3865 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_6_Q))
			((IA)(seg_clkdiv_6_LOGIC_ZERO_2246))
			((IB)(seg_clkdiv_6_CYINIT_2272))
			((SEL)(seg_clkdiv_6_CYSELF_2252))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYMUXF2 0 3875 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_CYMUXF2_2247))
			((IA)(seg_clkdiv_6_LOGIC_ZERO_2246))
			((IB)(seg_clkdiv_6_LOGIC_ZERO_2246))
			((SEL)(seg_clkdiv_6_CYSELF_2252))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYINIT 0 3885 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_CYINIT_2272))
			((I)(seg_Mcount_clkdiv_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYSELF 0 3894 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_CYSELF_2252))
			((I)(seg_clkdiv_6_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_DYMUX 0 3903 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_DYMUX_2256))
			((I)(seg_clkdiv_6_XORG_2254))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_XORG 0 3912 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_XORG_2254))
			((I0)(seg_Mcount_clkdiv_cy_6_Q))
			((I1)(seg_clkdiv_6_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_COUTUSED 0 3921 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_7_Q))
			((I)(seg_clkdiv_6_CYMUXFAST_2251))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_FASTCARRY 0 3930 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_FASTCARRY_2249))
			((I)(seg_Mcount_clkdiv_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYAND 0 3939 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_CYAND_2250))
			((I0)(seg_clkdiv_6_CYSELG_2237))
			((I1)(seg_clkdiv_6_CYSELF_2252))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYMUXFAST 0 3948 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_CYMUXFAST_2251))
			((IA)(seg_clkdiv_6_CYMUXG2_2248))
			((IB)(seg_clkdiv_6_FASTCARRY_2249))
			((SEL)(seg_clkdiv_6_CYAND_2250))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYMUXG2 0 3958 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_CYMUXG2_2248))
			((IA)(seg_clkdiv_6_LOGIC_ZERO_2246))
			((IB)(seg_clkdiv_6_CYMUXF2_2247))
			((SEL)(seg_clkdiv_6_CYSELG_2237))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CYSELG 0 3968 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_CYSELG_2237))
			((I)(seg_clkdiv_6_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_SRINV 0 3977 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_SRINV_2235))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_6_CLKINV 0 3986 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_6_CLKINV_2234))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_LOGIC_ZERO 0 3995 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_LOGIC_ZERO_2302))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_DXMUX 0 4002 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_DXMUX_2331))
			((I)(seg_clkdiv_8_XORF_2329))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_XORF 0 4011 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_XORF_2329))
			((I0)(seg_clkdiv_8_CYINIT_2328))
			((I1)(seg_clkdiv_8_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYMUXF 0 4020 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_8_Q))
			((IA)(seg_clkdiv_8_LOGIC_ZERO_2302))
			((IB)(seg_clkdiv_8_CYINIT_2328))
			((SEL)(seg_clkdiv_8_CYSELF_2308))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYMUXF2 0 4030 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_CYMUXF2_2303))
			((IA)(seg_clkdiv_8_LOGIC_ZERO_2302))
			((IB)(seg_clkdiv_8_LOGIC_ZERO_2302))
			((SEL)(seg_clkdiv_8_CYSELF_2308))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYINIT 0 4040 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_CYINIT_2328))
			((I)(seg_Mcount_clkdiv_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYSELF 0 4049 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_CYSELF_2308))
			((I)(seg_clkdiv_8_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_DYMUX 0 4058 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_DYMUX_2312))
			((I)(seg_clkdiv_8_XORG_2310))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_XORG 0 4067 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_XORG_2310))
			((I0)(seg_Mcount_clkdiv_cy_8_Q))
			((I1)(seg_clkdiv_8_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_COUTUSED 0 4076 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_9_Q))
			((I)(seg_clkdiv_8_CYMUXFAST_2307))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_FASTCARRY 0 4085 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_FASTCARRY_2305))
			((I)(seg_Mcount_clkdiv_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYAND 0 4094 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_CYAND_2306))
			((I0)(seg_clkdiv_8_CYSELG_2293))
			((I1)(seg_clkdiv_8_CYSELF_2308))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYMUXFAST 0 4103 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_CYMUXFAST_2307))
			((IA)(seg_clkdiv_8_CYMUXG2_2304))
			((IB)(seg_clkdiv_8_FASTCARRY_2305))
			((SEL)(seg_clkdiv_8_CYAND_2306))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYMUXG2 0 4113 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_CYMUXG2_2304))
			((IA)(seg_clkdiv_8_LOGIC_ZERO_2302))
			((IB)(seg_clkdiv_8_CYMUXF2_2303))
			((SEL)(seg_clkdiv_8_CYSELG_2293))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CYSELG 0 4123 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_CYSELG_2293))
			((I)(seg_clkdiv_8_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_SRINV 0 4132 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_SRINV_2291))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8_CLKINV 0 4141 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_8_CLKINV_2290))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_8 0 4150 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv(8)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_8_CLKINV_2290))
			((I)(seg_clkdiv_8_DXMUX_2331))
			((RST)(seg_clkdiv_8_SRINV_2291))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_FFY_RSTOR 0 4163 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_FFY_RST))
			((I)(seg_clkdiv_10_SRINV_2347))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_11 0 4172 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv(11)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_10_CLKINV_2346))
			((I)(seg_clkdiv_10_DYMUX_2368))
			((RST)(seg_clkdiv_10_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_FFX_RSTOR 0 4185 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_FFX_RST))
			((I)(seg_clkdiv_10_SRINV_2347))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10 0 4194 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv(10)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_10_CLKINV_2346))
			((I)(seg_clkdiv_10_DXMUX_2387))
			((RST)(seg_clkdiv_10_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_LOGIC_ZERO 0 4207 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_LOGIC_ZERO_2358))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_DXMUX 0 4214 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_DXMUX_2387))
			((I)(seg_clkdiv_10_XORF_2385))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_XORF 0 4223 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_XORF_2385))
			((I0)(seg_clkdiv_10_CYINIT_2384))
			((I1)(seg_clkdiv_10_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYMUXF 0 4232 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_10_Q))
			((IA)(seg_clkdiv_10_LOGIC_ZERO_2358))
			((IB)(seg_clkdiv_10_CYINIT_2384))
			((SEL)(seg_clkdiv_10_CYSELF_2364))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYMUXF2 0 4242 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_CYMUXF2_2359))
			((IA)(seg_clkdiv_10_LOGIC_ZERO_2358))
			((IB)(seg_clkdiv_10_LOGIC_ZERO_2358))
			((SEL)(seg_clkdiv_10_CYSELF_2364))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYINIT 0 4252 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_CYINIT_2384))
			((I)(seg_Mcount_clkdiv_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYSELF 0 4261 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_CYSELF_2364))
			((I)(seg_clkdiv_10_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_DYMUX 0 4270 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_DYMUX_2368))
			((I)(seg_clkdiv_10_XORG_2366))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_XORG 0 4279 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_XORG_2366))
			((I0)(seg_Mcount_clkdiv_cy_10_Q))
			((I1)(seg_clkdiv_10_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_COUTUSED 0 4288 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_11_Q))
			((I)(seg_clkdiv_10_CYMUXFAST_2363))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_FASTCARRY 0 4297 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_FASTCARRY_2361))
			((I)(seg_Mcount_clkdiv_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYAND 0 4306 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_CYAND_2362))
			((I0)(seg_clkdiv_10_CYSELG_2349))
			((I1)(seg_clkdiv_10_CYSELF_2364))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYMUXFAST 0 4315 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_CYMUXFAST_2363))
			((IA)(seg_clkdiv_10_CYMUXG2_2360))
			((IB)(seg_clkdiv_10_FASTCARRY_2361))
			((SEL)(seg_clkdiv_10_CYAND_2362))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYMUXG2 0 4325 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_CYMUXG2_2360))
			((IA)(seg_clkdiv_10_LOGIC_ZERO_2358))
			((IB)(seg_clkdiv_10_CYMUXF2_2359))
			((SEL)(seg_clkdiv_10_CYSELG_2349))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CYSELG 0 4335 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_CYSELG_2349))
			((I)(seg_clkdiv_10_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_SRINV 0 4344 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_SRINV_2347))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_10_CLKINV 0 4353 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_10_CLKINV_2346))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_LOGIC_ZERO 0 4362 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_LOGIC_ZERO_2414))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_DXMUX 0 4369 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_DXMUX_2443))
			((I)(seg_clkdiv_12_XORF_2441))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_XORF 0 4378 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_XORF_2441))
			((I0)(seg_clkdiv_12_CYINIT_2440))
			((I1)(seg_clkdiv_12_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYMUXF 0 4387 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_12_Q))
			((IA)(seg_clkdiv_12_LOGIC_ZERO_2414))
			((IB)(seg_clkdiv_12_CYINIT_2440))
			((SEL)(seg_clkdiv_12_CYSELF_2420))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYMUXF2 0 4397 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_CYMUXF2_2415))
			((IA)(seg_clkdiv_12_LOGIC_ZERO_2414))
			((IB)(seg_clkdiv_12_LOGIC_ZERO_2414))
			((SEL)(seg_clkdiv_12_CYSELF_2420))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYINIT 0 4407 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_CYINIT_2440))
			((I)(seg_Mcount_clkdiv_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYSELF 0 4416 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_CYSELF_2420))
			((I)(seg_clkdiv_12_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_DYMUX 0 4425 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_DYMUX_2424))
			((I)(seg_clkdiv_12_XORG_2422))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_XORG 0 4434 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_XORG_2422))
			((I0)(seg_Mcount_clkdiv_cy_12_Q))
			((I1)(seg_clkdiv_12_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_COUTUSED 0 4443 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_13_Q))
			((I)(seg_clkdiv_12_CYMUXFAST_2419))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_FASTCARRY 0 4452 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_FASTCARRY_2417))
			((I)(seg_Mcount_clkdiv_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYAND 0 4461 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_CYAND_2418))
			((I0)(seg_clkdiv_12_CYSELG_2405))
			((I1)(seg_clkdiv_12_CYSELF_2420))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYMUXFAST 0 4470 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_CYMUXFAST_2419))
			((IA)(seg_clkdiv_12_CYMUXG2_2416))
			((IB)(seg_clkdiv_12_FASTCARRY_2417))
			((SEL)(seg_clkdiv_12_CYAND_2418))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYMUXG2 0 4480 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_CYMUXG2_2416))
			((IA)(seg_clkdiv_12_LOGIC_ZERO_2414))
			((IB)(seg_clkdiv_12_CYMUXF2_2415))
			((SEL)(seg_clkdiv_12_CYSELG_2405))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CYSELG 0 4490 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_CYSELG_2405))
			((I)(seg_clkdiv_12_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_SRINV 0 4499 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_SRINV_2403))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_12_CLKINV 0 4508 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_12_CLKINV_2402))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_LOGIC_ZERO 0 4517 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_LOGIC_ZERO_2470))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_DXMUX 0 4524 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_DXMUX_2499))
			((I)(seg_clkdiv_14_XORF_2497))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_XORF 0 4533 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_XORF_2497))
			((I0)(seg_clkdiv_14_CYINIT_2496))
			((I1)(seg_clkdiv_14_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYMUXF 0 4542 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_14_Q))
			((IA)(seg_clkdiv_14_LOGIC_ZERO_2470))
			((IB)(seg_clkdiv_14_CYINIT_2496))
			((SEL)(seg_clkdiv_14_CYSELF_2476))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYMUXF2 0 4552 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_CYMUXF2_2471))
			((IA)(seg_clkdiv_14_LOGIC_ZERO_2470))
			((IB)(seg_clkdiv_14_LOGIC_ZERO_2470))
			((SEL)(seg_clkdiv_14_CYSELF_2476))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYINIT 0 4562 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_CYINIT_2496))
			((I)(seg_Mcount_clkdiv_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYSELF 0 4571 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_CYSELF_2476))
			((I)(seg_clkdiv_14_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_DYMUX 0 4580 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_DYMUX_2480))
			((I)(seg_clkdiv_14_XORG_2478))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_XORG 0 4589 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_XORG_2478))
			((I0)(seg_Mcount_clkdiv_cy_14_Q))
			((I1)(seg_clkdiv_14_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_COUTUSED 0 4598 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_15_Q))
			((I)(seg_clkdiv_14_CYMUXFAST_2475))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_FASTCARRY 0 4607 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_FASTCARRY_2473))
			((I)(seg_Mcount_clkdiv_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYAND 0 4616 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_CYAND_2474))
			((I0)(seg_clkdiv_14_CYSELG_2461))
			((I1)(seg_clkdiv_14_CYSELF_2476))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYMUXFAST 0 4625 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_CYMUXFAST_2475))
			((IA)(seg_clkdiv_14_CYMUXG2_2472))
			((IB)(seg_clkdiv_14_FASTCARRY_2473))
			((SEL)(seg_clkdiv_14_CYAND_2474))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYMUXG2 0 4635 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_CYMUXG2_2472))
			((IA)(seg_clkdiv_14_LOGIC_ZERO_2470))
			((IB)(seg_clkdiv_14_CYMUXF2_2471))
			((SEL)(seg_clkdiv_14_CYSELG_2461))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CYSELG 0 4645 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_CYSELG_2461))
			((I)(seg_clkdiv_14_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_SRINV 0 4654 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_SRINV_2459))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_14_CLKINV 0 4663 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_14_CLKINV_2458))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_FFX_RSTOR 0 4672 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_FFX_RST))
			((I)(seg_clkdiv_16_SRINV_2515))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16 0 4681 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv(16)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_16_CLKINV_2514))
			((I)(seg_clkdiv_16_DXMUX_2555))
			((RST)(seg_clkdiv_16_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_LOGIC_ZERO 0 4694 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_LOGIC_ZERO_2526))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_DXMUX 0 4701 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_DXMUX_2555))
			((I)(seg_clkdiv_16_XORF_2553))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_XORF 0 4710 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_XORF_2553))
			((I0)(seg_clkdiv_16_CYINIT_2552))
			((I1)(seg_clkdiv_16_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYMUXF 0 4719 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_16_Q))
			((IA)(seg_clkdiv_16_LOGIC_ZERO_2526))
			((IB)(seg_clkdiv_16_CYINIT_2552))
			((SEL)(seg_clkdiv_16_CYSELF_2532))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYMUXF2 0 4729 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_CYMUXF2_2527))
			((IA)(seg_clkdiv_16_LOGIC_ZERO_2526))
			((IB)(seg_clkdiv_16_LOGIC_ZERO_2526))
			((SEL)(seg_clkdiv_16_CYSELF_2532))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYINIT 0 4739 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_CYINIT_2552))
			((I)(seg_Mcount_clkdiv_cy_15_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYSELF 0 4748 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_CYSELF_2532))
			((I)(seg_clkdiv_16_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_DYMUX 0 4757 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_DYMUX_2536))
			((I)(seg_clkdiv_16_XORG_2534))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_XORG 0 4766 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_XORG_2534))
			((I0)(seg_Mcount_clkdiv_cy_16_Q))
			((I1)(seg_clkdiv_16_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_FASTCARRY 0 4775 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_FASTCARRY_2529))
			((I)(seg_Mcount_clkdiv_cy_15_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYAND 0 4784 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_CYAND_2530))
			((I0)(seg_clkdiv_16_CYSELG_2517))
			((I1)(seg_clkdiv_16_CYSELF_2532))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYMUXFAST 0 4793 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_CYMUXFAST_2531))
			((IA)(seg_clkdiv_16_CYMUXG2_2528))
			((IB)(seg_clkdiv_16_FASTCARRY_2529))
			((SEL)(seg_clkdiv_16_CYAND_2530))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYMUXG2 0 4803 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_CYMUXG2_2528))
			((IA)(seg_clkdiv_16_LOGIC_ZERO_2526))
			((IB)(seg_clkdiv_16_CYMUXF2_2527))
			((SEL)(seg_clkdiv_16_CYSELG_2517))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CYSELG 0 4813 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_CYSELG_2517))
			((I)(seg_clkdiv_16_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_SRINV 0 4822 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_SRINV_2515))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_16_CLKINV 0 4831 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_16_CLKINV_2514))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_FFX_RSTOR 0 4840 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_FFX_RST))
			((I)(seg_clkdiv_18_SRINV_2570))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18 0 4849 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv(18)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_18_CLKINV_2569))
			((I)(seg_clkdiv_18_DXMUX_2604))
			((RST)(seg_clkdiv_18_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_LOGIC_ZERO 0 4862 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv_18_LOGIC_ZERO_2601))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y73"\))
			)
		)
	)
	(_instantiation seg_clkdiv_18_DXMUX 0 4869 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_DXMUX_2604))
			((I)(seg_clkdiv_18_XORF_2602))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_XORF 0 4878 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv_18_XORF_2602))
			((I0)(seg_clkdiv_18_CYINIT_2600))
			((I1)(seg_clkdiv_18_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
			)
		)
	)
	(_instantiation seg_clkdiv_18_CYMUXF 0 4887 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_18_Q))
			((IA)(seg_clkdiv_18_LOGIC_ZERO_2601))
			((IB)(seg_clkdiv_18_CYINIT_2600))
			((SEL)(seg_clkdiv_18_CYSELF_2591))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
			)
		)
	)
	(_instantiation seg_clkdiv_18_CYINIT 0 4897 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_CYINIT_2600))
			((I)(seg_clkdiv_16_CYMUXFAST_2531))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_CYSELF 0 4906 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_CYSELF_2591))
			((I)(seg_clkdiv_18_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_DYMUX 0 4915 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_DYMUX_2583))
			((I)(seg_clkdiv_18_XORG_2581))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_XORG 0 4924 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv_18_XORG_2581))
			((I0)(seg_Mcount_clkdiv_cy_18_Q))
			((I1)(seg_clkdiv_19_rt_2578))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
			)
		)
	)
	(_instantiation seg_clkdiv_18_SRINV 0 4933 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_SRINV_2570))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_18_CLKINV 0 4942 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_clkdiv_18_CLKINV_2569))
			((I)(mclk_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_clkdiv_19 0 4951 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv(19)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_18_CLKINV_2569))
			((I)(seg_clkdiv_18_DYMUX_2583))
			((RST)(seg_clkdiv_18_SRINV_2570))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_19_rt 0 4964 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv_19_rt_2578))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(19)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation an_0_OBUF 0 4976 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD71"\))
		)
		(_port
			((O)(an(0)))
			((I)(an_0_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation an_1_OBUF 0 4984 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD79"\))
		)
		(_port
			((O)(an(1)))
			((I)(an_1_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation an_2_OBUF 0 4992 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD61"\))
		)
		(_port
			((O)(an(2)))
			((I)(an_2_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_0_IBUF 0 5000 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_0_INBUF))
			((I)(btn(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_3_OBUF 0 5009 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD67"\))
		)
		(_port
			((O)(an(3)))
			((I)(an_3_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_0_OBUF 0 5017 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD77"\))
		)
		(_port
			((O)(a_to_g(0)))
			((I)(a_to_g_0_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation dp_OBUF 0 5025 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD60"\))
		)
		(_port
			((O)(dp))
			((I)(dp_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_1_IBUF 0 5033 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_1_INBUF))
			((I)(btn(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_1_OBUF 0 5042 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD87"\))
		)
		(_port
			((O)(a_to_g(1)))
			((I)(a_to_g_1_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD87"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_2_IBUF 0 5050 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_2_INBUF))
			((I)(btn(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_2_OBUF 0 5059 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD70"\))
		)
		(_port
			((O)(a_to_g(2)))
			((I)(a_to_g_2_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_3_IBUF 0 5067 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_3_INBUF))
			((I)(btn(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_3_OBUF 0 5076 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD62"\))
		)
		(_port
			((O)(a_to_g(3)))
			((I)(a_to_g_3_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_4_OBUF 0 5084 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD63"\))
		)
		(_port
			((O)(a_to_g(4)))
			((I)(a_to_g_4_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_5_OBUF 0 5092 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD72"\))
		)
		(_port
			((O)(a_to_g(5)))
			((I)(a_to_g_5_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_6_OBUF 0 5100 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD95"\))
		)
		(_port
			((O)(a_to_g(6)))
			((I)(a_to_g_6_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD95"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation sw_0_IBUF 0 5108 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_INBUF))
			((I)(sw(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_1_IBUF 0 5117 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_INBUF))
			((I)(sw(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_2_IBUF 0 5126 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_INBUF))
			((I)(sw(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_3_IBUF 0 5135 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_INBUF))
			((I)(sw(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_4_IBUF 0 5144 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_INBUF))
			((I)(sw(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_5_IBUF 0 5153 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_INBUF))
			((I)(sw(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_6_IBUF 0 5162 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_INBUF))
			((I)(sw(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_7_IBUF 0 5171 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_INBUF))
			((I)(sw(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation mclk_BUFGP_IBUFG 0 5180 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD29"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclk_INBUF))
			((I)(mclk))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD29"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation mclk_BUFGP_BUFG 0 5189 (_component .simprim.VCOMPONENTS.X_BUFGMUX )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
		)
		(_port
			((O)(mclk_BUFGP))
			((I0)(mclk_BUFGP_BUFG_I0_INV))
			((I1)(GND))
			((S)(mclk_BUFGP_BUFG_S_INVNOT))
		)
		(_use (_entity simprim X_BUFGMUX)
			(_generic
				((TimingChecksOn)((i 1)))
				((Xon)((i 1)))
				((CLK_SEL_TYPE)(_string \"SYNC"\))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_S)(((ns 0))((ns 0))))
				((tipd_I0)(((ns 0))((ns 0))))
				((tipd_I1)(((ns 0))((ns 0))))
				((tpd_I0_O)(((ns 0))((ns 0))))
				((tpd_I1_O)(((ns 0))((ns 0))))
				((tpd_S_O)(((ns 0))((ns 0))))
				((tsetup_S_I0_posedge_negedge)((ns 0)))
				((tsetup_S_I1_negedge_negedge)((ns 0)))
				((thold_S_I0_posedge_negedge)((ns 0)))
				((thold_S_I1_negedge_negedge)((ns 0)))
				((tpw_I0_negedge)((ns 0)))
				((tpw_I0_posedge)((ns 0)))
				((tpw_I1_negedge)((ns 0)))
				((tpw_I1_posedge)((ns 0)))
				((tperiod_I0_posedge)((ps 0)))
				((tperiod_I1_posedge)((ps 0)))
				((ticd_I0)((ns 0)))
				((ticd_I1)((ns 0)))
				((ticd_S)((ps 0)))
				((tisd_S_I0)((ns 0)))
				((tisd_S_I1)((ns 0)))
			)
		)
	)
	(_instantiation mclk_BUFGP_BUFG_SINV 0 5199 (_component .simprim.VCOMPONENTS.X_INV )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclk_BUFGP_BUFG_S_INVNOT))
			((I)((i 3)))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation mclk_BUFGP_BUFG_I0_USED 0 5208 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclk_BUFGP_BUFG_I0_INV))
			((I)(mclk_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation clkp_BUFG 0 5217 (_component .simprim.VCOMPONENTS.X_BUFGMUX )
		(_generic
			((LOC)(_string \"BUFGMUX_X1Y10"\))
		)
		(_port
			((O)(clkp))
			((I0)(clkp_BUFG_I0_INV))
			((I1)(GND))
			((S)(clkp_BUFG_S_INVNOT))
		)
		(_use (_entity simprim X_BUFGMUX)
			(_generic
				((TimingChecksOn)((i 1)))
				((Xon)((i 1)))
				((CLK_SEL_TYPE)(_string \"SYNC"\))
				((LOC)(_string \"BUFGMUX_X1Y10"\))
				((tipd_S)(((ns 0))((ns 0))))
				((tipd_I0)(((ns 0))((ns 0))))
				((tipd_I1)(((ns 0))((ns 0))))
				((tpd_I0_O)(((ns 0))((ns 0))))
				((tpd_I1_O)(((ns 0))((ns 0))))
				((tpd_S_O)(((ns 0))((ns 0))))
				((tsetup_S_I0_posedge_negedge)((ns 0)))
				((tsetup_S_I1_negedge_negedge)((ns 0)))
				((thold_S_I0_posedge_negedge)((ns 0)))
				((thold_S_I1_negedge_negedge)((ns 0)))
				((tpw_I0_negedge)((ns 0)))
				((tpw_I0_posedge)((ns 0)))
				((tpw_I1_negedge)((ns 0)))
				((tpw_I1_posedge)((ns 0)))
				((tperiod_I0_posedge)((ps 0)))
				((tperiod_I1_posedge)((ps 0)))
				((ticd_I0)((ns 0)))
				((ticd_I1)((ns 0)))
				((ticd_S)((ps 0)))
				((tisd_S_I0)((ns 0)))
				((tisd_S_I1)((ns 0)))
			)
		)
	)
	(_instantiation clkp_BUFG_SINV 0 5227 (_component .simprim.VCOMPONENTS.X_INV )
		(_generic
			((LOC)(_string \"BUFGMUX_X1Y10"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(clkp_BUFG_S_INVNOT))
			((I)((i 3)))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X1Y10"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation clkp_BUFG_I0_USED 0 5236 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"BUFGMUX_X1Y10"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(clkp_BUFG_I0_INV))
			((I)(clkp1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X1Y10"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation N9_XUSED 0 5245 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y41"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N9))
			((I)(N9_F5MUX_2818))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y41"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation N9_F5MUX 0 5254 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X54Y41"\))
		)
		(_port
			((O)(N9_F5MUX_2818))
			((IA)(f_fcode_3_SW0))
			((IB)(f_y_addsub0000_0_rt_2816))
			((SEL)(N9_BXINV_2808))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y41"\))
			)
		)
	)
	(_instantiation N9_BXINV 0 5264 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y41"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N9_BXINV_2808))
			((I)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y41"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_1_XUSED 0 5273 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y56"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit(1)))
			((I)(seg_digit_1_F5MUX_2843))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y56"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_1_F5MUX 0 5282 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X64Y56"\))
		)
		(_port
			((O)(seg_digit_1_F5MUX_2843))
			((IA)(seg_Mmux_digit_41_2833))
			((IB)(seg_Mmux_digit_31_2841))
			((SEL)(seg_digit_1_BXINV_2835))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y56"\))
			)
		)
	)
	(_instantiation seg_digit_1_BXINV 0 5292 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y56"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit_1_BXINV_2835))
			((I)(seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y56"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_2_XUSED 0 5301 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y57"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit(2)))
			((I)(seg_digit_2_F5MUX_2868))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y57"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_2_F5MUX 0 5310 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X64Y57"\))
		)
		(_port
			((O)(seg_digit_2_F5MUX_2868))
			((IA)(seg_Mmux_digit_42_2858))
			((IB)(seg_Mmux_digit_32_2866))
			((SEL)(seg_digit_2_BXINV_2860))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y57"\))
			)
		)
	)
	(_instantiation seg_digit_2_BXINV 0 5320 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y57"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit_2_BXINV_2860))
			((I)(seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y57"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_3_XUSED 0 5329 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit(3)))
			((I)(seg_digit_3_F5MUX_2893))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_3_F5MUX 0 5338 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X64Y59"\))
		)
		(_port
			((O)(seg_digit_3_F5MUX_2893))
			((IA)(seg_Mmux_digit_43_2883))
			((IB)(seg_Mmux_digit_33_2891))
			((SEL)(seg_digit_3_BXINV_2885))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y59"\))
			)
		)
	)
	(_instantiation seg_digit_3_BXINV 0 5348 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit_3_BXINV_2885))
			((I)(seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_0_XUSED 0 5357 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y58"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit(0)))
			((I)(seg_digit_0_F5MUX_2918))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y58"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_digit_0_F5MUX 0 5366 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y58"\))
		)
		(_port
			((O)(seg_digit_0_F5MUX_2918))
			((IA)(seg_Mmux_digit_4_2908))
			((IB)(seg_Mmux_digit_3_2916))
			((SEL)(seg_digit_0_BXINV_2910))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y58"\))
			)
		)
	)
	(_instantiation seg_digit_0_BXINV 0 5376 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y58"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_digit_0_BXINV_2910))
			((I)(seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y58"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_6_f56_XUSED 0 5385 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X51Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Mmux_y_mux0002_6_f56))
			((I)(f_Mmux_y_mux0002_6_f56_F5MUX_2943))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_6_f56_F5MUX 0 5394 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X51Y47"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_6_f56_F5MUX_2943))
			((IA)(f_Mmux_y_mux0002_86_2933))
			((IB)(f_Mmux_y_mux0002_76_2941))
			((SEL)(f_Mmux_y_mux0002_6_f56_BXINV_2935))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y47"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_6_f56_BXINV 0 5404 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X51Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Mmux_y_mux0002_6_f56_BXINV_2935))
			((I)(M_1_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_15_DXMUX 0 5413 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_15_DXMUX_2972))
			((I)(f_y_15_F5MUX_2970))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_15_F5MUX 0 5422 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X48Y48"\))
		)
		(_port
			((O)(f_y_15_F5MUX_2970))
			((IA)(f_Mmux_y_mux0002_2_f5_41_2961))
			((IB)(f_Mmux_y_mux0002_2_f5_4))
			((SEL)(f_y_15_BXINV_2963))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
			)
		)
	)
	(_instantiation f_y_15_BXINV 0 5432 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_15_BXINV_2963))
			((I)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_15_CLKINV 0 5441 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_15_CLKINV_2955))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_0_DXMUX 0 5450 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_0_DXMUX_3003))
			((I)(f_y_0_F5MUX_3001))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_0_F5MUX 0 5459 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y42"\))
		)
		(_port
			((O)(f_y_0_F5MUX_3001))
			((IA)(f_fcode_3_1_2992))
			((IB)(f_fcode(3)))
			((SEL)(f_y_0_BXINV_2994))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
			)
		)
	)
	(_instantiation f_y_0_BXINV 0 5469 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_0_BXINV_2994))
			((I)(Treg_q(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_0_CLKINV 0 5478 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_0_CLKINV_2987))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_9_f5_XUSED 0 5487 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Mmux_y_mux0002_9_f5))
			((I)(f_Mmux_y_mux0002_9_f5_F5MUX_3030))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_9_f5_F5MUX 0 5496 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X53Y43"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_9_f5_F5MUX_3030))
			((IA)(f_Mmux_y_mux0002_11_3020))
			((IB)(f_Mmux_y_mux0002_10_3028))
			((SEL)(f_Mmux_y_mux0002_9_f5_BXINV_3022))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y43"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_9_f5_BXINV 0 5506 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Mmux_y_mux0002_9_f5_BXINV_3022))
			((I)(M_1_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_2_XUSED 0 5515 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(M_1_0))
			((I)(M_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_2_DYMUX 0 5524 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_2_DYMUX_3052))
			((I)(pcCounter_D(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_2_CLKINV 0 5533 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_2_CLKINV_3042))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_1_DXMUX 0 5542 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_1_DXMUX_3102))
			((I)(tin(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_1_DYMUX 0 5551 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_1_DYMUX_3088))
			((I)(tin(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_1_SRINV 0 5560 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_1_SRINV_3080))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_1_CLKINV 0 5569 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_1_CLKINV_3079))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_3_DXMUX 0 5578 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_3_DXMUX_3144))
			((I)(tin(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_3_DYMUX 0 5587 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_3_DYMUX_3130))
			((I)(tin(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_3_SRINV 0 5596 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_3_SRINV_3122))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_3_CLKINV 0 5605 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_3_CLKINV_3121))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_5_DXMUX 0 5614 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_5_DXMUX_3186))
			((I)(tin(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_5_DYMUX 0 5623 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_5_DYMUX_3172))
			((I)(tin(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_5_SRINV 0 5632 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_5_SRINV_3164))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_5_CLKINV 0 5641 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_5_CLKINV_3163))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_7_DXMUX 0 5650 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_7_DXMUX_3228))
			((I)(tin(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_7_DYMUX 0 5659 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_7_DYMUX_3214))
			((I)(tin(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_7_SRINV 0 5668 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_7_SRINV_3206))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_7_CLKINV 0 5677 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y38"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_7_CLKINV_3205))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_11_DXMUX 0 5686 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_11_DXMUX_3270))
			((I)(tin(11)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_11_DYMUX 0 5695 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_11_DYMUX_3255))
			((I)(tin(10)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_11_SRINV 0 5704 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_11_SRINV_3246))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_11_CLKINV 0 5713 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_11_CLKINV_3245))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_9_DXMUX 0 5722 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_9_DXMUX_3312))
			((I)(tin(9)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_9_DYMUX 0 5731 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_9_DYMUX_3297))
			((I)(tin(8)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_9_SRINV 0 5740 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_9_SRINV_3288))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_9_CLKINV 0 5749 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_9_CLKINV_3287))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_13_DXMUX 0 5758 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y56"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_13_DXMUX_3354))
			((I)(tin(13)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_13_DYMUX 0 5767 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y56"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_13_DYMUX_3339))
			((I)(tin(12)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_13_SRINV 0 5776 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y56"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_13_SRINV_3330))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_13_CLKINV 0 5785 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y56"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_13_CLKINV_3329))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_15_DXMUX 0 5794 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_15_DXMUX_3396))
			((I)(tin(15)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_15_DYMUX 0 5803 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_15_DYMUX_3381))
			((I)(tin(14)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_15_SRINV 0 5812 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_15_SRINV_3372))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Treg_q_15_CLKINV 0 5821 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Treg_q_15_CLKINV_3371))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_or000314_XUSED 0 5830 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_or000314_0))
			((I)(f_y_or000314_3412))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_5_DXMUX 0 5839 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_5_DXMUX_3435))
			((I)(Treg_q(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_5_DYMUX 0 5848 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_5_DYMUX_3426))
			((I)(Treg_q(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_5_SRINV 0 5857 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_5_SRINV_3424))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_5_CLKINV 0 5866 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_5_CLKINV_3423))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_5_CEINV 0 5875 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_5_CEINV_3422))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_or0003_XUSED 0 5884 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_or0003_0))
			((I)(f_y_or0003))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_or0003_YUSED 0 5893 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N107))
			((I)(N107_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_7_DXMUX 0 5902 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_7_DXMUX_3487))
			((I)(Treg_q(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_7_DYMUX 0 5911 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_7_DYMUX_3478))
			((I)(Treg_q(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_7_SRINV 0 5920 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_7_SRINV_3476))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_7_CLKINV 0 5929 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_7_CLKINV_3475))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_7_CEINV 0 5938 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_7_CEINV_3474))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_5_DXMUX 0 5947 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y39"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_5_DXMUX_3521))
			((I)(f_y_mux0002(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y39"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_5_YUSED 0 5956 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y39"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N159))
			((I)(N159_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y39"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_5_CLKINV 0 5965 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y39"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_5_CLKINV_3506))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y39"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_cmp_eq0000_XUSED 0 5974 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_cmp_eq0000_0))
			((I)(f_y_cmp_eq0000))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_cmp_eq0000_YUSED 0 5983 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X48Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(M_5_0))
			((I)(M_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X48Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_9_DXMUX 0 5992 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_9_DXMUX_3569))
			((I)(Treg_q(9)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_9_DYMUX 0 6001 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_9_DYMUX_3560))
			((I)(Treg_q(8)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_9_SRINV 0 6010 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_9_SRINV_3558))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_9_CLKINV 0 6019 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_9_CLKINV_3557))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_9_CEINV 0 6028 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_9_CEINV_3556))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_14_DXMUX 0 6037 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y51"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_14_DXMUX_3603))
			((I)(f_y_mux0002(14)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y51"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_14_YUSED 0 6046 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y51"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N149))
			((I)(N149_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y51"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_14_CLKINV 0 6055 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y51"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_14_CLKINV_3588))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y51"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_an_1_mux00012_XUSED 0 6064 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_an_1_mux00012_0))
			((I)(seg_an_1_mux00012_3712))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_shift0002_15_XUSED 0 6073 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_shift0002_15_0))
			((I)(f_y_shift0002(15)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_shift0002_15_YUSED 0 6082 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_Sh15))
			((I)(f_Sh15_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_1_DXMUX 0 6091 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_1_DXMUX_3765))
			((I)(f_y_mux0002(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_1_YUSED 0 6100 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N151))
			((I)(N151_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_1_CLKINV 0 6109 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y44"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_1_CLKINV_3750))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y44"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_0_DXMUX 0 6118 (_component .simprim.VCOMPONENTS.X_INV )
		(_generic
			((LOC)(_string \"SLICE_X49Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_0_DXMUX_3807))
			((I)(pcCounter_qs(0)))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_0_XUSED 0 6127 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N75_0))
			((I)(N75))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_0_DYMUX 0 6136 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_0_DYMUX_3791))
			((I)(pcCounter_D(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_0_SRINV 0 6145 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_0_SRINV_3781))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation pcCounter_qs_0_CLKINV 0 6154 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_0_CLKINV_3780))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_11_DXMUX 0 6163 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_11_DXMUX_3834))
			((I)(Treg_q(11)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_11_DYMUX 0 6172 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_11_DYMUX_3825))
			((I)(Treg_q(10)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_11_SRINV 0 6181 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_11_SRINV_3823))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_11_CLKINV 0 6190 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_11_CLKINV_3822))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_11_CEINV 0 6199 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_11_CEINV_3821))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_13_DXMUX 0 6208 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_13_DXMUX_3862))
			((I)(Treg_q(13)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_13_DYMUX 0 6217 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_13_DYMUX_3853))
			((I)(Treg_q(12)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_13_SRINV 0 6226 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_13_SRINV_3851))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_13_CLKINV 0 6235 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_13_CLKINV_3850))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_13_CEINV 0 6244 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_13_CEINV_3849))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_15_DXMUX 0 6253 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_15_DXMUX_3890))
			((I)(Treg_q(15)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_15_DYMUX 0 6262 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_15_DYMUX_3881))
			((I)(Treg_q(14)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_15_SRINV 0 6271 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_15_SRINV_3879))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_15_CLKINV 0 6280 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_15_CLKINV_3878))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_15_CEINV 0 6289 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X52Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_15_CEINV_3877))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_6_DXMUX 0 6298 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y39"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_6_DXMUX_3924))
			((I)(f_y_mux0002(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y39"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_6_YUSED 0 6307 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y39"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N161))
			((I)(N161_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y39"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_6_CLKINV 0 6316 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y39"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_6_CLKINV_3909))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y39"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_1_OBUF_YUSED 0 6325 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_an_1_mux000152_1248))
			((I)(seg_an_1_mux000152_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_an_2_mux000128_XUSED 0 6334 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y58"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_an_2_mux000128_0))
			((I)(seg_an_2_mux000128_3973))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y58"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation seg_an_2_mux000128_YUSED 0 6343 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y58"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_an_1_mux000128_0))
			((I)(seg_an_1_mux000128_3966))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y58"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_2_OBUF_YUSED 0 6352 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(seg_an_1_mux000115))
			((I)(seg_an_1_mux000115_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_2_DXMUX 0 6361 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_2_DXMUX_4038))
			((I)(f_y_mux0002(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_2_YUSED 0 6370 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N153))
			((I)(N153_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_2_CLKINV 0 6379 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_2_CLKINV_4023))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_11_DXMUX 0 6388 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_11_DXMUX_4068))
			((I)(f_y_mux0002(11)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_11_YUSED 0 6397 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N143))
			((I)(N143_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_11_CLKINV 0 6406 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_11_CLKINV_4053))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay2_DXMUX 0 6415 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X51Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay2_DXMUX_4089))
			((I)(cp_delay1_1252))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay2_DYMUX 0 6424 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X51Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay2_DYMUX_4081))
			((I)(btn_0_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay2_SRINV 0 6433 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X51Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay2_SRINV_4079))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay2_CLKINV 0 6442 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X51Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay2_CLKINV_4078))
			((I)(cd_q(17)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X51Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_7_DXMUX 0 6451 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y41"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_7_DXMUX_4122))
			((I)(f_y_mux0002(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y41"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_7_YUSED 0 6460 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y41"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N163))
			((I)(N163_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y41"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_7_CLKINV 0 6469 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y41"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_7_CLKINV_4107))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y41"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay3_DYMUX 0 6478 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay3_DYMUX_4133))
			((I)(cp_delay2_1251))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay3_CLKINV 0 6487 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay3_CLKINV_4130))
			((I)(cd_q(17)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_3_DXMUX 0 6496 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_3_DXMUX_4166))
			((I)(f_y_mux0002(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_3_YUSED 0 6505 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N155))
			((I)(N155_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_3_CLKINV 0 6514 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y45"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_3_CLKINV_4151))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y45"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_12_DXMUX 0 6523 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_12_DXMUX_4196))
			((I)(f_y_mux0002(12)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_12_YUSED 0 6532 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N145))
			((I)(N145_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_12_CLKINV 0 6541 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_12_CLKINV_4181))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_8_DXMUX 0 6550 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_8_DXMUX_4226))
			((I)(f_y_mux0002(8)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_8_YUSED 0 6559 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N165))
			((I)(N165_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_8_CLKINV 0 6568 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_8_CLKINV_4211))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_3_OBUF_YUSED 0 6577 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N41))
			((I)(N41_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_10_DXMUX 0 6586 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_10_DXMUX_4280))
			((I)(f_y_mux0002(10)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_10_YUSED 0 6595 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N141))
			((I)(N141_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_10_CLKINV 0 6604 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_10_CLKINV_4265))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_or00039_XUSED 0 6613 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y46"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_or00039_0))
			((I)(f_y_or00039_4293))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y46"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_4_DXMUX 0 6622 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y40"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_4_DXMUX_4322))
			((I)(f_y_mux0002(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y40"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_4_YUSED 0 6631 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y40"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N157))
			((I)(N157_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y40"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_4_CLKINV 0 6640 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y40"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_4_CLKINV_4307))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y40"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_13_DXMUX 0 6649 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y52"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_13_DXMUX_4352))
			((I)(f_y_mux0002(13)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y52"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_13_YUSED 0 6658 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y52"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N147))
			((I)(N147_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y52"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_13_CLKINV 0 6667 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y52"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_13_CLKINV_4337))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y52"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_9_DXMUX 0 6676 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_9_DXMUX_4382))
			((I)(f_y_mux0002(9)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_9_YUSED 0 6685 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N167))
			((I)(N167_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_y_9_CLKINV 0 6694 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y50"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(f_y_9_CLKINV_4367))
			((I)(f_y_cmp_eq0000_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y50"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation M_0_XUSED 0 6703 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X53Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(M_0_0))
			((I)(M_0_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X53Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_1_DXMUX 0 6712 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_1_DXMUX_4418))
			((I)(Treg_q(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_1_DYMUX 0 6721 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_1_DYMUX_4409))
			((I)(Treg_q(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_1_SRINV 0 6730 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_1_SRINV_4407))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_1_CLKINV 0 6739 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_1_CLKINV_4406))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_1_CEINV 0 6748 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y43"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_1_CEINV_4405))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_3_DXMUX 0 6757 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_3_DXMUX_4446))
			((I)(Treg_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_3_DYMUX 0 6766 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_3_DYMUX_4437))
			((I)(Treg_q(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_3_SRINV 0 6775 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_3_SRINV_4435))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_3_CLKINV 0 6784 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_3_CLKINV_4434))
			((I)(clkp))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation Nreg_q_3_CEINV 0 6793 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y42"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(Nreg_q_3_CEINV_4433))
			((I)(M_5_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_1_Q 0 6802 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010011010101010"\))
			((LOC)(_string \"SLICE_X55Y42"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(1)))
			((ADR0)(Treg_q(1)))
			((ADR1)(Nreg_q(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010011010101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_0_Q 0 6814 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0101010101011001"\))
			((LOC)(_string \"SLICE_X55Y42"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(0)))
			((ADR0)(Treg_q(0)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(Nreg_q(0)))
			((ADR3)(pcCounter_qs(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y42"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0101010101011001"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_3_Q 0 6826 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y43"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(3)))
			((ADR0)(Nreg_q(3)))
			((ADR1)(Treg_q(3)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y43"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_5_Q 0 6838 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010011010101010"\))
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(5)))
			((ADR0)(Treg_q(5)))
			((ADR1)(Nreg_q(5)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010011010101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_4_Q 0 6850 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y44"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(4)))
			((ADR0)(Nreg_q(4)))
			((ADR1)(Treg_q(4)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_7_Q 0 6862 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(7)))
			((ADR0)(Nreg_q(7)))
			((ADR1)(Treg_q(7)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_6_Q 0 6874 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y45"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(6)))
			((ADR0)(Nreg_q(6)))
			((ADR1)(Treg_q(6)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_9_Q 0 6886 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(9)))
			((ADR0)(Nreg_q(9)))
			((ADR1)(Treg_q(9)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_8_Q 0 6898 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010011010101010"\))
			((LOC)(_string \"SLICE_X55Y46"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(8)))
			((ADR0)(Treg_q(8)))
			((ADR1)(Nreg_q(8)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y46"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010011010101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_11_Q 0 6910 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010011010101010"\))
			((LOC)(_string \"SLICE_X55Y47"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(11)))
			((ADR0)(Treg_q(11)))
			((ADR1)(Nreg_q(11)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010011010101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_15_Q 0 6922 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y49"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(15)))
			((ADR0)(Nreg_q(15)))
			((ADR1)(Treg_q(15)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_14_Q 0 6934 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100011011001100"\))
			((LOC)(_string \"SLICE_X55Y49"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(14)))
			((ADR0)(Nreg_q(14)))
			((ADR1)(Treg_q(14)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y49"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100011011001100"\))
			)
		)
	)
	(_instantiation cd_q_1 0 6946 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q(1)))
			((CE)(VCC))
			((CLK)(cd_q_0_CLKINV_1573))
			((I)(cd_q_0_DYMUX_1590))
			((RST)(cd_q_0_SRINV_1574))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_Mcount_q_lut_0_INV_0 0 6959 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000111100001111"\))
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_Mcount_q_lut(0)))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(0)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000111100001111"\))
			)
		)
	)
	(_instantiation cd_q_0 0 6971 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q(0)))
			((CE)(VCC))
			((CLK)(cd_q_0_CLKINV_1573))
			((I)(cd_q_0_DXMUX_1612))
			((RST)(cd_q_0_SRINV_1574))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_3 0 6984 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q(3)))
			((CE)(VCC))
			((CLK)(cd_q_2_CLKINV_1627))
			((I)(cd_q_2_DYMUX_1649))
			((RST)(cd_q_2_SRINV_1628))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_2 0 6997 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q(2)))
			((CE)(VCC))
			((CLK)(cd_q_2_CLKINV_1627))
			((I)(cd_q_2_DXMUX_1668))
			((RST)(cd_q_2_SRINV_1628))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_6 0 7010 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q(6)))
			((CE)(VCC))
			((CLK)(cd_q_6_CLKINV_1739))
			((I)(cd_q_6_DXMUX_1780))
			((RST)(cd_q_6_SRINV_1740))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_9 0 7023 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q(9)))
			((CE)(VCC))
			((CLK)(cd_q_8_CLKINV_1795))
			((I)(cd_q_8_DYMUX_1817))
			((RST)(cd_q_8_SRINV_1796))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_8 0 7036 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q(8)))
			((CE)(VCC))
			((CLK)(cd_q_8_CLKINV_1795))
			((I)(cd_q_8_DXMUX_1836))
			((RST)(cd_q_8_SRINV_1796))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_11 0 7049 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q(11)))
			((CE)(VCC))
			((CLK)(cd_q_10_CLKINV_1851))
			((I)(cd_q_10_DYMUX_1873))
			((RST)(cd_q_10_SRINV_1852))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_10 0 7062 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q(10)))
			((CE)(VCC))
			((CLK)(cd_q_10_CLKINV_1851))
			((I)(cd_q_10_DXMUX_1892))
			((RST)(cd_q_10_SRINV_1852))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_15 0 7075 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q(15)))
			((CE)(VCC))
			((CLK)(cd_q_14_CLKINV_1963))
			((I)(cd_q_14_DYMUX_1985))
			((RST)(cd_q_14_SRINV_1964))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_14 0 7088 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q(14)))
			((CE)(VCC))
			((CLK)(cd_q_14_CLKINV_1963))
			((I)(cd_q_14_DXMUX_2004))
			((RST)(cd_q_14_SRINV_1964))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_17_rt 0 7101 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q_17_rt_2027))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(17)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_17 0 7113 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q(17)))
			((CE)(VCC))
			((CLK)(cd_q_16_CLKINV_2018))
			((I)(cd_q_16_DYMUX_2032))
			((RST)(cd_q_16_SRINV_2019))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_16 0 7126 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q(16)))
			((CE)(VCC))
			((CLK)(cd_q_16_CLKINV_2018))
			((I)(cd_q_16_DXMUX_2053))
			((RST)(cd_q_16_SRINV_2019))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_1 0 7139 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv(1)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_0_CLKINV_2068))
			((I)(seg_clkdiv_0_DYMUX_2085))
			((RST)(seg_clkdiv_0_SRINV_2069))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_lut_0_INV_0 0 7152 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011111111"\))
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_lut(0)))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011111111"\))
			)
		)
	)
	(_instantiation seg_clkdiv_5 0 7164 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv(5)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_4_CLKINV_2178))
			((I)(seg_clkdiv_4_DYMUX_2200))
			((RST)(seg_clkdiv_4_SRINV_2179))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_4 0 7177 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv(4)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_4_CLKINV_2178))
			((I)(seg_clkdiv_4_DXMUX_2219))
			((RST)(seg_clkdiv_4_SRINV_2179))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_7 0 7190 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv(7)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_6_CLKINV_2234))
			((I)(seg_clkdiv_6_DYMUX_2256))
			((RST)(seg_clkdiv_6_SRINV_2235))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_6 0 7203 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv(6)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_6_CLKINV_2234))
			((I)(seg_clkdiv_6_DXMUX_2275))
			((RST)(seg_clkdiv_6_SRINV_2235))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_9 0 7216 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv(9)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_8_CLKINV_2290))
			((I)(seg_clkdiv_8_DYMUX_2312))
			((RST)(seg_clkdiv_8_SRINV_2291))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_13 0 7229 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv(13)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_12_CLKINV_2402))
			((I)(seg_clkdiv_12_DYMUX_2424))
			((RST)(seg_clkdiv_12_SRINV_2403))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_12 0 7242 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv(12)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_12_CLKINV_2402))
			((I)(seg_clkdiv_12_DXMUX_2443))
			((RST)(seg_clkdiv_12_SRINV_2403))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_15 0 7255 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv(15)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_14_CLKINV_2458))
			((I)(seg_clkdiv_14_DYMUX_2480))
			((RST)(seg_clkdiv_14_SRINV_2459))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_14 0 7268 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv(14)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_14_CLKINV_2458))
			((I)(seg_clkdiv_14_DXMUX_2499))
			((RST)(seg_clkdiv_14_SRINV_2459))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_clkdiv_17 0 7281 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv(17)))
			((CE)(VCC))
			((CLK)(seg_clkdiv_16_CLKINV_2514))
			((I)(seg_clkdiv_16_DYMUX_2536))
			((RST)(seg_clkdiv_16_SRINV_2515))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation btn_1_IFF_IMUX 0 7294 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_1_IBUF_1187))
			((I)(btn_1_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_2_IFF_IMUX 0 7303 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_2_IBUF_1189))
			((I)(btn_2_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_3_IFF_IMUX 0 7312 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD73"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_3_IBUF_1124))
			((I)(btn_3_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD73"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_0_IFF_IMUX 0 7321 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_IBUF_1195))
			((I)(sw_0_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_1_IFF_IMUX 0 7330 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_IBUF_1196))
			((I)(sw_1_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_2_IFF_IMUX 0 7339 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_IBUF_1197))
			((I)(sw_2_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_3_IFF_IMUX 0 7348 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_IBUF_1198))
			((I)(sw_3_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_4_IFF_IMUX 0 7357 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_IBUF_1199))
			((I)(sw_4_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_5_IFF_IMUX 0 7366 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_IBUF_1200))
			((I)(sw_5_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_6_IFF_IMUX 0 7375 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_IBUF_1201))
			((I)(sw_6_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_7_IFF_IMUX 0 7384 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_IBUF_1202))
			((I)(sw_7_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_fcode_3_SW01 0 7393 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101011001010"\))
			((LOC)(_string \"SLICE_X54Y41"\))
		)
		(_port
			((O)(f_fcode_3_SW0))
			((ADR0)(f_Mmux_y_mux0002_9_f5))
			((ADR1)(f_y_addsub0000(0)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(pcCounter_qs(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y41"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101011001010"\))
			)
		)
	)
	(_instantiation f_y_addsub0000_0_rt 0 7405 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X54Y41"\))
		)
		(_port
			((O)(f_y_addsub0000_0_rt_2816))
			((ADR0)(VCC))
			((ADR1)(f_y_addsub0000(0)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y41"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_41 0 7417 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101011110000"\))
			((LOC)(_string \"SLICE_X64Y56"\))
		)
		(_port
			((O)(seg_Mmux_digit_41_2833))
			((ADR0)(Treg_q(5)))
			((ADR1)(VCC))
			((ADR2)(Treg_q(1)))
			((ADR3)(seg_clkdiv(18)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y56"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101011110000"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_31 0 7429 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010110010101100"\))
			((LOC)(_string \"SLICE_X64Y56"\))
		)
		(_port
			((O)(seg_Mmux_digit_31_2841))
			((ADR0)(Treg_q(13)))
			((ADR1)(Treg_q(9)))
			((ADR2)(seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y56"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010110010101100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_42 0 7441 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100101011001010"\))
			((LOC)(_string \"SLICE_X64Y57"\))
		)
		(_port
			((O)(seg_Mmux_digit_42_2858))
			((ADR0)(Treg_q(2)))
			((ADR1)(Treg_q(6)))
			((ADR2)(seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y57"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100101011001010"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_32 0 7453 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010110010101100"\))
			((LOC)(_string \"SLICE_X64Y57"\))
		)
		(_port
			((O)(seg_Mmux_digit_32_2866))
			((ADR0)(Treg_q(14)))
			((ADR1)(Treg_q(10)))
			((ADR2)(seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y57"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010110010101100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_43 0 7465 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101001010000"\))
			((LOC)(_string \"SLICE_X64Y59"\))
		)
		(_port
			((O)(seg_Mmux_digit_43_2883))
			((ADR0)(seg_clkdiv(18)))
			((ADR1)(VCC))
			((ADR2)(Treg_q(3)))
			((ADR3)(Treg_q(7)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y59"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101001010000"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_33 0 7477 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110010011100100"\))
			((LOC)(_string \"SLICE_X64Y59"\))
		)
		(_port
			((O)(seg_Mmux_digit_33_2891))
			((ADR0)(seg_clkdiv(18)))
			((ADR1)(Treg_q(11)))
			((ADR2)(Treg_q(15)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y59"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110010011100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_4 0 7489 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1011101110001000"\))
			((LOC)(_string \"SLICE_X65Y58"\))
		)
		(_port
			((O)(seg_Mmux_digit_4_2908))
			((ADR0)(Treg_q(4)))
			((ADR1)(seg_clkdiv(18)))
			((ADR2)(VCC))
			((ADR3)(Treg_q(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y58"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1011101110001000"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_3 0 7501 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110010101010"\))
			((LOC)(_string \"SLICE_X65Y58"\))
		)
		(_port
			((O)(seg_Mmux_digit_3_2916))
			((ADR0)(Treg_q(8)))
			((ADR1)(Treg_q(12)))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(18)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y58"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110010101010"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_86 0 7513 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000110010001000"\))
			((LOC)(_string \"SLICE_X51Y47"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_86_2933))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(Treg_q(14)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X51Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000110010001000"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_76 0 7525 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011001100"\))
			((LOC)(_string \"SLICE_X51Y47"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_76_2941))
			((ADR0)(VCC))
			((ADR1)(Treg_q(15)))
			((ADR2)(f_y_shift0002_15_0))
			((ADR3)(M_0_0))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X51Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_42 0 7537 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101111111011"\))
			((LOC)(_string \"SLICE_X48Y48"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_2_f5_41_2961))
			((ADR0)(f_y_addsub0000(15)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101111111011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_41 0 7549 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101100001000"\))
			((LOC)(_string \"SLICE_X48Y48"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_2_f5_4))
			((ADR0)(f_y_addsub0000(15)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(f_Mmux_y_mux0002_6_f56))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101100001000"\))
			)
		)
	)
	(_instantiation f_y_15 0 7561 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X48Y48"\))
		)
		(_port
			((O)(f_y(15)))
			((CLK)(NlwInverterSignal_f_y_15_CLK))
			((GE)(VCC))
			((I)(f_y_15_DXMUX_2972))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X48Y48"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_fcode_3_2 0 7574 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0010000011111101"\))
			((LOC)(_string \"SLICE_X65Y42"\))
		)
		(_port
			((O)(f_fcode_3_1_2992))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(N9))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0010000011111101"\))
			)
		)
	)
	(_instantiation f_fcode_3_1 0 7586 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010100011111101"\))
			((LOC)(_string \"SLICE_X65Y42"\))
		)
		(_port
			((O)(f_fcode(3)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(N9))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010100011111101"\))
			)
		)
	)
	(_instantiation f_y_0 0 7598 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y42"\))
		)
		(_port
			((O)(f_y(0)))
			((CLK)(NlwInverterSignal_f_y_0_CLK))
			((GE)(VCC))
			((I)(f_y_0_DXMUX_3003))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y42"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_11 0 7611 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0110011001000100"\))
			((LOC)(_string \"SLICE_X53Y43"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_11_3020))
			((ADR0)(Treg_q(0)))
			((ADR1)(N75_0))
			((ADR2)(VCC))
			((ADR3)(Nreg_q(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X53Y43"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0110011001000100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_10 0 7623 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0111011110101010"\))
			((LOC)(_string \"SLICE_X53Y43"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_10_3028))
			((ADR0)(Treg_q(0)))
			((ADR1)(M_0_0))
			((ADR2)(VCC))
			((ADR3)(Nreg_q(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X53Y43"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0111011110101010"\))
			)
		)
	)
	(_instantiation pcCounter_D_2_or00001 0 7635 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0011111111000000"\))
			((LOC)(_string \"SLICE_X50Y47"\))
		)
		(_port
			((O)(pcCounter_D(2)))
			((ADR0)(VCC))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0011111111000000"\))
			)
		)
	)
	(_instantiation pcCounter_qs_2 0 7647 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X50Y47"\))
		)
		(_port
			((O)(pcCounter_qs(2)))
			((CE)(VCC))
			((CLK)(pcCounter_qs_2_CLKINV_3042))
			((I)(pcCounter_qs_2_DYMUX_3052))
			((RST)(pcCounter_qs_2_FFY_RSTAND_3057))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation pcCounter_qs_2_FFY_RSTAND 0 7660 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X50Y47"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(pcCounter_qs_2_FFY_RSTAND_3057))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation M_1_1 0 7669 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011001111"\))
			((LOC)(_string \"SLICE_X50Y47"\))
		)
		(_port
			((O)(M_1_Q))
			((ADR0)(VCC))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X50Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011001111"\))
			)
		)
	)
	(_instantiation nmux_y_0_1 0 7681 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101100"\))
			((LOC)(_string \"SLICE_X64Y48"\))
		)
		(_port
			((O)(tin(0)))
			((ADR0)(f_y(0)))
			((ADR1)(sw_0_IBUF_1195))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101100"\))
			)
		)
	)
	(_instantiation Treg_q_0 0 7693 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y48"\))
		)
		(_port
			((O)(Treg_q(0)))
			((CE)(VCC))
			((CLK)(Treg_q_1_CLKINV_3079))
			((I)(Treg_q_1_DYMUX_3088))
			((RST)(Treg_q_1_SRINV_3080))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_1_1 0 7706 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101100"\))
			((LOC)(_string \"SLICE_X64Y48"\))
		)
		(_port
			((O)(tin(1)))
			((ADR0)(f_y(1)))
			((ADR1)(sw_1_IBUF_1196))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101100"\))
			)
		)
	)
	(_instantiation Treg_q_1 0 7718 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y48"\))
		)
		(_port
			((O)(Treg_q(1)))
			((CE)(VCC))
			((CLK)(Treg_q_1_CLKINV_3079))
			((I)(Treg_q_1_DXMUX_3102))
			((RST)(Treg_q_1_SRINV_3080))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y48"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_2_1 0 7731 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011100010"\))
			((LOC)(_string \"SLICE_X65Y45"\))
		)
		(_port
			((O)(tin(2)))
			((ADR0)(sw_2_IBUF_1197))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(f_y(2)))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011100010"\))
			)
		)
	)
	(_instantiation Treg_q_2 0 7743 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y45"\))
		)
		(_port
			((O)(Treg_q(2)))
			((CE)(VCC))
			((CLK)(Treg_q_3_CLKINV_3121))
			((I)(Treg_q_3_DYMUX_3130))
			((RST)(Treg_q_3_SRINV_3122))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_3_1 0 7756 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011011000"\))
			((LOC)(_string \"SLICE_X65Y45"\))
		)
		(_port
			((O)(tin(3)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(f_y(3)))
			((ADR2)(sw_3_IBUF_1198))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011011000"\))
			)
		)
	)
	(_instantiation Treg_q_3 0 7768 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y45"\))
		)
		(_port
			((O)(Treg_q(3)))
			((CE)(VCC))
			((CLK)(Treg_q_3_CLKINV_3121))
			((I)(Treg_q_3_DXMUX_3144))
			((RST)(Treg_q_3_SRINV_3122))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y45"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_4_1 0 7781 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111000000010"\))
			((LOC)(_string \"SLICE_X65Y38"\))
		)
		(_port
			((O)(tin(4)))
			((ADR0)(sw_4_IBUF_1199))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(f_y(4)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111000000010"\))
			)
		)
	)
	(_instantiation Treg_q_4 0 7793 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y38"\))
		)
		(_port
			((O)(Treg_q(4)))
			((CE)(VCC))
			((CLK)(Treg_q_5_CLKINV_3163))
			((I)(Treg_q_5_DYMUX_3172))
			((RST)(Treg_q_5_SRINV_3164))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_5_1 0 7806 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
			((LOC)(_string \"SLICE_X65Y38"\))
		)
		(_port
			((O)(tin(5)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(f_y(5)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(sw_5_IBUF_1200))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation Treg_q_5 0 7818 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y38"\))
		)
		(_port
			((O)(Treg_q(5)))
			((CE)(VCC))
			((CLK)(Treg_q_5_CLKINV_3163))
			((I)(Treg_q_5_DXMUX_3186))
			((RST)(Treg_q_5_SRINV_3164))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y38"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_6_1 0 7831 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111000000010"\))
			((LOC)(_string \"SLICE_X55Y38"\))
		)
		(_port
			((O)(tin(6)))
			((ADR0)(sw_6_IBUF_1201))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(f_y(6)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111000000010"\))
			)
		)
	)
	(_instantiation Treg_q_6 0 7843 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y38"\))
		)
		(_port
			((O)(Treg_q(6)))
			((CE)(VCC))
			((CLK)(Treg_q_7_CLKINV_3205))
			((I)(Treg_q_7_DYMUX_3214))
			((RST)(Treg_q_7_SRINV_3206))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_7_1 0 7856 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010111000"\))
			((LOC)(_string \"SLICE_X55Y38"\))
		)
		(_port
			((O)(tin(7)))
			((ADR0)(f_y(7)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(sw_7_IBUF_1202))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010111000"\))
			)
		)
	)
	(_instantiation Treg_q_7 0 7868 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y38"\))
		)
		(_port
			((O)(Treg_q(7)))
			((CE)(VCC))
			((CLK)(Treg_q_7_CLKINV_3205))
			((I)(Treg_q_7_DXMUX_3228))
			((RST)(Treg_q_7_SRINV_3206))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y38"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_10_1 0 7881 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011000000"\))
			((LOC)(_string \"SLICE_X55Y54"\))
		)
		(_port
			((O)(tin(10)))
			((ADR0)(VCC))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(f_y(10)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011000000"\))
			)
		)
	)
	(_instantiation Treg_q_10 0 7893 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y54"\))
		)
		(_port
			((O)(Treg_q(10)))
			((CE)(VCC))
			((CLK)(Treg_q_11_CLKINV_3245))
			((I)(Treg_q_11_DYMUX_3255))
			((RST)(Treg_q_11_SRINV_3246))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_11_1 0 7906 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010001000"\))
			((LOC)(_string \"SLICE_X55Y54"\))
		)
		(_port
			((O)(tin(11)))
			((ADR0)(f_y(11)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(VCC))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010001000"\))
			)
		)
	)
	(_instantiation Treg_q_11 0 7918 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y54"\))
		)
		(_port
			((O)(Treg_q(11)))
			((CE)(VCC))
			((CLK)(Treg_q_11_CLKINV_3245))
			((I)(Treg_q_11_DXMUX_3270))
			((RST)(Treg_q_11_SRINV_3246))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y54"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_8_1 0 7931 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010100010101000"\))
			((LOC)(_string \"SLICE_X54Y50"\))
		)
		(_port
			((O)(tin(8)))
			((ADR0)(f_y(8)))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010100010101000"\))
			)
		)
	)
	(_instantiation Treg_q_8 0 7943 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y50"\))
		)
		(_port
			((O)(Treg_q(8)))
			((CE)(VCC))
			((CLK)(Treg_q_9_CLKINV_3287))
			((I)(Treg_q_9_DYMUX_3297))
			((RST)(Treg_q_9_SRINV_3288))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_9_1 0 7956 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111000000000"\))
			((LOC)(_string \"SLICE_X54Y50"\))
		)
		(_port
			((O)(tin(9)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(VCC))
			((ADR3)(f_y(9)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111000000000"\))
			)
		)
	)
	(_instantiation Treg_q_9 0 7968 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y50"\))
		)
		(_port
			((O)(Treg_q(9)))
			((CE)(VCC))
			((CLK)(Treg_q_9_CLKINV_3287))
			((I)(Treg_q_9_DXMUX_3312))
			((RST)(Treg_q_9_SRINV_3288))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y50"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_12_1 0 7981 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010100010101000"\))
			((LOC)(_string \"SLICE_X54Y56"\))
		)
		(_port
			((O)(tin(12)))
			((ADR0)(f_y(12)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010100010101000"\))
			)
		)
	)
	(_instantiation Treg_q_12 0 7993 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y56"\))
		)
		(_port
			((O)(Treg_q(12)))
			((CE)(VCC))
			((CLK)(Treg_q_13_CLKINV_3329))
			((I)(Treg_q_13_DYMUX_3339))
			((RST)(Treg_q_13_SRINV_3330))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_13_1 0 8006 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110000000000"\))
			((LOC)(_string \"SLICE_X54Y56"\))
		)
		(_port
			((O)(tin(13)))
			((ADR0)(VCC))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(f_y(13)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110000000000"\))
			)
		)
	)
	(_instantiation Treg_q_13 0 8018 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y56"\))
		)
		(_port
			((O)(Treg_q(13)))
			((CE)(VCC))
			((CLK)(Treg_q_13_CLKINV_3329))
			((I)(Treg_q_13_DXMUX_3354))
			((RST)(Treg_q_13_SRINV_3330))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y56"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_14_1 0 8031 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010100000"\))
			((LOC)(_string \"SLICE_X50Y54"\))
		)
		(_port
			((O)(tin(14)))
			((ADR0)(f_y(14)))
			((ADR1)(VCC))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010100000"\))
			)
		)
	)
	(_instantiation Treg_q_14 0 8043 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X50Y54"\))
		)
		(_port
			((O)(Treg_q(14)))
			((CE)(VCC))
			((CLK)(Treg_q_15_CLKINV_3371))
			((I)(Treg_q_15_DYMUX_3381))
			((RST)(Treg_q_15_SRINV_3372))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation nmux_y_15_1 0 8056 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100100011001000"\))
			((LOC)(_string \"SLICE_X50Y54"\))
		)
		(_port
			((O)(tin(15)))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(f_y(15)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100100011001000"\))
			)
		)
	)
	(_instantiation Treg_q_15 0 8068 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X50Y54"\))
		)
		(_port
			((O)(Treg_q(15)))
			((CE)(VCC))
			((CLK)(Treg_q_15_CLKINV_3371))
			((I)(Treg_q_15_DXMUX_3396))
			((RST)(Treg_q_15_SRINV_3372))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X50Y54"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_y_or000314 0 8081 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X52Y48"\))
		)
		(_port
			((O)(f_y_or000314_3412))
			((ADR0)(Nreg_q(5)))
			((ADR1)(Nreg_q(14)))
			((ADR2)(Nreg_q(15)))
			((ADR3)(Nreg_q(4)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X52Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation Nreg_q_4 0 8093 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X52Y45"\))
		)
		(_port
			((O)(Nreg_q(4)))
			((CE)(Nreg_q_5_CEINV_3422))
			((CLK)(Nreg_q_5_CLKINV_3423))
			((I)(Nreg_q_5_DYMUX_3426))
			((RST)(Nreg_q_5_SRINV_3424))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_5 0 8106 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X52Y45"\))
		)
		(_port
			((O)(Nreg_q(5)))
			((CE)(Nreg_q_5_CEINV_3422))
			((CLK)(Nreg_q_5_CLKINV_3423))
			((I)(Nreg_q_5_DXMUX_3435))
			((RST)(Nreg_q_5_SRINV_3424))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X52Y45"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_y_or000322_SW0 0 8119 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111011111110"\))
			((LOC)(_string \"SLICE_X48Y47"\))
		)
		(_port
			((O)(N107_pack_1))
			((ADR0)(f_y_or000314_0))
			((ADR1)(Nreg_q(13)))
			((ADR2)(f_y_or00039_0))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111011111110"\))
			)
		)
	)
	(_instantiation f_y_or000322 0 8131 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X48Y47"\))
		)
		(_port
			((O)(f_y_or0003))
			((ADR0)(Nreg_q(12)))
			((ADR1)(Nreg_q(11)))
			((ADR2)(N107))
			((ADR3)(Nreg_q(10)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation Nreg_q_6 0 8143 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y46"\))
		)
		(_port
			((O)(Nreg_q(6)))
			((CE)(Nreg_q_7_CEINV_3474))
			((CLK)(Nreg_q_7_CLKINV_3475))
			((I)(Nreg_q_7_DYMUX_3478))
			((RST)(Nreg_q_7_SRINV_3476))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_7 0 8156 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y46"\))
		)
		(_port
			((O)(Nreg_q(7)))
			((CE)(Nreg_q_7_CEINV_3474))
			((CLK)(Nreg_q_7_CLKINV_3475))
			((I)(Nreg_q_7_DXMUX_3487))
			((RST)(Nreg_q_7_SRINV_3476))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y46"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_9_SW0 0 8169 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111101001111"\))
			((LOC)(_string \"SLICE_X54Y39"\))
		)
		(_port
			((O)(N159_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(Treg_q(4)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(Treg_q(6)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y39"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111101001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_9 0 8181 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110010011110000"\))
			((LOC)(_string \"SLICE_X54Y39"\))
		)
		(_port
			((O)(f_y_mux0002(5)))
			((ADR0)(pcCounter_qs(0)))
			((ADR1)(f_y_addsub0000(5)))
			((ADR2)(N159))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y39"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110010011110000"\))
			)
		)
	)
	(_instantiation f_y_5 0 8193 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y39"\))
		)
		(_port
			((O)(f_y(5)))
			((CLK)(NlwInverterSignal_f_y_5_CLK))
			((GE)(VCC))
			((I)(f_y_5_DXMUX_3521))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y39"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation rom_Mrom_M51 0 8206 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0101100001011000"\))
			((LOC)(_string \"SLICE_X48Y44"\))
		)
		(_port
			((O)(M_5_Q))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0101100001011000"\))
			)
		)
	)
	(_instantiation f_y_cmp_eq00001 0 8218 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0101000101010001"\))
			((LOC)(_string \"SLICE_X48Y44"\))
		)
		(_port
			((O)(f_y_cmp_eq0000))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0101000101010001"\))
			)
		)
	)
	(_instantiation Nreg_q_8 0 8230 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y47"\))
		)
		(_port
			((O)(Nreg_q(8)))
			((CE)(Nreg_q_9_CEINV_3556))
			((CLK)(Nreg_q_9_CLKINV_3557))
			((I)(Nreg_q_9_DYMUX_3560))
			((RST)(Nreg_q_9_SRINV_3558))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_9 0 8243 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y47"\))
		)
		(_port
			((O)(Nreg_q(9)))
			((CE)(Nreg_q_9_CEINV_3556))
			((CLK)(Nreg_q_9_CLKINV_3557))
			((I)(Nreg_q_9_DXMUX_3569))
			((RST)(Nreg_q_9_SRINV_3558))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y47"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_3_SW0 0 8256 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010111111001111"\))
			((LOC)(_string \"SLICE_X50Y51"\))
		)
		(_port
			((O)(N149_pack_1))
			((ADR0)(Treg_q(15)))
			((ADR1)(Treg_q(13)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(M_0_0))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X50Y51"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010111111001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_3 0 8268 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110010011110000"\))
			((LOC)(_string \"SLICE_X50Y51"\))
		)
		(_port
			((O)(f_y_mux0002(14)))
			((ADR0)(pcCounter_qs(0)))
			((ADR1)(f_y_addsub0000(14)))
			((ADR2)(N149))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X50Y51"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110010011110000"\))
			)
		)
	)
	(_instantiation f_y_14 0 8280 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X50Y51"\))
		)
		(_port
			((O)(f_y(14)))
			((CLK)(NlwInverterSignal_f_y_14_CLK))
			((GE)(VCC))
			((I)(f_y_14_DXMUX_3603))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X50Y51"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g111 0 8293 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0001000110010000"\))
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(a_to_g_1_OBUF_3621))
			((ADR0)(seg_digit(2)))
			((ADR1)(seg_digit(3)))
			((ADR2)(seg_digit(0)))
			((ADR3)(seg_digit(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0001000110010000"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g61 0 8305 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0100000010010010"\))
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(a_to_g_6_OBUF_3628))
			((ADR0)(seg_digit(2)))
			((ADR1)(seg_digit(3)))
			((ADR2)(seg_digit(0)))
			((ADR3)(seg_digit(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0100000010010010"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g11 0 8317 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0100000000011001"\))
			((LOC)(_string \"SLICE_X64Y72"\))
		)
		(_port
			((O)(a_to_g_0_OBUF_3645))
			((ADR0)(seg_digit(3)))
			((ADR1)(seg_digit(2)))
			((ADR2)(seg_digit(0)))
			((ADR3)(seg_digit(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y72"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0100000000011001"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g31 0 8329 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100001000010100"\))
			((LOC)(_string \"SLICE_X64Y72"\))
		)
		(_port
			((O)(a_to_g_3_OBUF_3652))
			((ADR0)(seg_digit(3)))
			((ADR1)(seg_digit(2)))
			((ADR2)(seg_digit(0)))
			((ADR3)(seg_digit(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y72"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100001000010100"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g21 0 8341 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000010011011100"\))
			((LOC)(_string \"SLICE_X65Y73"\))
		)
		(_port
			((O)(a_to_g_2_OBUF_3669))
			((ADR0)(seg_digit(1)))
			((ADR1)(seg_digit(0)))
			((ADR2)(seg_digit(2)))
			((ADR3)(seg_digit(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y73"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000010011011100"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g51 0 8353 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1011100001100000"\))
			((LOC)(_string \"SLICE_X65Y73"\))
		)
		(_port
			((O)(a_to_g_5_OBUF_3676))
			((ADR0)(seg_digit(1)))
			((ADR1)(seg_digit(0)))
			((ADR2)(seg_digit(2)))
			((ADR3)(seg_digit(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y73"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1011100001100000"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g41 0 8365 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1011000000000010"\))
			((LOC)(_string \"SLICE_X65Y72"\))
		)
		(_port
			((O)(a_to_g_4_OBUF_3688))
			((ADR0)(seg_digit(1)))
			((ADR1)(seg_digit(0)))
			((ADR2)(seg_digit(2)))
			((ADR3)(seg_digit(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y72"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1011000000000010"\))
			)
		)
	)
	(_instantiation seg_an_0_mux00011 0 8377 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110011111100"\))
			((LOC)(_string \"SLICE_X64Y71"\))
		)
		(_port
			((O)(an_0_OBUF_3703))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(19)))
			((ADR2)(seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110011111100"\))
			)
		)
	)
	(_instantiation seg_an_1_mux00012 0 8389 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100111111001111"\))
			((LOC)(_string \"SLICE_X64Y71"\))
		)
		(_port
			((O)(seg_an_1_mux00012_3712))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(19)))
			((ADR2)(seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100111111001111"\))
			)
		)
	)
	(_instantiation f_Sh151 0 8401 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0001000000010000"\))
			((LOC)(_string \"SLICE_X54Y44"\))
		)
		(_port
			((O)(f_Sh15_pack_1))
			((ADR0)(Nreg_q(0)))
			((ADR1)(Nreg_q(1)))
			((ADR2)(Treg_q(15)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0001000000010000"\))
			)
		)
	)
	(_instantiation f_y_shift0002_15_1 0 8413 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000100000000"\))
			((LOC)(_string \"SLICE_X54Y44"\))
		)
		(_port
			((O)(f_y_shift0002(15)))
			((ADR0)(f_y_or0003_0))
			((ADR1)(Nreg_q(2)))
			((ADR2)(Nreg_q(3)))
			((ADR3)(f_Sh15))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000100000000"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_5_SW0 0 8425 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
			((LOC)(_string \"SLICE_X65Y44"\))
		)
		(_port
			((O)(N151_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(Treg_q(0)))
			((ADR2)(Treg_q(2)))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_5 0 8437 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000010111000"\))
			((LOC)(_string \"SLICE_X65Y44"\))
		)
		(_port
			((O)(f_y_mux0002(1)))
			((ADR0)(f_y_addsub0000(1)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(N151))
			((ADR3)(pcCounter_qs(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y44"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000010111000"\))
			)
		)
	)
	(_instantiation f_y_1 0 8449 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y44"\))
		)
		(_port
			((O)(f_y(1)))
			((CLK)(NlwInverterSignal_f_y_1_CLK))
			((GE)(VCC))
			((I)(f_y_1_DXMUX_3765))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y44"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation pcCounter_D_1_or00001 0 8462 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0110011001100110"\))
			((LOC)(_string \"SLICE_X49Y42"\))
		)
		(_port
			((O)(pcCounter_D(1)))
			((ADR0)(pcCounter_qs(0)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0110011001100110"\))
			)
		)
	)
	(_instantiation pcCounter_qs_1 0 8474 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y42"\))
		)
		(_port
			((O)(pcCounter_qs(1)))
			((CE)(VCC))
			((CLK)(pcCounter_qs_0_CLKINV_3780))
			((I)(pcCounter_qs_0_DYMUX_3791))
			((RST)(pcCounter_qs_0_SRINV_3781))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_11_SW0 0 8487 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0111011101000100"\))
			((LOC)(_string \"SLICE_X49Y42"\))
		)
		(_port
			((O)(N75))
			((ADR0)(pcCounter_qs(0)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(VCC))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0111011101000100"\))
			)
		)
	)
	(_instantiation pcCounter_qs_0 0 8499 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y42"\))
		)
		(_port
			((O)(pcCounter_qs(0)))
			((CE)(VCC))
			((CLK)(pcCounter_qs_0_CLKINV_3780))
			((I)(pcCounter_qs_0_DXMUX_3807))
			((RST)(pcCounter_qs_0_SRINV_3781))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y42"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_10 0 8512 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y49"\))
		)
		(_port
			((O)(Nreg_q(10)))
			((CE)(Nreg_q_11_CEINV_3821))
			((CLK)(Nreg_q_11_CLKINV_3822))
			((I)(Nreg_q_11_DYMUX_3825))
			((RST)(Nreg_q_11_SRINV_3823))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_11 0 8525 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y49"\))
		)
		(_port
			((O)(Nreg_q(11)))
			((CE)(Nreg_q_11_CEINV_3821))
			((CLK)(Nreg_q_11_CLKINV_3822))
			((I)(Nreg_q_11_DXMUX_3834))
			((RST)(Nreg_q_11_SRINV_3823))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y49"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_12 0 8538 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X53Y48"\))
		)
		(_port
			((O)(Nreg_q(12)))
			((CE)(Nreg_q_13_CEINV_3849))
			((CLK)(Nreg_q_13_CLKINV_3850))
			((I)(Nreg_q_13_DYMUX_3853))
			((RST)(Nreg_q_13_SRINV_3851))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_13 0 8551 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X53Y48"\))
		)
		(_port
			((O)(Nreg_q(13)))
			((CE)(Nreg_q_13_CEINV_3849))
			((CLK)(Nreg_q_13_CLKINV_3850))
			((I)(Nreg_q_13_DXMUX_3862))
			((RST)(Nreg_q_13_SRINV_3851))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X53Y48"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_14 0 8564 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X52Y49"\))
		)
		(_port
			((O)(Nreg_q(14)))
			((CE)(Nreg_q_15_CEINV_3877))
			((CLK)(Nreg_q_15_CLKINV_3878))
			((I)(Nreg_q_15_DYMUX_3881))
			((RST)(Nreg_q_15_SRINV_3879))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_15 0 8577 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X52Y49"\))
		)
		(_port
			((O)(Nreg_q(15)))
			((CE)(Nreg_q_15_CEINV_3877))
			((CLK)(Nreg_q_15_CLKINV_3878))
			((I)(Nreg_q_15_DXMUX_3890))
			((RST)(Nreg_q_15_SRINV_3879))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X52Y49"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_10_SW0 0 8590 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100101011111111"\))
			((LOC)(_string \"SLICE_X55Y39"\))
		)
		(_port
			((O)(N161_pack_1))
			((ADR0)(Treg_q(5)))
			((ADR1)(Treg_q(7)))
			((ADR2)(M_0_0))
			((ADR3)(pcCounter_qs(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y39"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100101011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_10 0 8602 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101100001000"\))
			((LOC)(_string \"SLICE_X55Y39"\))
		)
		(_port
			((O)(f_y_mux0002(6)))
			((ADR0)(f_y_addsub0000(6)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(N161))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y39"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101100001000"\))
			)
		)
	)
	(_instantiation f_y_6 0 8614 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y39"\))
		)
		(_port
			((O)(f_y(6)))
			((CLK)(NlwInverterSignal_f_y_6_CLK))
			((GE)(VCC))
			((I)(f_y_6_DXMUX_3924))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y39"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_an_1_mux000152 0 8627 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(seg_an_1_mux000152_pack_1))
			((ADR0)(Treg_q(4)))
			((ADR1)(Treg_q(15)))
			((ADR2)(Treg_q(14)))
			((ADR3)(Treg_q(5)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000172 0 8639 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110110011001100"\))
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(an_1_OBUF_3949))
			((ADR0)(seg_an_1_mux000128_0))
			((ADR1)(seg_an_1_mux00012_0))
			((ADR2)(seg_an_1_mux000115))
			((ADR3)(seg_an_1_mux000152_1248))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110110011001100"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000128 0 8651 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
			((LOC)(_string \"SLICE_X64Y58"\))
		)
		(_port
			((O)(seg_an_1_mux000128_3966))
			((ADR0)(Treg_q(9)))
			((ADR1)(Treg_q(6)))
			((ADR2)(Treg_q(8)))
			((ADR3)(Treg_q(7)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y58"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000128 0 8663 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
			((LOC)(_string \"SLICE_X64Y58"\))
		)
		(_port
			((O)(seg_an_2_mux000128_3973))
			((ADR0)(Treg_q(9)))
			((ADR1)(Treg_q(14)))
			((ADR2)(Treg_q(15)))
			((ADR3)(Treg_q(8)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y58"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation cp_outp1 0 8675 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100000000000000"\))
			((LOC)(_string \"SLICE_X48Y88"\))
		)
		(_port
			((O)(clkp1))
			((ADR0)(VCC))
			((ADR1)(cp_delay1_1252))
			((ADR2)(cp_delay2_1251))
			((ADR3)(cp_delay3_1250))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X48Y88"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100000000000000"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000115 0 8687 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
			((LOC)(_string \"SLICE_X64Y61"\))
		)
		(_port
			((O)(seg_an_1_mux000115_pack_1))
			((ADR0)(Treg_q(13)))
			((ADR1)(Treg_q(10)))
			((ADR2)(Treg_q(12)))
			((ADR3)(Treg_q(11)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y61"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000141 0 8699 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110110011111111"\))
			((LOC)(_string \"SLICE_X64Y61"\))
		)
		(_port
			((O)(an_2_OBUF_4009))
			((ADR0)(seg_an_2_mux000128_0))
			((ADR1)(seg_clkdiv(18)))
			((ADR2)(seg_an_1_mux000115))
			((ADR3)(seg_clkdiv(19)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y61"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110110011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_6_SW0 0 8711 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110101011101"\))
			((LOC)(_string \"SLICE_X64Y45"\))
		)
		(_port
			((O)(N153_pack_1))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(Treg_q(1)))
			((ADR2)(M_0_0))
			((ADR3)(Treg_q(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110101011101"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_6 0 8723 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111001011010000"\))
			((LOC)(_string \"SLICE_X64Y45"\))
		)
		(_port
			((O)(f_y_mux0002(2)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(N153))
			((ADR3)(f_y_addsub0000(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111001011010000"\))
			)
		)
	)
	(_instantiation f_y_2 0 8735 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y45"\))
		)
		(_port
			((O)(f_y(2)))
			((CLK)(NlwInverterSignal_f_y_2_CLK))
			((GE)(VCC))
			((I)(f_y_2_DXMUX_4038))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y45"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_0_SW0 0 8748 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111101001111"\))
			((LOC)(_string \"SLICE_X54Y54"\))
		)
		(_port
			((O)(N143_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(Treg_q(10)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(Treg_q(12)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111101001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_0 0 8760 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111100100000"\))
			((LOC)(_string \"SLICE_X54Y54"\))
		)
		(_port
			((O)(f_y_mux0002(11)))
			((ADR0)(f_y_addsub0000(11)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(N143))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111100100000"\))
			)
		)
	)
	(_instantiation f_y_11 0 8772 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y54"\))
		)
		(_port
			((O)(f_y(11)))
			((CLK)(NlwInverterSignal_f_y_11_CLK))
			((GE)(VCC))
			((I)(f_y_11_DXMUX_4068))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y54"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cp_delay1 0 8785 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X51Y88"\))
		)
		(_port
			((O)(cp_delay1_1252))
			((CE)(VCC))
			((CLK)(cp_delay2_CLKINV_4078))
			((I)(cp_delay2_DYMUX_4081))
			((RST)(cp_delay2_SRINV_4079))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X51Y88"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cp_delay2 0 8798 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X51Y88"\))
		)
		(_port
			((O)(cp_delay2_1251))
			((CE)(VCC))
			((CLK)(cp_delay2_CLKINV_4078))
			((I)(cp_delay2_DXMUX_4089))
			((RST)(cp_delay2_SRINV_4079))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X51Y88"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_11_SW0 0 8811 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010111111001111"\))
			((LOC)(_string \"SLICE_X55Y41"\))
		)
		(_port
			((O)(N163_pack_1))
			((ADR0)(Treg_q(8)))
			((ADR1)(Treg_q(6)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(M_0_0))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y41"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010111111001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_11 0 8823 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101100001000"\))
			((LOC)(_string \"SLICE_X55Y41"\))
		)
		(_port
			((O)(f_y_mux0002(7)))
			((ADR0)(f_y_addsub0000(7)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(N163))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y41"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101100001000"\))
			)
		)
	)
	(_instantiation f_y_7 0 8835 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y41"\))
		)
		(_port
			((O)(f_y(7)))
			((CLK)(NlwInverterSignal_f_y_7_CLK))
			((GE)(VCC))
			((I)(f_y_7_DXMUX_4122))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y41"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cp_delay3 0 8848 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X49Y88"\))
		)
		(_port
			((O)(cp_delay3_1250))
			((CE)(VCC))
			((CLK)(cp_delay3_CLKINV_4130))
			((I)(cp_delay3_DYMUX_4133))
			((RST)(cp_delay3_FFY_RSTAND_4138))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X49Y88"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cp_delay3_FFY_RSTAND 0 8861 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X49Y88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay3_FFY_RSTAND_4138))
			((I)(btn_3_IBUF_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X49Y88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_7_SW0 0 8870 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111011110110011"\))
			((LOC)(_string \"SLICE_X54Y45"\))
		)
		(_port
			((O)(N155_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(Treg_q(4)))
			((ADR3)(Treg_q(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111011110110011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_7 0 8882 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110001011110000"\))
			((LOC)(_string \"SLICE_X54Y45"\))
		)
		(_port
			((O)(f_y_mux0002(3)))
			((ADR0)(f_y_addsub0000(3)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(N155))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y45"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110001011110000"\))
			)
		)
	)
	(_instantiation f_y_3 0 8894 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y45"\))
		)
		(_port
			((O)(f_y(3)))
			((CLK)(NlwInverterSignal_f_y_3_CLK))
			((GE)(VCC))
			((I)(f_y_3_DXMUX_4166))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y45"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_1_SW0 0 8907 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111101001111"\))
			((LOC)(_string \"SLICE_X54Y55"\))
		)
		(_port
			((O)(N145_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(Treg_q(11)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(Treg_q(13)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y55"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111101001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_1 0 8919 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110001011110000"\))
			((LOC)(_string \"SLICE_X54Y55"\))
		)
		(_port
			((O)(f_y_mux0002(12)))
			((ADR0)(f_y_addsub0000(12)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(N145))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y55"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110001011110000"\))
			)
		)
	)
	(_instantiation f_y_12 0 8931 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y55"\))
		)
		(_port
			((O)(f_y(12)))
			((CLK)(NlwInverterSignal_f_y_12_CLK))
			((GE)(VCC))
			((I)(f_y_12_DXMUX_4196))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y55"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_12_SW0 0 8944 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1011111110001111"\))
			((LOC)(_string \"SLICE_X54Y48"\))
		)
		(_port
			((O)(N165_pack_1))
			((ADR0)(Treg_q(9)))
			((ADR1)(M_0_0))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(Treg_q(7)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1011111110001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_12 0 8956 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110100100000"\))
			((LOC)(_string \"SLICE_X54Y48"\))
		)
		(_port
			((O)(f_y_mux0002(8)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(f_y_addsub0000(8)))
			((ADR3)(N165))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110100100000"\))
			)
		)
	)
	(_instantiation f_y_8 0 8968 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y48"\))
		)
		(_port
			((O)(f_y(8)))
			((CLK)(NlwInverterSignal_f_y_8_CLK))
			((GE)(VCC))
			((I)(f_y_8_DXMUX_4226))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y48"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation seg_an_3_mux0001_SW0 0 8981 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111100"\))
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(N41_pack_1))
			((ADR0)(VCC))
			((ADR1)(Treg_q(14)))
			((ADR2)(Treg_q(15)))
			((ADR3)(Treg_q(12)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111100"\))
			)
		)
	)
	(_instantiation seg_an_3_mux0001 0 8993 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0011111101111111"\))
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(an_3_OBUF_4251))
			((ADR0)(Treg_q(13)))
			((ADR1)(seg_clkdiv(18)))
			((ADR2)(seg_clkdiv(19)))
			((ADR3)(N41))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0011111101111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_SW0 0 9005 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111011110110011"\))
			((LOC)(_string \"SLICE_X55Y55"\))
		)
		(_port
			((O)(N141_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(pcCounter_qs(2)))
			((ADR2)(Treg_q(11)))
			((ADR3)(Treg_q(9)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y55"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111011110110011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5 0 9017 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111100100000"\))
			((LOC)(_string \"SLICE_X55Y55"\))
		)
		(_port
			((O)(f_y_mux0002(10)))
			((ADR0)(f_y_addsub0000(10)))
			((ADR1)(pcCounter_qs(0)))
			((ADR2)(pcCounter_qs(1)))
			((ADR3)(N141))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y55"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111100100000"\))
			)
		)
	)
	(_instantiation f_y_10 0 9029 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y55"\))
		)
		(_port
			((O)(f_y(10)))
			((CLK)(NlwInverterSignal_f_y_10_CLK))
			((GE)(VCC))
			((I)(f_y_10_DXMUX_4280))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y55"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_y_or00039 0 9042 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X53Y46"\))
		)
		(_port
			((O)(f_y_or00039_4293))
			((ADR0)(Nreg_q(9)))
			((ADR1)(Nreg_q(7)))
			((ADR2)(Nreg_q(6)))
			((ADR3)(Nreg_q(8)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X53Y46"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_8_SW0 0 9054 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110101011101"\))
			((LOC)(_string \"SLICE_X55Y40"\))
		)
		(_port
			((O)(N157_pack_1))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(Treg_q(3)))
			((ADR2)(M_0_0))
			((ADR3)(Treg_q(5)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y40"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110101011101"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_8 0 9066 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110010011110000"\))
			((LOC)(_string \"SLICE_X55Y40"\))
		)
		(_port
			((O)(f_y_mux0002(4)))
			((ADR0)(pcCounter_qs(0)))
			((ADR1)(f_y_addsub0000(4)))
			((ADR2)(N157))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y40"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110010011110000"\))
			)
		)
	)
	(_instantiation f_y_4 0 9078 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y40"\))
		)
		(_port
			((O)(f_y(4)))
			((CLK)(NlwInverterSignal_f_y_4_CLK))
			((GE)(VCC))
			((I)(f_y_4_DXMUX_4322))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y40"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_2_SW0 0 9091 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111101001111"\))
			((LOC)(_string \"SLICE_X55Y52"\))
		)
		(_port
			((O)(N147_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(Treg_q(12)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(Treg_q(14)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y52"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111101001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_2 0 9103 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011011000"\))
			((LOC)(_string \"SLICE_X55Y52"\))
		)
		(_port
			((O)(f_y_mux0002(13)))
			((ADR0)(pcCounter_qs(1)))
			((ADR1)(f_y_addsub0000(13)))
			((ADR2)(N147))
			((ADR3)(pcCounter_qs(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y52"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011011000"\))
			)
		)
	)
	(_instantiation f_y_13 0 9115 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y52"\))
		)
		(_port
			((O)(f_y(13)))
			((CLK)(NlwInverterSignal_f_y_13_CLK))
			((GE)(VCC))
			((I)(f_y_13_DXMUX_4352))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y52"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_13_SW0 0 9128 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1101111110001111"\))
			((LOC)(_string \"SLICE_X55Y50"\))
		)
		(_port
			((O)(N167_pack_1))
			((ADR0)(M_0_0))
			((ADR1)(Treg_q(10)))
			((ADR2)(pcCounter_qs(2)))
			((ADR3)(Treg_q(8)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y50"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1101111110001111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_13 0 9140 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110010011110000"\))
			((LOC)(_string \"SLICE_X55Y50"\))
		)
		(_port
			((O)(f_y_mux0002(9)))
			((ADR0)(pcCounter_qs(0)))
			((ADR1)(f_y_addsub0000(9)))
			((ADR2)(N167))
			((ADR3)(pcCounter_qs(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y50"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110010011110000"\))
			)
		)
	)
	(_instantiation f_y_9 0 9152 (_component .simprim.VCOMPONENTS.X_LATCHE )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y50"\))
		)
		(_port
			((O)(f_y(9)))
			((CLK)(NlwInverterSignal_f_y_9_CLK))
			((GE)(VCC))
			((I)(f_y_9_DXMUX_4382))
			((RST)(GND))
			((SET)(GND))
		)
		(_use (_entity simprim X_LATCHE)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y50"\))
				((INIT)((i 0)))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_GE)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_GE_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_I_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_GE_CLK_negedge_negedge)((ns 0)))
				((tsetup_GE_CLK_posedge_negedge)((ns 0)))
				((tsetup_I_CLK_negedge_negedge)((ns 0)))
				((tsetup_I_CLK_posedge_negedge)((ns 0)))
				((thold_GE_CLK_negedge_negedge)((ns 0)))
				((thold_GE_CLK_posedge_negedge)((ns 0)))
				((thold_I_CLK_negedge_negedge)((ns 0)))
				((thold_I_CLK_posedge_negedge)((ns 0)))
				((thold_RST_CLK_negedge_negedge)((ns 0)))
				((thold_SET_CLK_negedge_negedge)((ns 0)))
				((trecovery_RST_CLK_negedge_negedge)((ns 0)))
				((trecovery_SET_CLK_negedge_negedge)((ns 0)))
				((tremoval_RST_CLK_negedge_negedge)((ns 0)))
				((tremoval_SET_CLK_negedge_negedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_GE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation rom_Mrom_M11 0 9165 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1101000111010001"\))
			((LOC)(_string \"SLICE_X53Y47"\))
		)
		(_port
			((O)(M_0_Q))
			((ADR0)(pcCounter_qs(2)))
			((ADR1)(pcCounter_qs(1)))
			((ADR2)(pcCounter_qs(0)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X53Y47"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1101000111010001"\))
			)
		)
	)
	(_instantiation Nreg_q_0 0 9177 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y43"\))
		)
		(_port
			((O)(Nreg_q(0)))
			((CE)(Nreg_q_1_CEINV_4405))
			((CLK)(Nreg_q_1_CLKINV_4406))
			((I)(Nreg_q_1_DYMUX_4409))
			((RST)(Nreg_q_1_SRINV_4407))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_1 0 9190 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y43"\))
		)
		(_port
			((O)(Nreg_q(1)))
			((CE)(Nreg_q_1_CEINV_4405))
			((CLK)(Nreg_q_1_CLKINV_4406))
			((I)(Nreg_q_1_DXMUX_4418))
			((RST)(Nreg_q_1_SRINV_4407))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y43"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_2 0 9203 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y42"\))
		)
		(_port
			((O)(Nreg_q(2)))
			((CE)(Nreg_q_3_CEINV_4433))
			((CLK)(Nreg_q_3_CLKINV_4434))
			((I)(Nreg_q_3_DYMUX_4437))
			((RST)(Nreg_q_3_SRINV_4435))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation Nreg_q_3 0 9216 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y42"\))
		)
		(_port
			((O)(Nreg_q(3)))
			((CE)(Nreg_q_3_CEINV_4433))
			((CLK)(Nreg_q_3_CLKINV_4434))
			((I)(Nreg_q_3_DXMUX_4446))
			((RST)(Nreg_q_3_SRINV_4435))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y42"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_0_G_X_LUT4 0 9229 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X49Y78"\))
		)
		(_port
			((O)(cd_q_0_G))
			((ADR0)(cd_q(1)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y78"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_2_F_X_LUT4 0 9241 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_F))
			((ADR0)(VCC))
			((ADR1)(cd_q(2)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_2_G_X_LUT4 0 9253 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X49Y79"\))
		)
		(_port
			((O)(cd_q_2_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y79"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_4_F_X_LUT4 0 9265 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_F))
			((ADR0)(cd_q(4)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_4_G_X_LUT4 0 9277 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X49Y80"\))
		)
		(_port
			((O)(cd_q_4_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(5)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y80"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_6_F_X_LUT4 0 9289 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(6)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_6_G_X_LUT4 0 9301 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X49Y81"\))
		)
		(_port
			((O)(cd_q_6_G))
			((ADR0)(VCC))
			((ADR1)(cd_q(7)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y81"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_8_F_X_LUT4 0 9313 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_F))
			((ADR0)(cd_q(8)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_8_G_X_LUT4 0 9325 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X49Y82"\))
		)
		(_port
			((O)(cd_q_8_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(9)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y82"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_10_F_X_LUT4 0 9337 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_F))
			((ADR0)(VCC))
			((ADR1)(cd_q(10)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_10_G_X_LUT4 0 9349 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X49Y83"\))
		)
		(_port
			((O)(cd_q_10_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(11)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y83"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_12_F_X_LUT4 0 9361 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_F))
			((ADR0)(cd_q(12)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_12_G_X_LUT4 0 9373 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X49Y84"\))
		)
		(_port
			((O)(cd_q_12_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(13)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y84"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_14_F_X_LUT4 0 9385 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_F))
			((ADR0)(VCC))
			((ADR1)(cd_q(14)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_14_G_X_LUT4 0 9397 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X49Y85"\))
		)
		(_port
			((O)(cd_q_14_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(15)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y85"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_16_F_X_LUT4 0 9409 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X49Y86"\))
		)
		(_port
			((O)(cd_q_16_F))
			((ADR0)(cd_q(16)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X49Y86"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation seg_clkdiv_0_G_X_LUT4 0 9421 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y64"\))
		)
		(_port
			((O)(seg_clkdiv_0_G))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(1)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_F_X_LUT4 0 9433 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(seg_clkdiv(2)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_2_G_X_LUT4 0 9445 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y65"\))
		)
		(_port
			((O)(seg_clkdiv_2_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_F_X_LUT4 0 9457 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_F))
			((ADR0)(seg_clkdiv(4)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation seg_clkdiv_4_G_X_LUT4 0 9469 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y66"\))
		)
		(_port
			((O)(seg_clkdiv_4_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(5)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_F_X_LUT4 0 9481 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_F))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(6)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation seg_clkdiv_6_G_X_LUT4 0 9493 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y67"\))
		)
		(_port
			((O)(seg_clkdiv_6_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(seg_clkdiv(7)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_F_X_LUT4 0 9505 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_F))
			((ADR0)(seg_clkdiv(8)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation seg_clkdiv_8_G_X_LUT4 0 9517 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y68"\))
		)
		(_port
			((O)(seg_clkdiv_8_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(9)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_F_X_LUT4 0 9529 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_F))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(10)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation seg_clkdiv_10_G_X_LUT4 0 9541 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y69"\))
		)
		(_port
			((O)(seg_clkdiv_10_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(seg_clkdiv(11)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y69"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_F_X_LUT4 0 9553 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_F))
			((ADR0)(seg_clkdiv(12)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation seg_clkdiv_12_G_X_LUT4 0 9565 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y70"\))
		)
		(_port
			((O)(seg_clkdiv_12_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(13)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y70"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_F_X_LUT4 0 9577 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_F))
			((ADR0)(VCC))
			((ADR1)(seg_clkdiv(14)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation seg_clkdiv_14_G_X_LUT4 0 9589 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y71"\))
		)
		(_port
			((O)(seg_clkdiv_14_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(seg_clkdiv(15)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_F_X_LUT4 0 9601 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_F))
			((ADR0)(seg_clkdiv(16)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation seg_clkdiv_16_G_X_LUT4 0 9613 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y72"\))
		)
		(_port
			((O)(seg_clkdiv_16_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(seg_clkdiv(17)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y72"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation seg_clkdiv_18_F_X_LUT4 0 9625 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y73"\))
		)
		(_port
			((O)(seg_clkdiv_18_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y73"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation an_0_OUTPUT_OFF_OMUX 0 9637 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_0_O))
			((I)(an_0_OBUF_3703))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_1_OUTPUT_OFF_OMUX 0 9646 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_1_O))
			((I)(an_1_OBUF_3949))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_2_OUTPUT_OFF_OMUX 0 9655 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_2_O))
			((I)(an_2_OBUF_4009))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_3_OUTPUT_OFF_OMUX 0 9664 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_3_O))
			((I)(an_3_OBUF_4251))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_0_OUTPUT_OFF_OMUX 0 9673 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_0_O))
			((I)(a_to_g_0_OBUF_3645))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation dp_OUTPUT_OFF_OMUX 0 9682 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(dp_O))
			((I)(dp_OUTPUT_OFF_O1INV_2664))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation dp_OUTPUT_OFF_O1INV 0 9691 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(dp_OUTPUT_OFF_O1INV_2664))
			((I)((i 3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation a_to_g_1_OUTPUT_OFF_OMUX 0 9700 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD87"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_1_O))
			((I)(a_to_g_1_OBUF_3621))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD87"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_2_OUTPUT_OFF_OMUX 0 9709 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_2_O))
			((I)(a_to_g_2_OBUF_3669))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_3_OUTPUT_OFF_OMUX 0 9718 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_3_O))
			((I)(a_to_g_3_OBUF_3652))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_4_OUTPUT_OFF_OMUX 0 9727 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_4_O))
			((I)(a_to_g_4_OBUF_3688))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_5_OUTPUT_OFF_OMUX 0 9736 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_5_O))
			((I)(a_to_g_5_OBUF_3676))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_6_OUTPUT_OFF_OMUX 0 9745 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD95"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_6_O))
			((I)(a_to_g_6_OBUF_3628))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD95"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation NlwBlock_calc_top_VCC 0 9754 (_component .simprim.VCOMPONENTS.X_ONE )
		(_port
			((O)(VCC))
		)
		(_use (_entity simprim X_ONE)
		)
	)
	(_instantiation NlwBlock_calc_top_GND 0 9758 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_port
			((O)(GND))
		)
		(_use (_entity simprim X_ZERO)
		)
	)
	(_instantiation NlwInverterBlock_f_y_15_CLK 0 9762 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_15_CLK))
			((I)(f_y_15_CLKINV_2955))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_0_CLK 0 9767 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_0_CLK))
			((I)(f_y_0_CLKINV_2987))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_5_CLK 0 9772 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_5_CLK))
			((I)(f_y_5_CLKINV_3506))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_14_CLK 0 9777 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_14_CLK))
			((I)(f_y_14_CLKINV_3588))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_1_CLK 0 9782 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_1_CLK))
			((I)(f_y_1_CLKINV_3750))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_6_CLK 0 9787 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_6_CLK))
			((I)(f_y_6_CLKINV_3909))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_2_CLK 0 9792 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_2_CLK))
			((I)(f_y_2_CLKINV_4023))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_11_CLK 0 9797 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_11_CLK))
			((I)(f_y_11_CLKINV_4053))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_7_CLK 0 9802 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_7_CLK))
			((I)(f_y_7_CLKINV_4107))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_3_CLK 0 9807 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_3_CLK))
			((I)(f_y_3_CLKINV_4151))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_12_CLK 0 9812 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_12_CLK))
			((I)(f_y_12_CLKINV_4181))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_8_CLK 0 9817 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_8_CLK))
			((I)(f_y_8_CLKINV_4211))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_10_CLK 0 9822 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_10_CLK))
			((I)(f_y_10_CLKINV_4265))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_4_CLK 0 9827 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_4_CLK))
			((I)(f_y_4_CLKINV_4307))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_13_CLK 0 9832 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_13_CLK))
			((I)(f_y_13_CLKINV_4337))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwInverterBlock_f_y_9_CLK 0 9837 (_component .simprim.VCOMPONENTS.X_INV )
		(_port
			((O)(NlwInverterSignal_f_y_9_CLK))
			((I)(f_y_9_CLKINV_4367))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"UNPLACED"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation NlwBlockROC 0 9842 (_component .simprim.VCOMPONENTS.X_ROC )
		(_generic
			((ROC_WIDTH)((ns 4636737291354636288)))
		)
		(_port
			((O)(simprim.VCOMPONENTS.GSR))
		)
		(_use (_entity simprim X_ROC)
			(_generic
				((LOC)(_string \"UNPLACED"\))
				((ROC_WIDTH)((ns 4636737291354636288)))
				((InstancePath)(_string \"*"\))
			)
		)
	)
	(_instantiation NlwBlockTOC 0 9845 (_component .simprim.VCOMPONENTS.X_TOC )
		(_port
			((O)(simprim.VCOMPONENTS.GTS))
		)
		(_use (_entity simprim X_TOC)
			(_generic
				((LOC)(_string \"UNPLACED"\))
				((TOC_WIDTH)((ns 0)))
				((InstancePath)(_string \"*"\))
			)
		)
	)
	(_object
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~122 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48 (_entity (_in ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_3_Q ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_7_Q ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_9_Q ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_11_Q ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal mclk_BUFGP ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal btn_3_IBUF_1124 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_3_Q ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_7_Q ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_9_Q ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_11_Q ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_13_Q ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_3_Q ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_7_Q ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_9_Q ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_11_Q ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_13_Q ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_15_Q ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal btn_1_IBUF_1187 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal btn_2_IBUF_1189 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sw_0_IBUF_1195 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal sw_1_IBUF_1196 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal sw_2_IBUF_1197 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal sw_3_IBUF_1198 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal sw_4_IBUF_1199 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal sw_5_IBUF_1200 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal sw_6_IBUF_1201 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal sw_7_IBUF_1202 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_9_f5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal N9 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal M_1_0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal M_0_0 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal f_y_shift0002_15_0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_6_f56 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal f_y_cmp_eq0000_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal N75_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal f_y_or000314_0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal M_5_0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal N107 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal f_y_or00039_0 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal f_y_or0003_0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal N159 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal N149 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux00012_0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal f_Sh15 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal N151 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal N161 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000115 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000128_0 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000152_1248 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal seg_an_2_mux000128_0 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_1250 ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_1251 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_1252 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal N153 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal N143 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal N163 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal N155 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal N145 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal N165 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal N41 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal N141 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal N157 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal N147 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal N167 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_XORF_1298 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_CYINIT_1297 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_CY0F_1296 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_CYSELF_1290 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_BXINV_1288 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_XORG_1286 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_CYMUXG_1285 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_CY0G_1283 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_CYSELG_1277 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_XORF_1337 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYINIT_1336 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CY0F_1335 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_XORG_1327 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYSELF_1325 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYMUXFAST_1324 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYAND_1323 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_FASTCARRY_1322 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYMUXG2_1321 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYMUXF2_1320 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CY0G_1319 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_2_CYSELG_1313 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_XORF_1376 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYINIT_1375 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CY0F_1374 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_XORG_1366 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_4_Q ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYSELF_1364 ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYMUXFAST_1363 ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYAND_1362 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_FASTCARRY_1361 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYMUXG2_1360 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYMUXF2_1359 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CY0G_1358 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_4_CYSELG_1352 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_XORF_1415 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYINIT_1414 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CY0F_1413 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_XORG_1405 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_6_Q ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYSELF_1403 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYMUXFAST_1402 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYAND_1401 ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_FASTCARRY_1400 ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYMUXG2_1399 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYMUXF2_1398 ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CY0G_1397 ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_6_CYSELG_1391 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_XORF_1454 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYINIT_1453 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CY0F_1452 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_XORG_1444 ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_8_Q ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYSELF_1442 ~extieee.std_logic_1164.STD_LOGIC 0 178 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYMUXFAST_1441 ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYAND_1440 ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_FASTCARRY_1439 ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYMUXG2_1438 ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYMUXF2_1437 ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CY0G_1436 ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_8_CYSELG_1430 ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_XORF_1493 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYINIT_1492 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CY0F_1491 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_XORG_1483 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_10_Q ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYSELF_1481 ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYMUXFAST_1480 ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYAND_1479 ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_FASTCARRY_1478 ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYMUXG2_1477 ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYMUXF2_1476 ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CY0G_1475 ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_10_CYSELG_1469 ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_XORF_1532 ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYINIT_1531 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CY0F_1530 ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_XORG_1522 ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_12_Q ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYSELF_1520 ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYMUXFAST_1519 ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYAND_1518 ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_FASTCARRY_1517 ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYMUXG2_1516 ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYMUXF2_1515 ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CY0G_1514 ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_12_CYSELG_1508 ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_14_XORF_1563 ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_14_CYINIT_1562 ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_14_CY0F_1561 ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_14_CYSELF_1555 ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_14_XORG_1552 ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy_14_Q ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_DXMUX_1612 ~extieee.std_logic_1164.STD_LOGIC 0 218 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_XORF_1610 ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_LOGIC_ONE_1609 ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYINIT_1608 ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYSELF_1599 ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_BXINV_1597 ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_DYMUX_1590 ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_XORG_1588 ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYMUXG_1587 ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 227 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_LOGIC_ZERO_1585 ~extieee.std_logic_1164.STD_LOGIC 0 228 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYSELG_1576 ~extieee.std_logic_1164.STD_LOGIC 0 229 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_G ~extieee.std_logic_1164.STD_LOGIC 0 230 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_SRINV_1574 ~extieee.std_logic_1164.STD_LOGIC 0 231 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CLKINV_1573 ~extieee.std_logic_1164.STD_LOGIC 0 232 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_DXMUX_1668 ~extieee.std_logic_1164.STD_LOGIC 0 233 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_XORF_1666 ~extieee.std_logic_1164.STD_LOGIC 0 234 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYINIT_1665 ~extieee.std_logic_1164.STD_LOGIC 0 235 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_F ~extieee.std_logic_1164.STD_LOGIC 0 236 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_DYMUX_1649 ~extieee.std_logic_1164.STD_LOGIC 0 237 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_XORG_1647 ~extieee.std_logic_1164.STD_LOGIC 0 238 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 239 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYSELF_1645 ~extieee.std_logic_1164.STD_LOGIC 0 240 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYMUXFAST_1644 ~extieee.std_logic_1164.STD_LOGIC 0 241 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYAND_1643 ~extieee.std_logic_1164.STD_LOGIC 0 242 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_FASTCARRY_1642 ~extieee.std_logic_1164.STD_LOGIC 0 243 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYMUXG2_1641 ~extieee.std_logic_1164.STD_LOGIC 0 244 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYMUXF2_1640 ~extieee.std_logic_1164.STD_LOGIC 0 245 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_LOGIC_ZERO_1639 ~extieee.std_logic_1164.STD_LOGIC 0 246 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYSELG_1630 ~extieee.std_logic_1164.STD_LOGIC 0 247 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_G ~extieee.std_logic_1164.STD_LOGIC 0 248 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_SRINV_1628 ~extieee.std_logic_1164.STD_LOGIC 0 249 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CLKINV_1627 ~extieee.std_logic_1164.STD_LOGIC 0 250 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 251 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 252 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_DXMUX_1724 ~extieee.std_logic_1164.STD_LOGIC 0 253 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_XORF_1722 ~extieee.std_logic_1164.STD_LOGIC 0 254 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYINIT_1721 ~extieee.std_logic_1164.STD_LOGIC 0 255 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_F ~extieee.std_logic_1164.STD_LOGIC 0 256 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_DYMUX_1705 ~extieee.std_logic_1164.STD_LOGIC 0 257 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_XORG_1703 ~extieee.std_logic_1164.STD_LOGIC 0 258 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_4_Q ~extieee.std_logic_1164.STD_LOGIC 0 259 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYSELF_1701 ~extieee.std_logic_1164.STD_LOGIC 0 260 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYMUXFAST_1700 ~extieee.std_logic_1164.STD_LOGIC 0 261 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYAND_1699 ~extieee.std_logic_1164.STD_LOGIC 0 262 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_FASTCARRY_1698 ~extieee.std_logic_1164.STD_LOGIC 0 263 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYMUXG2_1697 ~extieee.std_logic_1164.STD_LOGIC 0 264 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYMUXF2_1696 ~extieee.std_logic_1164.STD_LOGIC 0 265 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_LOGIC_ZERO_1695 ~extieee.std_logic_1164.STD_LOGIC 0 266 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYSELG_1686 ~extieee.std_logic_1164.STD_LOGIC 0 267 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_G ~extieee.std_logic_1164.STD_LOGIC 0 268 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_SRINV_1684 ~extieee.std_logic_1164.STD_LOGIC 0 269 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CLKINV_1683 ~extieee.std_logic_1164.STD_LOGIC 0 270 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 271 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_DXMUX_1780 ~extieee.std_logic_1164.STD_LOGIC 0 272 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_XORF_1778 ~extieee.std_logic_1164.STD_LOGIC 0 273 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYINIT_1777 ~extieee.std_logic_1164.STD_LOGIC 0 274 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_F ~extieee.std_logic_1164.STD_LOGIC 0 275 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_DYMUX_1761 ~extieee.std_logic_1164.STD_LOGIC 0 276 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_XORG_1759 ~extieee.std_logic_1164.STD_LOGIC 0 277 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_6_Q ~extieee.std_logic_1164.STD_LOGIC 0 278 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYSELF_1757 ~extieee.std_logic_1164.STD_LOGIC 0 279 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYMUXFAST_1756 ~extieee.std_logic_1164.STD_LOGIC 0 280 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYAND_1755 ~extieee.std_logic_1164.STD_LOGIC 0 281 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_FASTCARRY_1754 ~extieee.std_logic_1164.STD_LOGIC 0 282 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYMUXG2_1753 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYMUXF2_1752 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_LOGIC_ZERO_1751 ~extieee.std_logic_1164.STD_LOGIC 0 285 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYSELG_1742 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_G ~extieee.std_logic_1164.STD_LOGIC 0 287 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_SRINV_1740 ~extieee.std_logic_1164.STD_LOGIC 0 288 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CLKINV_1739 ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_DXMUX_1836 ~extieee.std_logic_1164.STD_LOGIC 0 290 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_XORF_1834 ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYINIT_1833 ~extieee.std_logic_1164.STD_LOGIC 0 292 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_F ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_DYMUX_1817 ~extieee.std_logic_1164.STD_LOGIC 0 294 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_XORG_1815 ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_8_Q ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYSELF_1813 ~extieee.std_logic_1164.STD_LOGIC 0 297 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYMUXFAST_1812 ~extieee.std_logic_1164.STD_LOGIC 0 298 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYAND_1811 ~extieee.std_logic_1164.STD_LOGIC 0 299 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_FASTCARRY_1810 ~extieee.std_logic_1164.STD_LOGIC 0 300 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYMUXG2_1809 ~extieee.std_logic_1164.STD_LOGIC 0 301 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYMUXF2_1808 ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_LOGIC_ZERO_1807 ~extieee.std_logic_1164.STD_LOGIC 0 303 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYSELG_1798 ~extieee.std_logic_1164.STD_LOGIC 0 304 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_G ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_SRINV_1796 ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CLKINV_1795 ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_DXMUX_1892 ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_XORF_1890 ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYINIT_1889 ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_F ~extieee.std_logic_1164.STD_LOGIC 0 311 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_DYMUX_1873 ~extieee.std_logic_1164.STD_LOGIC 0 312 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_XORG_1871 ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_10_Q ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYSELF_1869 ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYMUXFAST_1868 ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYAND_1867 ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_FASTCARRY_1866 ~extieee.std_logic_1164.STD_LOGIC 0 318 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYMUXG2_1865 ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYMUXF2_1864 ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_LOGIC_ZERO_1863 ~extieee.std_logic_1164.STD_LOGIC 0 321 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYSELG_1854 ~extieee.std_logic_1164.STD_LOGIC 0 322 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_G ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_SRINV_1852 ~extieee.std_logic_1164.STD_LOGIC 0 324 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CLKINV_1851 ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 326 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 327 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_DXMUX_1948 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_XORF_1946 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYINIT_1945 ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_F ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_DYMUX_1929 ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_XORG_1927 ~extieee.std_logic_1164.STD_LOGIC 0 333 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_12_Q ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYSELF_1925 ~extieee.std_logic_1164.STD_LOGIC 0 335 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYMUXFAST_1924 ~extieee.std_logic_1164.STD_LOGIC 0 336 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYAND_1923 ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_FASTCARRY_1922 ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYMUXG2_1921 ~extieee.std_logic_1164.STD_LOGIC 0 339 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYMUXF2_1920 ~extieee.std_logic_1164.STD_LOGIC 0 340 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_LOGIC_ZERO_1919 ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYSELG_1910 ~extieee.std_logic_1164.STD_LOGIC 0 342 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_G ~extieee.std_logic_1164.STD_LOGIC 0 343 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_SRINV_1908 ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CLKINV_1907 ~extieee.std_logic_1164.STD_LOGIC 0 345 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_DXMUX_2004 ~extieee.std_logic_1164.STD_LOGIC 0 346 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_XORF_2002 ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYINIT_2001 ~extieee.std_logic_1164.STD_LOGIC 0 348 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_F ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_DYMUX_1985 ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_XORG_1983 ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_14_Q ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYSELF_1981 ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYMUXFAST_1980 ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYAND_1979 ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_FASTCARRY_1978 ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYMUXG2_1977 ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYMUXF2_1976 ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_LOGIC_ZERO_1975 ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYSELG_1966 ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_G ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_SRINV_1964 ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CLKINV_1963 ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_DXMUX_2053 ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_XORF_2051 ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_LOGIC_ZERO_2050 ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_CYINIT_2049 ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_CYSELF_2040 ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_F ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_DYMUX_2032 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_XORG_2030 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_16_Q ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal cd_q_17_rt_2027 ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_SRINV_2019 ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_CLKINV_2018 ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_DXMUX_2107 ~extieee.std_logic_1164.STD_LOGIC 0 376 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_XORF_2105 ~extieee.std_logic_1164.STD_LOGIC 0 377 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_LOGIC_ONE_2104 ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_CYINIT_2103 ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_CYSELF_2094 ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_BXINV_2092 ~extieee.std_logic_1164.STD_LOGIC 0 381 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_DYMUX_2085 ~extieee.std_logic_1164.STD_LOGIC 0 382 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_XORG_2083 ~extieee.std_logic_1164.STD_LOGIC 0 383 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_CYMUXG_2082 ~extieee.std_logic_1164.STD_LOGIC 0 384 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 385 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_LOGIC_ZERO_2080 ~extieee.std_logic_1164.STD_LOGIC 0 386 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_CYSELG_2071 ~extieee.std_logic_1164.STD_LOGIC 0 387 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_G ~extieee.std_logic_1164.STD_LOGIC 0 388 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_SRINV_2069 ~extieee.std_logic_1164.STD_LOGIC 0 389 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_0_CLKINV_2068 ~extieee.std_logic_1164.STD_LOGIC 0 390 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 391 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 392 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_DXMUX_2163 ~extieee.std_logic_1164.STD_LOGIC 0 393 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_XORF_2161 ~extieee.std_logic_1164.STD_LOGIC 0 394 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYINIT_2160 ~extieee.std_logic_1164.STD_LOGIC 0 395 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_F ~extieee.std_logic_1164.STD_LOGIC 0 396 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_DYMUX_2144 ~extieee.std_logic_1164.STD_LOGIC 0 397 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_XORG_2142 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 399 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYSELF_2140 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYMUXFAST_2139 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYAND_2138 ~extieee.std_logic_1164.STD_LOGIC 0 402 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_FASTCARRY_2137 ~extieee.std_logic_1164.STD_LOGIC 0 403 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYMUXG2_2136 ~extieee.std_logic_1164.STD_LOGIC 0 404 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYMUXF2_2135 ~extieee.std_logic_1164.STD_LOGIC 0 405 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_LOGIC_ZERO_2134 ~extieee.std_logic_1164.STD_LOGIC 0 406 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CYSELG_2125 ~extieee.std_logic_1164.STD_LOGIC 0 407 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_G ~extieee.std_logic_1164.STD_LOGIC 0 408 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_SRINV_2123 ~extieee.std_logic_1164.STD_LOGIC 0 409 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_2_CLKINV_2122 ~extieee.std_logic_1164.STD_LOGIC 0 410 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_DXMUX_2219 ~extieee.std_logic_1164.STD_LOGIC 0 411 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_XORF_2217 ~extieee.std_logic_1164.STD_LOGIC 0 412 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYINIT_2216 ~extieee.std_logic_1164.STD_LOGIC 0 413 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_F ~extieee.std_logic_1164.STD_LOGIC 0 414 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_DYMUX_2200 ~extieee.std_logic_1164.STD_LOGIC 0 415 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_XORG_2198 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_4_Q ~extieee.std_logic_1164.STD_LOGIC 0 417 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYSELF_2196 ~extieee.std_logic_1164.STD_LOGIC 0 418 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYMUXFAST_2195 ~extieee.std_logic_1164.STD_LOGIC 0 419 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYAND_2194 ~extieee.std_logic_1164.STD_LOGIC 0 420 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_FASTCARRY_2193 ~extieee.std_logic_1164.STD_LOGIC 0 421 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYMUXG2_2192 ~extieee.std_logic_1164.STD_LOGIC 0 422 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYMUXF2_2191 ~extieee.std_logic_1164.STD_LOGIC 0 423 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_LOGIC_ZERO_2190 ~extieee.std_logic_1164.STD_LOGIC 0 424 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CYSELG_2181 ~extieee.std_logic_1164.STD_LOGIC 0 425 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_G ~extieee.std_logic_1164.STD_LOGIC 0 426 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_SRINV_2179 ~extieee.std_logic_1164.STD_LOGIC 0 427 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_4_CLKINV_2178 ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_DXMUX_2275 ~extieee.std_logic_1164.STD_LOGIC 0 429 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_XORF_2273 ~extieee.std_logic_1164.STD_LOGIC 0 430 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYINIT_2272 ~extieee.std_logic_1164.STD_LOGIC 0 431 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_F ~extieee.std_logic_1164.STD_LOGIC 0 432 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_DYMUX_2256 ~extieee.std_logic_1164.STD_LOGIC 0 433 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_XORG_2254 ~extieee.std_logic_1164.STD_LOGIC 0 434 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_6_Q ~extieee.std_logic_1164.STD_LOGIC 0 435 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYSELF_2252 ~extieee.std_logic_1164.STD_LOGIC 0 436 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYMUXFAST_2251 ~extieee.std_logic_1164.STD_LOGIC 0 437 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYAND_2250 ~extieee.std_logic_1164.STD_LOGIC 0 438 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_FASTCARRY_2249 ~extieee.std_logic_1164.STD_LOGIC 0 439 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYMUXG2_2248 ~extieee.std_logic_1164.STD_LOGIC 0 440 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYMUXF2_2247 ~extieee.std_logic_1164.STD_LOGIC 0 441 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_LOGIC_ZERO_2246 ~extieee.std_logic_1164.STD_LOGIC 0 442 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CYSELG_2237 ~extieee.std_logic_1164.STD_LOGIC 0 443 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_G ~extieee.std_logic_1164.STD_LOGIC 0 444 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_SRINV_2235 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_6_CLKINV_2234 ~extieee.std_logic_1164.STD_LOGIC 0 446 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_DXMUX_2331 ~extieee.std_logic_1164.STD_LOGIC 0 447 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_XORF_2329 ~extieee.std_logic_1164.STD_LOGIC 0 448 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYINIT_2328 ~extieee.std_logic_1164.STD_LOGIC 0 449 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_F ~extieee.std_logic_1164.STD_LOGIC 0 450 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_DYMUX_2312 ~extieee.std_logic_1164.STD_LOGIC 0 451 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_XORG_2310 ~extieee.std_logic_1164.STD_LOGIC 0 452 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_8_Q ~extieee.std_logic_1164.STD_LOGIC 0 453 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYSELF_2308 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYMUXFAST_2307 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYAND_2306 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_FASTCARRY_2305 ~extieee.std_logic_1164.STD_LOGIC 0 457 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYMUXG2_2304 ~extieee.std_logic_1164.STD_LOGIC 0 458 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYMUXF2_2303 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_LOGIC_ZERO_2302 ~extieee.std_logic_1164.STD_LOGIC 0 460 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CYSELG_2293 ~extieee.std_logic_1164.STD_LOGIC 0 461 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_G ~extieee.std_logic_1164.STD_LOGIC 0 462 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_SRINV_2291 ~extieee.std_logic_1164.STD_LOGIC 0 463 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_8_CLKINV_2290 ~extieee.std_logic_1164.STD_LOGIC 0 464 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 465 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 466 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_DXMUX_2387 ~extieee.std_logic_1164.STD_LOGIC 0 467 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_XORF_2385 ~extieee.std_logic_1164.STD_LOGIC 0 468 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYINIT_2384 ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_F ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_DYMUX_2368 ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_XORG_2366 ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_10_Q ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYSELF_2364 ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYMUXFAST_2363 ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYAND_2362 ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_FASTCARRY_2361 ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYMUXG2_2360 ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYMUXF2_2359 ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_LOGIC_ZERO_2358 ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CYSELG_2349 ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_G ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_SRINV_2347 ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_10_CLKINV_2346 ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_DXMUX_2443 ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_XORF_2441 ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYINIT_2440 ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_F ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_DYMUX_2424 ~extieee.std_logic_1164.STD_LOGIC 0 489 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_XORG_2422 ~extieee.std_logic_1164.STD_LOGIC 0 490 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_12_Q ~extieee.std_logic_1164.STD_LOGIC 0 491 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYSELF_2420 ~extieee.std_logic_1164.STD_LOGIC 0 492 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYMUXFAST_2419 ~extieee.std_logic_1164.STD_LOGIC 0 493 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYAND_2418 ~extieee.std_logic_1164.STD_LOGIC 0 494 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_FASTCARRY_2417 ~extieee.std_logic_1164.STD_LOGIC 0 495 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYMUXG2_2416 ~extieee.std_logic_1164.STD_LOGIC 0 496 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYMUXF2_2415 ~extieee.std_logic_1164.STD_LOGIC 0 497 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_LOGIC_ZERO_2414 ~extieee.std_logic_1164.STD_LOGIC 0 498 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CYSELG_2405 ~extieee.std_logic_1164.STD_LOGIC 0 499 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_G ~extieee.std_logic_1164.STD_LOGIC 0 500 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_SRINV_2403 ~extieee.std_logic_1164.STD_LOGIC 0 501 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_12_CLKINV_2402 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_DXMUX_2499 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_XORF_2497 ~extieee.std_logic_1164.STD_LOGIC 0 504 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYINIT_2496 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_F ~extieee.std_logic_1164.STD_LOGIC 0 506 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_DYMUX_2480 ~extieee.std_logic_1164.STD_LOGIC 0 507 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_XORG_2478 ~extieee.std_logic_1164.STD_LOGIC 0 508 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_14_Q ~extieee.std_logic_1164.STD_LOGIC 0 509 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYSELF_2476 ~extieee.std_logic_1164.STD_LOGIC 0 510 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYMUXFAST_2475 ~extieee.std_logic_1164.STD_LOGIC 0 511 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYAND_2474 ~extieee.std_logic_1164.STD_LOGIC 0 512 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_FASTCARRY_2473 ~extieee.std_logic_1164.STD_LOGIC 0 513 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYMUXG2_2472 ~extieee.std_logic_1164.STD_LOGIC 0 514 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYMUXF2_2471 ~extieee.std_logic_1164.STD_LOGIC 0 515 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_LOGIC_ZERO_2470 ~extieee.std_logic_1164.STD_LOGIC 0 516 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CYSELG_2461 ~extieee.std_logic_1164.STD_LOGIC 0 517 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_G ~extieee.std_logic_1164.STD_LOGIC 0 518 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_SRINV_2459 ~extieee.std_logic_1164.STD_LOGIC 0 519 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_14_CLKINV_2458 ~extieee.std_logic_1164.STD_LOGIC 0 520 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 521 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_DXMUX_2555 ~extieee.std_logic_1164.STD_LOGIC 0 522 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_XORF_2553 ~extieee.std_logic_1164.STD_LOGIC 0 523 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYINIT_2552 ~extieee.std_logic_1164.STD_LOGIC 0 524 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_F ~extieee.std_logic_1164.STD_LOGIC 0 525 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_DYMUX_2536 ~extieee.std_logic_1164.STD_LOGIC 0 526 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_XORG_2534 ~extieee.std_logic_1164.STD_LOGIC 0 527 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_16_Q ~extieee.std_logic_1164.STD_LOGIC 0 528 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYSELF_2532 ~extieee.std_logic_1164.STD_LOGIC 0 529 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYMUXFAST_2531 ~extieee.std_logic_1164.STD_LOGIC 0 530 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYAND_2530 ~extieee.std_logic_1164.STD_LOGIC 0 531 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_FASTCARRY_2529 ~extieee.std_logic_1164.STD_LOGIC 0 532 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYMUXG2_2528 ~extieee.std_logic_1164.STD_LOGIC 0 533 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYMUXF2_2527 ~extieee.std_logic_1164.STD_LOGIC 0 534 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_LOGIC_ZERO_2526 ~extieee.std_logic_1164.STD_LOGIC 0 535 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CYSELG_2517 ~extieee.std_logic_1164.STD_LOGIC 0 536 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_G ~extieee.std_logic_1164.STD_LOGIC 0 537 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_SRINV_2515 ~extieee.std_logic_1164.STD_LOGIC 0 538 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_16_CLKINV_2514 ~extieee.std_logic_1164.STD_LOGIC 0 539 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 540 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_DXMUX_2604 ~extieee.std_logic_1164.STD_LOGIC 0 541 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_XORF_2602 ~extieee.std_logic_1164.STD_LOGIC 0 542 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_LOGIC_ZERO_2601 ~extieee.std_logic_1164.STD_LOGIC 0 543 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_CYINIT_2600 ~extieee.std_logic_1164.STD_LOGIC 0 544 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_CYSELF_2591 ~extieee.std_logic_1164.STD_LOGIC 0 545 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_F ~extieee.std_logic_1164.STD_LOGIC 0 546 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_DYMUX_2583 ~extieee.std_logic_1164.STD_LOGIC 0 547 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_XORG_2581 ~extieee.std_logic_1164.STD_LOGIC 0 548 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_18_Q ~extieee.std_logic_1164.STD_LOGIC 0 549 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_19_rt_2578 ~extieee.std_logic_1164.STD_LOGIC 0 550 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_SRINV_2570 ~extieee.std_logic_1164.STD_LOGIC 0 551 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv_18_CLKINV_2569 ~extieee.std_logic_1164.STD_LOGIC 0 552 (_architecture (_uni ))))
		(_signal (_internal an_0_O ~extieee.std_logic_1164.STD_LOGIC 0 553 (_architecture (_uni ))))
		(_signal (_internal an_1_O ~extieee.std_logic_1164.STD_LOGIC 0 554 (_architecture (_uni ))))
		(_signal (_internal an_2_O ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni ))))
		(_signal (_internal btn_0_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 556 (_architecture (_uni ))))
		(_signal (_internal an_3_O ~extieee.std_logic_1164.STD_LOGIC 0 557 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_O ~extieee.std_logic_1164.STD_LOGIC 0 558 (_architecture (_uni ))))
		(_signal (_internal dp_O ~extieee.std_logic_1164.STD_LOGIC 0 559 (_architecture (_uni ))))
		(_signal (_internal btn_1_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 560 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_O ~extieee.std_logic_1164.STD_LOGIC 0 561 (_architecture (_uni ))))
		(_signal (_internal btn_2_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 562 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_O ~extieee.std_logic_1164.STD_LOGIC 0 563 (_architecture (_uni ))))
		(_signal (_internal btn_3_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 564 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_O ~extieee.std_logic_1164.STD_LOGIC 0 565 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_O ~extieee.std_logic_1164.STD_LOGIC 0 566 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_O ~extieee.std_logic_1164.STD_LOGIC 0 567 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_O ~extieee.std_logic_1164.STD_LOGIC 0 568 (_architecture (_uni ))))
		(_signal (_internal sw_0_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 569 (_architecture (_uni ))))
		(_signal (_internal sw_1_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 570 (_architecture (_uni ))))
		(_signal (_internal sw_2_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 571 (_architecture (_uni ))))
		(_signal (_internal sw_3_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 572 (_architecture (_uni ))))
		(_signal (_internal sw_4_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 573 (_architecture (_uni ))))
		(_signal (_internal sw_5_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 574 (_architecture (_uni ))))
		(_signal (_internal sw_6_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 575 (_architecture (_uni ))))
		(_signal (_internal sw_7_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 576 (_architecture (_uni ))))
		(_signal (_internal mclk_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 577 (_architecture (_uni ))))
		(_signal (_internal mclk_BUFGP_BUFG_S_INVNOT ~extieee.std_logic_1164.STD_LOGIC 0 578 (_architecture (_uni ))))
		(_signal (_internal mclk_BUFGP_BUFG_I0_INV ~extieee.std_logic_1164.STD_LOGIC 0 579 (_architecture (_uni ))))
		(_signal (_internal clkp_BUFG_S_INVNOT ~extieee.std_logic_1164.STD_LOGIC 0 580 (_architecture (_uni ))))
		(_signal (_internal clkp_BUFG_I0_INV ~extieee.std_logic_1164.STD_LOGIC 0 581 (_architecture (_uni ))))
		(_signal (_internal N9_F5MUX_2818 ~extieee.std_logic_1164.STD_LOGIC 0 582 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000_0_rt_2816 ~extieee.std_logic_1164.STD_LOGIC 0 583 (_architecture (_uni ))))
		(_signal (_internal N9_BXINV_2808 ~extieee.std_logic_1164.STD_LOGIC 0 584 (_architecture (_uni ))))
		(_signal (_internal f_fcode_3_SW0 ~extieee.std_logic_1164.STD_LOGIC 0 585 (_architecture (_uni ))))
		(_signal (_internal seg_digit_1_F5MUX_2843 ~extieee.std_logic_1164.STD_LOGIC 0 586 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_31_2841 ~extieee.std_logic_1164.STD_LOGIC 0 587 (_architecture (_uni ))))
		(_signal (_internal seg_digit_1_BXINV_2835 ~extieee.std_logic_1164.STD_LOGIC 0 588 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_41_2833 ~extieee.std_logic_1164.STD_LOGIC 0 589 (_architecture (_uni ))))
		(_signal (_internal seg_digit_2_F5MUX_2868 ~extieee.std_logic_1164.STD_LOGIC 0 590 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_32_2866 ~extieee.std_logic_1164.STD_LOGIC 0 591 (_architecture (_uni ))))
		(_signal (_internal seg_digit_2_BXINV_2860 ~extieee.std_logic_1164.STD_LOGIC 0 592 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_42_2858 ~extieee.std_logic_1164.STD_LOGIC 0 593 (_architecture (_uni ))))
		(_signal (_internal seg_digit_3_F5MUX_2893 ~extieee.std_logic_1164.STD_LOGIC 0 594 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_33_2891 ~extieee.std_logic_1164.STD_LOGIC 0 595 (_architecture (_uni ))))
		(_signal (_internal seg_digit_3_BXINV_2885 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_43_2883 ~extieee.std_logic_1164.STD_LOGIC 0 597 (_architecture (_uni ))))
		(_signal (_internal seg_digit_0_F5MUX_2918 ~extieee.std_logic_1164.STD_LOGIC 0 598 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_3_2916 ~extieee.std_logic_1164.STD_LOGIC 0 599 (_architecture (_uni ))))
		(_signal (_internal seg_digit_0_BXINV_2910 ~extieee.std_logic_1164.STD_LOGIC 0 600 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_4_2908 ~extieee.std_logic_1164.STD_LOGIC 0 601 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_6_f56_F5MUX_2943 ~extieee.std_logic_1164.STD_LOGIC 0 602 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_76_2941 ~extieee.std_logic_1164.STD_LOGIC 0 603 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_6_f56_BXINV_2935 ~extieee.std_logic_1164.STD_LOGIC 0 604 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_86_2933 ~extieee.std_logic_1164.STD_LOGIC 0 605 (_architecture (_uni ))))
		(_signal (_internal f_y_15_DXMUX_2972 ~extieee.std_logic_1164.STD_LOGIC 0 606 (_architecture (_uni ))))
		(_signal (_internal f_y_15_F5MUX_2970 ~extieee.std_logic_1164.STD_LOGIC 0 607 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_2_f5_4 ~extieee.std_logic_1164.STD_LOGIC 0 608 (_architecture (_uni ))))
		(_signal (_internal f_y_15_BXINV_2963 ~extieee.std_logic_1164.STD_LOGIC 0 609 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_2_f5_41_2961 ~extieee.std_logic_1164.STD_LOGIC 0 610 (_architecture (_uni ))))
		(_signal (_internal f_y_15_CLKINV_2955 ~extieee.std_logic_1164.STD_LOGIC 0 611 (_architecture (_uni ))))
		(_signal (_internal f_y_0_DXMUX_3003 ~extieee.std_logic_1164.STD_LOGIC 0 612 (_architecture (_uni ))))
		(_signal (_internal f_y_0_F5MUX_3001 ~extieee.std_logic_1164.STD_LOGIC 0 613 (_architecture (_uni ))))
		(_signal (_internal f_y_0_BXINV_2994 ~extieee.std_logic_1164.STD_LOGIC 0 614 (_architecture (_uni ))))
		(_signal (_internal f_fcode_3_1_2992 ~extieee.std_logic_1164.STD_LOGIC 0 615 (_architecture (_uni ))))
		(_signal (_internal f_y_0_CLKINV_2987 ~extieee.std_logic_1164.STD_LOGIC 0 616 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_9_f5_F5MUX_3030 ~extieee.std_logic_1164.STD_LOGIC 0 617 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_10_3028 ~extieee.std_logic_1164.STD_LOGIC 0 618 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_9_f5_BXINV_3022 ~extieee.std_logic_1164.STD_LOGIC 0 619 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_11_3020 ~extieee.std_logic_1164.STD_LOGIC 0 620 (_architecture (_uni ))))
		(_signal (_internal M_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 621 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_2_DYMUX_3052 ~extieee.std_logic_1164.STD_LOGIC 0 622 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_2_CLKINV_3042 ~extieee.std_logic_1164.STD_LOGIC 0 623 (_architecture (_uni ))))
		(_signal (_internal Treg_q_1_DXMUX_3102 ~extieee.std_logic_1164.STD_LOGIC 0 624 (_architecture (_uni ))))
		(_signal (_internal Treg_q_1_DYMUX_3088 ~extieee.std_logic_1164.STD_LOGIC 0 625 (_architecture (_uni ))))
		(_signal (_internal Treg_q_1_SRINV_3080 ~extieee.std_logic_1164.STD_LOGIC 0 626 (_architecture (_uni ))))
		(_signal (_internal Treg_q_1_CLKINV_3079 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_architecture (_uni ))))
		(_signal (_internal Treg_q_3_DXMUX_3144 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_architecture (_uni ))))
		(_signal (_internal Treg_q_3_DYMUX_3130 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni ))))
		(_signal (_internal Treg_q_3_SRINV_3122 ~extieee.std_logic_1164.STD_LOGIC 0 630 (_architecture (_uni ))))
		(_signal (_internal Treg_q_3_CLKINV_3121 ~extieee.std_logic_1164.STD_LOGIC 0 631 (_architecture (_uni ))))
		(_signal (_internal Treg_q_5_DXMUX_3186 ~extieee.std_logic_1164.STD_LOGIC 0 632 (_architecture (_uni ))))
		(_signal (_internal Treg_q_5_DYMUX_3172 ~extieee.std_logic_1164.STD_LOGIC 0 633 (_architecture (_uni ))))
		(_signal (_internal Treg_q_5_SRINV_3164 ~extieee.std_logic_1164.STD_LOGIC 0 634 (_architecture (_uni ))))
		(_signal (_internal Treg_q_5_CLKINV_3163 ~extieee.std_logic_1164.STD_LOGIC 0 635 (_architecture (_uni ))))
		(_signal (_internal Treg_q_7_DXMUX_3228 ~extieee.std_logic_1164.STD_LOGIC 0 636 (_architecture (_uni ))))
		(_signal (_internal Treg_q_7_DYMUX_3214 ~extieee.std_logic_1164.STD_LOGIC 0 637 (_architecture (_uni ))))
		(_signal (_internal Treg_q_7_SRINV_3206 ~extieee.std_logic_1164.STD_LOGIC 0 638 (_architecture (_uni ))))
		(_signal (_internal Treg_q_7_CLKINV_3205 ~extieee.std_logic_1164.STD_LOGIC 0 639 (_architecture (_uni ))))
		(_signal (_internal Treg_q_11_DXMUX_3270 ~extieee.std_logic_1164.STD_LOGIC 0 640 (_architecture (_uni ))))
		(_signal (_internal Treg_q_11_DYMUX_3255 ~extieee.std_logic_1164.STD_LOGIC 0 641 (_architecture (_uni ))))
		(_signal (_internal Treg_q_11_SRINV_3246 ~extieee.std_logic_1164.STD_LOGIC 0 642 (_architecture (_uni ))))
		(_signal (_internal Treg_q_11_CLKINV_3245 ~extieee.std_logic_1164.STD_LOGIC 0 643 (_architecture (_uni ))))
		(_signal (_internal Treg_q_9_DXMUX_3312 ~extieee.std_logic_1164.STD_LOGIC 0 644 (_architecture (_uni ))))
		(_signal (_internal Treg_q_9_DYMUX_3297 ~extieee.std_logic_1164.STD_LOGIC 0 645 (_architecture (_uni ))))
		(_signal (_internal Treg_q_9_SRINV_3288 ~extieee.std_logic_1164.STD_LOGIC 0 646 (_architecture (_uni ))))
		(_signal (_internal Treg_q_9_CLKINV_3287 ~extieee.std_logic_1164.STD_LOGIC 0 647 (_architecture (_uni ))))
		(_signal (_internal Treg_q_13_DXMUX_3354 ~extieee.std_logic_1164.STD_LOGIC 0 648 (_architecture (_uni ))))
		(_signal (_internal Treg_q_13_DYMUX_3339 ~extieee.std_logic_1164.STD_LOGIC 0 649 (_architecture (_uni ))))
		(_signal (_internal Treg_q_13_SRINV_3330 ~extieee.std_logic_1164.STD_LOGIC 0 650 (_architecture (_uni ))))
		(_signal (_internal Treg_q_13_CLKINV_3329 ~extieee.std_logic_1164.STD_LOGIC 0 651 (_architecture (_uni ))))
		(_signal (_internal Treg_q_15_DXMUX_3396 ~extieee.std_logic_1164.STD_LOGIC 0 652 (_architecture (_uni ))))
		(_signal (_internal Treg_q_15_DYMUX_3381 ~extieee.std_logic_1164.STD_LOGIC 0 653 (_architecture (_uni ))))
		(_signal (_internal Treg_q_15_SRINV_3372 ~extieee.std_logic_1164.STD_LOGIC 0 654 (_architecture (_uni ))))
		(_signal (_internal Treg_q_15_CLKINV_3371 ~extieee.std_logic_1164.STD_LOGIC 0 655 (_architecture (_uni ))))
		(_signal (_internal f_y_or000314_3412 ~extieee.std_logic_1164.STD_LOGIC 0 656 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_5_DXMUX_3435 ~extieee.std_logic_1164.STD_LOGIC 0 657 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_5_DYMUX_3426 ~extieee.std_logic_1164.STD_LOGIC 0 658 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_5_SRINV_3424 ~extieee.std_logic_1164.STD_LOGIC 0 659 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_5_CLKINV_3423 ~extieee.std_logic_1164.STD_LOGIC 0 660 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_5_CEINV_3422 ~extieee.std_logic_1164.STD_LOGIC 0 661 (_architecture (_uni ))))
		(_signal (_internal f_y_or0003 ~extieee.std_logic_1164.STD_LOGIC 0 662 (_architecture (_uni ))))
		(_signal (_internal N107_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 663 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_7_DXMUX_3487 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_7_DYMUX_3478 ~extieee.std_logic_1164.STD_LOGIC 0 665 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_7_SRINV_3476 ~extieee.std_logic_1164.STD_LOGIC 0 666 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_7_CLKINV_3475 ~extieee.std_logic_1164.STD_LOGIC 0 667 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_7_CEINV_3474 ~extieee.std_logic_1164.STD_LOGIC 0 668 (_architecture (_uni ))))
		(_signal (_internal f_y_5_DXMUX_3521 ~extieee.std_logic_1164.STD_LOGIC 0 669 (_architecture (_uni ))))
		(_signal (_internal N159_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 670 (_architecture (_uni ))))
		(_signal (_internal f_y_5_CLKINV_3506 ~extieee.std_logic_1164.STD_LOGIC 0 671 (_architecture (_uni ))))
		(_signal (_internal f_y_cmp_eq0000 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_architecture (_uni ))))
		(_signal (_internal M_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 673 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_9_DXMUX_3569 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_9_DYMUX_3560 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_9_SRINV_3558 ~extieee.std_logic_1164.STD_LOGIC 0 676 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_9_CLKINV_3557 ~extieee.std_logic_1164.STD_LOGIC 0 677 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_9_CEINV_3556 ~extieee.std_logic_1164.STD_LOGIC 0 678 (_architecture (_uni ))))
		(_signal (_internal f_y_14_DXMUX_3603 ~extieee.std_logic_1164.STD_LOGIC 0 679 (_architecture (_uni ))))
		(_signal (_internal N149_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 680 (_architecture (_uni ))))
		(_signal (_internal f_y_14_CLKINV_3588 ~extieee.std_logic_1164.STD_LOGIC 0 681 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_OBUF_3628 ~extieee.std_logic_1164.STD_LOGIC 0 682 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_OBUF_3621 ~extieee.std_logic_1164.STD_LOGIC 0 683 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_OBUF_3652 ~extieee.std_logic_1164.STD_LOGIC 0 684 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_OBUF_3645 ~extieee.std_logic_1164.STD_LOGIC 0 685 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_OBUF_3676 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_OBUF_3669 ~extieee.std_logic_1164.STD_LOGIC 0 687 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_OBUF_3688 ~extieee.std_logic_1164.STD_LOGIC 0 688 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux00012_3712 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_architecture (_uni ))))
		(_signal (_internal an_0_OBUF_3703 ~extieee.std_logic_1164.STD_LOGIC 0 690 (_architecture (_uni ))))
		(_signal (_internal f_Sh15_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 691 (_architecture (_uni ))))
		(_signal (_internal f_y_1_DXMUX_3765 ~extieee.std_logic_1164.STD_LOGIC 0 692 (_architecture (_uni ))))
		(_signal (_internal N151_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_signal (_internal f_y_1_CLKINV_3750 ~extieee.std_logic_1164.STD_LOGIC 0 694 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_0_DXMUX_3807 ~extieee.std_logic_1164.STD_LOGIC 0 695 (_architecture (_uni ))))
		(_signal (_internal N75 ~extieee.std_logic_1164.STD_LOGIC 0 696 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_0_DYMUX_3791 ~extieee.std_logic_1164.STD_LOGIC 0 697 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_0_SRINV_3781 ~extieee.std_logic_1164.STD_LOGIC 0 698 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_0_CLKINV_3780 ~extieee.std_logic_1164.STD_LOGIC 0 699 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_11_DXMUX_3834 ~extieee.std_logic_1164.STD_LOGIC 0 700 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_11_DYMUX_3825 ~extieee.std_logic_1164.STD_LOGIC 0 701 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_11_SRINV_3823 ~extieee.std_logic_1164.STD_LOGIC 0 702 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_11_CLKINV_3822 ~extieee.std_logic_1164.STD_LOGIC 0 703 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_11_CEINV_3821 ~extieee.std_logic_1164.STD_LOGIC 0 704 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_13_DXMUX_3862 ~extieee.std_logic_1164.STD_LOGIC 0 705 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_13_DYMUX_3853 ~extieee.std_logic_1164.STD_LOGIC 0 706 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_13_SRINV_3851 ~extieee.std_logic_1164.STD_LOGIC 0 707 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_13_CLKINV_3850 ~extieee.std_logic_1164.STD_LOGIC 0 708 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_13_CEINV_3849 ~extieee.std_logic_1164.STD_LOGIC 0 709 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_15_DXMUX_3890 ~extieee.std_logic_1164.STD_LOGIC 0 710 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_15_DYMUX_3881 ~extieee.std_logic_1164.STD_LOGIC 0 711 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_15_SRINV_3879 ~extieee.std_logic_1164.STD_LOGIC 0 712 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_15_CLKINV_3878 ~extieee.std_logic_1164.STD_LOGIC 0 713 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_15_CEINV_3877 ~extieee.std_logic_1164.STD_LOGIC 0 714 (_architecture (_uni ))))
		(_signal (_internal f_y_6_DXMUX_3924 ~extieee.std_logic_1164.STD_LOGIC 0 715 (_architecture (_uni ))))
		(_signal (_internal N161_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 716 (_architecture (_uni ))))
		(_signal (_internal f_y_6_CLKINV_3909 ~extieee.std_logic_1164.STD_LOGIC 0 717 (_architecture (_uni ))))
		(_signal (_internal an_1_OBUF_3949 ~extieee.std_logic_1164.STD_LOGIC 0 718 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000152_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 719 (_architecture (_uni ))))
		(_signal (_internal seg_an_2_mux000128_3973 ~extieee.std_logic_1164.STD_LOGIC 0 720 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000128_3966 ~extieee.std_logic_1164.STD_LOGIC 0 721 (_architecture (_uni ))))
		(_signal (_internal clkp1 ~extieee.std_logic_1164.STD_LOGIC 0 722 (_architecture (_uni ))))
		(_signal (_internal an_2_OBUF_4009 ~extieee.std_logic_1164.STD_LOGIC 0 723 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000115_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 724 (_architecture (_uni ))))
		(_signal (_internal f_y_2_DXMUX_4038 ~extieee.std_logic_1164.STD_LOGIC 0 725 (_architecture (_uni ))))
		(_signal (_internal N153_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 726 (_architecture (_uni ))))
		(_signal (_internal f_y_2_CLKINV_4023 ~extieee.std_logic_1164.STD_LOGIC 0 727 (_architecture (_uni ))))
		(_signal (_internal f_y_11_DXMUX_4068 ~extieee.std_logic_1164.STD_LOGIC 0 728 (_architecture (_uni ))))
		(_signal (_internal N143_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 729 (_architecture (_uni ))))
		(_signal (_internal f_y_11_CLKINV_4053 ~extieee.std_logic_1164.STD_LOGIC 0 730 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_DXMUX_4089 ~extieee.std_logic_1164.STD_LOGIC 0 731 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_DYMUX_4081 ~extieee.std_logic_1164.STD_LOGIC 0 732 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_SRINV_4079 ~extieee.std_logic_1164.STD_LOGIC 0 733 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_CLKINV_4078 ~extieee.std_logic_1164.STD_LOGIC 0 734 (_architecture (_uni ))))
		(_signal (_internal f_y_7_DXMUX_4122 ~extieee.std_logic_1164.STD_LOGIC 0 735 (_architecture (_uni ))))
		(_signal (_internal N163_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 736 (_architecture (_uni ))))
		(_signal (_internal f_y_7_CLKINV_4107 ~extieee.std_logic_1164.STD_LOGIC 0 737 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_DYMUX_4133 ~extieee.std_logic_1164.STD_LOGIC 0 738 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_CLKINV_4130 ~extieee.std_logic_1164.STD_LOGIC 0 739 (_architecture (_uni ))))
		(_signal (_internal f_y_3_DXMUX_4166 ~extieee.std_logic_1164.STD_LOGIC 0 740 (_architecture (_uni ))))
		(_signal (_internal N155_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 741 (_architecture (_uni ))))
		(_signal (_internal f_y_3_CLKINV_4151 ~extieee.std_logic_1164.STD_LOGIC 0 742 (_architecture (_uni ))))
		(_signal (_internal f_y_12_DXMUX_4196 ~extieee.std_logic_1164.STD_LOGIC 0 743 (_architecture (_uni ))))
		(_signal (_internal N145_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 744 (_architecture (_uni ))))
		(_signal (_internal f_y_12_CLKINV_4181 ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni ))))
		(_signal (_internal f_y_8_DXMUX_4226 ~extieee.std_logic_1164.STD_LOGIC 0 746 (_architecture (_uni ))))
		(_signal (_internal N165_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 747 (_architecture (_uni ))))
		(_signal (_internal f_y_8_CLKINV_4211 ~extieee.std_logic_1164.STD_LOGIC 0 748 (_architecture (_uni ))))
		(_signal (_internal an_3_OBUF_4251 ~extieee.std_logic_1164.STD_LOGIC 0 749 (_architecture (_uni ))))
		(_signal (_internal N41_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 750 (_architecture (_uni ))))
		(_signal (_internal f_y_10_DXMUX_4280 ~extieee.std_logic_1164.STD_LOGIC 0 751 (_architecture (_uni ))))
		(_signal (_internal N141_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 752 (_architecture (_uni ))))
		(_signal (_internal f_y_10_CLKINV_4265 ~extieee.std_logic_1164.STD_LOGIC 0 753 (_architecture (_uni ))))
		(_signal (_internal f_y_or00039_4293 ~extieee.std_logic_1164.STD_LOGIC 0 754 (_architecture (_uni ))))
		(_signal (_internal f_y_4_DXMUX_4322 ~extieee.std_logic_1164.STD_LOGIC 0 755 (_architecture (_uni ))))
		(_signal (_internal N157_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 756 (_architecture (_uni ))))
		(_signal (_internal f_y_4_CLKINV_4307 ~extieee.std_logic_1164.STD_LOGIC 0 757 (_architecture (_uni ))))
		(_signal (_internal f_y_13_DXMUX_4352 ~extieee.std_logic_1164.STD_LOGIC 0 758 (_architecture (_uni ))))
		(_signal (_internal N147_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 759 (_architecture (_uni ))))
		(_signal (_internal f_y_13_CLKINV_4337 ~extieee.std_logic_1164.STD_LOGIC 0 760 (_architecture (_uni ))))
		(_signal (_internal f_y_9_DXMUX_4382 ~extieee.std_logic_1164.STD_LOGIC 0 761 (_architecture (_uni ))))
		(_signal (_internal N167_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 762 (_architecture (_uni ))))
		(_signal (_internal f_y_9_CLKINV_4367 ~extieee.std_logic_1164.STD_LOGIC 0 763 (_architecture (_uni ))))
		(_signal (_internal M_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 764 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_1_DXMUX_4418 ~extieee.std_logic_1164.STD_LOGIC 0 765 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_1_DYMUX_4409 ~extieee.std_logic_1164.STD_LOGIC 0 766 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_1_SRINV_4407 ~extieee.std_logic_1164.STD_LOGIC 0 767 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_1_CLKINV_4406 ~extieee.std_logic_1164.STD_LOGIC 0 768 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_1_CEINV_4405 ~extieee.std_logic_1164.STD_LOGIC 0 769 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_3_DXMUX_4446 ~extieee.std_logic_1164.STD_LOGIC 0 770 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_3_DYMUX_4437 ~extieee.std_logic_1164.STD_LOGIC 0 771 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_3_SRINV_4435 ~extieee.std_logic_1164.STD_LOGIC 0 772 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_3_CLKINV_4434 ~extieee.std_logic_1164.STD_LOGIC 0 773 (_architecture (_uni ))))
		(_signal (_internal Nreg_q_3_CEINV_4433 ~extieee.std_logic_1164.STD_LOGIC 0 774 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs_2_FFY_RSTAND_3057 ~extieee.std_logic_1164.STD_LOGIC 0 775 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_FFY_RSTAND_4138 ~extieee.std_logic_1164.STD_LOGIC 0 776 (_architecture (_uni ))))
		(_signal (_internal dp_OUTPUT_OFF_O1INV_2664 ~extieee.std_logic_1164.STD_LOGIC 0 777 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 778 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 779 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_15_CLK ~extieee.std_logic_1164.STD_LOGIC 0 780 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_0_CLK ~extieee.std_logic_1164.STD_LOGIC 0 781 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_5_CLK ~extieee.std_logic_1164.STD_LOGIC 0 782 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_14_CLK ~extieee.std_logic_1164.STD_LOGIC 0 783 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_1_CLK ~extieee.std_logic_1164.STD_LOGIC 0 784 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_6_CLK ~extieee.std_logic_1164.STD_LOGIC 0 785 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_2_CLK ~extieee.std_logic_1164.STD_LOGIC 0 786 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_11_CLK ~extieee.std_logic_1164.STD_LOGIC 0 787 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_7_CLK ~extieee.std_logic_1164.STD_LOGIC 0 788 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_3_CLK ~extieee.std_logic_1164.STD_LOGIC 0 789 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_12_CLK ~extieee.std_logic_1164.STD_LOGIC 0 790 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_8_CLK ~extieee.std_logic_1164.STD_LOGIC 0 791 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_10_CLK ~extieee.std_logic_1164.STD_LOGIC 0 792 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_4_CLK ~extieee.std_logic_1164.STD_LOGIC 0 793 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_13_CLK ~extieee.std_logic_1164.STD_LOGIC 0 794 (_architecture (_uni ))))
		(_signal (_internal NlwInverterSignal_f_y_9_CLK ~extieee.std_logic_1164.STD_LOGIC 0 795 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 796 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Treg_q ~STD_LOGIC_VECTOR{15~downto~0}~13 0 796 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 797 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal pcCounter_qs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 797 (_architecture (_uni ))))
		(_signal (_internal Nreg_q ~STD_LOGIC_VECTOR{15~downto~0}~13 0 798 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 799 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal cd_q ~STD_LOGIC_VECTOR{17~downto~0}~13 0 800 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 801 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal seg_clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 801 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 802 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal seg_digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 802 (_architecture (_uni ))))
		(_signal (_internal f_y ~STD_LOGIC_VECTOR{15~downto~0}~13 0 803 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_lut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 804 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 805 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal cd_Mcount_q_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 805 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 806 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~3}~13 0 807 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 3))))))
		(_signal (_internal f_fcode ~STD_LOGIC_VECTOR{3~downto~3}~13 0 807 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~1}~13 0 808 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 1))))))
		(_signal (_internal pcCounter_D ~STD_LOGIC_VECTOR{2~downto~1}~13 0 808 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 809 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~1}~13 0 810 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 1))))))
		(_signal (_internal f_y_mux0002 ~STD_LOGIC_VECTOR{14~downto~1}~13 0 810 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~15}~13 0 811 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 15))))))
		(_signal (_internal f_y_shift0002 ~STD_LOGIC_VECTOR{15~downto~15}~13 0 811 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1533 (simprim VCOMPONENTS ~STRING~1533)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.VITAL_Timing.VitalTransitionType (ieee VITAL_Timing VitalTransitionType)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType01 (ieee VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528317 (simprim VCOMPONENTS ~STRING~1528317)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159715 (simprim VCOMPONENTS ~STRING~159715)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extsimprim.VCOMPONENTS.~BIT_VECTOR~158697 (simprim VCOMPONENTS ~BIT_VECTOR~158697)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158698 (simprim VCOMPONENTS ~STRING~158698)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1511 (simprim VCOMPONENTS ~STRING~1511)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528325 (simprim VCOMPONENTS ~STRING~1528325)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159806 (simprim VCOMPONENTS ~STRING~159806)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~151842 (simprim VCOMPONENTS ~STRING~151842)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType (ieee VITAL_Timing VitalDelayType)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159716 (simprim VCOMPONENTS ~STRING~159716)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159717 (simprim VCOMPONENTS ~STRING~159717)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159718 (simprim VCOMPONENTS ~STRING~159718)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159719 (simprim VCOMPONENTS ~STRING~159719)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1536 (simprim VCOMPONENTS ~STRING~1536)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1537 (simprim VCOMPONENTS ~STRING~1537)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1538 (simprim VCOMPONENTS ~STRING~1538)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158395 (simprim VCOMPONENTS ~STRING~158395)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158691 (simprim VCOMPONENTS ~STRING~158691)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1527242 (simprim VCOMPONENTS ~STRING~1527242)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1527243 (simprim VCOMPONENTS ~STRING~1527243)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528214 (simprim VCOMPONENTS ~STRING~1528214)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528215 (simprim VCOMPONENTS ~STRING~1528215)))
		(_signal (_external simprim.VCOMPONENTS.GSR (simprim VCOMPONENTS 0)))
		(_signal (_external simprim.VCOMPONENTS.GTS (simprim VCOMPONENTS 1)))
	)
)
