// Seed: 1093496087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always if (1) @(posedge 1'b0) id_1 = #1 1;
  supply0  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  =  id_3  -  id_13  ,  id_17  ,  id_18  ;
  module_0(
      id_4, id_17, id_18, id_2, id_2, id_14, id_4
  );
  wire id_19;
  wire id_20;
endmodule
