module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    reg [7:0] ex_in;
    always @(posedge clk) begin
        pedge = (ex_in ^ in) & in;   // Fucking awsome solution. I guess, you cannot find similiar answer to do this in anywhere
        ex_in = in;       
    end
endmodule
