question,A,B,C,D,E,answer,explanation
<p>In ________ configuration(s) a depletion-type MOSFET can operate in enhancement mode.</p>,self-bias,fixed-bias with no V<sub>GG</sub>,voltage-divider,None of the above,,C,
"<p>In a universal JFET bias curve, the horizontal axis is ________.</p>",V<sub>DS</sub>,I<sub>D</sub> / I<sub>DSS</sub>,"the normalized level <img src=""/_files/images/electronic-devices-and-circuit-theory/fba07_0240c.gif""/>",V<sub>GS</sub>,,C,
"<p>In a fixed-bias configuration, the voltage level of V<sub>GS</sub> is equal to ________.</p>",V<sub>S</sub>,V<sub>G</sub>,V<sub>GS(off)</sub>,V<sub>P</sub>,,B,
<p>The ratio of current I<sub>D</sub> to I<sub>DSS</sub> is equal to ________ for a fixed-bias configuration.</p>,0,0.25,0.5,1,,D,
"<p>For ________, Shockley's equation is applied to relate the input and the output quantities.</p>",JFETs,depletion-type MOSFETs,enhancement-type MOSFETs,JFETs and depletion-type MOSFETs,,D,
<p>The slope of the dc load line in a self-bias configuration is controlled by ________.</p>,V<sub>DD</sub>,R<sub>D</sub>,R<sub>G</sub>,R<sub>S</sub>,,D,
<p>Specification sheets typically provide ________ for enhancement-type MOSFETs.</p>,the threshold voltage V<sub>GS(Th)</sub>,a level of drain current I<sub>D(on)</sub>,an I<sub>D(on)</sub>,All of the above,,D,
"<p>In a JFET, the level of ________ is limited to values between 0 V and â€“V<sub>P</sub>.</p>","<img src=""/_files/images/electronic-devices-and-circuit-theory/fba07_0200a.gif""/>","<img src=""/_files/images/electronic-devices-and-circuit-theory/fba07_0200b.gif""/>","<img src=""/_files/images/electronic-devices-and-circuit-theory/fba07_0200c.gif""/>","<img src=""/_files/images/electronic-devices-and-circuit-theory/fba07_0200d.gif""/>",,D,
"<p>When plotting the transfer characteristics, choosing V<sub>GS</sub> = 0.5V<sub>P</sub> will result in a drain current level of ________ I<sub>DSS</sub>.</p>",0,0.25,0.5,1,,B,
"<p>The slope of the dc load line in a voltage-divider is controlled by ________. <p> <img src=""/_files/images/electronic-devices-and-circuit-theory/fbq07_01200.gif""/></p></p>",R<sub>1</sub>,R<sub>2</sub>,R<sub>S</sub>,All of the above,,D,
"<p>In a feedback-bias configuration, the slope of the dc load line is controlled by ________.</p>",R<sub>G</sub>,R<sub>D</sub>,V<sub>DG</sub>,None of the above,,B,
"<p>For R<sub>2</sub> smaller than ________ k<img src=""/_files/images/electronic-devices-and-circuit-theory/omega.gif""/> the voltage V<sub>D</sub> is equal to V<sub>DD</sub> = 16 V. <p> <img src=""/_files/images/electronic-devices-and-circuit-theory/fbq07_01800.gif""/></p></p>",3.75,5,12.0,24,,A,
"<p>In a depletion-type MOSFET, the transfer characteristic rises ________ as V<sub>GS</sub> becomes more positive.</p>",less rapidly,more rapidly,the same,None of the above,,B,
<p>The dc load line is drawn using the equation obtained by applying Kirchhoff's voltage law (KVL) at ________ side loop(s) of the circuit.</p>,the output,the input,both the input and output,None of the above,,B,
"<p>In a universal JFET bias curve, the vertical scale labeled <i>m</i> is used to find the solution to the ________ configuration.</p>",fixed-bias,self-bias,voltage-divider,None of the above,,A,
<p>The coupling capacitors are ________ for the dc analysis and ________ for the ac analysis.</p>,"open-circuit, low impedance","short-circuit, low impedance","open-circuit, high impedance",None of the above,,A,
<p>________ levels of R<sub>S</sub> result in ________ quiescent values of I<sub>D</sub> and ________ negative values of V<sub>GS</sub>.</p>,"Increased, lower, less","Increased, higher, less","Increased, higher, more","Increased, less, lower",,A,
"<p>In an enhancement-type MOSFET, the drain current is zero for levels of V<sub>GS</sub> less than the ________ level.</p>",V<sub>GS(Th)</sub>,V<sub>GS(off)</sub>,V<sub>P</sub>,V<sub>DD</sub>,,A,
"<p>For the field-effect transistor, the relationship between the input and the output quantities is ________.</p>",linear,nonlinear,3rd degree,None of the above,,B,
"<p>In <i>p</i>-channel FETs, the level of V<sub>GS</sub> is ________ while the level of V<sub>DS</sub> is ________.</p>","negative, negative","positive, positive","negative, positive","positive, negative",,D,
<p>The controlled variable on the output side of an FET transistor is a ________ level.</p>,current,voltage,resistor,None of the above,,A,
<p>The level of V<sub>DS</sub> is typically between ________ % and ________ % of V<sub>DD</sub>.</p>,"0, 100","10, 90","25, 75",None of the above,,C,
"<p>In a universal JFET bias curve, the vertical scale labeled <i>M</i> is used for finding the solution to the ________ configuration.</p>",fixed-bias,self-bias,voltage-divider,None of the above,,C,
<p>________ must be considered in the total design process.</p>,Dc conditions,Level of amplification,Signal strength,All of the above,,D,
<p>The input controlling variable for an FET transistor is a ________ level.</p>,resistor,current,voltage,All of the above,,C,
