[12/06 22:43:35      0s] 
[12/06 22:43:35      0s] Cadence Innovus(TM) Implementation System.
[12/06 22:43:35      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/06 22:43:35      0s] 
[12/06 22:43:35      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[12/06 22:43:35      0s] Options:	-overwrite 
[12/06 22:43:35      0s] Date:		Fri Dec  6 22:43:35 2019
[12/06 22:43:35      0s] Host:		vip-brg.ece.cornell.edu (x86_64 w/Linux 3.10.0-1062.4.1.el7.x86_64) (18cores*144cpus*Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz 25344KB)
[12/06 22:43:35      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[12/06 22:43:35      0s] 
[12/06 22:43:35      0s] License:
[12/06 22:43:35      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/06 22:43:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/06 22:44:39     11s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[12/06 22:44:39     11s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[12/06 22:44:39     11s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[12/06 22:44:39     11s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[12/06 22:44:39     11s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[12/06 22:44:39     11s] @(#)CDS: CPE v17.13-s062
[12/06 22:44:39     11s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/06 22:44:39     11s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/06 22:44:39     11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/06 22:44:39     11s] @(#)CDS: RCDB 11.10
[12/06 22:44:39     11s] --- Running on vip-brg.ece.cornell.edu (x86_64 w/Linux 3.10.0-1062.4.1.el7.x86_64) (18cores*144cpus*Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz 25344KB) ---
[12/06 22:44:39     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N.

[12/06 22:44:39     11s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/06 22:44:45     12s] 
[12/06 22:44:45     12s] **INFO:  MMMC transition support version v31-84 
[12/06 22:44:45     12s] 
[12/06 22:44:45     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/06 22:44:45     12s] <CMD> suppressMessage ENCEXT-2799
[12/06 22:44:45     12s] <CMD> win
[12/06 22:48:25     89s] <CMD> setMultiCpuUsage -localCpu 4
[12/06 22:48:25     89s] <CMD> setLibraryUnit -time 1ns
[12/06 22:48:25     89s] <CMD> setLibraryUnit -cap 1pf
[12/06 22:48:25     89s] <CMD> set defHierChar /
[12/06 22:48:25     89s] <CMD> set init_verilog ../syn/outputs/NYQ.v
[12/06 22:48:25     89s] <CMD> set init_design_settop 0
[12/06 22:48:25     89s] <CMD> set init_lef_file {/work/local/ece5746/saed90nm_tech.lef  /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/lef/saed90nm.lef  }
[12/06 22:48:25     89s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[12/06 22:48:25     89s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[12/06 22:48:25     89s] <CMD> set init_mmmc_file ./src/chip_mmmc.view.tcl
[12/06 22:48:25     89s] <CMD> init_design
[12/06 22:48:25     89s] #% Begin Load MMMC data ... (date=12/06 22:48:25, mem=471.5M)
[12/06 22:48:25     89s] Extraction setup Delayed 
[12/06 22:48:25     89s] Extraction setup Delayed 
[12/06 22:48:25     89s] Extraction setup Delayed 
[12/06 22:48:25     89s] #% End Load MMMC data ... (date=12/06 22:48:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=471.7M, current mem=471.7M)
[12/06 22:48:25     89s] 
[12/06 22:48:25     89s] Loading LEF file /work/local/ece5746/saed90nm_tech.lef ...
[12/06 22:48:25     89s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'POLYCON', 
[12/06 22:48:25     89s] **WARN: (IMPLF-105):	The layer 'PO' specified in SAMENET spacing
[12/06 22:48:25     89s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[12/06 22:48:25     89s] 
[12/06 22:48:25     89s] Loading LEF file /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/lef/saed90nm.lef ...
[12/06 22:48:25     89s] Set DBUPerIGU to M2 pitch 320.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'S' in macro 'PMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'D' in macro 'PMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'D' in macro 'PMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'S' in macro 'PMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'D' in macro 'PMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'S' in macro 'PMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INQ1' in macro 'PGX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INQ2' in macro 'PGX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INQ2' in macro 'PGX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INQ1' in macro 'PGX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INQ2' in macro 'PGX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INQ1' in macro 'PGX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'S' in macro 'NMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'D' in macro 'NMT3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'S' in macro 'NMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'D' in macro 'NMT2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'D' in macro 'NMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'S' in macro 'NMT1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'LNANDX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-201' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INP' in macro 'BUSKP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (IMPLF-200):	Pin 'INOUT2' in macro 'BSLEX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 22:48:25     89s] Type 'man IMPLF-200' for more detail.
[12/06 22:48:25     89s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/06 22:48:25     89s] To increase the message display limit, refer to the product command reference manual.
[12/06 22:48:25     89s] 
[12/06 22:48:25     89s] viaInitial starts at Fri Dec  6 22:48:25 2019
viaInitial ends at Fri Dec  6 22:48:25 2019
Loading view definition file from ./src/chip_mmmc.view.tcl
[12/06 22:48:25     89s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[12/06 22:48:26     89s] Reading l_wc timing library /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib.
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND4X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND4X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND4X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND2X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X2' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND3X4' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND4X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NOR2X0' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'NAND4X1' is not defined in the library. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 22:48:26     89s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 142937 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 142938 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 142939 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] Read 224 cells in library saed90nm_max.
[12/06 22:48:26     89s] Library reading multithread flow ended. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.lib)
[12/06 22:48:26     89s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[12/06 22:48:26     90s] Reading l_bc timing library /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib.
[12/06 22:48:26     90s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 142928 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 142929 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 142930 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] Read 224 cells in library saed90nm_min.
[12/06 22:48:26     90s] Library reading multithread flow ended. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.lib)
[12/06 22:48:26     90s] *** End library_loading (cpu=0.01min, real=0.02min, mem=39.9M, fe_cpu=1.50min, fe_real=4.85min, fe_mem=616.6M) ***
[12/06 22:48:26     90s] #% Begin Load netlist data ... (date=12/06 22:48:26, mem=573.1M)
[12/06 22:48:26     90s] *** Begin netlist parsing (mem=616.6M) ***
[12/06 22:48:26     90s] Created 224 new cells from 2 timing libraries.
[12/06 22:48:26     90s] Reading netlist ...
[12/06 22:48:26     90s] Backslashed names will retain backslash and a trailing blank character.
[12/06 22:48:26     90s] Reading verilog netlist '../syn/outputs/NYQ.v'
[12/06 22:48:26     90s] 
[12/06 22:48:26     90s] *** Memory Usage v#1 (Current mem = 643.648M, initial mem = 228.641M) ***
[12/06 22:48:26     90s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=643.6M) ***
[12/06 22:48:26     90s] #% End Load netlist data ... (date=12/06 22:48:26, total cpu=0:00:00.5, real=0:00:00.0, peak res=573.1M, current mem=536.0M)
[12/06 22:48:26     90s] Top level cell is NYQ.
[12/06 22:48:28     90s] Hooked 448 DB cells to tlib cells.
[12/06 22:48:28     90s] Starting recursive module instantiation check.
[12/06 22:48:28     90s] No recursion found.
[12/06 22:48:28     90s] Building hierarchical netlist for Cell NYQ ...
[12/06 22:48:28     91s] *** Netlist is unique.
[12/06 22:48:28     91s] Setting Std. cell height to 2880 DBU (smallest netlist inst).
[12/06 22:48:28     91s] ** info: there are 558 modules.
[12/06 22:48:28     91s] ** info: there are 77094 stdCell insts.
[12/06 22:48:28     91s] 
[12/06 22:48:28     91s] *** Memory Usage v#1 (Current mem = 704.812M, initial mem = 228.641M) ***
[12/06 22:48:28     91s] Set Default Net Delay as 1000 ps.
[12/06 22:48:28     91s] Set Default Net Load as 0.5 pF. 
[12/06 22:48:28     91s] Set Default Input Pin Transition as 0.1 ps.
[12/06 22:48:29     91s] Extraction setup Delayed 
[12/06 22:48:29     91s] *Info: initialize multi-corner CTS.
[12/06 22:48:29     91s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[12/06 22:48:29     92s] Reading l_tc timing library /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib.
[12/06 22:48:29     92s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 142928 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 142929 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 142930 is defined after at least one cell definition. The attribute will be ignored. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1'. The cell will only be used for analysis. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] Read 224 cells in library saed90nm_typ.
[12/06 22:48:29     92s] Library reading multithread flow ended. (File /work/global/brg/install/adk-pkgs/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.lib)
[12/06 22:48:29     92s] Reading timing constraints file 'src/constraints/constraints_modeT.sdc' ...
[12/06 22:48:29     92s] Current (total cpu=0:01:32, real=0:04:54, peak res=743.3M, current mem=743.3M)
[12/06 22:48:29     92s] INFO (CTE): Constraints read successfully.
[12/06 22:48:29     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=743.3M, current mem=729.6M)
[12/06 22:48:29     92s] Current (total cpu=0:01:33, real=0:04:54, peak res=743.3M, current mem=729.6M)
[12/06 22:48:29     92s] Reading timing constraints file 'src/constraints/latencies_mode0_prects.sdc' ...
[12/06 22:48:29     92s] Current (total cpu=0:01:33, real=0:04:54, peak res=743.3M, current mem=729.6M)
[12/06 22:48:29     92s] INFO (CTE): Constraints read successfully.
[12/06 22:48:29     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=729.9M, current mem=729.9M)
[12/06 22:48:29     92s] Current (total cpu=0:01:33, real=0:04:54, peak res=743.3M, current mem=729.9M)
[12/06 22:48:29     92s] Reading timing constraints file 'src/constraints/constraints_mode0.sdc' ...
[12/06 22:48:29     92s] Current (total cpu=0:01:33, real=0:04:54, peak res=743.3M, current mem=729.9M)
[12/06 22:48:29     92s] INFO (CTE): Constraints read successfully.
[12/06 22:48:29     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=730.3M, current mem=730.3M)
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:54, peak res=743.3M, current mem=730.3M)
[12/06 22:48:30     92s] Reading timing constraints file 'src/constraints/latencies_mode0_prects.sdc' ...
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:55, peak res=743.3M, current mem=730.3M)
[12/06 22:48:30     92s] INFO (CTE): Constraints read successfully.
[12/06 22:48:30     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=730.7M, current mem=730.7M)
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:55, peak res=743.3M, current mem=730.7M)
[12/06 22:48:30     92s] Reading timing constraints file 'src/constraints/constraints_modeH.sdc' ...
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:55, peak res=743.3M, current mem=730.7M)
[12/06 22:48:30     92s] INFO (CTE): Constraints read successfully.
[12/06 22:48:30     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=731.1M, current mem=731.1M)
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:55, peak res=743.3M, current mem=731.1M)
[12/06 22:48:30     92s] Reading timing constraints file 'src/constraints/latencies_mode0_prects.sdc' ...
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:55, peak res=743.3M, current mem=731.1M)
[12/06 22:48:30     92s] INFO (CTE): Constraints read successfully.
[12/06 22:48:30     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=731.4M, current mem=731.4M)
[12/06 22:48:30     92s] Current (total cpu=0:01:33, real=0:04:55, peak res=743.3M, current mem=731.4M)
[12/06 22:48:30     92s] Creating Cell Server ...(0, 1, 1, 1)
[12/06 22:48:30     92s] Summary for sequential cells identification: 
[12/06 22:48:30     92s]   Identified SBFF number: 46
[12/06 22:48:30     92s]   Identified MBFF number: 0
[12/06 22:48:30     92s]   Identified SB Latch number: 0
[12/06 22:48:30     92s]   Identified MB Latch number: 0
[12/06 22:48:30     92s]   Not identified SBFF number: 0
[12/06 22:48:30     92s]   Not identified MBFF number: 0
[12/06 22:48:30     92s]   Not identified SB Latch number: 0
[12/06 22:48:30     92s]   Not identified MB Latch number: 0
[12/06 22:48:30     92s]   Number of sequential cells which are not FFs: 14
[12/06 22:48:30     92s] Total number of combinational cells: 140
[12/06 22:48:30     92s] Total number of sequential cells: 60
[12/06 22:48:30     92s] Total number of tristate cells: 6
[12/06 22:48:30     92s] Total number of level shifter cells: 0
[12/06 22:48:30     92s] Total number of power gating cells: 0
[12/06 22:48:30     92s] Total number of isolation cells: 8
[12/06 22:48:30     92s] Total number of power switch cells: 10
[12/06 22:48:30     92s] Total number of pulse generator cells: 0
[12/06 22:48:30     92s] Total number of always on buffers: 0
[12/06 22:48:30     92s] Total number of retention cells: 0
[12/06 22:48:30     92s] List of usable buffers: NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16
[12/06 22:48:30     92s] Total number of usable buffers: 4
[12/06 22:48:30     92s] List of unusable buffers:
[12/06 22:48:30     92s] Total number of unusable buffers: 0
[12/06 22:48:30     92s] List of usable inverters: INVX0 INVX2 INVX1 INVX16 INVX32 INVX4 IBUFFX2 INVX8 IBUFFX16 IBUFFX32 IBUFFX4 IBUFFX8
[12/06 22:48:30     92s] Total number of usable inverters: 12
[12/06 22:48:30     92s] List of unusable inverters:
[12/06 22:48:30     92s] Total number of unusable inverters: 0
[12/06 22:48:30     92s] List of identified usable delay cells: DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32
[12/06 22:48:30     92s] Total number of identified usable delay cells: 4
[12/06 22:48:30     92s] List of identified unusable delay cells:
[12/06 22:48:30     92s] Total number of identified unusable delay cells: 0
[12/06 22:48:30     92s] Creating Cell Server, finished. 
[12/06 22:48:30     92s] 
[12/06 22:48:30     92s] Deleting Cell Server ...
[12/06 22:48:30     92s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/06 22:48:30     92s] Extraction setup Started 
[12/06 22:48:30     92s] Initializing multi-corner RC extraction with 3 active RC Corners ...
[12/06 22:48:30     92s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2773' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2773' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2773' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/06 22:48:30     92s] Type 'man IMPEXT-2776' for more detail.
[12/06 22:48:30     92s] **WARN: (EMS-27):	Message (IMPEXT-2776) has exceeded the current message display limit of 20.
[12/06 22:48:30     92s] To increase the message display limit, refer to the product command reference manual.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/06 22:48:30     92s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[12/06 22:48:30     92s] To increase the message display limit, refer to the product command reference manual.
[12/06 22:48:30     92s] Summary of Active RC-Corners : 
[12/06 22:48:30     92s]  
[12/06 22:48:30     92s]  Analysis View: func_wc
[12/06 22:48:30     92s]     RC-Corner Name        : rc_worst
[12/06 22:48:30     92s]     RC-Corner Index       : 0
[12/06 22:48:30     92s]     RC-Corner Temperature : 125 Celsius
[12/06 22:48:30     92s]     RC-Corner Cap Table   : ''
[12/06 22:48:30     92s]     RC-Corner PreRoute Res Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 22:48:30     92s]  
[12/06 22:48:30     92s]  Analysis View: func_tc
[12/06 22:48:30     92s]     RC-Corner Name        : rc_typical
[12/06 22:48:30     92s]     RC-Corner Index       : 1
[12/06 22:48:30     92s]     RC-Corner Temperature : 25 Celsius
[12/06 22:48:30     92s]     RC-Corner Cap Table   : ''
[12/06 22:48:30     92s]     RC-Corner PreRoute Res Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 22:48:30     92s]  
[12/06 22:48:30     92s]  Analysis View: test_wc
[12/06 22:48:30     92s]     RC-Corner Name        : rc_worst
[12/06 22:48:30     92s]     RC-Corner Index       : 0
[12/06 22:48:30     92s]     RC-Corner Temperature : 125 Celsius
[12/06 22:48:30     92s]     RC-Corner Cap Table   : ''
[12/06 22:48:30     92s]     RC-Corner PreRoute Res Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 22:48:30     92s]  
[12/06 22:48:30     92s]  Analysis View: hold_bc
[12/06 22:48:30     92s]     RC-Corner Name        : rc_best
[12/06 22:48:30     92s]     RC-Corner Index       : 2
[12/06 22:48:30     92s]     RC-Corner Temperature : 0 Celsius
[12/06 22:48:30     92s]     RC-Corner Cap Table   : ''
[12/06 22:48:30     92s]     RC-Corner PreRoute Res Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 22:48:30     92s]  
[12/06 22:48:30     92s]  Analysis View: hold_tc
[12/06 22:48:30     92s]     RC-Corner Name        : rc_typical
[12/06 22:48:30     92s]     RC-Corner Index       : 1
[12/06 22:48:30     92s]     RC-Corner Temperature : 25 Celsius
[12/06 22:48:30     92s]     RC-Corner Cap Table   : ''
[12/06 22:48:30     92s]     RC-Corner PreRoute Res Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 22:48:30     92s]  
[12/06 22:48:30     92s]  Analysis View: hold_wc
[12/06 22:48:30     92s]     RC-Corner Name        : rc_worst
[12/06 22:48:30     92s]     RC-Corner Index       : 0
[12/06 22:48:30     92s]     RC-Corner Temperature : 125 Celsius
[12/06 22:48:30     92s]     RC-Corner Cap Table   : ''
[12/06 22:48:30     92s]     RC-Corner PreRoute Res Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 22:48:30     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 22:48:30     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 22:48:30     92s] 
[12/06 22:48:30     92s] *** Summary of all messages that are not suppressed in this session:
[12/06 22:48:30     92s] Severity  ID               Count  Summary                                  
[12/06 22:48:30     92s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/06 22:48:30     92s] WARNING   IMPLF-200           26  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 22:48:30     92s] WARNING   IMPLF-201            1  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/06 22:48:30     92s] WARNING   IMPLF-105            1  The layer '%s' specified in SAMENET spac...
[12/06 22:48:30     92s] WARNING   IMPEXT-2766         27  The sheet resistance for layer %s is not...
[12/06 22:48:30     92s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/06 22:48:30     92s] WARNING   IMPEXT-2776         24  The via resistance between layers %s and...
[12/06 22:48:30     92s] WARNING   TECHLIB-302         18  No function defined for cell '%s'. The c...
[12/06 22:48:30     92s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/06 22:48:30     92s] WARNING   TECHLIB-1161         9  The library level attribute %s on line %...
[12/06 22:48:30     92s] *** Message Summary: 130 warning(s), 0 error(s)
[12/06 22:48:30     92s] 
[12/06 22:48:30     92s] <CMD> all_constraint_modes -active
[12/06 22:48:30     92s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[12/06 22:48:30     92s] <CMD> floorPlan -site unit -d 1500 1500 14.08 14.08 14.08 14.08
[12/06 22:48:30     93s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/06 22:48:30     93s] <CMD> setPinAssignMode -pinEditInBatch True
[12/06 22:48:30     93s] <CMD> editPin -cell NYQ -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 3 -spreadType start -unit TRACK -spacing 50 -offsetStart 15 -pin {WrEn_SI Rst_RBI Clk_CI Addr_DI* PAR_In_DI*}
[12/06 22:48:30     93s] **WARN: (IMPTR-2104):	Layer M9: Pitch=320 is less than min width=450 + min spacing=450.
[12/06 22:48:30     93s] Temporarily expand pitch on layer M9 from 320 to 960 (3x).
[12/06 22:48:30     93s] **WARN: (IMPTR-2108):	For layer M9, the gaps of 4686 out of 4686 tracks are narrower than 0.900um (space 0.450 + width 0.450).
[12/06 22:48:30     93s] Type 'man IMPTR-2108' for more detail.
[12/06 22:48:30     93s]  As a result, your trialRoute congestion could be incorrect.
[12/06 22:48:30     93s] #WARNING (NRDB-728) PIN Q in CELL_VIEW LNANDX2 does not have antenna diff area.
[12/06 22:48:30     93s] #WARNING (NRDB-407) pitch for LAYER M9 is defined too small, reset to 320
[12/06 22:48:30     93s] Successfully spread [38] pins.
[12/06 22:48:30     93s] editPin : finished (cpu = 0:00:00.6 real = 0:00:00.0, mem = 880.9M).
[12/06 22:48:30     93s] <CMD> editPin -cell NYQ -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 3 -spreadType start -unit TRACK -spacing 14 -offsetStart 15 -pin NYQ_In_DI*
[12/06 22:48:30     93s] Successfully spread [24] pins.
[12/06 22:48:30     93s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 880.9M).
[12/06 22:48:30     93s] <CMD> editPin -cell NYQ -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 3 -spreadType start -unit TRACK -spacing 14 -offsetStart 15 -pin NYQ_Out_DO*
[12/06 22:48:30     93s] Successfully spread [24] pins.
[12/06 22:48:30     93s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 880.9M).
[12/06 22:48:30     93s] <CMD> editPin -cell NYQ -fixOverlap 1 -spreadDirection counterclockwise -edge 1 -layer 3 -spreadType start -unit TRACK -spacing 14 -offsetStart 15 -pin NYQ_Valid_DO
[12/06 22:48:30     93s] Successfully spread [1] pins.
[12/06 22:48:30     93s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 880.9M).
[12/06 22:48:30     93s] <CMD> setPinAssignMode -pinEditInBatch False
[12/06 22:48:30     93s] <CMD> read_power_intent -cpf src/chip.cpf
[12/06 22:48:30     93s] Loading CPF file src/chip.cpf ...
[12/06 22:48:30     93s] INFO: processed 14 CPF commands in 64 lines from file src/chip.cpf, with 0 errors
[12/06 22:48:30     93s] Checking CPF file ...
[12/06 22:48:30     93s] INFO: The CPF has only one domain defined.
[12/06 22:48:30     93s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[12/06 22:48:30     93s] <CMD> commit_power_intent
[12/06 22:48:30     93s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:30     93s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.01 real=0:00:00.00
[12/06 22:48:30     93s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:30     93s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:31     94s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.45 real=0:00:01.00
[12/06 22:48:31     94s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.01 real=0:00:00.00
[12/06 22:48:31     94s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:31     94s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.09 real=0:00:00.00
[12/06 22:48:31     94s] Current (total cpu=0:01:35, real=0:04:56, peak res=787.4M, current mem=787.4M)
[12/06 22:48:31     94s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=787.4M, current mem=775.4M)
[12/06 22:48:31     94s] Current (total cpu=0:01:35, real=0:04:56, peak res=787.4M, current mem=775.4M)
[12/06 22:48:31     94s] Current (total cpu=0:01:35, real=0:04:56, peak res=787.4M, current mem=775.4M)
[12/06 22:48:31     94s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=775.8M, current mem=775.8M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:56, peak res=787.4M, current mem=775.8M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=775.8M)
[12/06 22:48:32     94s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=776.2M, current mem=776.2M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=776.2M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=776.2M)
[12/06 22:48:32     94s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=776.5M, current mem=776.5M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=776.5M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=776.5M)
[12/06 22:48:32     94s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=776.9M, current mem=776.9M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=776.9M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=776.9M)
[12/06 22:48:32     94s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=777.2M, current mem=777.2M)
[12/06 22:48:32     94s] Current (total cpu=0:01:35, real=0:04:57, peak res=787.4M, current mem=777.2M)
[12/06 22:48:32     94s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.52 real=0:00:01.00
[12/06 22:48:32     94s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     94s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.14 real=0:00:00.00
[12/06 22:48:32     95s] Checking existing shifter/isolation cell for global net connection ...
[12/06 22:48:32     95s] CPF_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.07 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[12/06 22:48:32     95s] Creating Cell Server ...(0, 1, 1, 1)
[12/06 22:48:32     95s] Summary for sequential cells identification: 
[12/06 22:48:32     95s]   Identified SBFF number: 42
[12/06 22:48:32     95s]   Identified MBFF number: 0
[12/06 22:48:32     95s]   Identified SB Latch number: 0
[12/06 22:48:32     95s]   Identified MB Latch number: 0
[12/06 22:48:32     95s]   Not identified SBFF number: 0
[12/06 22:48:32     95s]   Not identified MBFF number: 0
[12/06 22:48:32     95s]   Not identified SB Latch number: 0
[12/06 22:48:32     95s]   Not identified MB Latch number: 0
[12/06 22:48:32     95s]   Number of sequential cells which are not FFs: 14
[12/06 22:48:32     95s] Total number of combinational cells: 134
[12/06 22:48:32     95s] Total number of sequential cells: 56
[12/06 22:48:32     95s] Total number of tristate cells: 6
[12/06 22:48:32     95s] Total number of level shifter cells: 0
[12/06 22:48:32     95s] Total number of power gating cells: 0
[12/06 22:48:32     95s] Total number of isolation cells: 0
[12/06 22:48:32     95s] Total number of power switch cells: 10
[12/06 22:48:32     95s] Total number of pulse generator cells: 0
[12/06 22:48:32     95s] Total number of always on buffers: 10
[12/06 22:48:32     95s] Total number of retention cells: 0
[12/06 22:48:32     95s] List of usable buffers: NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16
[12/06 22:48:32     95s] Total number of usable buffers: 4
[12/06 22:48:32     95s] List of unusable buffers:
[12/06 22:48:32     95s] Total number of unusable buffers: 0
[12/06 22:48:32     95s] List of usable inverters: INVX0 INVX2 INVX1 INVX16 INVX32 INVX4 IBUFFX2 INVX8 IBUFFX16 IBUFFX32 IBUFFX4 IBUFFX8
[12/06 22:48:32     95s] Total number of usable inverters: 12
[12/06 22:48:32     95s] List of unusable inverters:
[12/06 22:48:32     95s] Total number of unusable inverters: 0
[12/06 22:48:32     95s] List of identified usable delay cells: DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32
[12/06 22:48:32     95s] Total number of identified usable delay cells: 4
[12/06 22:48:32     95s] List of identified unusable delay cells:
[12/06 22:48:32     95s] Total number of identified unusable delay cells: 0
[12/06 22:48:32     95s] Creating Cell Server, finished. 
[12/06 22:48:32     95s] 
[12/06 22:48:32     95s] Deleting Cell Server ...
[12/06 22:48:32     95s] -noImplicitRules false                     # bool, default=false, private
[12/06 22:48:32     95s] No isolation cell in libraries.
[12/06 22:48:32     95s] No level shifter cell in libraries.
[12/06 22:48:32     95s] <CMD> setEndCapMode -rightEdge DCAP -leftEdge DCAP
[12/06 22:48:32     95s] <CMD> addEndCap -powerDomain PD_CORE
[12/06 22:48:32     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:879.6M
[12/06 22:48:33     95s] #spOpts: VtWidth 
[12/06 22:48:33     95s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:892.6M
[12/06 22:48:33     95s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:892.6M
[12/06 22:48:33     95s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:892.6M
[12/06 22:48:33     95s] Core basic site is unit
[12/06 22:48:33     95s] Estimated cell power/ground rail width = 0.360 um
[12/06 22:48:33     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:48:33     95s] Mark StBox On SiteArr starts
[12/06 22:48:33     95s] Mark StBox On SiteArr ends
[12/06 22:48:33     95s] spiAuditVddOnBottomForRows for llg="default" starts
[12/06 22:48:33     95s] spiAuditVddOnBottomForRows ends
[12/06 22:48:33     95s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.050, REAL:0.055, MEM:902.6M
[12/06 22:48:33     95s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.220, REAL:0.238, MEM:902.6M
[12/06 22:48:33     95s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.220, REAL:0.238, MEM:902.6M
[12/06 22:48:33     95s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=902.6MB).
[12/06 22:48:33     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.330, MEM:902.6M
[12/06 22:48:33     96s] Minimum row-size in sites for endcap insertion = 13.
[12/06 22:48:33     96s] Minimum number of sites for row blockage       = 1.
[12/06 22:48:33     96s] Inserted 511 pre-endcap <DCAP> cells (prefix ENDCAP_PD_CORE).
[12/06 22:48:33     96s] Inserted 511 post-endcap <DCAP> cells (prefix ENDCAP_PD_CORE).
[12/06 22:48:33     96s] For 1022 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/06 22:48:33     96s] <CMD> deleteAllPowerPreroutes
[12/06 22:48:33     96s] <CMD> clearDrc
[12/06 22:48:33     96s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M7 top M7 right M8 left M8} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/06 22:48:33     96s] #% Begin addRing (date=12/06 22:48:33, mem=818.9M)
[12/06 22:48:33     96s] 
[12/06 22:48:33     96s] Ring generation is complete.
[12/06 22:48:33     96s] vias are now being generated.
[12/06 22:48:33     96s] addRing created 8 wires.
[12/06 22:48:33     96s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |   M7   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA7  |        8       |        0       |
[12/06 22:48:33     96s] |   M8   |        4       |       NA       |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] #% End addRing (date=12/06 22:48:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=818.9M, current mem=818.4M)
[12/06 22:48:33     96s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M5 top M5 right M6 left M6} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/06 22:48:33     96s] #% Begin addRing (date=12/06 22:48:33, mem=818.4M)
[12/06 22:48:33     96s] 
[12/06 22:48:33     96s] Ring generation is complete.
[12/06 22:48:33     96s] vias are now being generated.
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (7.68, 7.68) (12.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (1487.68, 7.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (7.68, 7.68) (1492.16, 12.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (7.68, 1487.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (0.96, 0.96) (5.44, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M8 at (1494.40, 0.96) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (0.96, 0.96) (1498.88, 5.44)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M7 at (0.96, 1494.40) (1498.88, 1498.88)
[12/06 22:48:33     96s] addRing created 8 wires.
[12/06 22:48:33     96s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |   M5   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA5  |        8       |        0       |
[12/06 22:48:33     96s] |   M6   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA6  |        8       |        0       |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] #% End addRing (date=12/06 22:48:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=818.5M, current mem=818.5M)
[12/06 22:48:33     96s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M3 top M3 right M4 left M4} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/06 22:48:33     96s] #% Begin addRing (date=12/06 22:48:33, mem=818.5M)
[12/06 22:48:33     96s] 
[12/06 22:48:33     96s] Ring generation is complete.
[12/06 22:48:33     96s] vias are now being generated.
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (7.68, 7.68) (12.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (7.68, 7.68) (12.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (1487.68, 7.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (1487.68, 7.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (7.68, 7.68) (1492.16, 12.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (7.68, 7.68) (1492.16, 12.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (7.68, 1487.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (7.68, 1487.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (0.96, 0.96) (5.44, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (0.96, 0.96) (5.44, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M6 at (1494.40, 0.96) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (1494.40, 0.96) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (0.96, 0.96) (1498.88, 5.44)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (0.96, 0.96) (1498.88, 5.44)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M5 at (0.96, 1494.40) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M3 & M7 at (0.96, 1494.40) (1498.88, 1498.88)
[12/06 22:48:33     96s] addRing created 8 wires.
[12/06 22:48:33     96s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |   M3   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA3  |        8       |        0       |
[12/06 22:48:33     96s] |   M4   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA4  |        8       |        0       |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] #% End addRing (date=12/06 22:48:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=818.5M, current mem=818.5M)
[12/06 22:48:33     96s] <CMD> addRing -width 4.48 -spacing 2.24 -offset 1.92 -layer {bottom M1 top M1 right M2 left M2} -nets {VDD VSS} -type core_rings -follow core -threshold 0
[12/06 22:48:33     96s] #% Begin addRing (date=12/06 22:48:33, mem=818.5M)
[12/06 22:48:33     96s] 
[12/06 22:48:33     96s] Ring generation is complete.
[12/06 22:48:33     96s] vias are now being generated.
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (7.68, 7.68) (12.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (7.68, 7.68) (12.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (7.68, 7.68) (12.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (1487.68, 7.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (1487.68, 7.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (1487.68, 7.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (7.68, 7.68) (1492.16, 12.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (7.68, 7.68) (1492.16, 12.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (7.68, 7.68) (1492.16, 12.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (7.68, 1487.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (7.68, 1487.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M7 at (7.68, 1487.68) (1492.16, 1492.16)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (0.96, 0.96) (5.44, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (0.96, 0.96) (5.44, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (0.96, 0.96) (5.44, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M4 at (1494.40, 0.96) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M6 at (1494.40, 0.96) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M2 & M8 at (1494.40, 0.96) (1498.88, 1498.88)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (0.96, 0.96) (1498.88, 5.44)
[12/06 22:48:33     96s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (0.96, 0.96) (1498.88, 5.44)
[12/06 22:48:33     96s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/06 22:48:33     96s] To increase the message display limit, refer to the product command reference manual.
[12/06 22:48:33     96s] addRing created 8 wires.
[12/06 22:48:33     96s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] |   M1   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA1  |        8       |        0       |
[12/06 22:48:33     96s] |   M2   |        4       |       NA       |
[12/06 22:48:33     96s] |  VIA2  |        8       |        0       |
[12/06 22:48:33     96s] +--------+----------------+----------------+
[12/06 22:48:33     96s] #% End addRing (date=12/06 22:48:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=818.5M, current mem=818.5M)
[12/06 22:48:33     96s] <CMD> sroute -connect { corePin } -allowLayerChange 1 -allowJogging 1 -crossoverViaLayerRange {M2 M4} -targetViaLayerRange {M2 M4} -nets {VDD VSS} -corePinWidth 0.160 -corePinLayer M1
[12/06 22:48:33     96s] #% Begin sroute (date=12/06 22:48:33, mem=818.5M)
[12/06 22:48:33     96s] *** Begin SPECIAL ROUTE on Fri Dec  6 22:48:33 2019 ***
[12/06 22:48:33     96s] SPECIAL ROUTE ran on directory: /home/ece5746/ok93/Verilog/version_4/par
[12/06 22:48:33     96s] SPECIAL ROUTE ran on machine: vip-brg.ece.cornell.edu (Linux 3.10.0-1062.4.1.el7.x86_64 Xeon 2.60Ghz)
[12/06 22:48:33     96s] 
[12/06 22:48:33     96s] Begin option processing ...
[12/06 22:48:33     96s] srouteConnectPowerBump set to false
[12/06 22:48:33     96s] routeSelectNet set to "VDD VSS"
[12/06 22:48:33     96s] routeSpecial set to true
[12/06 22:48:33     96s] srouteBottomTargetLayerLimit set to 2
[12/06 22:48:33     96s] srouteConnectBlockPin set to false
[12/06 22:48:33     96s] srouteConnectConverterPin set to false
[12/06 22:48:33     96s] srouteConnectPadPin set to false
[12/06 22:48:33     96s] srouteConnectStripe set to false
[12/06 22:48:33     96s] srouteCorePinLayer set to "1"
[12/06 22:48:33     96s] srouteCorePinWidth set to 160
[12/06 22:48:33     96s] srouteCrossoverViaBottomLayer set to 2
[12/06 22:48:33     96s] srouteCrossoverViaTopLayer set to 4
[12/06 22:48:33     96s] srouteFollowCorePinEnd set to 3
[12/06 22:48:33     96s] srouteFollowPadPin set to false
[12/06 22:48:33     96s] srouteJogControl set to "preferWithChanges differentLayer"
[12/06 22:48:33     96s] sroutePadPinAllPorts set to true
[12/06 22:48:33     96s] sroutePreserveExistingRoutes set to true
[12/06 22:48:33     96s] srouteRoutePowerBarPortOnBothDir set to true
[12/06 22:48:33     96s] srouteTopTargetLayerLimit set to 4
[12/06 22:48:33     96s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1741.00 megs.
[12/06 22:48:33     96s] 
[12/06 22:48:33     96s] Reading DB technology information...
[12/06 22:48:33     96s] Finished reading DB technology information.
[12/06 22:48:33     96s] Reading floorplan and netlist information...
[12/06 22:48:34     96s] Finished reading floorplan and netlist information.
[12/06 22:48:34     96s] Read in 19 layers, 9 routing layers, 1 overlap layer
[12/06 22:48:34     96s] Read in 768 macros, 49 used
[12/06 22:48:34     96s] Read in 1067 components
[12/06 22:48:34     96s]   1067 core components: 45 unplaced, 0 placed, 1022 fixed
[12/06 22:48:34     96s] Read in 87 physical pins
[12/06 22:48:34     96s]   87 physical pins: 0 unplaced, 87 placed, 0 fixed
[12/06 22:48:34     96s] Read in 87 nets
[12/06 22:48:34     96s] Read in 2 special nets, 2 routed
[12/06 22:48:34     96s] Read in 2221 terminals
[12/06 22:48:34     96s] 2 nets selected.
[12/06 22:48:34     96s] 
[12/06 22:48:34     96s] Begin power routing ...
[12/06 22:48:34     96s] CPU time for FollowPin 0 seconds
[12/06 22:48:34     96s] CPU time for FollowPin 0 seconds
[12/06 22:48:34     96s]   Number of Core ports routed: 1024
[12/06 22:48:34     96s]   Number of Followpin connections: 512
[12/06 22:48:34     96s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1747.00 megs.
[12/06 22:48:34     96s] 
[12/06 22:48:34     96s] 
[12/06 22:48:34     96s] 
[12/06 22:48:34     96s]  Begin updating DB with routing results ...
[12/06 22:48:34     96s]  Updating DB with 87 io pins ...
[12/06 22:48:34     96s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/06 22:48:34     96s] Pin and blockage extraction finished
[12/06 22:48:34     96s] 
[12/06 22:48:34     96s] sroute created 1536 wires.
[12/06 22:48:34     96s] ViaGen created 3072 vias, deleted 0 via to avoid violation.
[12/06 22:48:34     96s] +--------+----------------+----------------+
[12/06 22:48:34     96s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:34     96s] +--------+----------------+----------------+
[12/06 22:48:34     96s] |   M1   |      1536      |       NA       |
[12/06 22:48:34     96s] |  VIA1  |      1024      |        0       |
[12/06 22:48:34     96s] |  VIA2  |      1024      |        0       |
[12/06 22:48:34     96s] |  VIA3  |      1024      |        0       |
[12/06 22:48:34     96s] +--------+----------------+----------------+
[12/06 22:48:34     96s] #% End sroute (date=12/06 22:48:34, total cpu=0:00:00.5, real=0:00:01.0, peak res=818.5M, current mem=817.4M)
[12/06 22:48:34     96s] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 0.64 -spacing 2.24 -set_to_set_distance 5.76 -start_from top -start_offset 1.12 -switch_layer_over_obs false -max_same_layer_jog_length 2
[12/06 22:48:34     96s] #% Begin addStripe (date=12/06 22:48:34, mem=817.4M)
[12/06 22:48:34     96s] 
[12/06 22:48:34     96s] Starting stripe generation ...
[12/06 22:48:34     96s] Non-Default Mode Option Settings :
[12/06 22:48:34     96s]   NONE
[12/06 22:48:34     96s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[12/06 22:48:34     97s] Stripe generation is complete.
[12/06 22:48:34     97s] vias are now being generated.
[12/06 22:48:34     97s] addStripe created 511 wires.
[12/06 22:48:34     97s] ViaGen created 6132 vias, deleted 0 via to avoid violation.
[12/06 22:48:34     97s] +--------+----------------+----------------+
[12/06 22:48:34     97s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:34     97s] +--------+----------------+----------------+
[12/06 22:48:34     97s] |  VIA2  |      1022      |        0       |
[12/06 22:48:34     97s] |  VIA3  |      1022      |        0       |
[12/06 22:48:34     97s] |  VIA4  |      1022      |        0       |
[12/06 22:48:34     97s] |  VIA5  |      1022      |        0       |
[12/06 22:48:34     97s] |  VIA6  |      1022      |        0       |
[12/06 22:48:34     97s] |   M7   |       511      |       NA       |
[12/06 22:48:34     97s] |  VIA7  |      1022      |        0       |
[12/06 22:48:34     97s] +--------+----------------+----------------+
[12/06 22:48:34     97s] #% End addStripe (date=12/06 22:48:34, total cpu=0:00:00.4, real=0:00:00.0, peak res=818.6M, current mem=818.6M)
[12/06 22:48:34     97s] <CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 3.2 -spacing 8.6 -set_to_set_distance 23.04 -start_from left -start_offset 5.6 -switch_layer_over_obs false -max_same_layer_jog_length 2
[12/06 22:48:34     97s] #% Begin addStripe (date=12/06 22:48:34, mem=818.6M)
[12/06 22:48:34     97s] 
[12/06 22:48:34     97s] Starting stripe generation ...
[12/06 22:48:34     97s] Non-Default Mode Option Settings :
[12/06 22:48:34     97s]   -trim_antenna_max_distance  0.00
[12/06 22:48:34     97s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[12/06 22:48:34     97s] Stripe generation is complete.
[12/06 22:48:34     97s] vias are now being generated.
[12/06 22:48:38    101s] addStripe created 127 wires.
[12/06 22:48:38    101s] ViaGen created 261811 vias, deleted 0 via to avoid violation.
[12/06 22:48:38    101s] +--------+----------------+----------------+
[12/06 22:48:38    101s] |  Layer |     Created    |     Deleted    |
[12/06 22:48:38    101s] +--------+----------------+----------------+
[12/06 22:48:38    101s] |  VIA1  |      32766     |        0       |
[12/06 22:48:38    101s] |  VIA2  |      32766     |        0       |
[12/06 22:48:38    101s] |  VIA3  |      32766     |        0       |
[12/06 22:48:38    101s] |  VIA4  |      32766     |        0       |
[12/06 22:48:38    101s] |  VIA5  |      32766     |        0       |
[12/06 22:48:38    101s] |  VIA6  |      32766     |        0       |
[12/06 22:48:38    101s] |  VIA7  |      65215     |        0       |
[12/06 22:48:38    101s] |   M8   |       127      |       NA       |
[12/06 22:48:38    101s] +--------+----------------+----------------+
[12/06 22:48:38    101s] #% End addStripe (date=12/06 22:48:38, total cpu=0:00:03.8, real=0:00:04.0, peak res=836.2M, current mem=836.2M)
[12/06 22:49:06    104s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2
[12/06 22:49:06    104s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 9
[12/06 22:49:06    104s] <CMD> setPlaceMode -place_global_cong_effort high -place_global_timing_effort medium -place_global_clock_gate_aware true -place_global_clock_power_driven true -place_detail_legalization_inst_gap 1 -place_global_reorder_scan false
[12/06 22:49:06    104s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/06 22:49:06    104s] <CMD> place_opt_design -out_dir reports/01_placed_opt_design_prects
[12/06 22:49:06    104s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/06 22:49:06    104s] *** Starting GigaPlace ***
[12/06 22:49:06    104s] **INFO: user set placement options
[12/06 22:49:06    104s] setPlaceMode -place_detail_legalization_inst_gap 1 -place_global_clock_gate_aware true -place_global_clock_power_driven true -place_global_cong_effort high -place_global_reorder_scan false -place_global_timing_effort medium
[12/06 22:49:06    104s] **INFO: user set opt options
[12/06 22:49:06    104s] #optDebug: fT-E <X 1 0 0 0>
[12/06 22:49:06    104s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 22:49:06    104s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 24869, percentage of missing scan cell = 0.00% (0 / 24869)
[12/06 22:49:06    105s] *** Start deleteBufferTree ***
[12/06 22:49:09    107s] Multithreaded Timing Analysis is initialized with 4 threads
[12/06 22:49:09    107s] 
[12/06 22:49:09    108s] Info: Detect buffers to remove automatically.
[12/06 22:49:09    108s] Analyzing netlist ...
[12/06 22:49:10    109s] Updating netlist
[12/06 22:49:10    109s] AAE DB initialization (MEM=1387.73 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/06 22:49:10    109s] Start AAE Lib Loading. (MEM=1387.73)
[12/06 22:49:10    109s] End AAE Lib Loading. (MEM=1589.02 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 22:49:11    109s] 
[12/06 22:49:11    110s] *summary: 3768 instances (buffers/inverters) removed
[12/06 22:49:11    110s] *** Finish deleteBufferTree (0:00:05.5) ***
[12/06 22:49:12    110s] Deleted 0 physical inst  (cell - / prefix -).
[12/06 22:49:12    110s] Did not delete 1022 physical insts as they were marked preplaced.
[12/06 22:49:12    110s] No user setting net weight.
[12/06 22:49:12    110s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[12/06 22:49:12    110s] Scan chains were not defined.
[12/06 22:49:12    110s] #std cell=74428 (1022 fixed + 73406 movable) #block=0 (0 floating + 0 preplaced)
[12/06 22:49:12    110s] #ioInst=0 #net=74229 #term=308993 #term/net=4.16, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=87
[12/06 22:49:12    110s] stdCell: 74428 single + 0 double + 0 multi
[12/06 22:49:12    110s] Total standard cell length = 468.9811 (mm), area = 1.3507 (mm^2)
[12/06 22:49:12    110s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1599.0M
[12/06 22:49:12    110s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1599.0M
[12/06 22:49:12    110s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1599.0M
[12/06 22:49:12    110s] Core basic site is unit
[12/06 22:49:12    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:49:12    110s] Mark StBox On SiteArr starts
[12/06 22:49:12    112s] Mark StBox On SiteArr ends
[12/06 22:49:12    112s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.320, REAL:0.398, MEM:1631.0M
[12/06 22:49:12    112s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1631.0M
[12/06 22:49:12    112s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.120, REAL:0.122, MEM:1631.0M
[12/06 22:49:12    112s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.470, REAL:0.554, MEM:1631.0M
[12/06 22:49:12    112s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.470, REAL:0.554, MEM:1631.0M
[12/06 22:49:12    112s] Apply auto density screen in pre-place stage.
[12/06 22:49:13    112s] Auto density screen increases utilization from 0.623 to 0.623
[12/06 22:49:13    112s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1643.1M
[12/06 22:49:13    112s] Average module density = 0.623.
[12/06 22:49:13    112s] Density for the design = 0.623.
[12/06 22:49:13    112s]        = stdcell_area 1459434 sites (1345014 um^2) / alloc_area 2343568 sites (2159832 um^2).
[12/06 22:49:13    112s] Pin Density = 0.1315.
[12/06 22:49:13    112s]             = total # of pins 308993 / total area 2350089.
[12/06 22:49:13    112s] Initial padding reaches pin density 0.219 for top
[12/06 22:49:13    112s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.895
[12/06 22:49:13    112s] Initial padding increases density from 0.623 to 0.786 for top
[12/06 22:49:13    112s] 
[12/06 22:49:13    112s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/06 22:49:13    112s] === lastAutoLevel = 10 
[12/06 22:49:13    112s] [adp] 0:1:1:1
[12/06 22:49:15    118s] End AAE Lib Interpolated Model. (MEM=1771.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:49:16    118s] First Iteration Infinite Tw... 
[12/06 22:49:19    130s] Total number of fetched objects 99064
[12/06 22:49:21    136s] Total number of fetched objects 99064
[12/06 22:49:22    137s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/06 22:49:22    138s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 22:49:22    138s] End delay calculation. (MEM=2208.16 CPU=0:00:17.8 REAL=0:00:06.0)
[12/06 22:49:23    142s] Clock gating cells determined by native netlist tracing.
[12/06 22:49:25    144s] Iteration  1: Total net bbox = 3.770e+05 (2.09e+05 1.68e+05)
[12/06 22:49:25    144s]               Est.  stn bbox = 5.238e+05 (2.99e+05 2.25e+05)
[12/06 22:49:25    144s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1829.7M
[12/06 22:49:25    144s] Iteration  2: Total net bbox = 3.770e+05 (2.09e+05 1.68e+05)
[12/06 22:49:25    144s]               Est.  stn bbox = 5.238e+05 (2.99e+05 2.25e+05)
[12/06 22:49:25    144s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.8M
[12/06 22:49:35    158s] End AAE Lib Interpolated Model. (MEM=1900.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:49:40    171s] Total number of fetched objects 99064
[12/06 22:49:42    178s] Total number of fetched objects 99064
[12/06 22:49:42    179s] End Timing Check Calculation. (CPU Time=0:00:01.4, Real Time=0:00:00.0)
[12/06 22:49:42    180s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/06 22:49:42    180s] End delay calculation. (MEM=2363.33 CPU=0:00:19.7 REAL=0:00:06.0)
[12/06 22:49:59    209s] exp_mt_sequential is set from setPlaceMode option to 1
[12/06 22:49:59    209s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/06 22:49:59    209s] place_exp_mt_interval set to default 32
[12/06 22:49:59    209s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/06 22:50:00    211s] Iteration  3: Total net bbox = 2.045e+05 (1.08e+05 9.63e+04)
[12/06 22:50:00    211s]               Est.  stn bbox = 3.594e+05 (2.00e+05 1.59e+05)
[12/06 22:50:00    211s]               cpu = 0:01:07 real = 0:00:35.0 mem = 2804.5M
[12/06 22:50:14    251s] Iteration  4: Total net bbox = 8.688e+05 (4.63e+05 4.06e+05)
[12/06 22:50:14    251s]               Est.  stn bbox = 1.819e+06 (9.57e+05 8.62e+05)
[12/06 22:50:14    251s]               cpu = 0:00:40.3 real = 0:00:14.0 mem = 2814.3M
[12/06 22:50:14    251s] Iteration  5: Total net bbox = 8.688e+05 (4.63e+05 4.06e+05)
[12/06 22:50:14    251s]               Est.  stn bbox = 1.819e+06 (9.57e+05 8.62e+05)
[12/06 22:50:14    251s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2814.3M
[12/06 22:50:27    286s] Iteration  6: Total net bbox = 2.142e+06 (1.15e+06 9.94e+05)
[12/06 22:50:27    286s]               Est.  stn bbox = 3.803e+06 (2.03e+06 1.77e+06)
[12/06 22:50:27    286s]               cpu = 0:00:33.9 real = 0:00:12.0 mem = 2844.4M
[12/06 22:50:27    287s] Starting Early Global Route rough congestion estimation: mem = 2780.4M
[12/06 22:50:27    287s] (I)       Reading DB...
[12/06 22:50:27    287s] (I)       before initializing RouteDB syMemory usage = 2804.4 MB
[12/06 22:50:27    287s] (I)       congestionReportName   : 
[12/06 22:50:27    287s] (I)       layerRangeFor2DCongestion : 
[12/06 22:50:27    287s] (I)       buildTerm2TermWires    : 1
[12/06 22:50:27    287s] (I)       doTrackAssignment      : 1
[12/06 22:50:27    287s] (I)       dumpBookshelfFiles     : 0
[12/06 22:50:27    287s] (I)       numThreads             : 4
[12/06 22:50:27    287s] (I)       bufferingAwareRouting  : false
[12/06 22:50:27    287s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:50:27    287s] (I)       honorPin               : false
[12/06 22:50:27    287s] (I)       honorPinGuide          : true
[12/06 22:50:27    287s] (I)       honorPartition         : false
[12/06 22:50:27    287s] (I)       allowPartitionCrossover: false
[12/06 22:50:27    287s] (I)       honorSingleEntry       : true
[12/06 22:50:27    287s] (I)       honorSingleEntryStrong : true
[12/06 22:50:27    287s] (I)       handleViaSpacingRule   : false
[12/06 22:50:27    287s] (I)       handleEolSpacingRule   : false
[12/06 22:50:27    287s] (I)       PDConstraint           : none
[12/06 22:50:27    287s] (I)       expBetterNDRHandling   : false
[12/06 22:50:27    287s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:50:27    287s] (I)       routingEffortLevel     : 3
[12/06 22:50:27    287s] (I)       effortLevel            : standard
[12/06 22:50:27    287s] [NR-eGR] minRouteLayer          : 2
[12/06 22:50:27    287s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:50:27    287s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:50:27    287s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:50:27    287s] (I)       numRowsPerGCell        : 32
[12/06 22:50:27    287s] (I)       speedUpLargeDesign     : 0
[12/06 22:50:27    287s] (I)       multiThreadingTA       : 1
[12/06 22:50:27    287s] (I)       blkAwareLayerSwitching : 1
[12/06 22:50:27    287s] (I)       optimizationMode       : false
[12/06 22:50:27    287s] (I)       routeSecondPG          : false
[12/06 22:50:27    287s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:50:27    287s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:50:27    287s] (I)       punchThroughDistance   : 500.00
[12/06 22:50:27    287s] (I)       scenicBound            : 1.15
[12/06 22:50:27    287s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:50:27    287s] (I)       source-to-sink ratio   : 0.00
[12/06 22:50:27    287s] (I)       targetCongestionRatioH : 1.00
[12/06 22:50:27    287s] (I)       targetCongestionRatioV : 1.00
[12/06 22:50:27    287s] (I)       layerCongestionRatio   : 0.70
[12/06 22:50:27    287s] (I)       m1CongestionRatio      : 0.10
[12/06 22:50:27    287s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:50:27    287s] (I)       localRouteEffort       : 1.00
[12/06 22:50:27    287s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:50:27    287s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:50:27    287s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:50:27    287s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:50:27    287s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:50:27    287s] (I)       routeVias              : 
[12/06 22:50:27    287s] (I)       readTROption           : true
[12/06 22:50:27    287s] (I)       extraSpacingFactor     : 1.00
[12/06 22:50:27    287s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:50:27    287s] (I)       routeSelectedNetsOnly  : false
[12/06 22:50:27    287s] (I)       clkNetUseMaxDemand     : false
[12/06 22:50:27    287s] (I)       extraDemandForClocks   : 0
[12/06 22:50:27    287s] (I)       steinerRemoveLayers    : false
[12/06 22:50:27    287s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:50:27    287s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:50:27    287s] (I)       similarTopologyRoutingFast : false
[12/06 22:50:27    287s] (I)       spanningTreeRefinement : false
[12/06 22:50:27    287s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:50:27    287s] (I)       starting read tracks
[12/06 22:50:27    287s] (I)       build grid graph
[12/06 22:50:27    287s] (I)       build grid graph start
[12/06 22:50:27    287s] [NR-eGR] Layer1 has no routable track
[12/06 22:50:27    287s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:50:27    287s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:50:27    287s] (I)       build grid graph end
[12/06 22:50:27    287s] (I)       numViaLayers=9
[12/06 22:50:27    287s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:50:27    287s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:50:27    287s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:50:27    287s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:50:27    287s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:50:27    287s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:50:27    287s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:50:27    287s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:50:27    287s] (I)       end build via table
[12/06 22:50:28    287s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:50:28    287s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:50:28    287s] (I)       readDataFromPlaceDB
[12/06 22:50:28    287s] (I)       Read net information..
[12/06 22:50:28    287s] [NR-eGR] Read numTotalNets=74229  numIgnoredNets=0
[12/06 22:50:28    287s] (I)       Read testcase time = 0.030 seconds
[12/06 22:50:28    287s] 
[12/06 22:50:28    287s] (I)       read default dcut vias
[12/06 22:50:28    287s] (I)       Reading via VIA12A for layer: 0 
[12/06 22:50:28    287s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:50:28    287s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:50:28    287s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:50:28    287s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:50:28    287s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:50:28    287s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:50:28    287s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:50:28    287s] (I)       build grid graph start
[12/06 22:50:28    287s] (I)       build grid graph end
[12/06 22:50:28    287s] (I)       Model blockage into capacity
[12/06 22:50:28    287s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:50:28    287s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:50:28    287s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:50:28    287s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:50:28    287s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:50:28    287s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:50:28    287s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:50:28    287s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:50:28    287s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:50:28    287s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:50:28    287s] (I)       Modeling time = 0.020 seconds
[12/06 22:50:28    287s] 
[12/06 22:50:28    287s] (I)       Number of ignored nets = 0
[12/06 22:50:28    287s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:50:28    287s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:50:28    287s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:50:28    287s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:50:28    287s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:50:28    287s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:50:28    287s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:50:28    287s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:50:28    287s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:50:28    287s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:50:28    287s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2826.3 MB
[12/06 22:50:28    287s] (I)       Ndr track 0 does not exist
[12/06 22:50:28    287s] (I)       Layer1  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer2  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer3  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer4  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer5  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer6  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer7  viaCost=200.00
[12/06 22:50:28    287s] (I)       Layer8  viaCost=300.00
[12/06 22:50:28    287s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:50:28    287s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:50:28    287s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:50:28    287s] (I)       Site Width          :   320  (dbu)
[12/06 22:50:28    287s] (I)       Row Height          :  2880  (dbu)
[12/06 22:50:28    287s] (I)       GCell Width         : 92160  (dbu)
[12/06 22:50:28    287s] (I)       GCell Height        : 92160  (dbu)
[12/06 22:50:28    287s] (I)       grid                :    17    17     9
[12/06 22:50:28    287s] (I)       vertical capacity   :     0 92160     0 92160     0 92160     0 92160     0
[12/06 22:50:28    287s] (I)       horizontal capacity :     0     0 92160     0 92160     0 92160     0 92160
[12/06 22:50:28    287s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:50:28    287s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:50:28    287s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:50:28    287s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:50:28    287s] (I)       Num tracks per GCell: 329.14 288.00 288.00 288.00 288.00 288.00 288.00 288.00 102.40
[12/06 22:50:28    287s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:50:28    287s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:50:28    287s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:50:28    287s] (I)       --------------------------------------------------------
[12/06 22:50:28    287s] 
[12/06 22:50:28    287s] [NR-eGR] ============ Routing rule table ============
[12/06 22:50:28    287s] [NR-eGR] Rule id 0. Nets 74229 
[12/06 22:50:28    287s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:50:28    287s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:50:28    287s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:50:28    287s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:50:28    287s] [NR-eGR] ========================================
[12/06 22:50:28    287s] [NR-eGR] 
[12/06 22:50:28    287s] (I)       After initializing earlyGlobalRoute syMemory usage = 2826.3 MB
[12/06 22:50:28    287s] (I)       Loading and dumping file time : 0.44 seconds
[12/06 22:50:28    287s] (I)       ============= Initialization =============
[12/06 22:50:28    287s] (I)       numLocalWires=389127  numGlobalNetBranches=105009  numLocalNetBranches=89566
[12/06 22:50:28    287s] (I)       totalPins=308993  totalGlobalPin=50601 (16.38%)
[12/06 22:50:28    287s] (I)       total 2D Cap : 552082 = (274400 H, 277682 V)
[12/06 22:50:28    287s] (I)       ============  Phase 1a Route ============
[12/06 22:50:28    287s] (I)       Phase 1a runs 0.00 seconds
[12/06 22:50:28    287s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[12/06 22:50:28    287s] (I)       Usage: 47526 = (25932 H, 21594 V) = (9.45% H, 7.78% V) = (2.390e+06um H, 1.990e+06um V)
[12/06 22:50:28    287s] (I)       
[12/06 22:50:28    287s] (I)       ============  Phase 1b Route ============
[12/06 22:50:28    287s] (I)       Usage: 47526 = (25932 H, 21594 V) = (9.45% H, 7.78% V) = (2.390e+06um H, 1.990e+06um V)
[12/06 22:50:28    287s] (I)       
[12/06 22:50:28    287s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/06 22:50:28    287s] 
[12/06 22:50:28    287s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 22:50:28    287s] Finished Early Global Route rough congestion estimation: mem = 2826.3M
[12/06 22:50:28    287s] earlyGlobalRoute rough estimation gcell size 32 row height
[12/06 22:50:28    287s] Congestion driven padding in post-place stage.
[12/06 22:50:28    287s] Congestion driven padding increases utilization from 0.788 to 0.788
[12/06 22:50:28    287s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2826.3M
[12/06 22:50:29    289s] Global placement CDP skipped at cutLevel 7.
[12/06 22:50:30    289s] Iteration  7: Total net bbox = 2.388e+06 (1.38e+06 1.01e+06)
[12/06 22:50:30    289s]               Est.  stn bbox = 4.050e+06 (2.26e+06 1.79e+06)
[12/06 22:50:30    289s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 2826.3M
[12/06 22:50:30    289s] Iteration  8: Total net bbox = 2.388e+06 (1.38e+06 1.01e+06)
[12/06 22:50:30    289s]               Est.  stn bbox = 4.050e+06 (2.26e+06 1.79e+06)
[12/06 22:50:30    289s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2826.3M
[12/06 22:50:42    324s] Starting Early Global Route rough congestion estimation: mem = 2826.3M
[12/06 22:50:42    324s] (I)       Reading DB...
[12/06 22:50:42    324s] (I)       before initializing RouteDB syMemory usage = 2826.3 MB
[12/06 22:50:42    324s] (I)       congestionReportName   : 
[12/06 22:50:42    324s] (I)       layerRangeFor2DCongestion : 
[12/06 22:50:42    324s] (I)       buildTerm2TermWires    : 1
[12/06 22:50:42    324s] (I)       doTrackAssignment      : 1
[12/06 22:50:42    324s] (I)       dumpBookshelfFiles     : 0
[12/06 22:50:42    324s] (I)       numThreads             : 4
[12/06 22:50:42    324s] (I)       bufferingAwareRouting  : false
[12/06 22:50:42    324s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:50:42    324s] (I)       honorPin               : false
[12/06 22:50:42    324s] (I)       honorPinGuide          : true
[12/06 22:50:42    324s] (I)       honorPartition         : false
[12/06 22:50:42    324s] (I)       allowPartitionCrossover: false
[12/06 22:50:42    324s] (I)       honorSingleEntry       : true
[12/06 22:50:42    324s] (I)       honorSingleEntryStrong : true
[12/06 22:50:42    324s] (I)       handleViaSpacingRule   : false
[12/06 22:50:42    324s] (I)       handleEolSpacingRule   : false
[12/06 22:50:42    324s] (I)       PDConstraint           : none
[12/06 22:50:42    324s] (I)       expBetterNDRHandling   : false
[12/06 22:50:42    324s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:50:42    324s] (I)       routingEffortLevel     : 3
[12/06 22:50:42    324s] (I)       effortLevel            : standard
[12/06 22:50:42    324s] [NR-eGR] minRouteLayer          : 2
[12/06 22:50:42    324s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:50:42    324s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:50:42    324s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:50:42    324s] (I)       numRowsPerGCell        : 16
[12/06 22:50:42    324s] (I)       speedUpLargeDesign     : 0
[12/06 22:50:42    324s] (I)       multiThreadingTA       : 1
[12/06 22:50:42    324s] (I)       blkAwareLayerSwitching : 1
[12/06 22:50:42    324s] (I)       optimizationMode       : false
[12/06 22:50:42    324s] (I)       routeSecondPG          : false
[12/06 22:50:42    324s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:50:42    324s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:50:42    324s] (I)       punchThroughDistance   : 500.00
[12/06 22:50:42    324s] (I)       scenicBound            : 1.15
[12/06 22:50:42    324s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:50:42    324s] (I)       source-to-sink ratio   : 0.00
[12/06 22:50:42    324s] (I)       targetCongestionRatioH : 1.00
[12/06 22:50:42    324s] (I)       targetCongestionRatioV : 1.00
[12/06 22:50:42    324s] (I)       layerCongestionRatio   : 0.70
[12/06 22:50:42    324s] (I)       m1CongestionRatio      : 0.10
[12/06 22:50:42    324s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:50:42    324s] (I)       localRouteEffort       : 1.00
[12/06 22:50:42    324s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:50:42    324s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:50:42    324s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:50:42    324s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:50:42    324s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:50:42    324s] (I)       routeVias              : 
[12/06 22:50:42    324s] (I)       readTROption           : true
[12/06 22:50:42    324s] (I)       extraSpacingFactor     : 1.00
[12/06 22:50:42    324s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:50:42    324s] (I)       routeSelectedNetsOnly  : false
[12/06 22:50:42    324s] (I)       clkNetUseMaxDemand     : false
[12/06 22:50:42    324s] (I)       extraDemandForClocks   : 0
[12/06 22:50:42    324s] (I)       steinerRemoveLayers    : false
[12/06 22:50:42    324s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:50:42    324s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:50:42    324s] (I)       similarTopologyRoutingFast : false
[12/06 22:50:42    324s] (I)       spanningTreeRefinement : false
[12/06 22:50:42    324s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:50:42    324s] (I)       starting read tracks
[12/06 22:50:42    324s] (I)       build grid graph
[12/06 22:50:42    324s] (I)       build grid graph start
[12/06 22:50:42    324s] [NR-eGR] Layer1 has no routable track
[12/06 22:50:42    324s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:50:42    324s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:50:42    324s] (I)       build grid graph end
[12/06 22:50:42    324s] (I)       numViaLayers=9
[12/06 22:50:42    324s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:50:42    324s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:50:42    324s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:50:42    324s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:50:42    324s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:50:42    324s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:50:42    324s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:50:42    324s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:50:42    324s] (I)       end build via table
[12/06 22:50:42    324s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:50:42    324s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:50:42    324s] (I)       readDataFromPlaceDB
[12/06 22:50:42    324s] (I)       Read net information..
[12/06 22:50:42    324s] [NR-eGR] Read numTotalNets=74229  numIgnoredNets=0
[12/06 22:50:42    324s] (I)       Read testcase time = 0.010 seconds
[12/06 22:50:42    324s] 
[12/06 22:50:42    324s] (I)       read default dcut vias
[12/06 22:50:42    324s] (I)       Reading via VIA12A for layer: 0 
[12/06 22:50:42    324s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:50:42    324s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:50:42    324s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:50:42    324s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:50:42    324s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:50:42    324s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:50:42    324s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:50:42    324s] (I)       build grid graph start
[12/06 22:50:42    324s] (I)       build grid graph end
[12/06 22:50:42    324s] (I)       Model blockage into capacity
[12/06 22:50:42    324s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:50:42    325s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:50:42    325s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:50:42    325s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:50:42    325s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:50:42    325s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:50:42    325s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:50:42    325s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:50:42    325s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:50:42    325s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:50:42    325s] (I)       Modeling time = 0.020 seconds
[12/06 22:50:42    325s] 
[12/06 22:50:42    325s] (I)       Number of ignored nets = 0
[12/06 22:50:42    325s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:50:42    325s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:50:42    325s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:50:42    325s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:50:42    325s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:50:42    325s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:50:42    325s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:50:42    325s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:50:42    325s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:50:42    325s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:50:42    325s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2826.3 MB
[12/06 22:50:42    325s] (I)       Ndr track 0 does not exist
[12/06 22:50:42    325s] (I)       Layer1  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer2  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer3  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer4  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer5  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer6  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer7  viaCost=200.00
[12/06 22:50:42    325s] (I)       Layer8  viaCost=300.00
[12/06 22:50:42    325s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:50:42    325s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:50:42    325s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:50:42    325s] (I)       Site Width          :   320  (dbu)
[12/06 22:50:42    325s] (I)       Row Height          :  2880  (dbu)
[12/06 22:50:42    325s] (I)       GCell Width         : 46080  (dbu)
[12/06 22:50:42    325s] (I)       GCell Height        : 46080  (dbu)
[12/06 22:50:42    325s] (I)       grid                :    33    33     9
[12/06 22:50:42    325s] (I)       vertical capacity   :     0 46080     0 46080     0 46080     0 46080     0
[12/06 22:50:42    325s] (I)       horizontal capacity :     0     0 46080     0 46080     0 46080     0 46080
[12/06 22:50:42    325s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:50:42    325s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:50:42    325s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:50:42    325s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:50:42    325s] (I)       Num tracks per GCell: 164.57 144.00 144.00 144.00 144.00 144.00 144.00 144.00 51.20
[12/06 22:50:42    325s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:50:42    325s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:50:42    325s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:50:42    325s] (I)       --------------------------------------------------------
[12/06 22:50:42    325s] 
[12/06 22:50:42    325s] [NR-eGR] ============ Routing rule table ============
[12/06 22:50:42    325s] [NR-eGR] Rule id 0. Nets 74229 
[12/06 22:50:42    325s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:50:42    325s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:50:42    325s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:50:42    325s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:50:42    325s] [NR-eGR] ========================================
[12/06 22:50:42    325s] [NR-eGR] 
[12/06 22:50:42    325s] (I)       After initializing earlyGlobalRoute syMemory usage = 2826.3 MB
[12/06 22:50:42    325s] (I)       Loading and dumping file time : 0.40 seconds
[12/06 22:50:42    325s] (I)       ============= Initialization =============
[12/06 22:50:42    325s] (I)       numLocalWires=332578  numGlobalNetBranches=91790  numLocalNetBranches=74518
[12/06 22:50:42    325s] (I)       totalPins=308993  totalGlobalPin=88973 (28.79%)
[12/06 22:50:42    325s] (I)       total 2D Cap : 1066707 = (530089 H, 536618 V)
[12/06 22:50:42    325s] (I)       ============  Phase 1a Route ============
[12/06 22:50:42    325s] (I)       Phase 1a runs 0.02 seconds
[12/06 22:50:42    325s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/06 22:50:42    325s] (I)       Usage: 109085 = (57489 H, 51596 V) = (10.85% H, 9.62% V) = (2.649e+06um H, 2.378e+06um V)
[12/06 22:50:42    325s] (I)       
[12/06 22:50:42    325s] (I)       ============  Phase 1b Route ============
[12/06 22:50:42    325s] (I)       Usage: 109085 = (57489 H, 51596 V) = (10.85% H, 9.62% V) = (2.649e+06um H, 2.378e+06um V)
[12/06 22:50:42    325s] (I)       
[12/06 22:50:42    325s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/06 22:50:42    325s] 
[12/06 22:50:42    325s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 22:50:42    325s] Finished Early Global Route rough congestion estimation: mem = 2826.3M
[12/06 22:50:42    325s] earlyGlobalRoute rough estimation gcell size 16 row height
[12/06 22:50:42    325s] Congestion driven padding in post-place stage.
[12/06 22:50:43    325s] Congestion driven padding increases utilization from 0.788 to 0.788
[12/06 22:50:43    325s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 2826.3M
[12/06 22:50:44    327s] Global placement CDP skipped at cutLevel 9.
[12/06 22:50:44    327s] Iteration  9: Total net bbox = 2.721e+06 (1.51e+06 1.21e+06)
[12/06 22:50:44    327s]               Est.  stn bbox = 4.490e+06 (2.43e+06 2.06e+06)
[12/06 22:50:44    327s]               cpu = 0:00:37.4 real = 0:00:14.0 mem = 2826.3M
[12/06 22:50:44    327s] Iteration 10: Total net bbox = 2.721e+06 (1.51e+06 1.21e+06)
[12/06 22:50:44    327s]               Est.  stn bbox = 4.490e+06 (2.43e+06 2.06e+06)
[12/06 22:50:44    327s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2826.3M
[12/06 22:50:55    358s] Starting Early Global Route rough congestion estimation: mem = 2826.3M
[12/06 22:50:55    358s] (I)       Reading DB...
[12/06 22:50:55    358s] (I)       before initializing RouteDB syMemory usage = 2826.3 MB
[12/06 22:50:55    358s] (I)       congestionReportName   : 
[12/06 22:50:55    358s] (I)       layerRangeFor2DCongestion : 
[12/06 22:50:55    358s] (I)       buildTerm2TermWires    : 1
[12/06 22:50:55    358s] (I)       doTrackAssignment      : 1
[12/06 22:50:55    358s] (I)       dumpBookshelfFiles     : 0
[12/06 22:50:55    358s] (I)       numThreads             : 4
[12/06 22:50:55    358s] (I)       bufferingAwareRouting  : false
[12/06 22:50:55    358s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:50:55    358s] (I)       honorPin               : false
[12/06 22:50:55    358s] (I)       honorPinGuide          : true
[12/06 22:50:55    358s] (I)       honorPartition         : false
[12/06 22:50:55    358s] (I)       allowPartitionCrossover: false
[12/06 22:50:55    358s] (I)       honorSingleEntry       : true
[12/06 22:50:55    358s] (I)       honorSingleEntryStrong : true
[12/06 22:50:55    358s] (I)       handleViaSpacingRule   : false
[12/06 22:50:55    358s] (I)       handleEolSpacingRule   : false
[12/06 22:50:55    358s] (I)       PDConstraint           : none
[12/06 22:50:55    358s] (I)       expBetterNDRHandling   : false
[12/06 22:50:55    358s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:50:55    358s] (I)       routingEffortLevel     : 3
[12/06 22:50:55    358s] (I)       effortLevel            : standard
[12/06 22:50:55    358s] [NR-eGR] minRouteLayer          : 2
[12/06 22:50:55    358s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:50:55    358s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:50:55    358s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:50:55    358s] (I)       numRowsPerGCell        : 8
[12/06 22:50:55    358s] (I)       speedUpLargeDesign     : 0
[12/06 22:50:55    358s] (I)       multiThreadingTA       : 1
[12/06 22:50:55    358s] (I)       blkAwareLayerSwitching : 1
[12/06 22:50:55    358s] (I)       optimizationMode       : false
[12/06 22:50:55    358s] (I)       routeSecondPG          : false
[12/06 22:50:55    358s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:50:55    358s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:50:55    358s] (I)       punchThroughDistance   : 500.00
[12/06 22:50:55    358s] (I)       scenicBound            : 1.15
[12/06 22:50:55    358s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:50:55    358s] (I)       source-to-sink ratio   : 0.00
[12/06 22:50:55    358s] (I)       targetCongestionRatioH : 1.00
[12/06 22:50:55    358s] (I)       targetCongestionRatioV : 1.00
[12/06 22:50:55    358s] (I)       layerCongestionRatio   : 0.70
[12/06 22:50:55    358s] (I)       m1CongestionRatio      : 0.10
[12/06 22:50:55    358s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:50:55    358s] (I)       localRouteEffort       : 1.00
[12/06 22:50:55    358s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:50:55    358s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:50:55    358s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:50:55    358s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:50:55    358s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:50:55    358s] (I)       routeVias              : 
[12/06 22:50:55    358s] (I)       readTROption           : true
[12/06 22:50:55    358s] (I)       extraSpacingFactor     : 1.00
[12/06 22:50:55    358s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:50:55    358s] (I)       routeSelectedNetsOnly  : false
[12/06 22:50:55    358s] (I)       clkNetUseMaxDemand     : false
[12/06 22:50:55    358s] (I)       extraDemandForClocks   : 0
[12/06 22:50:55    358s] (I)       steinerRemoveLayers    : false
[12/06 22:50:55    358s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:50:55    358s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:50:55    358s] (I)       similarTopologyRoutingFast : false
[12/06 22:50:55    358s] (I)       spanningTreeRefinement : false
[12/06 22:50:55    358s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:50:55    358s] (I)       starting read tracks
[12/06 22:50:55    358s] (I)       build grid graph
[12/06 22:50:55    358s] (I)       build grid graph start
[12/06 22:50:55    358s] [NR-eGR] Layer1 has no routable track
[12/06 22:50:55    358s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:50:55    358s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:50:55    358s] (I)       build grid graph end
[12/06 22:50:55    358s] (I)       numViaLayers=9
[12/06 22:50:55    358s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:50:55    358s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:50:55    358s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:50:55    358s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:50:55    358s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:50:55    358s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:50:55    358s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:50:55    358s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:50:55    358s] (I)       end build via table
[12/06 22:50:56    358s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:50:56    358s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:50:56    358s] (I)       readDataFromPlaceDB
[12/06 22:50:56    358s] (I)       Read net information..
[12/06 22:50:56    358s] [NR-eGR] Read numTotalNets=74229  numIgnoredNets=0
[12/06 22:50:56    358s] (I)       Read testcase time = 0.020 seconds
[12/06 22:50:56    358s] 
[12/06 22:50:56    358s] (I)       read default dcut vias
[12/06 22:50:56    358s] (I)       Reading via VIA12A for layer: 0 
[12/06 22:50:56    358s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:50:56    358s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:50:56    358s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:50:56    358s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:50:56    358s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:50:56    358s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:50:56    358s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:50:56    358s] (I)       build grid graph start
[12/06 22:50:56    358s] (I)       build grid graph end
[12/06 22:50:56    358s] (I)       Model blockage into capacity
[12/06 22:50:56    358s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:50:56    358s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:50:56    358s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:50:56    358s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:50:56    358s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:50:56    358s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:50:56    358s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:50:56    358s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:50:56    358s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:50:56    358s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:50:56    358s] (I)       Modeling time = 0.040 seconds
[12/06 22:50:56    358s] 
[12/06 22:50:56    358s] (I)       Number of ignored nets = 0
[12/06 22:50:56    358s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:50:56    358s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:50:56    358s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:50:56    358s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:50:56    358s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:50:56    358s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:50:56    358s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:50:56    358s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:50:56    358s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:50:56    358s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:50:56    358s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2826.3 MB
[12/06 22:50:56    358s] (I)       Ndr track 0 does not exist
[12/06 22:50:56    358s] (I)       Layer1  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer2  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer3  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer4  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer5  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer6  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer7  viaCost=200.00
[12/06 22:50:56    358s] (I)       Layer8  viaCost=300.00
[12/06 22:50:56    358s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:50:56    358s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:50:56    358s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:50:56    358s] (I)       Site Width          :   320  (dbu)
[12/06 22:50:56    358s] (I)       Row Height          :  2880  (dbu)
[12/06 22:50:56    358s] (I)       GCell Width         : 23040  (dbu)
[12/06 22:50:56    358s] (I)       GCell Height        : 23040  (dbu)
[12/06 22:50:56    358s] (I)       grid                :    65    65     9
[12/06 22:50:56    358s] (I)       vertical capacity   :     0 23040     0 23040     0 23040     0 23040     0
[12/06 22:50:56    358s] (I)       horizontal capacity :     0     0 23040     0 23040     0 23040     0 23040
[12/06 22:50:56    358s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:50:56    358s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:50:56    358s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:50:56    358s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:50:56    358s] (I)       Num tracks per GCell: 82.29 72.00 72.00 72.00 72.00 72.00 72.00 72.00 25.60
[12/06 22:50:56    358s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:50:56    358s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:50:56    358s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:50:56    358s] (I)       --------------------------------------------------------
[12/06 22:50:56    358s] 
[12/06 22:50:56    358s] [NR-eGR] ============ Routing rule table ============
[12/06 22:50:56    358s] [NR-eGR] Rule id 0. Nets 74229 
[12/06 22:50:56    358s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:50:56    358s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:50:56    358s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:50:56    358s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:50:56    358s] [NR-eGR] ========================================
[12/06 22:50:56    358s] [NR-eGR] 
[12/06 22:50:56    358s] (I)       After initializing earlyGlobalRoute syMemory usage = 2826.3 MB
[12/06 22:50:56    358s] (I)       Loading and dumping file time : 0.42 seconds
[12/06 22:50:56    358s] (I)       ============= Initialization =============
[12/06 22:50:56    358s] (I)       numLocalWires=264264  numGlobalNetBranches=78469  numLocalNetBranches=53690
[12/06 22:50:56    358s] (I)       totalPins=308993  totalGlobalPin=137888 (44.62%)
[12/06 22:50:56    358s] (I)       total 2D Cap : 2096614 = (1041858 H, 1054756 V)
[12/06 22:50:56    358s] (I)       ============  Phase 1a Route ============
[12/06 22:50:56    358s] (I)       Phase 1a runs 0.04 seconds
[12/06 22:50:56    358s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[12/06 22:50:56    358s] (I)       Usage: 227792 = (121816 H, 105976 V) = (11.69% H, 10.05% V) = (2.807e+06um H, 2.442e+06um V)
[12/06 22:50:56    358s] (I)       
[12/06 22:50:56    358s] (I)       ============  Phase 1b Route ============
[12/06 22:50:56    358s] (I)       Usage: 227792 = (121816 H, 105976 V) = (11.69% H, 10.05% V) = (2.807e+06um H, 2.442e+06um V)
[12/06 22:50:56    358s] (I)       
[12/06 22:50:56    358s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/06 22:50:56    358s] 
[12/06 22:50:56    358s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 22:50:56    358s] Finished Early Global Route rough congestion estimation: mem = 2826.3M
[12/06 22:50:56    358s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/06 22:50:56    358s] Congestion driven padding in post-place stage.
[12/06 22:50:56    359s] Congestion driven padding increases utilization from 0.788 to 0.788
[12/06 22:50:56    359s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2826.3M
[12/06 22:50:57    360s] Global placement CDP skipped at cutLevel 11.
[12/06 22:50:58    361s] Iteration 11: Total net bbox = 2.726e+06 (1.52e+06 1.21e+06)
[12/06 22:50:58    361s]               Est.  stn bbox = 4.513e+06 (2.45e+06 2.06e+06)
[12/06 22:50:58    361s]               cpu = 0:00:33.5 real = 0:00:14.0 mem = 2826.3M
[12/06 22:50:58    361s] Iteration 12: Total net bbox = 2.726e+06 (1.52e+06 1.21e+06)
[12/06 22:50:58    361s]               Est.  stn bbox = 4.513e+06 (2.45e+06 2.06e+06)
[12/06 22:50:58    361s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2826.3M
[12/06 22:51:50    508s] Iteration 13: Total net bbox = 2.837e+06 (1.51e+06 1.33e+06)
[12/06 22:51:50    508s]               Est.  stn bbox = 4.564e+06 (2.41e+06 2.16e+06)
[12/06 22:51:50    508s]               cpu = 0:02:27 real = 0:00:52.0 mem = 2826.3M
[12/06 22:51:50    508s] Iteration 14: Total net bbox = 2.837e+06 (1.51e+06 1.33e+06)
[12/06 22:51:50    508s]               Est.  stn bbox = 4.564e+06 (2.41e+06 2.16e+06)
[12/06 22:51:50    508s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2826.3M
[12/06 22:51:50    508s] [adp] clock
[12/06 22:51:50    508s] [adp] weight, nr nets, wire length
[12/06 22:51:50    508s] [adp]      0        1  2931.563000
[12/06 22:51:50    508s] [adp] data
[12/06 22:51:50    508s] [adp] weight, nr nets, wire length
[12/06 22:51:50    508s] [adp]      0    74228  2834477.891000
[12/06 22:51:50    508s] [adp] 0.000000|0.000000|0.000000
[12/06 22:51:50    508s] Iteration 15: Total net bbox = 2.837e+06 (1.51e+06 1.33e+06)
[12/06 22:51:50    508s]               Est.  stn bbox = 4.564e+06 (2.41e+06 2.16e+06)
[12/06 22:51:50    508s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2826.3M
[12/06 22:51:50    508s] Finished Global Placement (cpu=0:06:06, real=0:02:27, mem=2826.3M)
[12/06 22:51:50    508s] Placement multithread real runtime: 0:02:27 with 4 threads.
[12/06 22:51:51    509s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/06 22:51:51    509s] Solver runtime cpu: 0:04:26 real: 0:01:29
[12/06 22:51:51    509s] Core Placement runtime cpu: 0:06:02 real: 0:02:21
[12/06 22:51:51    509s] OPERPROF: Starting DPlace-Init at level 1, MEM:1763.1M
[12/06 22:51:51    509s] #spOpts: mergeVia=F 
[12/06 22:51:52    509s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1763.1M
[12/06 22:51:52    509s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1763.1M
[12/06 22:51:52    509s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1763.1M
[12/06 22:51:52    509s] Core basic site is unit
[12/06 22:51:52    509s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:51:52    509s] Mark StBox On SiteArr starts
[12/06 22:51:52    511s] Mark StBox On SiteArr ends
[12/06 22:51:52    511s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.510, REAL:0.451, MEM:1763.1M
[12/06 22:51:52    511s] OPERPROF:       Starting CMU at level 4, MEM:1763.1M
[12/06 22:51:52    511s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1763.1M
[12/06 22:51:52    511s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.550, REAL:0.503, MEM:1763.1M
[12/06 22:51:52    511s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.550, REAL:0.504, MEM:1763.1M
[12/06 22:51:52    511s] [CPU] DPlace-Init (cpu=0:00:01.6, real=0:00:01.0, mem=1763.1MB).
[12/06 22:51:52    511s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.640, REAL:0.598, MEM:1763.1M
[12/06 22:51:52    511s] OPERPROF: Starting RefinePlace at level 1, MEM:1763.1M
[12/06 22:51:52    511s] *** Starting refinePlace (0:08:31 mem=1763.1M) ***
[12/06 22:51:52    511s] Total net bbox length = 2.837e+06 (1.512e+06 1.326e+06) (ext = 2.201e+04)
[12/06 22:51:52    511s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[12/06 22:51:52    511s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:51:52    511s] Starting refinePlace ...
[12/06 22:51:52    511s] powerDomain PD_CORE: bins with density >  0.75 = 5.21 % ( 141 / 2704 )
[12/06 22:51:52    511s] Density distribution unevenness ratio = 9.443%
[12/06 22:51:53    512s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 22:51:53    512s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1770.4MB) @(0:08:31 - 0:08:33).
[12/06 22:51:53    512s] Move report: preRPlace moves 73406 insts, mean move: 0.86 um, max move: 6.52 um
[12/06 22:51:53    512s] 	Max move on inst (U70274): (1429.91, 1023.64) --> (1427.84, 1019.20)
[12/06 22:51:53    512s] 	Length: 12 sites, height: 1 rows, site name: unit, cell type: MUX21X1
[12/06 22:51:53    512s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 22:51:53    512s] tweakage running in 4 threads.
[12/06 22:51:53    512s] Placement tweakage begins.
[12/06 22:51:54    513s] wire length = 5.689e+06
[12/06 22:51:59    523s] wire length = 5.672e+06
[12/06 22:52:00    523s] Placement tweakage ends.
[12/06 22:52:00    523s] Move report: tweak moves 10379 insts, mean move: 8.03 um, max move: 48.64 um
[12/06 22:52:00    523s] 	Max move on inst (U81125): (449.92, 892.48) --> (458.24, 852.16)
[12/06 22:52:00    523s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:10.7, real=0:00:07.0, mem=1783.3MB) @(0:08:33 - 0:08:44).
[12/06 22:52:01    524s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:52:01    524s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1783.3MB) @(0:08:44 - 0:08:45).
[12/06 22:52:01    524s] Move report: Detail placement moves 73406 insts, mean move: 1.92 um, max move: 49.62 um
[12/06 22:52:01    524s] 	Max move on inst (U81125): (449.83, 893.37) --> (458.24, 852.16)
[12/06 22:52:01    524s] 	Runtime: CPU: 0:00:13.4 REAL: 0:00:09.0 MEM: 1783.3MB
[12/06 22:52:01    524s] Statistics of distance of Instance movement in refine placement:
[12/06 22:52:01    524s]   maximum (X+Y) =        49.62 um
[12/06 22:52:01    524s]   inst (U81125) with max move: (449.828, 893.368) -> (458.24, 852.16)
[12/06 22:52:01    524s]   mean    (X+Y) =         1.92 um
[12/06 22:52:01    524s] Summary Report:
[12/06 22:52:01    524s] Instances move: 73406 (out of 73406 movable)
[12/06 22:52:01    524s] Instances flipped: 0
[12/06 22:52:01    524s] Mean displacement: 1.92 um
[12/06 22:52:01    524s] Max displacement: 49.62 um (Instance: U81125) (449.828, 893.368) -> (458.24, 852.16)
[12/06 22:52:01    524s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NOR2X0
[12/06 22:52:01    524s] Total instances moved : 73406
[12/06 22:52:01    524s] Total net bbox length = 2.830e+06 (1.507e+06 1.323e+06) (ext = 2.197e+04)
[12/06 22:52:01    524s] Runtime: CPU: 0:00:13.5 REAL: 0:00:09.0 MEM: 1783.3MB
[12/06 22:52:01    524s] [CPU] RefinePlace/total (cpu=0:00:13.5, real=0:00:09.0, mem=1783.3MB) @(0:08:31 - 0:08:45).
[12/06 22:52:01    524s] *** Finished refinePlace (0:08:45 mem=1783.3M) ***
[12/06 22:52:01    524s] OPERPROF: Finished RefinePlace at level 1, CPU:13.600, REAL:8.839, MEM:1783.3M
[12/06 22:52:01    525s] *** Finished Initial Placement (cpu=0:06:54, real=0:02:49, mem=1783.3M) ***
[12/06 22:52:01    525s] #spOpts: mergeVia=F 
[12/06 22:52:01    525s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1783.3M
[12/06 22:52:01    525s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1783.3M
[12/06 22:52:01    525s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1783.3M
[12/06 22:52:01    525s] Core basic site is unit
[12/06 22:52:01    525s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:52:01    525s] Mark StBox On SiteArr starts
[12/06 22:52:01    525s] Mark StBox On SiteArr ends
[12/06 22:52:01    525s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.700, REAL:0.241, MEM:1783.3M
[12/06 22:52:01    525s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.730, REAL:0.274, MEM:1783.3M
[12/06 22:52:01    525s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.730, REAL:0.274, MEM:1783.3M
[12/06 22:52:01    525s] powerDomain PD_CORE: bins with density >  0.75 = 5.14 % ( 139 / 2704 )
[12/06 22:52:01    525s] Density distribution unevenness ratio = 9.273%
[12/06 22:52:02    526s] Starting congestion repair ...
[12/06 22:52:02    526s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/06 22:52:02    526s] Starting Early Global Route congestion estimation: mem = 1783.3M
[12/06 22:52:02    526s] (I)       Reading DB...
[12/06 22:52:02    526s] (I)       before initializing RouteDB syMemory usage = 1840.3 MB
[12/06 22:52:02    526s] (I)       congestionReportName   : 
[12/06 22:52:02    526s] (I)       layerRangeFor2DCongestion : 
[12/06 22:52:02    526s] (I)       buildTerm2TermWires    : 1
[12/06 22:52:02    526s] (I)       doTrackAssignment      : 1
[12/06 22:52:02    526s] (I)       dumpBookshelfFiles     : 0
[12/06 22:52:02    526s] (I)       numThreads             : 4
[12/06 22:52:02    526s] (I)       bufferingAwareRouting  : false
[12/06 22:52:02    526s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:52:02    526s] (I)       honorPin               : false
[12/06 22:52:02    526s] (I)       honorPinGuide          : true
[12/06 22:52:02    526s] (I)       honorPartition         : false
[12/06 22:52:02    526s] (I)       allowPartitionCrossover: false
[12/06 22:52:02    526s] (I)       honorSingleEntry       : true
[12/06 22:52:02    526s] (I)       honorSingleEntryStrong : true
[12/06 22:52:02    526s] (I)       handleViaSpacingRule   : false
[12/06 22:52:02    526s] (I)       handleEolSpacingRule   : false
[12/06 22:52:02    526s] (I)       PDConstraint           : none
[12/06 22:52:02    526s] (I)       expBetterNDRHandling   : false
[12/06 22:52:02    526s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:52:02    526s] (I)       routingEffortLevel     : 3
[12/06 22:52:02    526s] (I)       effortLevel            : standard
[12/06 22:52:02    526s] [NR-eGR] minRouteLayer          : 2
[12/06 22:52:02    526s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:52:02    526s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:52:02    526s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:52:02    526s] (I)       numRowsPerGCell        : 1
[12/06 22:52:02    526s] (I)       speedUpLargeDesign     : 0
[12/06 22:52:02    526s] (I)       multiThreadingTA       : 1
[12/06 22:52:02    526s] (I)       blkAwareLayerSwitching : 1
[12/06 22:52:02    526s] (I)       optimizationMode       : false
[12/06 22:52:02    526s] (I)       routeSecondPG          : false
[12/06 22:52:02    526s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:52:02    526s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:52:02    526s] (I)       punchThroughDistance   : 500.00
[12/06 22:52:02    526s] (I)       scenicBound            : 1.15
[12/06 22:52:02    526s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:52:02    526s] (I)       source-to-sink ratio   : 0.00
[12/06 22:52:02    526s] (I)       targetCongestionRatioH : 1.00
[12/06 22:52:02    526s] (I)       targetCongestionRatioV : 1.00
[12/06 22:52:02    526s] (I)       layerCongestionRatio   : 0.70
[12/06 22:52:02    526s] (I)       m1CongestionRatio      : 0.10
[12/06 22:52:02    526s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:52:02    526s] (I)       localRouteEffort       : 1.00
[12/06 22:52:02    526s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:52:02    526s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:52:02    526s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:52:02    526s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:52:02    526s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:52:02    526s] (I)       routeVias              : 
[12/06 22:52:02    526s] (I)       readTROption           : true
[12/06 22:52:02    526s] (I)       extraSpacingFactor     : 1.00
[12/06 22:52:02    526s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:52:02    526s] (I)       routeSelectedNetsOnly  : false
[12/06 22:52:02    526s] (I)       clkNetUseMaxDemand     : false
[12/06 22:52:02    526s] (I)       extraDemandForClocks   : 0
[12/06 22:52:02    526s] (I)       steinerRemoveLayers    : false
[12/06 22:52:02    526s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:52:02    526s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:52:02    526s] (I)       similarTopologyRoutingFast : false
[12/06 22:52:02    526s] (I)       spanningTreeRefinement : false
[12/06 22:52:02    526s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:52:02    526s] (I)       starting read tracks
[12/06 22:52:02    526s] (I)       build grid graph
[12/06 22:52:02    526s] (I)       build grid graph start
[12/06 22:52:02    526s] [NR-eGR] Layer1 has no routable track
[12/06 22:52:02    526s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:52:02    526s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:52:02    526s] (I)       build grid graph end
[12/06 22:52:02    526s] (I)       numViaLayers=9
[12/06 22:52:02    526s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:52:02    526s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:52:02    526s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:52:02    526s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:52:02    526s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:52:02    526s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:52:02    526s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:52:02    526s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:52:02    526s] (I)       end build via table
[12/06 22:52:02    526s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:52:02    526s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:52:02    526s] (I)       readDataFromPlaceDB
[12/06 22:52:02    526s] (I)       Read net information..
[12/06 22:52:02    526s] [NR-eGR] Read numTotalNets=74229  numIgnoredNets=0
[12/06 22:52:02    526s] (I)       Read testcase time = 0.030 seconds
[12/06 22:52:02    526s] 
[12/06 22:52:02    526s] (I)       read default dcut vias
[12/06 22:52:02    526s] (I)       Reading via VIA12A for layer: 0 
[12/06 22:52:02    526s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:52:02    526s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:52:02    526s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:52:02    526s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:52:02    526s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:52:02    526s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:52:02    526s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:52:02    526s] (I)       build grid graph start
[12/06 22:52:02    526s] (I)       build grid graph end
[12/06 22:52:02    526s] (I)       Model blockage into capacity
[12/06 22:52:02    526s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:52:02    526s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:52:02    526s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:52:02    526s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:52:02    526s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:52:02    526s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:52:02    526s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:52:02    526s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:52:02    526s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:52:02    526s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:52:02    526s] (I)       Modeling time = 0.140 seconds
[12/06 22:52:02    526s] 
[12/06 22:52:02    526s] (I)       Number of ignored nets = 0
[12/06 22:52:02    526s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:52:02    526s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:52:02    526s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:52:02    526s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:52:02    526s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:52:02    526s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:52:02    526s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:52:02    526s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:52:02    526s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:52:02    526s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:52:02    526s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1852.2 MB
[12/06 22:52:02    526s] (I)       Ndr track 0 does not exist
[12/06 22:52:02    526s] (I)       Layer1  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer2  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer3  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer4  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer5  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer6  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer7  viaCost=200.00
[12/06 22:52:02    526s] (I)       Layer8  viaCost=300.00
[12/06 22:52:02    526s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:52:02    526s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:52:02    526s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:52:02    526s] (I)       Site Width          :   320  (dbu)
[12/06 22:52:02    526s] (I)       Row Height          :  2880  (dbu)
[12/06 22:52:02    526s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:52:02    526s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:52:02    526s] (I)       grid                :   520   520     9
[12/06 22:52:02    526s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:52:02    526s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:52:02    526s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:52:02    526s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:52:02    526s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:52:02    526s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:52:02    526s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:52:02    526s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:52:02    526s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:52:02    526s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:52:02    526s] (I)       --------------------------------------------------------
[12/06 22:52:02    526s] 
[12/06 22:52:02    526s] [NR-eGR] ============ Routing rule table ============
[12/06 22:52:02    526s] [NR-eGR] Rule id 0. Nets 74229 
[12/06 22:52:02    526s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:52:02    526s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:52:02    526s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:52:02    526s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:52:02    526s] [NR-eGR] ========================================
[12/06 22:52:02    526s] [NR-eGR] 
[12/06 22:52:02    526s] (I)       After initializing earlyGlobalRoute syMemory usage = 1852.2 MB
[12/06 22:52:02    526s] (I)       Loading and dumping file time : 0.60 seconds
[12/06 22:52:02    526s] (I)       ============= Initialization =============
[12/06 22:52:02    526s] (I)       totalPins=308993  totalGlobalPin=308299 (99.78%)
[12/06 22:52:02    526s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:52:02    526s] [NR-eGR] Layer group 1: route 74229 net(s) in layer range [2, 9]
[12/06 22:52:02    526s] (I)       ============  Phase 1a Route ============
[12/06 22:52:03    527s] (I)       Phase 1a runs 0.46 seconds
[12/06 22:52:03    527s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=2
[12/06 22:52:03    527s] (I)       Usage: 1899022 = (976461 H, 922561 V) = (11.65% H, 11.54% V) = (2.812e+06um H, 2.657e+06um V)
[12/06 22:52:03    527s] (I)       
[12/06 22:52:03    527s] (I)       ============  Phase 1b Route ============
[12/06 22:52:03    527s] (I)       Phase 1b runs 0.18 seconds
[12/06 22:52:03    527s] (I)       Usage: 1905310 = (981221 H, 924089 V) = (11.71% H, 11.56% V) = (2.826e+06um H, 2.661e+06um V)
[12/06 22:52:03    527s] (I)       
[12/06 22:52:03    527s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.46% V. EstWL: 5.487293e+06um
[12/06 22:52:03    527s] (I)       ============  Phase 1c Route ============
[12/06 22:52:03    527s] (I)       Level2 Grid: 104 x 104
[12/06 22:52:03    527s] (I)       Phase 1c runs 0.06 seconds
[12/06 22:52:03    527s] (I)       Usage: 1905314 = (981225 H, 924089 V) = (11.71% H, 11.56% V) = (2.826e+06um H, 2.661e+06um V)
[12/06 22:52:03    527s] (I)       
[12/06 22:52:03    527s] (I)       ============  Phase 1d Route ============
[12/06 22:52:03    527s] (I)       Phase 1d runs 0.10 seconds
[12/06 22:52:03    527s] (I)       Usage: 1905445 = (981312 H, 924133 V) = (11.71% H, 11.56% V) = (2.826e+06um H, 2.662e+06um V)
[12/06 22:52:03    527s] (I)       
[12/06 22:52:03    527s] (I)       ============  Phase 1e Route ============
[12/06 22:52:03    527s] (I)       Phase 1e runs 0.04 seconds
[12/06 22:52:03    527s] (I)       Usage: 1905445 = (981312 H, 924133 V) = (11.71% H, 11.56% V) = (2.826e+06um H, 2.662e+06um V)
[12/06 22:52:03    527s] (I)       
[12/06 22:52:03    527s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.34% V. EstWL: 5.487682e+06um
[12/06 22:52:03    527s] [NR-eGR] 
[12/06 22:52:03    527s] (I)       ============  Phase 1l Route ============
[12/06 22:52:04    528s] (I)       Phase 1l runs 0.61 seconds
[12/06 22:52:04    528s] (I)       
[12/06 22:52:04    528s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:52:04    528s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 22:52:04    528s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:52:04    528s] [NR-eGR] Layer            (1-4)           (5-8)          (9-10)    OverCon 
[12/06 22:52:04    528s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:52:04    528s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:04    528s] [NR-eGR] Layer2   23196( 8.65%)    4196( 1.57%)      94( 0.04%)   (10.25%) 
[12/06 22:52:04    528s] [NR-eGR] Layer3       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:04    528s] [NR-eGR] Layer4    1503( 0.56%)      38( 0.01%)       0( 0.00%)   ( 0.57%) 
[12/06 22:52:04    528s] [NR-eGR] Layer5       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:04    528s] [NR-eGR] Layer6      67( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[12/06 22:52:04    528s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:04    528s] [NR-eGR] Layer8       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:04    528s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:04    528s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:52:04    528s] [NR-eGR] Total    24772( 1.19%)    4234( 0.20%)      94( 0.00%)   ( 1.40%) 
[12/06 22:52:04    528s] [NR-eGR] 
[12/06 22:52:04    528s] (I)       Total Global Routing Runtime: 1.99 seconds
[12/06 22:52:04    528s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:52:04    528s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.32% V
[12/06 22:52:04    528s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.54% V
[12/06 22:52:04    528s] Early Global Route congestion estimation runtime: 2.65 seconds, mem = 1852.2M
[12/06 22:52:04    528s] [hotspot] +------------+---------------+---------------+
[12/06 22:52:04    528s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 22:52:04    528s] [hotspot] +------------+---------------+---------------+
[12/06 22:52:04    528s] [hotspot] | normalized |          0.52 |          4.34 |
[12/06 22:52:04    528s] [hotspot] +------------+---------------+---------------+
[12/06 22:52:04    528s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 4.34 (area is in unit of 4 std-cell row bins)
[12/06 22:52:04    528s] [hotspot] max/total 0.52/4.34, big hotspot (>10) total 0.00
[12/06 22:52:04    528s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] [hotspot] |  1  |   970.24     2.56  1431.04   279.04 |        2.43   |
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] [hotspot] |  2  |   509.44     2.56   878.08   325.12 |        1.04   |
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] [hotspot] |  3  |   970.24     2.56  1108.48   186.88 |        0.52   |
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] [hotspot] |  4  |   509.44    48.64   601.60   140.80 |        0.17   |
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] [hotspot] |  5  |   924.16   325.12  1016.32   417.28 |        0.17   |
[12/06 22:52:04    528s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:52:04    528s] Top 5 hotspots total area: 4.34
[12/06 22:52:04    528s] Skipped repairing congestion.
[12/06 22:52:04    528s] Starting Early Global Route wiring: mem = 1852.2M
[12/06 22:52:04    528s] (I)       ============= track Assignment ============
[12/06 22:52:04    528s] (I)       extract Global 3D Wires
[12/06 22:52:04    528s] (I)       Extract Global WL : time=0.04
[12/06 22:52:04    528s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 22:52:04    528s] (I)       Initialization real time=0.00 seconds
[12/06 22:52:04    528s] (I)       Run Multi-thread track assignment
[12/06 22:52:05    530s] (I)       merging nets...
[12/06 22:52:05    530s] (I)       merging nets done
[12/06 22:52:05    531s] (I)       Kernel real time=0.62 seconds
[12/06 22:52:05    531s] (I)       End Greedy Track Assignment
[12/06 22:52:05    531s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:52:05    531s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 308906
[12/06 22:52:05    531s] [NR-eGR] Layer2(M2)(V) length: 6.120377e+05um, number of vias: 415571
[12/06 22:52:05    531s] [NR-eGR] Layer3(M3)(H) length: 1.896535e+06um, number of vias: 130418
[12/06 22:52:05    531s] [NR-eGR] Layer4(M4)(V) length: 1.097735e+06um, number of vias: 38704
[12/06 22:52:05    531s] [NR-eGR] Layer5(M5)(H) length: 8.556354e+05um, number of vias: 31911
[12/06 22:52:05    531s] [NR-eGR] Layer6(M6)(V) length: 8.025634e+05um, number of vias: 4213
[12/06 22:52:05    531s] [NR-eGR] Layer7(M7)(H) length: 1.013028e+05um, number of vias: 3509
[12/06 22:52:05    531s] [NR-eGR] Layer8(M8)(V) length: 2.120608e+05um, number of vias: 36
[12/06 22:52:05    531s] [NR-eGR] Layer9(M9)(H) length: 8.182400e+02um, number of vias: 0
[12/06 22:52:05    531s] [NR-eGR] Total length: 5.578688e+06um, number of vias: 933268
[12/06 22:52:05    531s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:52:05    531s] [NR-eGR] Total clock nets wire length: 2.062598e+05um 
[12/06 22:52:05    531s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:52:05    531s] Early Global Route wiring runtime: 3.12 seconds, mem = 1852.2M
[12/06 22:52:05    531s] End of congRepair (cpu=0:00:05.8, real=0:00:03.0)
[12/06 22:52:06    532s] **placeDesign ... cpu = 0: 7: 8, real = 0: 3: 0, mem = 1784.0M **
[12/06 22:52:06    532s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 22:52:06    532s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 22:52:06    532s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1784.0M
[12/06 22:52:06    532s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1784.0M
[12/06 22:52:06    532s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1784.0M
[12/06 22:52:06    532s] Core basic site is unit
[12/06 22:52:06    532s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:52:06    532s] Mark StBox On SiteArr starts
[12/06 22:52:07    534s] Mark StBox On SiteArr ends
[12/06 22:52:07    534s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.330, REAL:0.399, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.360, REAL:0.437, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.360, REAL:0.437, MEM:1784.0M
[12/06 22:52:07    534s] #spOpts: mergeVia=F 
[12/06 22:52:07    534s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.048, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.048, MEM:1784.0M
[12/06 22:52:07    534s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/06 22:52:07    534s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/06 22:52:07    534s] [GPS-MSV] Related mode (msv/opt) setting
[12/06 22:52:07    534s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/06 22:52:07    534s] GigaOpt running with 4 threads.
[12/06 22:52:07    534s] Info: 4 threads available for lower-level modules during optimization.
[12/06 22:52:07    534s] OPERPROF: Starting DPlace-Init at level 1, MEM:1784.0M
[12/06 22:52:07    534s] #spOpts: mergeVia=F 
[12/06 22:52:07    534s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:       Starting CMU at level 4, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.054, MEM:1784.0M
[12/06 22:52:07    534s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.055, MEM:1784.0M
[12/06 22:52:07    534s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1784.0MB).
[12/06 22:52:07    534s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.154, MEM:1784.0M
[12/06 22:52:07    534s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/06 22:52:07    534s] 	Cell CGLNPRX2, site unit.
[12/06 22:52:07    534s] 	Cell CGLNPRX8, site unit.
[12/06 22:52:07    534s] 	Cell CGLNPSX16, site unit.
[12/06 22:52:07    534s] 	Cell CGLNPSX2, site unit.
[12/06 22:52:07    534s] 	Cell CGLNPSX4, site unit.
[12/06 22:52:07    534s] 	Cell CGLNPSX8, site unit.
[12/06 22:52:07    534s] 	Cell CGLPPRX2, site unit.
[12/06 22:52:07    534s] 	Cell CGLPPRX8, site unit.
[12/06 22:52:07    534s] 	Cell CGLPPSX16, site unit.
[12/06 22:52:07    534s] 	Cell CGLPPSX2, site unit.
[12/06 22:52:07    534s] 	Cell CGLPPSX4, site unit.
[12/06 22:52:07    534s] 	Cell CGLPPSX8, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENCLX1, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENCLX2, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENCLX4, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENCLX8, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENX1, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENX2, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENX4, site unit.
[12/06 22:52:07    534s] 	Cell LSDNENX8, site unit.
[12/06 22:52:07    534s] 	...
[12/06 22:52:07    534s] 	Reporting only the 20 first cells found...
[12/06 22:52:07    534s] .
[12/06 22:52:08    535s] Updating RC grid for preRoute extraction ...
[12/06 22:52:08    535s] Initializing multi-corner resistance tables ...
[12/06 22:52:08    535s] 
[12/06 22:52:08    535s] Creating Lib Analyzer ...
[12/06 22:52:08    535s]  Visiting view : func_wc
[12/06 22:52:08    535s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:08    535s]  Visiting view : func_tc
[12/06 22:52:08    535s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 22:52:08    535s]  Visiting view : test_wc
[12/06 22:52:08    535s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:08    535s]  Visiting view : hold_bc
[12/06 22:52:08    535s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 22:52:08    535s]  Visiting view : hold_tc
[12/06 22:52:08    535s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 22:52:08    535s]  Visiting view : hold_wc
[12/06 22:52:08    535s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:08    535s]  Setting StdDelay to 51.80
[12/06 22:52:08    535s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 22:52:08    535s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 22:52:08    535s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 22:52:08    535s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 22:52:08    535s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 22:52:08    535s] 
[12/06 22:52:08    535s] Creating Lib Analyzer, finished. 
[12/06 22:52:08    536s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/06 22:52:08    536s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/06 22:52:09    536s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1348.9M, totSessionCpu=0:08:56 **
[12/06 22:52:09    536s] Added -handlePreroute to trialRouteMode
[12/06 22:52:09    536s] *** optDesign -preCTS ***
[12/06 22:52:09    536s] DRC Margin: user margin 0.0; extra margin 0.2
[12/06 22:52:09    536s] Setup Target Slack: user slack 0; extra slack 0.1
[12/06 22:52:09    536s] Hold Target Slack: user slack 0
[12/06 22:52:09    536s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/06 22:52:09    536s] Type 'man IMPOPT-3195' for more detail.
[12/06 22:52:09    536s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1790.0M
[12/06 22:52:09    536s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1790.0M
[12/06 22:52:09    536s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.040, REAL:0.044, MEM:1790.0M
[12/06 22:52:09    536s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.045, MEM:1790.0M
[12/06 22:52:09    536s] Multi-VT timing optimization disabled based on library information.
[12/06 22:52:09    536s] Deleting Cell Server ...
[12/06 22:52:09    536s] Deleting Lib Analyzer.
[12/06 22:52:09    536s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 22:52:09    536s] Summary for sequential cells identification: 
[12/06 22:52:09    536s]   Identified SBFF number: 42
[12/06 22:52:09    536s]   Identified MBFF number: 0
[12/06 22:52:09    536s]   Identified SB Latch number: 0
[12/06 22:52:09    536s]   Identified MB Latch number: 0
[12/06 22:52:09    536s]   Not identified SBFF number: 0
[12/06 22:52:09    536s]   Not identified MBFF number: 0
[12/06 22:52:09    536s]   Not identified SB Latch number: 0
[12/06 22:52:09    536s]   Not identified MB Latch number: 0
[12/06 22:52:09    536s]   Number of sequential cells which are not FFs: 14
[12/06 22:52:09    536s] Creating Cell Server, finished. 
[12/06 22:52:09    536s] 
[12/06 22:52:09    536s]  Visiting view : func_wc
[12/06 22:52:09    536s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:09    536s]  Visiting view : func_tc
[12/06 22:52:09    536s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 22:52:09    536s]  Visiting view : test_wc
[12/06 22:52:09    536s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:09    536s]  Visiting view : hold_bc
[12/06 22:52:09    536s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 22:52:09    536s]  Visiting view : hold_tc
[12/06 22:52:09    536s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 22:52:09    536s]  Visiting view : hold_wc
[12/06 22:52:09    536s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:09    536s]  Setting StdDelay to 51.80
[12/06 22:52:09    536s] Deleting Cell Server ...
[12/06 22:52:09    536s] Start to check current routing status for nets...
[12/06 22:52:09    536s] All nets are already routed correctly.
[12/06 22:52:09    536s] End to check current routing status for nets (mem=1790.0M)
[12/06 22:52:09    536s] Extraction called for design 'NYQ' of instances=74428 and nets=74239 using extraction engine 'preRoute' .
[12/06 22:52:09    536s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 22:52:09    536s] Type 'man IMPEXT-3530' for more detail.
[12/06 22:52:09    536s] PreRoute RC Extraction called for design NYQ.
[12/06 22:52:09    536s] RC Extraction called in multi-corner(3) mode.
[12/06 22:52:09    536s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 22:52:09    536s] Type 'man IMPEXT-6197' for more detail.
[12/06 22:52:09    536s] RCMode: PreRoute
[12/06 22:52:09    536s]       RC Corner Indexes            0       1       2   
[12/06 22:52:09    536s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 22:52:09    536s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:52:09    536s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:52:09    536s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:52:09    536s] Shrink Factor                : 1.00000
[12/06 22:52:09    536s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 22:52:09    536s] Updating RC grid for preRoute extraction ...
[12/06 22:52:09    536s] Initializing multi-corner resistance tables ...
[12/06 22:52:10    537s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1790.016M)
[12/06 22:52:10    537s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1790.0M
[12/06 22:52:10    537s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1790.0M
[12/06 22:52:10    537s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1790.0M
[12/06 22:52:10    538s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.140, REAL:0.340, MEM:1790.0M
[12/06 22:52:10    538s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.170, REAL:0.369, MEM:1790.0M
[12/06 22:52:10    538s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.170, REAL:0.369, MEM:1790.0M
[12/06 22:52:10    538s] #################################################################################
[12/06 22:52:10    538s] # Design Stage: PreRoute
[12/06 22:52:10    538s] # Design Name: NYQ
[12/06 22:52:10    538s] # Design Mode: 90nm
[12/06 22:52:10    538s] # Analysis Mode: MMMC OCV 
[12/06 22:52:10    538s] # Parasitics Mode: No SPEF/RCDB
[12/06 22:52:10    538s] # Signoff Settings: SI Off 
[12/06 22:52:10    538s] #################################################################################
[12/06 22:52:11    541s] Topological Sorting (REAL = 0:00:00.0, MEM = 1856.2M, InitMEM = 1845.0M)
[12/06 22:52:12    543s] Calculate early delays in OCV mode...
[12/06 22:52:12    543s] Calculate late delays in OCV mode...
[12/06 22:52:12    543s] Calculate early delays in OCV mode...
[12/06 22:52:12    543s] Calculate late delays in OCV mode...
[12/06 22:52:12    543s] Calculate early delays in OCV mode...
[12/06 22:52:12    543s] Calculate late delays in OCV mode...
[12/06 22:52:12    543s] Start delay calculation (fullDC) (4 T). (MEM=1856.22)
[12/06 22:52:13    543s] AAE DB initialization (MEM=1931.66 CPU=0:00:00.1 REAL=0:00:01.0) 
[12/06 22:52:13    543s] Start AAE Lib Loading. (MEM=1931.66)
[12/06 22:52:13    543s] End AAE Lib Loading. (MEM=2122.4 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 22:52:13    543s] End AAE Lib Interpolated Model. (MEM=2122.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:52:13    543s] First Iteration Infinite Tw... 
[12/06 22:52:18    562s] Total number of fetched objects 99064
[12/06 22:52:21    571s] Total number of fetched objects 99064
[12/06 22:52:21    572s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/06 22:52:21    573s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 22:52:21    573s] End delay calculation. (MEM=2504.7 CPU=0:00:22.6 REAL=0:00:06.0)
[12/06 22:52:21    573s] End delay calculation (fullDC). (MEM=2401.33 CPU=0:00:30.1 REAL=0:00:09.0)
[12/06 22:52:21    573s] *** CDM Built up (cpu=0:00:34.7  real=0:00:11.0  mem= 2401.3M) ***
[12/06 22:52:23    578s] *** Done Building Timing Graph (cpu=0:00:40.1 real=0:00:13.0 totSessionCpu=0:09:39 mem=2369.3M)
[12/06 22:52:28    583s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -23.613 |
|           TNS (ns):| -3078.3 |
|    Violating Paths:|   264   |
|          All Paths:|  49763  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1359 (1359)    |   -2.782   |   1359 (1359)    |
|   max_tran     |  15540 (84794)   |  -83.894   |  16363 (86346)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.264%
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:19, mem = 1548.6M, totSessionCpu=0:09:44 **
[12/06 22:52:28    583s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/06 22:52:28    583s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:52:28    583s] ### Creating PhyDesignMc. totSessionCpu=0:09:44 mem=2088.1M
[12/06 22:52:28    583s] OPERPROF: Starting DPlace-Init at level 1, MEM:2088.1M
[12/06 22:52:28    583s] #spOpts: mergeVia=F 
[12/06 22:52:28    583s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2088.1M
[12/06 22:52:28    583s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2088.1M
[12/06 22:52:28    584s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.051, MEM:2088.1M
[12/06 22:52:28    584s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.052, MEM:2088.1M
[12/06 22:52:28    584s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2088.1MB).
[12/06 22:52:28    584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.151, MEM:2088.1M
[12/06 22:52:28    584s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:44 mem=2088.1M
[12/06 22:52:28    584s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:52:28    584s] ### Creating PhyDesignMc. totSessionCpu=0:09:44 mem=2112.1M
[12/06 22:52:28    584s] OPERPROF: Starting DPlace-Init at level 1, MEM:2112.1M
[12/06 22:52:28    584s] #spOpts: mergeVia=F 
[12/06 22:52:28    584s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2112.1M
[12/06 22:52:28    584s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2112.1M
[12/06 22:52:28    584s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.040, REAL:0.044, MEM:2112.1M
[12/06 22:52:28    584s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.045, MEM:2112.1M
[12/06 22:52:28    584s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2112.1MB).
[12/06 22:52:28    584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:2112.1M
[12/06 22:52:28    584s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=2112.1M
[12/06 22:52:28    585s] *** Starting optimizing excluded clock nets MEM= 2112.1M) ***
[12/06 22:52:28    585s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2112.1M) ***
[12/06 22:52:28    585s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 22:52:28    585s] Summary for sequential cells identification: 
[12/06 22:52:28    585s]   Identified SBFF number: 42
[12/06 22:52:28    585s]   Identified MBFF number: 0
[12/06 22:52:28    585s]   Identified SB Latch number: 0
[12/06 22:52:28    585s]   Identified MB Latch number: 0
[12/06 22:52:28    585s]   Not identified SBFF number: 0
[12/06 22:52:28    585s]   Not identified MBFF number: 0
[12/06 22:52:28    585s]   Not identified SB Latch number: 0
[12/06 22:52:28    585s]   Not identified MB Latch number: 0
[12/06 22:52:28    585s]   Number of sequential cells which are not FFs: 14
[12/06 22:52:28    585s] Creating Cell Server, finished. 
[12/06 22:52:28    585s] 
[12/06 22:52:28    585s]  Visiting view : func_wc
[12/06 22:52:28    585s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:28    585s]  Visiting view : func_tc
[12/06 22:52:28    585s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/06 22:52:28    585s]  Visiting view : test_wc
[12/06 22:52:28    585s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:28    585s]  Visiting view : hold_bc
[12/06 22:52:28    585s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 22:52:28    585s]  Visiting view : hold_tc
[12/06 22:52:28    585s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/06 22:52:28    585s]  Visiting view : hold_wc
[12/06 22:52:28    585s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 22:52:28    585s]  Setting StdDelay to 51.80
[12/06 22:52:29    585s] The useful skew maximum allowed delay is: 0.3
[12/06 22:52:32    590s] 
[12/06 22:52:32    590s] Views Dominance Info:
[12/06 22:52:32    590s]  func_wc
[12/06 22:52:32    590s]   Dominating WNS: -23.7134ns
[12/06 22:52:32    590s]   Dominating TNS: 3104.7509ns
[12/06 22:52:32    590s]   Dominating nodes: 284
[12/06 22:52:32    590s]   Dominating failing nodes: 264
[12/06 22:52:32    590s]  func_tc
[12/06 22:52:32    590s]   Dominating WNS: 0.0000ns
[12/06 22:52:32    590s]   Dominating TNS: 0.0000ns
[12/06 22:52:32    590s]   Dominating nodes: 0
[12/06 22:52:32    590s]   Dominating failing nodes: 0
[12/06 22:52:32    590s]  test_wc
[12/06 22:52:32    590s]   Dominating WNS: 0.0000ns
[12/06 22:52:32    590s]   Dominating TNS: 0.0000ns
[12/06 22:52:32    590s]   Dominating nodes: 0
[12/06 22:52:32    590s]   Dominating failing nodes: 0
[12/06 22:52:33    595s] 
[12/06 22:52:33    595s] Optimization is working on the following views:
[12/06 22:52:33    595s]   Setup views: func_wc 
[12/06 22:52:33    595s]   Hold  views: hold_bc hold_tc hold_wc 
[12/06 22:52:34    595s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:52:34    595s] ### Creating LA Mngr. totSessionCpu=0:09:55 mem=2082.1M
[12/06 22:52:34    595s] ### Creating LA Mngr, finished. totSessionCpu=0:09:56 mem=2118.1M
[12/06 22:52:34    595s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:52:34    595s] ### Creating PhyDesignMc. totSessionCpu=0:09:56 mem=2126.1M
[12/06 22:52:34    595s] OPERPROF: Starting DPlace-Init at level 1, MEM:2126.1M
[12/06 22:52:34    595s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2126.1M
[12/06 22:52:34    595s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2126.1M
[12/06 22:52:34    595s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.040, REAL:0.045, MEM:2126.1M
[12/06 22:52:34    595s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.045, MEM:2126.1M
[12/06 22:52:34    596s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2126.1MB).
[12/06 22:52:34    596s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.140, MEM:2126.1M
[12/06 22:52:35    596s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:56 mem=2126.1M
[12/06 22:52:35    596s] ### Creating LA Mngr. totSessionCpu=0:09:56 mem=2126.1M
[12/06 22:52:35    596s] ### Creating LA Mngr, finished. totSessionCpu=0:09:56 mem=2126.1M
[12/06 22:52:35    596s] 
[12/06 22:52:35    596s] Footprint cell infomation for calculating maxBufDist
[12/06 22:52:35    596s] *info: There are 4 candidate Buffer cells
[12/06 22:52:35    596s] *info: There are 10 candidate Inverter cells
[12/06 22:52:35    596s] 
[12/06 22:52:35    597s] 
[12/06 22:52:35    597s] Creating Lib Analyzer ...
[12/06 22:52:35    597s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 22:52:35    597s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 22:52:35    597s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 22:52:35    597s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 22:52:35    597s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 22:52:35    597s] 
[12/06 22:52:36    597s] Creating Lib Analyzer, finished. 
[12/06 22:52:36    597s] 
[12/06 22:52:36    597s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 22:52:36    597s] ### Creating LA Mngr. totSessionCpu=0:09:58 mem=2265.2M
[12/06 22:52:36    597s] ### Creating LA Mngr, finished. totSessionCpu=0:09:58 mem=2265.2M
[12/06 22:52:39    602s] 
[12/06 22:52:39    602s] Netlist preparation processing... 
[12/06 22:52:39    602s] Removed 0 instance
[12/06 22:52:39    602s] *info: Marking 0 isolation instances dont touch
[12/06 22:52:39    602s] *info: Marking 0 level shifter instances dont touch
[12/06 22:52:39    603s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=2191.1M
[12/06 22:52:39    603s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=2191.1M
[12/06 22:52:39    603s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 22:52:39    603s] [NR-eGR] Started earlyGlobalRoute kernel
[12/06 22:52:39    603s] [NR-eGR] Initial Peak syMemory usage = 2191.1 MB
[12/06 22:52:39    603s] (I)       Reading DB...
[12/06 22:52:39    603s] (I)       Number of ignored instance 0
[12/06 22:52:39    603s] (I)       numMoveCells=73406, numMacros=0  numPads=87  numMultiRowHeightInsts=0
[12/06 22:52:39    603s] (I)       numNets=74229  ignoredNets=0
[12/06 22:52:39    603s] (I)       Identified Clock instances: Flop 24869, Clock buffer/inverter 0, Gate 0
[12/06 22:52:39    603s] (I)       before initializing RouteDB syMemory usage = 2264.6 MB
[12/06 22:52:39    603s] (I)       congestionReportName   : 
[12/06 22:52:39    603s] (I)       layerRangeFor2DCongestion : 
[12/06 22:52:39    603s] (I)       buildTerm2TermWires    : 1
[12/06 22:52:39    603s] (I)       doTrackAssignment      : 1
[12/06 22:52:39    603s] (I)       dumpBookshelfFiles     : 0
[12/06 22:52:39    603s] (I)       numThreads             : 4
[12/06 22:52:39    603s] (I)       bufferingAwareRouting  : true
[12/06 22:52:39    603s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:52:39    603s] (I)       honorPin               : false
[12/06 22:52:39    603s] (I)       honorPinGuide          : true
[12/06 22:52:39    603s] (I)       honorPartition         : false
[12/06 22:52:39    603s] (I)       allowPartitionCrossover: false
[12/06 22:52:39    603s] (I)       honorSingleEntry       : true
[12/06 22:52:39    603s] (I)       honorSingleEntryStrong : true
[12/06 22:52:39    603s] (I)       handleViaSpacingRule   : false
[12/06 22:52:39    603s] (I)       handleEolSpacingRule   : false
[12/06 22:52:39    603s] (I)       PDConstraint           : none
[12/06 22:52:39    603s] (I)       expBetterNDRHandling   : false
[12/06 22:52:39    603s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:52:39    603s] (I)       routingEffortLevel     : 3
[12/06 22:52:39    603s] (I)       effortLevel            : standard
[12/06 22:52:39    603s] [NR-eGR] minRouteLayer          : 2
[12/06 22:52:39    603s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:52:39    603s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:52:39    603s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:52:39    603s] (I)       numRowsPerGCell        : 1
[12/06 22:52:39    603s] (I)       speedUpLargeDesign     : 0
[12/06 22:52:39    603s] (I)       multiThreadingTA       : 1
[12/06 22:52:39    603s] (I)       blkAwareLayerSwitching : 1
[12/06 22:52:39    603s] (I)       optimizationMode       : false
[12/06 22:52:39    603s] (I)       routeSecondPG          : false
[12/06 22:52:39    603s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:52:39    603s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:52:39    603s] (I)       punchThroughDistance   : 544.64
[12/06 22:52:39    603s] (I)       scenicBound            : 1.15
[12/06 22:52:39    603s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:52:39    603s] (I)       source-to-sink ratio   : 0.30
[12/06 22:52:39    603s] (I)       targetCongestionRatioH : 1.00
[12/06 22:52:39    603s] (I)       targetCongestionRatioV : 1.00
[12/06 22:52:39    603s] (I)       layerCongestionRatio   : 0.70
[12/06 22:52:39    603s] (I)       m1CongestionRatio      : 0.10
[12/06 22:52:39    603s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:52:39    603s] (I)       localRouteEffort       : 1.00
[12/06 22:52:39    603s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:52:39    603s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:52:39    603s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:52:39    603s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:52:39    603s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:52:39    603s] (I)       routeVias              : 
[12/06 22:52:39    603s] (I)       readTROption           : true
[12/06 22:52:39    603s] (I)       extraSpacingFactor     : 1.00
[12/06 22:52:39    603s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:52:39    603s] (I)       routeSelectedNetsOnly  : false
[12/06 22:52:39    603s] (I)       clkNetUseMaxDemand     : false
[12/06 22:52:39    603s] (I)       extraDemandForClocks   : 0
[12/06 22:52:39    603s] (I)       steinerRemoveLayers    : false
[12/06 22:52:39    603s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:52:39    603s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:52:39    603s] (I)       similarTopologyRoutingFast : false
[12/06 22:52:39    603s] (I)       spanningTreeRefinement : false
[12/06 22:52:39    603s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:52:39    603s] (I)       starting read tracks
[12/06 22:52:39    603s] (I)       build grid graph
[12/06 22:52:39    603s] (I)       build grid graph start
[12/06 22:52:39    603s] [NR-eGR] Layer1 has no routable track
[12/06 22:52:39    603s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:52:39    603s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:52:39    603s] (I)       build grid graph end
[12/06 22:52:39    603s] (I)       numViaLayers=9
[12/06 22:52:39    603s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:52:39    603s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:52:39    603s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:52:39    603s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:52:39    603s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:52:39    603s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:52:39    603s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:52:39    603s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:52:39    603s] (I)       end build via table
[12/06 22:52:39    603s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:52:39    603s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:52:40    603s] (I)       readDataFromPlaceDB
[12/06 22:52:40    603s] (I)       Read net information..
[12/06 22:52:40    603s] [NR-eGR] Read numTotalNets=74229  numIgnoredNets=0
[12/06 22:52:40    603s] (I)       Read testcase time = 0.020 seconds
[12/06 22:52:40    603s] 
[12/06 22:52:40    603s] (I)       read default dcut vias
[12/06 22:52:40    603s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:52:40    603s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:52:40    603s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:52:40    603s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:52:40    603s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:52:40    603s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:52:40    603s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:52:40    603s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:52:40    603s] (I)       build grid graph start
[12/06 22:52:40    603s] (I)       build grid graph end
[12/06 22:52:40    603s] (I)       Model blockage into capacity
[12/06 22:52:40    603s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:52:40    603s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:52:40    603s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:52:40    603s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:52:40    603s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:52:40    603s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:52:40    603s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:52:40    603s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:52:40    603s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:52:40    603s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:52:40    603s] (I)       Modeling time = 0.130 seconds
[12/06 22:52:40    603s] 
[12/06 22:52:40    603s] (I)       Number of ignored nets = 0
[12/06 22:52:40    603s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:52:40    603s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:52:40    603s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:52:40    603s] (I)       Constructing bin map
[12/06 22:52:40    603s] (I)       Initialize bin information with width=5760 height=5760
[12/06 22:52:40    603s] (I)       Done constructing bin map
[12/06 22:52:40    603s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:52:40    603s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2276.5 MB
[12/06 22:52:40    603s] (I)       Ndr track 0 does not exist
[12/06 22:52:40    603s] (I)       Layer1  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer2  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer3  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer4  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer5  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer6  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer7  viaCost=200.00
[12/06 22:52:40    603s] (I)       Layer8  viaCost=300.00
[12/06 22:52:40    603s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:52:40    603s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:52:40    603s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:52:40    603s] (I)       Site Width          :   320  (dbu)
[12/06 22:52:40    603s] (I)       Row Height          :  2880  (dbu)
[12/06 22:52:40    603s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:52:40    603s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:52:40    603s] (I)       grid                :   520   520     9
[12/06 22:52:40    603s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:52:40    603s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:52:40    603s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:52:40    603s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:52:40    603s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:52:40    603s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:52:40    603s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:52:40    603s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:52:40    603s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:52:40    603s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:52:40    603s] (I)       --------------------------------------------------------
[12/06 22:52:40    603s] 
[12/06 22:52:40    603s] [NR-eGR] ============ Routing rule table ============
[12/06 22:52:40    603s] [NR-eGR] Rule id 0. Nets 74229 
[12/06 22:52:40    603s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:52:40    603s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:52:40    603s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:52:40    603s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:52:40    603s] [NR-eGR] ========================================
[12/06 22:52:40    603s] [NR-eGR] 
[12/06 22:52:40    603s] (I)       After initializing earlyGlobalRoute syMemory usage = 2276.5 MB
[12/06 22:52:40    603s] (I)       Loading and dumping file time : 0.65 seconds
[12/06 22:52:40    603s] (I)       ============= Initialization =============
[12/06 22:52:40    603s] (I)       totalPins=308993  totalGlobalPin=308299 (99.78%)
[12/06 22:52:40    603s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:52:40    603s] (I)       numBigBoxes = 0
[12/06 22:52:40    603s] [NR-eGR] Layer group 1: route 74229 net(s) in layer range [2, 9]
[12/06 22:52:40    603s] (I)       ============  Phase 1a Route ============
[12/06 22:52:40    604s] (I)       Phase 1a runs 0.43 seconds
[12/06 22:52:40    604s] (I)       blkAvoiding Routing :  time=0.05  numBlkSegs=2
[12/06 22:52:40    604s] (I)       Usage: 1953907 = (1000800 H, 953107 V) = (11.94% H, 11.92% V) = (2.882e+06um H, 2.745e+06um V)
[12/06 22:52:40    604s] (I)       
[12/06 22:52:40    604s] (I)       ============  Phase 1b Route ============
[12/06 22:52:41    604s] (I)       Phase 1b runs 0.17 seconds
[12/06 22:52:41    604s] (I)       Usage: 1962306 = (1007365 H, 954941 V) = (12.02% H, 11.94% V) = (2.901e+06um H, 2.750e+06um V)
[12/06 22:52:41    604s] (I)       
[12/06 22:52:41    604s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.26% V. EstWL: 5.651441e+06um
[12/06 22:52:41    604s] (I)       ============  Phase 1c Route ============
[12/06 22:52:41    604s] (I)       Level2 Grid: 104 x 104
[12/06 22:52:41    604s] (I)       Phase 1c runs 0.05 seconds
[12/06 22:52:41    604s] (I)       Usage: 1962312 = (1007371 H, 954941 V) = (12.02% H, 11.94% V) = (2.901e+06um H, 2.750e+06um V)
[12/06 22:52:41    604s] (I)       
[12/06 22:52:41    604s] (I)       ============  Phase 1d Route ============
[12/06 22:52:41    604s] (I)       Phase 1d runs 0.09 seconds
[12/06 22:52:41    604s] (I)       Usage: 1962545 = (1007517 H, 955028 V) = (12.02% H, 11.94% V) = (2.902e+06um H, 2.750e+06um V)
[12/06 22:52:41    604s] (I)       
[12/06 22:52:41    604s] (I)       ============  Phase 1e Route ============
[12/06 22:52:41    604s] (I)       Phase 1e runs 0.04 seconds
[12/06 22:52:41    604s] (I)       Usage: 1962545 = (1007517 H, 955028 V) = (12.02% H, 11.94% V) = (2.902e+06um H, 2.750e+06um V)
[12/06 22:52:41    604s] (I)       
[12/06 22:52:41    604s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.08% V. EstWL: 5.652130e+06um
[12/06 22:52:41    604s] [NR-eGR] 
[12/06 22:52:41    604s] (I)       ============  Phase 1l Route ============
[12/06 22:52:42    605s] (I)       Phase 1l runs 0.57 seconds
[12/06 22:52:42    605s] (I)       
[12/06 22:52:42    605s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:52:42    605s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 22:52:42    605s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:52:42    605s] [NR-eGR] Layer            (1-4)           (5-8)          (9-10)    OverCon 
[12/06 22:52:42    605s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:52:42    605s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:42    605s] [NR-eGR] Layer2   23209( 8.66%)    4041( 1.51%)      98( 0.04%)   (10.20%) 
[12/06 22:52:42    605s] [NR-eGR] Layer3       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:42    605s] [NR-eGR] Layer4    1636( 0.61%)      30( 0.01%)       0( 0.00%)   ( 0.62%) 
[12/06 22:52:42    605s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:42    605s] [NR-eGR] Layer6      70( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[12/06 22:52:42    605s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:42    605s] [NR-eGR] Layer8       8( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:42    605s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:52:42    605s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:52:42    605s] [NR-eGR] Total    24925( 1.20%)    4071( 0.20%)      98( 0.00%)   ( 1.40%) 
[12/06 22:52:42    605s] [NR-eGR] 
[12/06 22:52:42    605s] (I)       Total Global Routing Runtime: 1.91 seconds
[12/06 22:52:42    605s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:52:42    605s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.29% V
[12/06 22:52:42    605s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.49% V
[12/06 22:52:42    605s] (I)       ============= track Assignment ============
[12/06 22:52:42    605s] (I)       extract Global 3D Wires
[12/06 22:52:42    605s] (I)       Extract Global WL : time=0.03
[12/06 22:52:42    605s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 22:52:42    605s] (I)       Initialization real time=0.00 seconds
[12/06 22:52:42    605s] (I)       Run Multi-thread track assignment
[12/06 22:52:42    607s] (I)       merging nets...
[12/06 22:52:42    607s] (I)       merging nets done
[12/06 22:52:42    608s] (I)       Kernel real time=0.65 seconds
[12/06 22:52:42    608s] (I)       End Greedy Track Assignment
[12/06 22:52:43    608s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:52:43    608s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 308906
[12/06 22:52:43    608s] [NR-eGR] Layer2(M2)(V) length: 6.296984e+05um, number of vias: 413434
[12/06 22:52:43    608s] [NR-eGR] Layer3(M3)(H) length: 1.931151e+06um, number of vias: 130965
[12/06 22:52:43    608s] [NR-eGR] Layer4(M4)(V) length: 1.116635e+06um, number of vias: 39648
[12/06 22:52:43    608s] [NR-eGR] Layer5(M5)(H) length: 8.869311e+05um, number of vias: 32460
[12/06 22:52:43    608s] [NR-eGR] Layer6(M6)(V) length: 8.344692e+05um, number of vias: 4523
[12/06 22:52:43    608s] [NR-eGR] Layer7(M7)(H) length: 1.071229e+05um, number of vias: 3843
[12/06 22:52:43    608s] [NR-eGR] Layer8(M8)(V) length: 2.323941e+05um, number of vias: 71
[12/06 22:52:43    608s] [NR-eGR] Layer9(M9)(H) length: 3.302399e+03um, number of vias: 0
[12/06 22:52:43    608s] [NR-eGR] Total length: 5.741704e+06um, number of vias: 933850
[12/06 22:52:43    608s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:52:43    608s] [NR-eGR] Total clock nets wire length: 2.155662e+05um 
[12/06 22:52:43    608s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:52:43    609s] [NR-eGR] End Peak syMemory usage = 2257.7 MB
[12/06 22:52:43    609s] [NR-eGR] Early Global Router Kernel+IO runtime : 6.21 seconds
[12/06 22:52:43    609s] Extraction called for design 'NYQ' of instances=74428 and nets=74239 using extraction engine 'preRoute' .
[12/06 22:52:43    609s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 22:52:43    609s] Type 'man IMPEXT-3530' for more detail.
[12/06 22:52:43    609s] PreRoute RC Extraction called for design NYQ.
[12/06 22:52:43    609s] RC Extraction called in multi-corner(3) mode.
[12/06 22:52:43    609s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 22:52:43    609s] Type 'man IMPEXT-6197' for more detail.
[12/06 22:52:43    609s] RCMode: PreRoute
[12/06 22:52:43    609s]       RC Corner Indexes            0       1       2   
[12/06 22:52:43    609s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 22:52:43    609s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:52:43    609s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:52:43    609s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:52:43    609s] Shrink Factor                : 1.00000
[12/06 22:52:43    609s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 22:52:44    609s] Updating RC grid for preRoute extraction ...
[12/06 22:52:44    609s] Initializing multi-corner resistance tables ...
[12/06 22:52:44    609s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2257.723M)
[12/06 22:52:44    609s] #################################################################################
[12/06 22:52:44    609s] # Design Stage: PreRoute
[12/06 22:52:44    609s] # Design Name: NYQ
[12/06 22:52:44    609s] # Design Mode: 90nm
[12/06 22:52:44    609s] # Analysis Mode: MMMC OCV 
[12/06 22:52:44    609s] # Parasitics Mode: No SPEF/RCDB
[12/06 22:52:44    609s] # Signoff Settings: SI Off 
[12/06 22:52:44    609s] #################################################################################
[12/06 22:52:45    613s] Topological Sorting (REAL = 0:00:00.0, MEM = 2255.7M, InitMEM = 2255.7M)
[12/06 22:52:46    614s] Calculate early delays in OCV mode...
[12/06 22:52:46    614s] Calculate late delays in OCV mode...
[12/06 22:52:46    614s] Start delay calculation (fullDC) (4 T). (MEM=2255.72)
[12/06 22:52:46    614s] End AAE Lib Interpolated Model. (MEM=2283.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:52:49    626s] Total number of fetched objects 99064
[12/06 22:52:50    626s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/06 22:52:50    626s] End delay calculation. (MEM=2550.55 CPU=0:00:09.5 REAL=0:00:03.0)
[12/06 22:52:50    627s] End delay calculation (fullDC). (MEM=2550.55 CPU=0:00:12.7 REAL=0:00:04.0)
[12/06 22:52:50    627s] *** CDM Built up (cpu=0:00:17.1  real=0:00:06.0  mem= 2550.6M) ***
[12/06 22:52:53    634s] Deleting Lib Analyzer.
[12/06 22:52:53    634s] Begin: GigaOpt high fanout net optimization
[12/06 22:52:53    634s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:52:53    634s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:52:53    634s] ### Creating PhyDesignMc. totSessionCpu=0:10:35 mem=2550.6M
[12/06 22:52:53    634s] OPERPROF: Starting DPlace-Init at level 1, MEM:2550.6M
[12/06 22:52:53    634s] #spOpts: mergeVia=F 
[12/06 22:52:53    634s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2550.6M
[12/06 22:52:53    634s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2550.6M
[12/06 22:52:53    634s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2550.6M
[12/06 22:52:53    634s] Core basic site is unit
[12/06 22:52:53    634s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:52:53    634s] Mark StBox On SiteArr starts
[12/06 22:52:54    636s] Mark StBox On SiteArr ends
[12/06 22:52:54    636s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.240, REAL:0.374, MEM:2550.6M
[12/06 22:52:54    636s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.270, REAL:0.406, MEM:2550.6M
[12/06 22:52:54    636s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.270, REAL:0.406, MEM:2550.6M
[12/06 22:52:54    636s] [CPU] DPlace-Init (cpu=0:00:01.4, real=0:00:01.0, mem=2550.6MB).
[12/06 22:52:54    636s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.370, REAL:0.519, MEM:2550.6M
[12/06 22:52:54    636s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:36 mem=2550.6M
[12/06 22:52:54    636s] 
[12/06 22:52:54    636s] Creating Lib Analyzer ...
[12/06 22:52:54    636s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 22:52:54    637s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 22:52:54    637s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 22:52:54    637s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 22:52:54    637s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 22:52:54    637s] 
[12/06 22:52:55    637s] Creating Lib Analyzer, finished. 
[12/06 22:52:55    637s] 
[12/06 22:52:55    637s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/06 22:52:55    637s] ### Creating LA Mngr. totSessionCpu=0:10:37 mem=2550.6M
[12/06 22:52:55    637s] ### Creating LA Mngr, finished. totSessionCpu=0:10:37 mem=2550.6M
[12/06 22:52:57    641s] +----------+---------+--------+---------+------------+--------+
[12/06 22:52:57    641s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/06 22:52:57    641s] +----------+---------+--------+---------+------------+--------+
[12/06 22:52:57    641s] |    62.26%|        -| -25.007|-3389.556|   0:00:00.0| 2644.1M|
[12/06 22:52:57    641s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:52:57    641s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:52:57    641s] Info: violation cost 72.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 72.000000, glitch 0.000000)
[12/06 22:53:04    655s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:53:04    655s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:53:04    655s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:53:04    655s] |    62.81%|     1309| -25.007|-3389.543|   0:00:07.0| 2724.1M|
[12/06 22:53:04    655s] +----------+---------+--------+---------+------------+--------+
[12/06 22:53:04    655s] 
[12/06 22:53:04    655s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:14.5 real=0:00:07.0 mem=2724.1M) ***
[12/06 22:53:04    655s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:53:04    655s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:53:04    655s] **** End NDR-Layer Usage Statistics ****
[12/06 22:53:04    655s] End: GigaOpt high fanout net optimization
[12/06 22:53:04    655s] Begin: GigaOpt DRV Optimization
[12/06 22:53:04    656s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:53:04    656s] PhyDesignGrid: maxLocalDensity 3.00
[12/06 22:53:04    656s] ### Creating PhyDesignMc. totSessionCpu=0:10:56 mem=2614.6M
[12/06 22:53:04    656s] OPERPROF: Starting DPlace-Init at level 1, MEM:2614.6M
[12/06 22:53:04    656s] #spOpts: mergeVia=F 
[12/06 22:53:04    656s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2614.6M
[12/06 22:53:04    656s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2614.6M
[12/06 22:53:04    656s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.065, MEM:2614.6M
[12/06 22:53:04    656s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.065, MEM:2614.6M
[12/06 22:53:04    656s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2614.6MB).
[12/06 22:53:04    656s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.160, MEM:2614.6M
[12/06 22:53:05    656s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:57 mem=2614.6M
[12/06 22:53:05    657s] 
[12/06 22:53:05    657s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/06 22:53:05    657s] ### Creating LA Mngr. totSessionCpu=0:10:57 mem=2614.6M
[12/06 22:53:05    657s] ### Creating LA Mngr, finished. totSessionCpu=0:10:57 mem=2614.6M
[12/06 22:53:07    661s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:53:07    661s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 22:53:07    661s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:53:07    661s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 22:53:07    661s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:53:07    661s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:53:07    662s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:53:07    662s] Info: violation cost 3933779.500000 (cap = 8139.614746, tran = 3925520.500000, len = 0.000000, fanout load = 0.000000, fanout count = 126.000000, glitch 0.000000)
[12/06 22:53:07    662s] | 17086|105863|   -85.76|  1488|  1488|    -2.92|     0|     0|     0|     0|   -25.01| -3389.54|       0|       0|       0|  62.81|          |         |
[12/06 22:53:42    755s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:53:43    756s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:53:43    756s] Info: violation cost 0.555054 (cap = 0.000000, tran = 0.555054, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:53:43    756s] |    15|    89|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|    45.09|     0.00|    5661|       0|    1224|  64.92| 0:00:36.0|  2727.4M|
[12/06 22:53:43    757s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:53:43    757s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:53:43    757s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:53:43    757s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.09|     0.00|       8|       0|       8|  64.92| 0:00:00.0|  2727.4M|
[12/06 22:53:43    757s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:53:43    757s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:53:43    757s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:53:43    757s] **** End NDR-Layer Usage Statistics ****
[12/06 22:53:43    757s] 
[12/06 22:53:43    757s] *** Finish DRV Fixing (cpu=0:01:37 real=0:00:37.0 mem=2727.4M) ***
[12/06 22:53:43    757s] 
[12/06 22:53:43    758s] End: GigaOpt DRV Optimization
[12/06 22:53:43    758s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 22:53:43    758s] **optDesign ... cpu = 0:03:42, real = 0:01:34, mem = 1781.6M, totSessionCpu=0:12:38 **
[12/06 22:53:43    758s] Deleting Lib Analyzer.
[12/06 22:53:43    758s] Begin: GigaOpt Global Optimization
[12/06 22:53:43    758s] *info: use new DP (enabled)
[12/06 22:53:44    758s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:53:44    758s] PhyDesignGrid: maxLocalDensity 1.20
[12/06 22:53:44    758s] ### Creating PhyDesignMc. totSessionCpu=0:12:39 mem=2307.8M
[12/06 22:53:44    758s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.8M
[12/06 22:53:44    758s] #spOpts: mergeVia=F 
[12/06 22:53:44    758s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2307.8M
[12/06 22:53:44    758s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2307.8M
[12/06 22:53:44    758s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.070, REAL:0.072, MEM:2307.8M
[12/06 22:53:44    758s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.072, MEM:2307.8M
[12/06 22:53:44    758s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2307.8MB).
[12/06 22:53:44    758s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.202, MEM:2307.8M
[12/06 22:53:44    759s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:39 mem=2307.8M
[12/06 22:53:45    759s] 
[12/06 22:53:45    759s] Creating Lib Analyzer ...
[12/06 22:53:45    759s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 22:53:45    759s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 22:53:45    759s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 22:53:45    759s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 22:53:45    759s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 22:53:45    759s] 
[12/06 22:53:45    760s] Creating Lib Analyzer, finished. 
[12/06 22:53:45    760s] 
[12/06 22:53:45    760s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 22:53:45    760s] ### Creating LA Mngr. totSessionCpu=0:12:40 mem=2307.8M
[12/06 22:53:45    760s] ### Creating LA Mngr, finished. totSessionCpu=0:12:40 mem=2307.8M
[12/06 22:53:46    761s] *info: 1 clock net excluded
[12/06 22:53:46    761s] *info: 2 special nets excluded.
[12/06 22:53:46    761s] *info: 10 no-driver nets excluded.
[12/06 22:53:48    762s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/06 22:53:48    762s] Info: End MT loop @oiCellDelayCachingJob.
[12/06 22:53:48    763s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/06 22:53:48    763s] +--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
[12/06 22:53:48    763s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
[12/06 22:53:48    763s] +--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
[12/06 22:53:48    763s] |   0.000|   0.000|    64.92%|   0:00:00.0| 2709.3M|   func_wc|       NA| NA                                  |
[12/06 22:53:48    763s] +--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
[12/06 22:53:48    763s] 
[12/06 22:53:48    763s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2709.3M) ***
[12/06 22:53:48    763s] 
[12/06 22:53:48    763s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2709.3M) ***
[12/06 22:53:49    763s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:53:49    763s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:53:49    763s] **** End NDR-Layer Usage Statistics ****
[12/06 22:53:49    763s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/06 22:53:49    764s] End: GigaOpt Global Optimization
[12/06 22:53:49    764s] 
[12/06 22:53:49    764s] Active setup views:
[12/06 22:53:49    764s]  func_wc
[12/06 22:53:49    764s]   Dominating endpoints: 0
[12/06 22:53:49    764s]   Dominating TNS: -0.000
[12/06 22:53:49    764s] 
[12/06 22:53:49    764s] *** Timing Is met
[12/06 22:53:49    764s] *** Check timing (0:00:00.5)
[12/06 22:53:49    764s] Deleting Lib Analyzer.
[12/06 22:53:49    764s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:53:49    764s] ### Creating LA Mngr. totSessionCpu=0:12:45 mem=2305.8M
[12/06 22:53:49    764s] ### Creating LA Mngr, finished. totSessionCpu=0:12:45 mem=2305.8M
[12/06 22:53:49    764s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2305.8M
[12/06 22:53:49    764s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2305.8M
[12/06 22:53:49    765s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.070, REAL:0.069, MEM:2305.8M
[12/06 22:53:49    765s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.069, MEM:2305.8M
[12/06 22:53:49    765s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:53:49    765s] ### Creating PhyDesignMc. totSessionCpu=0:12:45 mem=2700.7M
[12/06 22:53:49    765s] OPERPROF: Starting DPlace-Init at level 1, MEM:2700.7M
[12/06 22:53:49    765s] #spOpts: mergeVia=F 
[12/06 22:53:50    765s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2700.7M
[12/06 22:53:50    765s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2700.7M
[12/06 22:53:50    765s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.047, MEM:2700.7M
[12/06 22:53:50    765s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.047, MEM:2700.7M
[12/06 22:53:50    765s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2700.7MB).
[12/06 22:53:50    765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.151, MEM:2700.7M
[12/06 22:53:50    765s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:46 mem=2700.7M
[12/06 22:53:50    765s] Begin: Area Reclaim Optimization
[12/06 22:53:50    765s] 
[12/06 22:53:50    765s] Creating Lib Analyzer ...
[12/06 22:53:50    765s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 22:53:50    765s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 22:53:50    765s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 22:53:50    765s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 22:53:50    765s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 22:53:50    765s] 
[12/06 22:53:50    765s] Creating Lib Analyzer, finished. 
[12/06 22:53:51    766s] 
[12/06 22:53:51    766s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 22:53:51    766s] ### Creating LA Mngr. totSessionCpu=0:12:47 mem=2702.7M
[12/06 22:53:51    766s] ### Creating LA Mngr, finished. totSessionCpu=0:12:47 mem=2702.7M
[12/06 22:53:52    767s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.92
[12/06 22:53:52    767s] +----------+---------+--------+--------+------------+--------+
[12/06 22:53:52    767s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/06 22:53:52    767s] +----------+---------+--------+--------+------------+--------+
[12/06 22:53:52    767s] |    64.92%|        -|   0.000|   0.000|   0:00:00.0| 2707.8M|
[12/06 22:53:52    767s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/06 22:53:52    768s] |    64.92%|        0|   0.000|   0.000|   0:00:00.0| 2707.8M|
[12/06 22:53:56    777s] |    64.89%|       61|   0.000|   0.000|   0:00:04.0| 2719.5M|
[12/06 22:53:57    780s] |    64.89%|        9|   0.000|   0.000|   0:00:01.0| 2719.5M|
[12/06 22:53:59    787s] |    64.88%|       74|   0.000|   0.000|   0:00:02.0| 2719.5M|
[12/06 22:53:59    787s] |    64.88%|        0|   0.000|   0.000|   0:00:00.0| 2719.5M|
[12/06 22:53:59    787s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/06 22:54:00    788s] |    64.88%|        0|   0.000|   0.000|   0:00:01.0| 2719.5M|
[12/06 22:54:00    788s] +----------+---------+--------+--------+------------+--------+
[12/06 22:54:00    788s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.88
[12/06 22:54:00    788s] 
[12/06 22:54:00    788s] ** Summary: Restruct = 0 Buffer Deletion = 46 Declone = 36 Resize = 66 **
[12/06 22:54:00    788s] --------------------------------------------------------------
[12/06 22:54:00    788s] |                                   | Total     | Sequential |
[12/06 22:54:00    788s] --------------------------------------------------------------
[12/06 22:54:00    788s] | Num insts resized                 |      66  |       0    |
[12/06 22:54:00    788s] | Num insts undone                  |       8  |       0    |
[12/06 22:54:00    788s] | Num insts Downsized               |      66  |       0    |
[12/06 22:54:00    788s] | Num insts Samesized               |       0  |       0    |
[12/06 22:54:00    788s] | Num insts Upsized                 |       0  |       0    |
[12/06 22:54:00    788s] | Num multiple commits+uncommits    |       0  |       -    |
[12/06 22:54:00    788s] --------------------------------------------------------------
[12/06 22:54:00    788s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:54:00    788s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:54:00    788s] **** End NDR-Layer Usage Statistics ****
[12/06 22:54:00    788s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:22.9) (real = 0:00:10.0) **
[12/06 22:54:00    788s] Executing incremental physical updates
[12/06 22:54:00    788s] Executing incremental physical updates
[12/06 22:54:00    788s] *** Finished Area Reclaim Optimization (cpu=0:00:23, real=0:00:10, mem=2316.95M, totSessionCpu=0:13:09).
[12/06 22:54:01    789s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2322.1M
[12/06 22:54:01    789s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2322.1M
[12/06 22:54:01    789s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.080, REAL:0.071, MEM:2322.1M
[12/06 22:54:01    789s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.071, MEM:2322.1M
[12/06 22:54:01    789s] **INFO: Flow update: Design is easy to close.
[12/06 22:54:02    790s] setup target slack: 0.1
[12/06 22:54:02    790s] extra slack: 0.1
[12/06 22:54:02    790s] std delay: 0.0518
[12/06 22:54:02    790s] real setup target slack: 0.0518
[12/06 22:54:02    790s] incrSKP preserve mode is on...
[12/06 22:54:02    790s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 22:54:02    790s] [NR-eGR] Started earlyGlobalRoute kernel
[12/06 22:54:02    790s] [NR-eGR] Initial Peak syMemory usage = 2322.1 MB
[12/06 22:54:02    790s] (I)       Reading DB...
[12/06 22:54:02    791s] (I)       before initializing RouteDB syMemory usage = 2401.1 MB
[12/06 22:54:02    791s] (I)       congestionReportName   : 
[12/06 22:54:02    791s] (I)       layerRangeFor2DCongestion : 
[12/06 22:54:02    791s] (I)       buildTerm2TermWires    : 0
[12/06 22:54:02    791s] (I)       doTrackAssignment      : 1
[12/06 22:54:02    791s] (I)       dumpBookshelfFiles     : 0
[12/06 22:54:02    791s] (I)       numThreads             : 4
[12/06 22:54:02    791s] (I)       bufferingAwareRouting  : false
[12/06 22:54:02    791s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:54:02    791s] (I)       honorPin               : false
[12/06 22:54:02    791s] (I)       honorPinGuide          : true
[12/06 22:54:02    791s] (I)       honorPartition         : false
[12/06 22:54:02    791s] (I)       allowPartitionCrossover: false
[12/06 22:54:02    791s] (I)       honorSingleEntry       : true
[12/06 22:54:02    791s] (I)       honorSingleEntryStrong : true
[12/06 22:54:02    791s] (I)       handleViaSpacingRule   : false
[12/06 22:54:02    791s] (I)       handleEolSpacingRule   : false
[12/06 22:54:02    791s] (I)       PDConstraint           : none
[12/06 22:54:02    791s] (I)       expBetterNDRHandling   : false
[12/06 22:54:02    791s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:54:02    791s] (I)       routingEffortLevel     : 3
[12/06 22:54:02    791s] (I)       effortLevel            : standard
[12/06 22:54:02    791s] [NR-eGR] minRouteLayer          : 2
[12/06 22:54:02    791s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:54:02    791s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:54:02    791s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:54:02    791s] (I)       numRowsPerGCell        : 1
[12/06 22:54:02    791s] (I)       speedUpLargeDesign     : 0
[12/06 22:54:02    791s] (I)       multiThreadingTA       : 1
[12/06 22:54:02    791s] (I)       blkAwareLayerSwitching : 1
[12/06 22:54:02    791s] (I)       optimizationMode       : false
[12/06 22:54:02    791s] (I)       routeSecondPG          : false
[12/06 22:54:02    791s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:54:02    791s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:54:02    791s] (I)       punchThroughDistance   : 500.00
[12/06 22:54:02    791s] (I)       scenicBound            : 1.15
[12/06 22:54:02    791s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:54:02    791s] (I)       source-to-sink ratio   : 0.00
[12/06 22:54:02    791s] (I)       targetCongestionRatioH : 1.00
[12/06 22:54:02    791s] (I)       targetCongestionRatioV : 1.00
[12/06 22:54:02    791s] (I)       layerCongestionRatio   : 0.70
[12/06 22:54:02    791s] (I)       m1CongestionRatio      : 0.10
[12/06 22:54:02    791s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:54:02    791s] (I)       localRouteEffort       : 1.00
[12/06 22:54:02    791s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:54:02    791s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:54:02    791s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:54:02    791s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:54:02    791s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:54:02    791s] (I)       routeVias              : 
[12/06 22:54:02    791s] (I)       readTROption           : true
[12/06 22:54:02    791s] (I)       extraSpacingFactor     : 1.00
[12/06 22:54:02    791s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:54:02    791s] (I)       routeSelectedNetsOnly  : false
[12/06 22:54:02    791s] (I)       clkNetUseMaxDemand     : false
[12/06 22:54:02    791s] (I)       extraDemandForClocks   : 0
[12/06 22:54:02    791s] (I)       steinerRemoveLayers    : false
[12/06 22:54:02    791s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:54:02    791s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:54:02    791s] (I)       similarTopologyRoutingFast : false
[12/06 22:54:02    791s] (I)       spanningTreeRefinement : false
[12/06 22:54:02    791s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:54:02    791s] (I)       starting read tracks
[12/06 22:54:02    791s] (I)       build grid graph
[12/06 22:54:02    791s] (I)       build grid graph start
[12/06 22:54:02    791s] [NR-eGR] Layer1 has no routable track
[12/06 22:54:02    791s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:54:02    791s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:54:02    791s] (I)       build grid graph end
[12/06 22:54:02    791s] (I)       numViaLayers=9
[12/06 22:54:02    791s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:54:02    791s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:54:02    791s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:54:02    791s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:54:02    791s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:54:02    791s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:54:02    791s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:54:02    791s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:54:02    791s] (I)       end build via table
[12/06 22:54:02    791s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:54:02    791s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:54:02    791s] (I)       readDataFromPlaceDB
[12/06 22:54:02    791s] (I)       Read net information..
[12/06 22:54:02    791s] [NR-eGR] Read numTotalNets=81125  numIgnoredNets=0
[12/06 22:54:02    791s] (I)       Read testcase time = 0.020 seconds
[12/06 22:54:02    791s] 
[12/06 22:54:02    791s] (I)       read default dcut vias
[12/06 22:54:02    791s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:54:02    791s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:54:02    791s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:54:02    791s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:54:02    791s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:54:02    791s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:54:02    791s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:54:02    791s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:54:02    791s] (I)       build grid graph start
[12/06 22:54:02    791s] (I)       build grid graph end
[12/06 22:54:02    791s] (I)       Model blockage into capacity
[12/06 22:54:02    791s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:54:03    791s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:54:03    791s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:54:03    791s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:54:03    791s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:54:03    791s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:54:03    791s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:54:03    791s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:54:03    791s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:54:03    791s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:54:03    791s] (I)       Modeling time = 0.140 seconds
[12/06 22:54:03    791s] 
[12/06 22:54:03    791s] (I)       Number of ignored nets = 0
[12/06 22:54:03    791s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:54:03    791s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:54:03    791s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:54:03    791s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:54:03    791s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:54:03    791s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:54:03    791s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:54:03    791s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:54:03    791s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:54:03    791s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:54:03    791s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2414.1 MB
[12/06 22:54:03    791s] (I)       Ndr track 0 does not exist
[12/06 22:54:03    791s] (I)       Layer1  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer2  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer3  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer4  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer5  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer6  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer7  viaCost=200.00
[12/06 22:54:03    791s] (I)       Layer8  viaCost=300.00
[12/06 22:54:03    791s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:54:03    791s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:54:03    791s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:54:03    791s] (I)       Site Width          :   320  (dbu)
[12/06 22:54:03    791s] (I)       Row Height          :  2880  (dbu)
[12/06 22:54:03    791s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:54:03    791s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:54:03    791s] (I)       grid                :   520   520     9
[12/06 22:54:03    791s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:54:03    791s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:54:03    791s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:54:03    791s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:54:03    791s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:54:03    791s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:54:03    791s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:54:03    791s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:54:03    791s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:54:03    791s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:54:03    791s] (I)       --------------------------------------------------------
[12/06 22:54:03    791s] 
[12/06 22:54:03    791s] [NR-eGR] ============ Routing rule table ============
[12/06 22:54:03    791s] [NR-eGR] Rule id 0. Nets 81125 
[12/06 22:54:03    791s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:54:03    791s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:54:03    791s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:54:03    791s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:54:03    791s] [NR-eGR] ========================================
[12/06 22:54:03    791s] [NR-eGR] 
[12/06 22:54:03    791s] (I)       After initializing earlyGlobalRoute syMemory usage = 2414.1 MB
[12/06 22:54:03    791s] (I)       Loading and dumping file time : 0.73 seconds
[12/06 22:54:03    791s] (I)       ============= Initialization =============
[12/06 22:54:03    791s] (I)       totalPins=322764  totalGlobalPin=318386 (98.64%)
[12/06 22:54:03    791s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:54:03    791s] [NR-eGR] Layer group 1: route 81125 net(s) in layer range [2, 9]
[12/06 22:54:03    791s] (I)       ============  Phase 1a Route ============
[12/06 22:54:03    791s] (I)       Phase 1a runs 0.42 seconds
[12/06 22:54:03    791s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=2
[12/06 22:54:03    791s] (I)       Usage: 1989535 = (1020220 H, 969315 V) = (12.17% H, 12.12% V) = (2.938e+06um H, 2.792e+06um V)
[12/06 22:54:03    791s] (I)       
[12/06 22:54:03    792s] (I)       ============  Phase 1b Route ============
[12/06 22:54:03    792s] (I)       Phase 1b runs 0.18 seconds
[12/06 22:54:03    792s] (I)       Usage: 1995950 = (1025047 H, 970903 V) = (12.23% H, 12.14% V) = (2.952e+06um H, 2.796e+06um V)
[12/06 22:54:03    792s] (I)       
[12/06 22:54:03    792s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.18% V. EstWL: 5.748336e+06um
[12/06 22:54:04    792s] (I)       ============  Phase 1c Route ============
[12/06 22:54:04    792s] (I)       Level2 Grid: 104 x 104
[12/06 22:54:04    792s] (I)       Phase 1c runs 0.06 seconds
[12/06 22:54:04    792s] (I)       Usage: 1995951 = (1025048 H, 970903 V) = (12.23% H, 12.14% V) = (2.952e+06um H, 2.796e+06um V)
[12/06 22:54:04    792s] (I)       
[12/06 22:54:04    792s] (I)       ============  Phase 1d Route ============
[12/06 22:54:04    792s] (I)       Phase 1d runs 0.09 seconds
[12/06 22:54:04    792s] (I)       Usage: 1996078 = (1025142 H, 970936 V) = (12.23% H, 12.14% V) = (2.952e+06um H, 2.796e+06um V)
[12/06 22:54:04    792s] (I)       
[12/06 22:54:04    792s] (I)       ============  Phase 1e Route ============
[12/06 22:54:04    792s] (I)       Phase 1e runs 0.03 seconds
[12/06 22:54:04    792s] (I)       Usage: 1996078 = (1025142 H, 970936 V) = (12.23% H, 12.14% V) = (2.952e+06um H, 2.796e+06um V)
[12/06 22:54:04    792s] (I)       
[12/06 22:54:04    792s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.08% V. EstWL: 5.748705e+06um
[12/06 22:54:04    792s] [NR-eGR] 
[12/06 22:54:04    792s] (I)       ============  Phase 1l Route ============
[12/06 22:54:04    793s] (I)       Phase 1l runs 0.54 seconds
[12/06 22:54:04    793s] (I)       
[12/06 22:54:04    793s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:54:04    793s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[12/06 22:54:04    793s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:54:04    793s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-17)    OverCon 
[12/06 22:54:04    793s] [NR-eGR] ---------------------------------------------------------------------------------
[12/06 22:54:04    793s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:54:05    793s] [NR-eGR] Layer2   24750( 9.23%)    5381( 2.01%)     273( 0.10%)      10( 0.00%)   (11.35%) 
[12/06 22:54:05    793s] [NR-eGR] Layer3       9( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:54:05    793s] [NR-eGR] Layer4    1817( 0.68%)      46( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.69%) 
[12/06 22:54:05    793s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:54:05    793s] [NR-eGR] Layer6      73( 0.03%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[12/06 22:54:05    793s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:54:05    793s] [NR-eGR] Layer8       5( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:54:05    793s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:54:05    793s] [NR-eGR] ---------------------------------------------------------------------------------
[12/06 22:54:05    793s] [NR-eGR] Total    26654( 1.28%)    5428( 0.26%)     273( 0.01%)      10( 0.00%)   ( 1.55%) 
[12/06 22:54:05    793s] [NR-eGR] 
[12/06 22:54:05    793s] (I)       Total Global Routing Runtime: 1.83 seconds
[12/06 22:54:05    793s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:54:05    793s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.45% V
[12/06 22:54:05    793s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.77% V
[12/06 22:54:05    793s] [NR-eGR] End Peak syMemory usage = 2414.1 MB
[12/06 22:54:05    793s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.61 seconds
[12/06 22:54:05    793s] [hotspot] +------------+---------------+---------------+
[12/06 22:54:05    793s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 22:54:05    793s] [hotspot] +------------+---------------+---------------+
[12/06 22:54:05    793s] [hotspot] | normalized |          0.52 |          5.20 |
[12/06 22:54:05    793s] [hotspot] +------------+---------------+---------------+
[12/06 22:54:05    793s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 5.20 (area is in unit of 4 std-cell row bins)
[12/06 22:54:05    793s] [hotspot] max/total 0.52/5.20, big hotspot (>10) total 0.00
[12/06 22:54:05    793s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] [hotspot] |  1  |  1200.64    94.72  1431.04   279.04 |        1.91   |
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] [hotspot] |  2  |   647.68     2.56   832.00   186.88 |        0.69   |
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] [hotspot] |  3  |  1016.32    48.64  1108.48   186.88 |        0.35   |
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] [hotspot] |  4  |   878.08   463.36  1016.32   555.52 |        0.35   |
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] [hotspot] |  5  |   509.44    48.64   601.60   140.80 |        0.17   |
[12/06 22:54:05    793s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:54:05    793s] Top 5 hotspots total area: 3.47
[12/06 22:54:05    793s] OPERPROF: Starting DPlace-Init at level 1, MEM:2414.1M
[12/06 22:54:05    793s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2414.1M
[12/06 22:54:05    793s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2414.1M
[12/06 22:54:05    793s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.049, MEM:2414.1M
[12/06 22:54:05    793s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.049, MEM:2414.1M
[12/06 22:54:05    793s] Apply auto density screen in post-place stage.
[12/06 22:54:05    793s] Auto density screen increases utilization from 0.649 to 0.649
[12/06 22:54:05    793s] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 2414.1M
[12/06 22:54:05    793s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2414.1MB).
[12/06 22:54:05    793s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.366, MEM:2414.1M
[12/06 22:54:05    793s] OPERPROF: Starting RefinePlace at level 1, MEM:2414.1M
[12/06 22:54:05    793s] *** Starting refinePlace (0:13:14 mem=2414.1M) ***
[12/06 22:54:05    793s] Total net bbox length = 4.459e+06 (2.306e+06 2.154e+06) (ext = 2.395e+04)
[12/06 22:54:05    793s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2414.1M
[12/06 22:54:05    794s] powerDomain PD_CORE: bins with density >  0.75 =   20 % ( 541 / 2704 )
[12/06 22:54:05    794s] Density distribution unevenness ratio = 9.364%
[12/06 22:54:05    794s] RPlace IncrNP: Rollback Lev = -5
[12/06 22:54:05    794s] RPlace: Density =1.037778, incremental np is triggered.
[12/06 22:54:05    794s] incrNP running in 4 threads.
[12/06 22:54:05    794s] incr SKP is on..., with optDC mode
[12/06 22:54:14    809s] Persistent padding is off here.
[12/06 22:54:14    809s] Congestion driven padding in post-place stage.
[12/06 22:54:17    812s] Congestion driven padding increases utilization from 0.808 to 0.810
[12/06 22:54:17    812s] Congestion driven padding runtime: cpu = 0:00:03.1 real = 0:00:03.0 mem = 2615.8M
[12/06 22:54:17    812s] limitMaxMove 0, priorityInstMaxMove -1
[12/06 22:54:17    812s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:54:18    813s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/06 22:54:18    813s] No instances found in the vector
[12/06 22:54:18    813s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2657.0M, DRC: 0)
[12/06 22:54:18    813s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:54:50    902s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/06 22:54:50    902s] No instances found in the vector
[12/06 22:54:50    902s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2888.0M, DRC: 0)
[12/06 22:54:50    902s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:55:42   1049s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/06 22:55:42   1049s] No instances found in the vector
[12/06 22:55:42   1049s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2892.9M, DRC: 0)
[12/06 22:55:42   1049s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:56:12   1134s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/06 22:56:12   1134s] No instances found in the vector
[12/06 22:56:12   1134s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2899.1M, DRC: 0)
[12/06 22:56:12   1134s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:56:40   1213s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/06 22:56:40   1213s] No instances found in the vector
[12/06 22:56:40   1213s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2905.2M, DRC: 0)
[12/06 22:56:40   1213s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:56:58   1262s] powerDomain PD_CORE: bins with density >  0.75 = 17.6 % ( 475 / 2704 )
[12/06 22:56:58   1262s] Density distribution unevenness ratio = 7.828%
[12/06 22:56:58   1262s] RPlace postIncrNP: Density = 1.037778 -> 0.848889.
[12/06 22:56:58   1262s] RPlace postIncrNP Info: Density distribution changes:
[12/06 22:56:58   1262s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/06 22:56:58   1262s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/06 22:56:58   1262s] [1.00 - 1.05] :	 2 (0.07%) -> 0 (0.00%)
[12/06 22:56:58   1262s] [0.95 - 1.00] :	 4 (0.15%) -> 0 (0.00%)
[12/06 22:56:58   1262s] [0.90 - 0.95] :	 5 (0.18%) -> 0 (0.00%)
[12/06 22:56:58   1262s] [0.85 - 0.90] :	 9 (0.33%) -> 0 (0.00%)
[12/06 22:56:58   1262s] [0.80 - 0.85] :	 64 (2.37%) -> 36 (1.33%)
[12/06 22:56:58   1262s] [CPU] RefinePlace/IncrNP (cpu=0:07:49, real=0:02:53, mem=2371.3MB) @(0:13:14 - 0:21:03).
[12/06 22:56:58   1262s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:468.860, REAL:172.794, MEM:2371.3M
[12/06 22:56:58   1262s] Move report: incrNP moves 80218 insts, mean move: 25.37 um, max move: 854.72 um
[12/06 22:56:58   1262s] 	Max move on inst (FE_OFC1566_PAR_In_DI_18): (814.72, 379.84) --> (343.04, 762.88)
[12/06 22:56:58   1262s] Move report: Timing Driven Placement moves 80218 insts, mean move: 25.37 um, max move: 854.72 um
[12/06 22:56:58   1262s] 	Max move on inst (FE_OFC1566_PAR_In_DI_18): (814.72, 379.84) --> (343.04, 762.88)
[12/06 22:56:58   1262s] 	Runtime: CPU: 0:07:49 REAL: 0:02:53 MEM: 2371.3MB
[12/06 22:56:58   1262s] Starting refinePlace ...
[12/06 22:56:58   1263s] powerDomain PD_CORE: bins with density >  0.75 = 17.5 % ( 473 / 2704 )
[12/06 22:56:58   1263s] Density distribution unevenness ratio = 7.826%
[12/06 22:56:59   1264s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 22:56:59   1264s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=2389.8MB) @(0:21:03 - 0:21:04).
[12/06 22:56:59   1264s] Move report: preRPlace moves 4796 insts, mean move: 0.88 um, max move: 6.08 um
[12/06 22:56:59   1264s] 	Max move on inst (U66501): (832.32, 806.08) --> (832.00, 800.32)
[12/06 22:56:59   1264s] 	Length: 12 sites, height: 1 rows, site name: unit, cell type: MUX21X1
[12/06 22:56:59   1264s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 22:56:59   1264s] tweakage running in 4 threads.
[12/06 22:56:59   1264s] Placement tweakage begins.
[12/06 22:57:00   1265s] wire length = 6.094e+06
[12/06 22:57:03   1273s] wire length = 6.054e+06
[12/06 22:57:03   1273s] Placement tweakage ends.
[12/06 22:57:03   1273s] Move report: tweak moves 14229 insts, mean move: 6.99 um, max move: 49.60 um
[12/06 22:57:03   1273s] 	Max move on inst (FE_OFC89_PAR_In_DI_21): (366.72, 258.88) --> (317.12, 258.88)
[12/06 22:57:03   1273s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.9, real=0:00:04.0, mem=2402.7MB) @(0:21:05 - 0:21:13).
[12/06 22:57:05   1274s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:57:05   1274s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:02.0, mem=2402.7MB) @(0:21:13 - 0:21:15).
[12/06 22:57:05   1274s] Move report: Detail placement moves 17950 insts, mean move: 5.72 um, max move: 49.60 um
[12/06 22:57:05   1274s] 	Max move on inst (FE_OFC89_PAR_In_DI_21): (366.72, 258.88) --> (317.12, 258.88)
[12/06 22:57:05   1274s] 	Runtime: CPU: 0:00:12.1 REAL: 0:00:07.0 MEM: 2402.7MB
[12/06 22:57:05   1274s] Statistics of distance of Instance movement in refine placement:
[12/06 22:57:05   1274s]   maximum (X+Y) =       854.72 um
[12/06 22:57:05   1274s]   inst (FE_OFC1566_PAR_In_DI_18) with max move: (814.72, 379.84) -> (343.04, 762.88)
[12/06 22:57:05   1274s]   mean    (X+Y) =        25.50 um
[12/06 22:57:05   1274s] Summary Report:
[12/06 22:57:05   1274s] Instances move: 80212 (out of 80302 movable)
[12/06 22:57:05   1274s] Instances flipped: 0
[12/06 22:57:05   1274s] Mean displacement: 25.50 um
[12/06 22:57:05   1274s] Max displacement: 854.72 um (Instance: FE_OFC1566_PAR_In_DI_18) (814.72, 379.84) -> (343.04, 762.88)
[12/06 22:57:05   1274s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NBUFFX2
[12/06 22:57:05   1274s] Total instances moved : 80212
[12/06 22:57:05   1274s] Total net bbox length = 4.407e+06 (2.281e+06 2.125e+06) (ext = 2.322e+04)
[12/06 22:57:05   1274s] Runtime: CPU: 0:08:01 REAL: 0:03:00 MEM: 2402.7MB
[12/06 22:57:05   1274s] [CPU] RefinePlace/total (cpu=0:08:01, real=0:03:00, mem=2402.7MB) @(0:13:14 - 0:21:15).
[12/06 22:57:05   1274s] *** Finished refinePlace (0:21:15 mem=2402.7M) ***
[12/06 22:57:05   1274s] OPERPROF: Finished RefinePlace at level 1, CPU:481.220, REAL:179.876, MEM:2402.7M
[12/06 22:57:05   1275s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2402.7M
[12/06 22:57:05   1275s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2402.7M
[12/06 22:57:05   1275s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.080, REAL:0.088, MEM:2402.7M
[12/06 22:57:05   1275s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.089, MEM:2402.7M
[12/06 22:57:05   1275s] powerDomain PD_CORE: bins with density >  0.75 = 17.6 % ( 476 / 2704 )
[12/06 22:57:05   1275s] Density distribution unevenness ratio = 7.789%
[12/06 22:57:06   1275s] Trial Route Overflow 0(H) 0(V)
[12/06 22:57:06   1275s] Starting congestion repair ...
[12/06 22:57:06   1275s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/06 22:57:06   1275s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 22:57:06   1275s] Starting Early Global Route congestion estimation: mem = 2402.7M
[12/06 22:57:06   1275s] (I)       Reading DB...
[12/06 22:57:06   1276s] (I)       before initializing RouteDB syMemory usage = 2446.7 MB
[12/06 22:57:06   1276s] (I)       congestionReportName   : 
[12/06 22:57:06   1276s] (I)       layerRangeFor2DCongestion : 
[12/06 22:57:06   1276s] (I)       buildTerm2TermWires    : 1
[12/06 22:57:06   1276s] (I)       doTrackAssignment      : 1
[12/06 22:57:06   1276s] (I)       dumpBookshelfFiles     : 0
[12/06 22:57:06   1276s] (I)       numThreads             : 4
[12/06 22:57:06   1276s] (I)       bufferingAwareRouting  : false
[12/06 22:57:06   1276s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:57:06   1276s] (I)       honorPin               : false
[12/06 22:57:06   1276s] (I)       honorPinGuide          : true
[12/06 22:57:06   1276s] (I)       honorPartition         : false
[12/06 22:57:06   1276s] (I)       allowPartitionCrossover: false
[12/06 22:57:06   1276s] (I)       honorSingleEntry       : true
[12/06 22:57:06   1276s] (I)       honorSingleEntryStrong : true
[12/06 22:57:06   1276s] (I)       handleViaSpacingRule   : false
[12/06 22:57:06   1276s] (I)       handleEolSpacingRule   : false
[12/06 22:57:06   1276s] (I)       PDConstraint           : none
[12/06 22:57:06   1276s] (I)       expBetterNDRHandling   : false
[12/06 22:57:06   1276s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:57:06   1276s] (I)       routingEffortLevel     : 3
[12/06 22:57:06   1276s] (I)       effortLevel            : standard
[12/06 22:57:06   1276s] [NR-eGR] minRouteLayer          : 2
[12/06 22:57:06   1276s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:57:06   1276s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:57:06   1276s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:57:06   1276s] (I)       numRowsPerGCell        : 1
[12/06 22:57:06   1276s] (I)       speedUpLargeDesign     : 0
[12/06 22:57:06   1276s] (I)       multiThreadingTA       : 1
[12/06 22:57:06   1276s] (I)       blkAwareLayerSwitching : 1
[12/06 22:57:06   1276s] (I)       optimizationMode       : false
[12/06 22:57:06   1276s] (I)       routeSecondPG          : false
[12/06 22:57:06   1276s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:57:06   1276s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:57:06   1276s] (I)       punchThroughDistance   : 500.00
[12/06 22:57:06   1276s] (I)       scenicBound            : 1.15
[12/06 22:57:06   1276s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:57:06   1276s] (I)       source-to-sink ratio   : 0.00
[12/06 22:57:06   1276s] (I)       targetCongestionRatioH : 1.00
[12/06 22:57:06   1276s] (I)       targetCongestionRatioV : 1.00
[12/06 22:57:06   1276s] (I)       layerCongestionRatio   : 0.70
[12/06 22:57:06   1276s] (I)       m1CongestionRatio      : 0.10
[12/06 22:57:06   1276s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:57:06   1276s] (I)       localRouteEffort       : 1.00
[12/06 22:57:06   1276s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:57:06   1276s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:57:06   1276s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:57:06   1276s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:57:06   1276s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:57:06   1276s] (I)       routeVias              : 
[12/06 22:57:06   1276s] (I)       readTROption           : true
[12/06 22:57:06   1276s] (I)       extraSpacingFactor     : 1.00
[12/06 22:57:06   1276s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:57:06   1276s] (I)       routeSelectedNetsOnly  : false
[12/06 22:57:06   1276s] (I)       clkNetUseMaxDemand     : false
[12/06 22:57:06   1276s] (I)       extraDemandForClocks   : 0
[12/06 22:57:06   1276s] (I)       steinerRemoveLayers    : false
[12/06 22:57:06   1276s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:57:06   1276s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:57:06   1276s] (I)       similarTopologyRoutingFast : false
[12/06 22:57:06   1276s] (I)       spanningTreeRefinement : false
[12/06 22:57:06   1276s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:57:06   1276s] (I)       starting read tracks
[12/06 22:57:06   1276s] (I)       build grid graph
[12/06 22:57:06   1276s] (I)       build grid graph start
[12/06 22:57:06   1276s] [NR-eGR] Layer1 has no routable track
[12/06 22:57:06   1276s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:57:06   1276s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:57:06   1276s] (I)       build grid graph end
[12/06 22:57:06   1276s] (I)       numViaLayers=9
[12/06 22:57:06   1276s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:57:06   1276s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:57:06   1276s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:57:06   1276s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:57:06   1276s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:57:06   1276s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:57:06   1276s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:57:06   1276s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:57:06   1276s] (I)       end build via table
[12/06 22:57:06   1276s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:57:06   1276s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:57:06   1276s] (I)       readDataFromPlaceDB
[12/06 22:57:06   1276s] (I)       Read net information..
[12/06 22:57:06   1276s] [NR-eGR] Read numTotalNets=81125  numIgnoredNets=0
[12/06 22:57:06   1276s] (I)       Read testcase time = 0.030 seconds
[12/06 22:57:06   1276s] 
[12/06 22:57:06   1276s] (I)       read default dcut vias
[12/06 22:57:06   1276s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:57:06   1276s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:57:06   1276s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:57:06   1276s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:57:06   1276s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:57:06   1276s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:57:06   1276s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:57:06   1276s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:57:06   1276s] (I)       build grid graph start
[12/06 22:57:06   1276s] (I)       build grid graph end
[12/06 22:57:06   1276s] (I)       Model blockage into capacity
[12/06 22:57:06   1276s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:57:06   1276s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:57:06   1276s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:57:06   1276s] (I)       Modeling time = 0.150 seconds
[12/06 22:57:06   1276s] 
[12/06 22:57:06   1276s] (I)       Number of ignored nets = 0
[12/06 22:57:06   1276s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:57:06   1276s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:57:06   1276s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:57:06   1276s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:57:06   1276s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:57:06   1276s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:57:06   1276s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:57:06   1276s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:57:06   1276s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:57:06   1276s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:57:06   1276s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2459.7 MB
[12/06 22:57:06   1276s] (I)       Ndr track 0 does not exist
[12/06 22:57:06   1276s] (I)       Layer1  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer2  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer3  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer4  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer5  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer6  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer7  viaCost=200.00
[12/06 22:57:06   1276s] (I)       Layer8  viaCost=300.00
[12/06 22:57:06   1276s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:57:06   1276s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:57:06   1276s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:57:06   1276s] (I)       Site Width          :   320  (dbu)
[12/06 22:57:06   1276s] (I)       Row Height          :  2880  (dbu)
[12/06 22:57:06   1276s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:57:06   1276s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:57:06   1276s] (I)       grid                :   520   520     9
[12/06 22:57:06   1276s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:57:06   1276s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:57:06   1276s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:57:06   1276s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:57:06   1276s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:57:06   1276s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:57:06   1276s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:57:06   1276s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:57:06   1276s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:57:06   1276s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:57:06   1276s] (I)       --------------------------------------------------------
[12/06 22:57:06   1276s] 
[12/06 22:57:06   1276s] [NR-eGR] ============ Routing rule table ============
[12/06 22:57:06   1276s] [NR-eGR] Rule id 0. Nets 81125 
[12/06 22:57:06   1276s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:57:06   1276s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:57:06   1276s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:57:06   1276s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:57:06   1276s] [NR-eGR] ========================================
[12/06 22:57:06   1276s] [NR-eGR] 
[12/06 22:57:06   1276s] (I)       After initializing earlyGlobalRoute syMemory usage = 2459.7 MB
[12/06 22:57:06   1276s] (I)       Loading and dumping file time : 0.69 seconds
[12/06 22:57:06   1276s] (I)       ============= Initialization =============
[12/06 22:57:06   1276s] (I)       totalPins=322764  totalGlobalPin=322347 (99.87%)
[12/06 22:57:06   1276s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:57:07   1276s] [NR-eGR] Layer group 1: route 81125 net(s) in layer range [2, 9]
[12/06 22:57:07   1276s] (I)       ============  Phase 1a Route ============
[12/06 22:57:07   1277s] (I)       Phase 1a runs 0.53 seconds
[12/06 22:57:07   1277s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=2
[12/06 22:57:07   1277s] (I)       Usage: 2017730 = (1029411 H, 988319 V) = (12.28% H, 12.36% V) = (2.965e+06um H, 2.846e+06um V)
[12/06 22:57:07   1277s] (I)       
[12/06 22:57:07   1277s] (I)       ============  Phase 1b Route ============
[12/06 22:57:07   1277s] (I)       Phase 1b runs 0.21 seconds
[12/06 22:57:07   1277s] (I)       Usage: 2024138 = (1034006 H, 990132 V) = (12.34% H, 12.38% V) = (2.978e+06um H, 2.852e+06um V)
[12/06 22:57:07   1277s] (I)       
[12/06 22:57:07   1277s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.58% V. EstWL: 5.829517e+06um
[12/06 22:57:07   1277s] (I)       ============  Phase 1c Route ============
[12/06 22:57:07   1277s] (I)       Level2 Grid: 104 x 104
[12/06 22:57:07   1277s] (I)       Phase 1c runs 0.08 seconds
[12/06 22:57:07   1277s] (I)       Usage: 2024153 = (1034021 H, 990132 V) = (12.34% H, 12.38% V) = (2.978e+06um H, 2.852e+06um V)
[12/06 22:57:07   1277s] (I)       
[12/06 22:57:07   1277s] (I)       ============  Phase 1d Route ============
[12/06 22:57:08   1277s] (I)       Phase 1d runs 0.12 seconds
[12/06 22:57:08   1277s] (I)       Usage: 2024337 = (1034108 H, 990229 V) = (12.34% H, 12.38% V) = (2.978e+06um H, 2.852e+06um V)
[12/06 22:57:08   1277s] (I)       
[12/06 22:57:08   1277s] (I)       ============  Phase 1e Route ============
[12/06 22:57:08   1277s] (I)       Phase 1e runs 0.04 seconds
[12/06 22:57:08   1277s] (I)       Usage: 2024337 = (1034108 H, 990229 V) = (12.34% H, 12.38% V) = (2.978e+06um H, 2.852e+06um V)
[12/06 22:57:08   1277s] (I)       
[12/06 22:57:08   1277s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.49% V. EstWL: 5.830091e+06um
[12/06 22:57:08   1277s] [NR-eGR] 
[12/06 22:57:08   1277s] (I)       ============  Phase 1l Route ============
[12/06 22:57:09   1278s] (I)       Phase 1l runs 0.64 seconds
[12/06 22:57:09   1278s] (I)       
[12/06 22:57:09   1278s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:57:09   1278s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[12/06 22:57:09   1278s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:57:09   1278s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-13)    OverCon 
[12/06 22:57:09   1278s] [NR-eGR] ---------------------------------------------------------------------------------
[12/06 22:57:09   1278s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer2   24224( 9.04%)    4264( 1.59%)      77( 0.03%)       1( 0.00%)   (10.66%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer3       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer4    1488( 0.56%)      24( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.56%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer6      83( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer8       4( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:09   1278s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:09   1278s] [NR-eGR] ---------------------------------------------------------------------------------
[12/06 22:57:09   1278s] [NR-eGR] Total    25800( 1.24%)    4288( 0.21%)      78( 0.00%)       1( 0.00%)   ( 1.45%) 
[12/06 22:57:09   1278s] [NR-eGR] 
[12/06 22:57:09   1278s] (I)       Total Global Routing Runtime: 2.21 seconds
[12/06 22:57:09   1278s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:57:09   1278s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.31% V
[12/06 22:57:09   1278s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.50% V
[12/06 22:57:09   1278s] Early Global Route congestion estimation runtime: 2.94 seconds, mem = 2459.7M
[12/06 22:57:09   1278s] [hotspot] +------------+---------------+---------------+
[12/06 22:57:09   1278s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 22:57:09   1278s] [hotspot] +------------+---------------+---------------+
[12/06 22:57:09   1278s] [hotspot] | normalized |          0.17 |          0.87 |
[12/06 22:57:09   1278s] [hotspot] +------------+---------------+---------------+
[12/06 22:57:09   1278s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.87 (area is in unit of 4 std-cell row bins)
[12/06 22:57:09   1278s] [hotspot] max/total 0.17/0.87, big hotspot (>10) total 0.00
[12/06 22:57:09   1278s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] [hotspot] |  1  |   371.20     2.56   509.44    94.72 |        0.17   |
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] [hotspot] |  2  |   785.92    48.64   924.16   186.88 |        0.17   |
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] [hotspot] |  3  |  1108.48    48.64  1246.72   186.88 |        0.17   |
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] [hotspot] |  4  |  1338.88    94.72  1477.12   232.96 |        0.17   |
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] [hotspot] |  5  |    94.72  1200.64   186.88  1292.80 |        0.17   |
[12/06 22:57:09   1278s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:09   1278s] Top 5 hotspots total area: 0.87
[12/06 22:57:09   1278s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2459.7M
[12/06 22:57:09   1278s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2459.7M
[12/06 22:57:09   1278s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:2459.7M
[12/06 22:57:09   1279s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.130, REAL:0.132, MEM:2459.7M
[12/06 22:57:09   1279s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.180, REAL:0.183, MEM:2459.7M
[12/06 22:57:09   1279s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.180, REAL:0.183, MEM:2459.7M
[12/06 22:57:09   1279s] Apply auto density screen in post-place stage.
[12/06 22:57:09   1279s] Auto density screen increases utilization from 0.649 to 0.649
[12/06 22:57:09   1279s] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 2459.7M
[12/06 22:57:09   1279s] 
[12/06 22:57:09   1279s] Persistent padding is off here.
[12/06 22:57:09   1279s] Congestion driven padding in post-place stage.
[12/06 22:57:12   1282s] Congestion driven padding increases utilization from 0.839 to 0.841
[12/06 22:57:12   1282s] Congestion driven padding runtime: cpu = 0:00:03.1 real = 0:00:03.0 mem = 2459.7M
[12/06 22:57:12   1282s] [adp] 0:1:1:1
[12/06 22:57:12   1282s] Start repairing congestion with area based rollback level
[12/06 22:57:13   1283s] limitMaxMove -1, priorityInstMaxMove 3
[12/06 22:57:13   1283s] congRepair: freely movable inst 80302, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:57:14   1283s] Iteration  5: Skipped
[12/06 22:57:14   1284s] limitMaxMove -1, priorityInstMaxMove 3
[12/06 22:57:14   1284s] congRepair: freely movable inst 80302, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:57:15   1285s] Iteration  6: Skipped
[12/06 22:57:15   1285s] limitMaxMove -1, priorityInstMaxMove 3
[12/06 22:57:15   1285s] congRepair: freely movable inst 80302, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:57:16   1286s] Iteration  7: Skipped
[12/06 22:57:16   1287s] limitMaxMove -1, priorityInstMaxMove 3
[12/06 22:57:16   1287s] congRepair: freely movable inst 80302, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:57:17   1287s] Iteration  8: Skipped
[12/06 22:57:18   1288s] limitMaxMove -1, priorityInstMaxMove 3
[12/06 22:57:18   1288s] congRepair: freely movable inst 80302, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:57:18   1288s] Iteration  9: Skipped
[12/06 22:57:19   1289s] limitMaxMove -1, priorityInstMaxMove 3
[12/06 22:57:19   1289s] congRepair: freely movable inst 80302, preplaced inst 0, priority inst 0, db fixed inst 0
[12/06 22:57:19   1289s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/06 22:57:19   1289s] No instances found in the vector
[12/06 22:57:19   1289s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2480.6M, DRC: 0)
[12/06 22:57:19   1289s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:57:21   1296s] Iteration 10: Total net bbox = 4.065e+06 (2.06e+06 2.01e+06)
[12/06 22:57:21   1296s]               Est.  stn bbox = 5.843e+06 (2.95e+06 2.89e+06)
[12/06 22:57:21   1296s]               cpu = 0:00:06.8 real = 0:00:02.0 mem = 2526.8M
[12/06 22:57:21   1296s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/06 22:57:21   1296s] No instances found in the vector
[12/06 22:57:21   1296s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2526.8M, DRC: 0)
[12/06 22:57:21   1296s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:57:24   1306s] Iteration 11: Total net bbox = 4.183e+06 (2.09e+06 2.09e+06)
[12/06 22:57:24   1306s]               Est.  stn bbox = 5.960e+06 (2.99e+06 2.97e+06)
[12/06 22:57:24   1306s]               cpu = 0:00:09.4 real = 0:00:03.0 mem = 2535.2M
[12/06 22:57:24   1306s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/06 22:57:24   1306s] No instances found in the vector
[12/06 22:57:24   1306s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2535.2M, DRC: 0)
[12/06 22:57:24   1306s] 0 (out of 0) MH cells were successfully legalized.
[12/06 22:57:30   1323s] Iteration 12: Total net bbox = 4.208e+06 (2.09e+06 2.12e+06)
[12/06 22:57:30   1323s]               Est.  stn bbox = 5.985e+06 (2.98e+06 3.00e+06)
[12/06 22:57:30   1323s]               cpu = 0:00:17.3 real = 0:00:06.0 mem = 2544.4M
[12/06 22:57:30   1323s] CongRepair sets shifter mode to gplace
[12/06 22:57:30   1323s] OPERPROF: Starting DPlace-Init at level 1, MEM:2512.4M
[12/06 22:57:30   1323s] #spOpts: mergeVia=F 
[12/06 22:57:30   1323s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2512.4M
[12/06 22:57:30   1323s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2512.4M
[12/06 22:57:30   1323s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2512.4M
[12/06 22:57:30   1323s] Core basic site is unit
[12/06 22:57:31   1323s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:57:31   1323s] Mark StBox On SiteArr starts
[12/06 22:57:31   1324s] Mark StBox On SiteArr ends
[12/06 22:57:31   1324s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.690, REAL:0.257, MEM:2512.3M
[12/06 22:57:31   1324s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.730, REAL:0.298, MEM:2512.3M
[12/06 22:57:31   1324s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.740, REAL:0.298, MEM:2512.3M
[12/06 22:57:31   1324s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=2512.3MB).
[12/06 22:57:31   1324s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.840, REAL:0.412, MEM:2512.3M
[12/06 22:57:31   1324s] OPERPROF: Starting RefinePlace at level 1, MEM:2512.3M
[12/06 22:57:31   1324s] *** Starting refinePlace (0:22:04 mem=2512.3M) ***
[12/06 22:57:31   1324s] Total net bbox length = 4.393e+06 (2.273e+06 2.120e+06) (ext = 2.317e+04)
[12/06 22:57:31   1324s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[12/06 22:57:31   1324s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:57:31   1324s] Starting refinePlace ...
[12/06 22:57:31   1324s] powerDomain PD_CORE: bins with density >  0.75 = 16.5 % ( 445 / 2704 )
[12/06 22:57:31   1324s] Density distribution unevenness ratio = 7.744%
[12/06 22:57:32   1326s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 22:57:32   1326s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=2512.3MB) @(0:22:05 - 0:22:06).
[12/06 22:57:32   1326s] Move report: preRPlace moves 80300 insts, mean move: 0.85 um, max move: 6.35 um
[12/06 22:57:32   1326s] 	Max move on inst (parameter_memory_reg_939__5_): (971.18, 185.62) --> (968.96, 189.76)
[12/06 22:57:32   1326s] 	Length: 35 sites, height: 1 rows, site name: unit, cell type: DFFARX1
[12/06 22:57:32   1326s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 22:57:32   1326s] tweakage running in 4 threads.
[12/06 22:57:32   1326s] Placement tweakage begins.
[12/06 22:57:32   1326s] wire length = 6.039e+06
[12/06 22:57:36   1334s] wire length = 6.015e+06
[12/06 22:57:36   1335s] Placement tweakage ends.
[12/06 22:57:36   1335s] Move report: tweak moves 10932 insts, mean move: 6.61 um, max move: 48.32 um
[12/06 22:57:36   1335s] 	Max move on inst (FE_OFC5584_n53738): (1172.48, 567.04) --> (1124.16, 567.04)
[12/06 22:57:36   1335s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.8, real=0:00:04.0, mem=2512.3MB) @(0:22:06 - 0:22:15).
[12/06 22:57:37   1336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:57:37   1336s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=2512.3MB) @(0:22:15 - 0:22:16).
[12/06 22:57:37   1336s] Move report: Detail placement moves 80300 insts, mean move: 1.73 um, max move: 48.64 um
[12/06 22:57:37   1336s] 	Max move on inst (FE_OFC5584_n53738): (1172.34, 567.50) --> (1124.16, 567.04)
[12/06 22:57:38   1336s] 	Runtime: CPU: 0:00:11.8 REAL: 0:00:06.0 MEM: 2512.3MB
[12/06 22:57:38   1336s] Statistics of distance of Instance movement in refine placement:
[12/06 22:57:38   1336s]   maximum (X+Y) =        48.64 um
[12/06 22:57:38   1336s]   inst (FE_OFC5584_n53738) with max move: (1172.34, 567.505) -> (1124.16, 567.04)
[12/06 22:57:38   1336s]   mean    (X+Y) =         1.73 um
[12/06 22:57:38   1336s] Total instances flipped for legalization: 1
[12/06 22:57:38   1336s] Summary Report:
[12/06 22:57:38   1336s] Instances move: 80300 (out of 80302 movable)
[12/06 22:57:38   1336s] Instances flipped: 1
[12/06 22:57:38   1336s] Mean displacement: 1.73 um
[12/06 22:57:38   1336s] Max displacement: 48.64 um (Instance: FE_OFC5584_n53738) (1172.34, 567.505) -> (1124.16, 567.04)
[12/06 22:57:38   1336s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NBUFFX2
[12/06 22:57:38   1336s] Total instances moved : 80300
[12/06 22:57:38   1336s] Total net bbox length = 4.391e+06 (2.268e+06 2.124e+06) (ext = 2.318e+04)
[12/06 22:57:38   1336s] Runtime: CPU: 0:00:12.0 REAL: 0:00:07.0 MEM: 2512.3MB
[12/06 22:57:38   1336s] [CPU] RefinePlace/total (cpu=0:00:12.0, real=0:00:07.0, mem=2512.3MB) @(0:22:04 - 0:22:17).
[12/06 22:57:38   1336s] *** Finished refinePlace (0:22:17 mem=2512.3M) ***
[12/06 22:57:38   1336s] OPERPROF: Finished RefinePlace at level 1, CPU:12.110, REAL:6.799, MEM:2512.3M
[12/06 22:57:38   1336s] Starting Early Global Route congestion estimation: mem = 2512.4M
[12/06 22:57:38   1336s] (I)       Reading DB...
[12/06 22:57:38   1337s] (I)       before initializing RouteDB syMemory usage = 2536.4 MB
[12/06 22:57:38   1337s] (I)       congestionReportName   : 
[12/06 22:57:38   1337s] (I)       layerRangeFor2DCongestion : 
[12/06 22:57:38   1337s] (I)       buildTerm2TermWires    : 1
[12/06 22:57:38   1337s] (I)       doTrackAssignment      : 1
[12/06 22:57:38   1337s] (I)       dumpBookshelfFiles     : 0
[12/06 22:57:38   1337s] (I)       numThreads             : 4
[12/06 22:57:38   1337s] (I)       bufferingAwareRouting  : false
[12/06 22:57:38   1337s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:57:38   1337s] (I)       honorPin               : false
[12/06 22:57:38   1337s] (I)       honorPinGuide          : true
[12/06 22:57:38   1337s] (I)       honorPartition         : false
[12/06 22:57:38   1337s] (I)       allowPartitionCrossover: false
[12/06 22:57:38   1337s] (I)       honorSingleEntry       : true
[12/06 22:57:38   1337s] (I)       honorSingleEntryStrong : true
[12/06 22:57:38   1337s] (I)       handleViaSpacingRule   : false
[12/06 22:57:38   1337s] (I)       handleEolSpacingRule   : false
[12/06 22:57:38   1337s] (I)       PDConstraint           : none
[12/06 22:57:38   1337s] (I)       expBetterNDRHandling   : false
[12/06 22:57:38   1337s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:57:38   1337s] (I)       routingEffortLevel     : 3
[12/06 22:57:38   1337s] (I)       effortLevel            : standard
[12/06 22:57:38   1337s] [NR-eGR] minRouteLayer          : 2
[12/06 22:57:38   1337s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:57:38   1337s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:57:38   1337s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:57:38   1337s] (I)       numRowsPerGCell        : 1
[12/06 22:57:38   1337s] (I)       speedUpLargeDesign     : 0
[12/06 22:57:38   1337s] (I)       multiThreadingTA       : 1
[12/06 22:57:38   1337s] (I)       blkAwareLayerSwitching : 1
[12/06 22:57:38   1337s] (I)       optimizationMode       : false
[12/06 22:57:38   1337s] (I)       routeSecondPG          : false
[12/06 22:57:38   1337s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:57:38   1337s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:57:38   1337s] (I)       punchThroughDistance   : 500.00
[12/06 22:57:38   1337s] (I)       scenicBound            : 1.15
[12/06 22:57:38   1337s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:57:38   1337s] (I)       source-to-sink ratio   : 0.00
[12/06 22:57:38   1337s] (I)       targetCongestionRatioH : 1.00
[12/06 22:57:38   1337s] (I)       targetCongestionRatioV : 1.00
[12/06 22:57:38   1337s] (I)       layerCongestionRatio   : 0.70
[12/06 22:57:38   1337s] (I)       m1CongestionRatio      : 0.10
[12/06 22:57:38   1337s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:57:38   1337s] (I)       localRouteEffort       : 1.00
[12/06 22:57:38   1337s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:57:38   1337s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:57:38   1337s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:57:38   1337s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:57:38   1337s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:57:38   1337s] (I)       routeVias              : 
[12/06 22:57:38   1337s] (I)       readTROption           : true
[12/06 22:57:38   1337s] (I)       extraSpacingFactor     : 1.00
[12/06 22:57:38   1337s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:57:38   1337s] (I)       routeSelectedNetsOnly  : false
[12/06 22:57:38   1337s] (I)       clkNetUseMaxDemand     : false
[12/06 22:57:38   1337s] (I)       extraDemandForClocks   : 0
[12/06 22:57:38   1337s] (I)       steinerRemoveLayers    : false
[12/06 22:57:38   1337s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:57:38   1337s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:57:38   1337s] (I)       similarTopologyRoutingFast : false
[12/06 22:57:38   1337s] (I)       spanningTreeRefinement : false
[12/06 22:57:38   1337s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:57:38   1337s] (I)       starting read tracks
[12/06 22:57:38   1337s] (I)       build grid graph
[12/06 22:57:38   1337s] (I)       build grid graph start
[12/06 22:57:38   1337s] [NR-eGR] Layer1 has no routable track
[12/06 22:57:38   1337s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:57:38   1337s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:57:38   1337s] (I)       build grid graph end
[12/06 22:57:38   1337s] (I)       numViaLayers=9
[12/06 22:57:38   1337s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:57:38   1337s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:57:38   1337s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:57:38   1337s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:57:38   1337s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:57:38   1337s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:57:38   1337s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:57:38   1337s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:57:38   1337s] (I)       end build via table
[12/06 22:57:38   1337s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:57:38   1337s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:57:38   1337s] (I)       readDataFromPlaceDB
[12/06 22:57:38   1337s] (I)       Read net information..
[12/06 22:57:38   1337s] [NR-eGR] Read numTotalNets=81125  numIgnoredNets=0
[12/06 22:57:38   1337s] (I)       Read testcase time = 0.020 seconds
[12/06 22:57:38   1337s] 
[12/06 22:57:38   1337s] (I)       read default dcut vias
[12/06 22:57:38   1337s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:57:38   1337s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:57:38   1337s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:57:38   1337s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:57:38   1337s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:57:38   1337s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:57:38   1337s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:57:38   1337s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:57:38   1337s] (I)       build grid graph start
[12/06 22:57:38   1337s] (I)       build grid graph end
[12/06 22:57:38   1337s] (I)       Model blockage into capacity
[12/06 22:57:38   1337s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:57:38   1337s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:57:38   1337s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:57:38   1337s] (I)       Modeling time = 0.140 seconds
[12/06 22:57:38   1337s] 
[12/06 22:57:38   1337s] (I)       Number of ignored nets = 0
[12/06 22:57:38   1337s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:57:38   1337s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:57:38   1337s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:57:38   1337s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:57:38   1337s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:57:38   1337s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:57:38   1337s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:57:38   1337s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:57:38   1337s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:57:38   1337s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:57:38   1337s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2536.4 MB
[12/06 22:57:38   1337s] (I)       Ndr track 0 does not exist
[12/06 22:57:38   1337s] (I)       Layer1  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer2  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer3  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer4  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer5  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer6  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer7  viaCost=200.00
[12/06 22:57:38   1337s] (I)       Layer8  viaCost=300.00
[12/06 22:57:38   1337s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:57:38   1337s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:57:38   1337s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:57:38   1337s] (I)       Site Width          :   320  (dbu)
[12/06 22:57:38   1337s] (I)       Row Height          :  2880  (dbu)
[12/06 22:57:38   1337s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:57:38   1337s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:57:38   1337s] (I)       grid                :   520   520     9
[12/06 22:57:38   1337s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:57:38   1337s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:57:38   1337s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:57:38   1337s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:57:38   1337s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:57:38   1337s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:57:38   1337s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:57:38   1337s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:57:38   1337s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:57:38   1337s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:57:38   1337s] (I)       --------------------------------------------------------
[12/06 22:57:38   1337s] 
[12/06 22:57:38   1337s] [NR-eGR] ============ Routing rule table ============
[12/06 22:57:38   1337s] [NR-eGR] Rule id 0. Nets 81125 
[12/06 22:57:38   1337s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:57:38   1337s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:57:38   1337s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:57:38   1337s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:57:38   1337s] [NR-eGR] ========================================
[12/06 22:57:38   1337s] [NR-eGR] 
[12/06 22:57:38   1337s] (I)       After initializing earlyGlobalRoute syMemory usage = 2536.4 MB
[12/06 22:57:38   1337s] (I)       Loading and dumping file time : 0.66 seconds
[12/06 22:57:38   1337s] (I)       ============= Initialization =============
[12/06 22:57:38   1337s] (I)       totalPins=322764  totalGlobalPin=322279 (99.85%)
[12/06 22:57:39   1337s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:57:39   1337s] [NR-eGR] Layer group 1: route 81125 net(s) in layer range [2, 9]
[12/06 22:57:39   1337s] (I)       ============  Phase 1a Route ============
[12/06 22:57:39   1338s] (I)       Phase 1a runs 0.51 seconds
[12/06 22:57:39   1338s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=3
[12/06 22:57:39   1338s] (I)       Usage: 2009357 = (1021340 H, 988017 V) = (12.19% H, 12.36% V) = (2.941e+06um H, 2.845e+06um V)
[12/06 22:57:39   1338s] (I)       
[12/06 22:57:39   1338s] (I)       ============  Phase 1b Route ============
[12/06 22:57:39   1338s] (I)       Phase 1b runs 0.20 seconds
[12/06 22:57:39   1338s] (I)       Usage: 2015869 = (1026027 H, 989842 V) = (12.24% H, 12.38% V) = (2.955e+06um H, 2.851e+06um V)
[12/06 22:57:39   1338s] (I)       
[12/06 22:57:39   1338s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.73% V. EstWL: 5.805703e+06um
[12/06 22:57:39   1338s] (I)       ============  Phase 1c Route ============
[12/06 22:57:39   1338s] (I)       Level2 Grid: 104 x 104
[12/06 22:57:40   1338s] (I)       Phase 1c runs 0.07 seconds
[12/06 22:57:40   1338s] (I)       Usage: 2015890 = (1026048 H, 989842 V) = (12.24% H, 12.38% V) = (2.955e+06um H, 2.851e+06um V)
[12/06 22:57:40   1338s] (I)       
[12/06 22:57:40   1338s] (I)       ============  Phase 1d Route ============
[12/06 22:57:40   1338s] (I)       Phase 1d runs 0.11 seconds
[12/06 22:57:40   1338s] (I)       Usage: 2016048 = (1026135 H, 989913 V) = (12.24% H, 12.38% V) = (2.955e+06um H, 2.851e+06um V)
[12/06 22:57:40   1338s] (I)       
[12/06 22:57:40   1338s] (I)       ============  Phase 1e Route ============
[12/06 22:57:40   1338s] (I)       Phase 1e runs 0.04 seconds
[12/06 22:57:40   1338s] (I)       Usage: 2016048 = (1026135 H, 989913 V) = (12.24% H, 12.38% V) = (2.955e+06um H, 2.851e+06um V)
[12/06 22:57:40   1338s] (I)       
[12/06 22:57:40   1338s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.62% V. EstWL: 5.806218e+06um
[12/06 22:57:40   1338s] [NR-eGR] 
[12/06 22:57:40   1338s] (I)       ============  Phase 1l Route ============
[12/06 22:57:41   1339s] (I)       Phase 1l runs 0.63 seconds
[12/06 22:57:41   1339s] (I)       
[12/06 22:57:41   1339s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:57:41   1339s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 22:57:41   1339s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:57:41   1339s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[12/06 22:57:41   1339s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:57:41   1339s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer2   24474( 9.13%)    4187( 1.56%)     106( 0.04%)   (10.73%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer3       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer4    1371( 0.51%)      26( 0.01%)       0( 0.00%)   ( 0.52%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer6      57( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer8       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:41   1339s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:57:41   1339s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:57:41   1339s] [NR-eGR] Total    25906( 1.24%)    4213( 0.20%)     106( 0.01%)   ( 1.45%) 
[12/06 22:57:41   1339s] [NR-eGR] 
[12/06 22:57:41   1339s] (I)       Total Global Routing Runtime: 2.14 seconds
[12/06 22:57:41   1339s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:57:41   1339s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.32% V
[12/06 22:57:41   1339s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.53% V
[12/06 22:57:41   1339s] Early Global Route congestion estimation runtime: 2.85 seconds, mem = 2536.4M
[12/06 22:57:41   1339s] [hotspot] +------------+---------------+---------------+
[12/06 22:57:41   1339s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 22:57:41   1339s] [hotspot] +------------+---------------+---------------+
[12/06 22:57:41   1339s] [hotspot] | normalized |          0.35 |          2.43 |
[12/06 22:57:41   1339s] [hotspot] +------------+---------------+---------------+
[12/06 22:57:41   1339s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 2.43 (area is in unit of 4 std-cell row bins)
[12/06 22:57:41   1339s] [hotspot] max/total 0.35/2.43, big hotspot (>10) total 0.00
[12/06 22:57:41   1339s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        1.04   |
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] [hotspot] |  2  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] [hotspot] |  3  |  1016.32     2.56  1154.56   140.80 |        0.17   |
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] [hotspot] |  4  |   693.76    48.64   924.16   186.88 |        0.35   |
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] [hotspot] |  5  |  1154.56   509.44  1246.72   601.60 |        0.17   |
[12/06 22:57:41   1339s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:57:41   1339s] Top 5 hotspots total area: 2.08
[12/06 22:57:41   1339s] Starting Early Global Route wiring: mem = 2536.3M
[12/06 22:57:41   1339s] (I)       ============= track Assignment ============
[12/06 22:57:41   1339s] (I)       extract Global 3D Wires
[12/06 22:57:41   1339s] (I)       Extract Global WL : time=0.04
[12/06 22:57:41   1339s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 22:57:41   1339s] (I)       Initialization real time=0.00 seconds
[12/06 22:57:41   1339s] (I)       Run Multi-thread track assignment
[12/06 22:57:41   1341s] (I)       merging nets...
[12/06 22:57:41   1341s] (I)       merging nets done
[12/06 22:57:41   1342s] (I)       Kernel real time=0.66 seconds
[12/06 22:57:41   1342s] (I)       End Greedy Track Assignment
[12/06 22:57:42   1342s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:57:42   1342s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 322677
[12/06 22:57:42   1342s] [NR-eGR] Layer2(M2)(V) length: 6.540132e+05um, number of vias: 430761
[12/06 22:57:42   1342s] [NR-eGR] Layer3(M3)(H) length: 1.924363e+06um, number of vias: 135618
[12/06 22:57:42   1342s] [NR-eGR] Layer4(M4)(V) length: 1.128221e+06um, number of vias: 41029
[12/06 22:57:42   1342s] [NR-eGR] Layer5(M5)(H) length: 9.476592e+05um, number of vias: 34221
[12/06 22:57:42   1342s] [NR-eGR] Layer6(M6)(V) length: 8.853261e+05um, number of vias: 4424
[12/06 22:57:42   1342s] [NR-eGR] Layer7(M7)(H) length: 1.089692e+05um, number of vias: 3642
[12/06 22:57:42   1342s] [NR-eGR] Layer8(M8)(V) length: 2.491299e+05um, number of vias: 37
[12/06 22:57:42   1342s] [NR-eGR] Layer9(M9)(H) length: 1.559360e+03um, number of vias: 0
[12/06 22:57:42   1342s] [NR-eGR] Total length: 5.899241e+06um, number of vias: 972409
[12/06 22:57:42   1342s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:57:42   1342s] [NR-eGR] Total clock nets wire length: 2.011440e+05um 
[12/06 22:57:42   1342s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:57:43   1343s] Early Global Route wiring runtime: 3.73 seconds, mem = 2510.5M
[12/06 22:57:43   1343s] End of congRepair (cpu=0:01:08, real=0:00:37.0)
[12/06 22:57:43   1343s] Start to check current routing status for nets...
[12/06 22:57:43   1343s] All nets are already routed correctly.
[12/06 22:57:43   1343s] End to check current routing status for nets (mem=2510.5M)
[12/06 22:57:43   1343s] Extraction called for design 'NYQ' of instances=81324 and nets=81135 using extraction engine 'preRoute' .
[12/06 22:57:43   1343s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 22:57:43   1343s] Type 'man IMPEXT-3530' for more detail.
[12/06 22:57:43   1343s] PreRoute RC Extraction called for design NYQ.
[12/06 22:57:43   1343s] RC Extraction called in multi-corner(3) mode.
[12/06 22:57:43   1343s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 22:57:43   1343s] Type 'man IMPEXT-6197' for more detail.
[12/06 22:57:43   1343s] RCMode: PreRoute
[12/06 22:57:43   1343s]       RC Corner Indexes            0       1       2   
[12/06 22:57:43   1343s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 22:57:43   1343s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:57:43   1343s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:57:43   1343s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:57:43   1343s] Shrink Factor                : 1.00000
[12/06 22:57:43   1343s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 22:57:43   1343s] Updating RC grid for preRoute extraction ...
[12/06 22:57:43   1343s] Initializing multi-corner resistance tables ...
[12/06 22:57:43   1344s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2510.543M)
[12/06 22:57:46   1346s] Compute RC Scale Done ...
[12/06 22:57:46   1346s] **optDesign ... cpu = 0:13:31, real = 0:05:37, mem = 1636.7M, totSessionCpu=0:22:27 **
[12/06 22:57:46   1347s] #################################################################################
[12/06 22:57:46   1347s] # Design Stage: PreRoute
[12/06 22:57:46   1347s] # Design Name: NYQ
[12/06 22:57:46   1347s] # Design Mode: 90nm
[12/06 22:57:46   1347s] # Analysis Mode: MMMC OCV 
[12/06 22:57:46   1347s] # Parasitics Mode: No SPEF/RCDB
[12/06 22:57:46   1347s] # Signoff Settings: SI Off 
[12/06 22:57:46   1347s] #################################################################################
[12/06 22:57:47   1350s] Topological Sorting (REAL = 0:00:00.0, MEM = 2343.8M, InitMEM = 2330.4M)
[12/06 22:57:48   1351s] Calculate early delays in OCV mode...
[12/06 22:57:48   1351s] Calculate late delays in OCV mode...
[12/06 22:57:48   1351s] Start delay calculation (fullDC) (4 T). (MEM=2343.84)
[12/06 22:57:48   1352s] End AAE Lib Interpolated Model. (MEM=2371.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:57:52   1364s] Total number of fetched objects 105960
[12/06 22:57:52   1365s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 22:57:52   1365s] End delay calculation. (MEM=2667.35 CPU=0:00:10.3 REAL=0:00:03.0)
[12/06 22:57:52   1365s] End delay calculation (fullDC). (MEM=2667.35 CPU=0:00:13.6 REAL=0:00:04.0)
[12/06 22:57:52   1365s] *** CDM Built up (cpu=0:00:18.2  real=0:00:06.0  mem= 2667.4M) ***
[12/06 22:57:56   1373s] Deleting Lib Analyzer.
[12/06 22:57:56   1373s] Begin: GigaOpt DRV Optimization
[12/06 22:57:56   1373s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:57:56   1373s] PhyDesignGrid: maxLocalDensity 3.00
[12/06 22:57:56   1373s] ### Creating PhyDesignMc. totSessionCpu=0:22:54 mem=2667.4M
[12/06 22:57:56   1373s] OPERPROF: Starting DPlace-Init at level 1, MEM:2667.4M
[12/06 22:57:56   1373s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2667.4M
[12/06 22:57:56   1373s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2667.4M
[12/06 22:57:56   1373s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2667.4M
[12/06 22:57:56   1373s] Core basic site is unit
[12/06 22:57:56   1373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:57:56   1373s] Mark StBox On SiteArr starts
[12/06 22:57:57   1374s] Mark StBox On SiteArr ends
[12/06 22:57:57   1374s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.060, REAL:0.334, MEM:2667.4M
[12/06 22:57:57   1375s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.090, REAL:0.372, MEM:2667.4M
[12/06 22:57:57   1375s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.090, REAL:0.373, MEM:2667.4M
[12/06 22:57:57   1375s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:01.0, mem=2667.4MB).
[12/06 22:57:57   1375s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.210, REAL:0.500, MEM:2667.4M
[12/06 22:57:57   1375s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:55 mem=2667.4M
[12/06 22:57:57   1375s] 
[12/06 22:57:57   1375s] Creating Lib Analyzer ...
[12/06 22:57:57   1375s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 22:57:57   1376s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 22:57:57   1376s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 22:57:57   1376s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 22:57:57   1376s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 22:57:57   1376s] 
[12/06 22:57:58   1376s] Creating Lib Analyzer, finished. 
[12/06 22:57:58   1376s] 
[12/06 22:57:58   1376s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/06 22:57:58   1376s] ### Creating LA Mngr. totSessionCpu=0:22:56 mem=2667.4M
[12/06 22:57:58   1376s] ### Creating LA Mngr, finished. totSessionCpu=0:22:56 mem=2667.4M
[12/06 22:58:00   1380s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:00   1380s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 22:58:00   1380s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:00   1380s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 22:58:00   1380s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:00   1380s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:00   1381s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:00   1381s] Info: violation cost 235.937775 (cap = 0.055997, tran = 235.881775, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:00   1381s] |   590|  4257|    -1.10|     7|     7|    -0.01|     0|     0|     0|     0|    44.48|     0.00|       0|       0|       0|  64.88|          |         |
[12/06 22:58:05   1395s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:05   1395s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:05   1395s] Info: violation cost 0.028564 (cap = 0.000000, tran = 0.028564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:05   1395s] |     1|     4|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    45.15|     0.00|     415|       0|     264|  65.02| 0:00:05.0|  2874.2M|
[12/06 22:58:05   1395s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:05   1395s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:05   1395s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:06   1396s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.15|     0.00|       0|       0|       1|  65.02| 0:00:00.0|  2874.2M|
[12/06 22:58:06   1396s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:06   1396s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:06   1396s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:06   1396s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.15|     0.00|       0|       0|       0|  65.02| 0:00:00.0|  2874.2M|
[12/06 22:58:06   1396s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:06   1396s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:58:06   1396s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:58:06   1396s] **** End NDR-Layer Usage Statistics ****
[12/06 22:58:06   1396s] 
[12/06 22:58:06   1396s] *** Finish DRV Fixing (cpu=0:00:16.7 real=0:00:07.0 mem=2874.2M) ***
[12/06 22:58:06   1396s] 
[12/06 22:58:06   1397s] OPERPROF: Starting DPlace-Init at level 1, MEM:2874.2M
[12/06 22:58:06   1397s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2874.2M
[12/06 22:58:06   1397s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2874.2M
[12/06 22:58:06   1397s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.070, REAL:0.074, MEM:2874.2M
[12/06 22:58:06   1397s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.074, MEM:2874.2M
[12/06 22:58:06   1397s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.179, MEM:2874.2M
[12/06 22:58:06   1397s] OPERPROF: Starting RefinePlace at level 1, MEM:2874.2M
[12/06 22:58:06   1397s] *** Starting refinePlace (0:23:17 mem=2874.2M) ***
[12/06 22:58:06   1397s] Total net bbox length = 4.405e+06 (2.274e+06 2.131e+06) (ext = 2.366e+04)
[12/06 22:58:06   1397s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 22:58:06   1397s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:06   1397s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2874.2M
[12/06 22:58:06   1397s] powerDomain PD_CORE: bins with density >  0.75 = 17.9 % ( 483 / 2704 )
[12/06 22:58:06   1397s] Density distribution unevenness ratio = 7.764%
[12/06 22:58:06   1397s] RPlace IncrNP Skipped
[12/06 22:58:06   1397s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2874.2MB) @(0:23:18 - 0:23:18).
[12/06 22:58:06   1397s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.056, MEM:2874.2M
[12/06 22:58:06   1397s] Starting refinePlace ...
[12/06 22:58:07   1397s] powerDomain PD_CORE: bins with density >  0.75 = 17.9 % ( 483 / 2704 )
[12/06 22:58:07   1397s] Density distribution unevenness ratio = 7.764%
[12/06 22:58:07   1399s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 22:58:07   1399s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=2874.2MB) @(0:23:18 - 0:23:19).
[12/06 22:58:07   1399s] Move report: preRPlace moves 1037 insts, mean move: 1.02 um, max move: 4.80 um
[12/06 22:58:07   1399s] 	Max move on inst (FE_OFC7263_FE_OFN3309_n47380): (681.60, 1171.84) --> (683.52, 1168.96)
[12/06 22:58:07   1399s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: NBUFFX4
[12/06 22:58:07   1399s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 22:58:09   1400s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:09   1400s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2874.2MB) @(0:23:19 - 0:23:21).
[12/06 22:58:09   1400s] Move report: Detail placement moves 1037 insts, mean move: 1.02 um, max move: 4.80 um
[12/06 22:58:09   1400s] 	Max move on inst (FE_OFC7263_FE_OFN3309_n47380): (681.60, 1171.84) --> (683.52, 1168.96)
[12/06 22:58:09   1400s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2874.2MB
[12/06 22:58:09   1400s] Statistics of distance of Instance movement in refine placement:
[12/06 22:58:09   1400s]   maximum (X+Y) =         4.80 um
[12/06 22:58:09   1400s]   inst (FE_OFC7263_FE_OFN3309_n47380) with max move: (681.6, 1171.84) -> (683.52, 1168.96)
[12/06 22:58:09   1400s]   mean    (X+Y) =         1.02 um
[12/06 22:58:09   1400s] Summary Report:
[12/06 22:58:09   1400s] Instances move: 1037 (out of 80717 movable)
[12/06 22:58:09   1400s] Instances flipped: 0
[12/06 22:58:09   1400s] Mean displacement: 1.02 um
[12/06 22:58:09   1400s] Max displacement: 4.80 um (Instance: FE_OFC7263_FE_OFN3309_n47380) (681.6, 1171.84) -> (683.52, 1168.96)
[12/06 22:58:09   1400s] 	Length: 11 sites, height: 1 rows, site name: unit, cell type: NBUFFX4
[12/06 22:58:09   1400s] Total instances moved : 1037
[12/06 22:58:09   1400s] Total net bbox length = 4.406e+06 (2.275e+06 2.131e+06) (ext = 2.366e+04)
[12/06 22:58:09   1400s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2874.2MB
[12/06 22:58:09   1400s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=2874.2MB) @(0:23:17 - 0:23:21).
[12/06 22:58:09   1400s] *** Finished refinePlace (0:23:21 mem=2874.2M) ***
[12/06 22:58:09   1400s] OPERPROF: Finished RefinePlace at level 1, CPU:3.270, REAL:2.594, MEM:2874.2M
[12/06 22:58:09   1401s] *** maximum move = 4.80 um ***
[12/06 22:58:09   1401s] *** Finished re-routing un-routed nets (2874.2M) ***
[12/06 22:58:09   1401s] OPERPROF: Starting DPlace-Init at level 1, MEM:2874.2M
[12/06 22:58:09   1401s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2874.2M
[12/06 22:58:09   1401s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2874.2M
[12/06 22:58:10   1401s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.075, MEM:2874.2M
[12/06 22:58:10   1401s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.075, MEM:2874.2M
[12/06 22:58:10   1401s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.178, MEM:2874.2M
[12/06 22:58:10   1402s] 
[12/06 22:58:10   1402s] *** Finish Physical Update (cpu=0:00:05.8 real=0:00:04.0 mem=2874.2M) ***
[12/06 22:58:10   1402s] End: GigaOpt DRV Optimization
[12/06 22:58:10   1402s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 22:58:10   1402s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2383.8M
[12/06 22:58:10   1402s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2383.8M
[12/06 22:58:10   1402s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.049, MEM:2383.8M
[12/06 22:58:10   1402s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.050, MEM:2383.8M
[12/06 22:58:12   1405s] 
------------------------------------------------------------
     Summary (cpu=0.48min real=0.23min mem=2383.8M)                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 45.155  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  49763  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.018%
Routing Overflow: 0.00% H and 0.53% V
------------------------------------------------------------
**optDesign ... cpu = 0:14:29, real = 0:06:03, mem = 1786.5M, totSessionCpu=0:23:25 **
[12/06 22:58:12   1405s] *** Timing Is met
[12/06 22:58:12   1405s] *** Check timing (0:00:00.0)
[12/06 22:58:13   1405s] *** Timing Is met
[12/06 22:58:13   1405s] *** Check timing (0:00:00.0)
[12/06 22:58:13   1405s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:58:13   1405s] ### Creating LA Mngr. totSessionCpu=0:23:26 mem=2383.8M
[12/06 22:58:13   1405s] ### Creating LA Mngr, finished. totSessionCpu=0:23:26 mem=2383.8M
[12/06 22:58:13   1405s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:58:13   1405s] ### Creating PhyDesignMc. totSessionCpu=0:23:26 mem=2778.8M
[12/06 22:58:13   1405s] OPERPROF: Starting DPlace-Init at level 1, MEM:2778.8M
[12/06 22:58:13   1405s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2778.8M
[12/06 22:58:13   1405s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2778.8M
[12/06 22:58:13   1405s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.040, REAL:0.046, MEM:2778.8M
[12/06 22:58:13   1405s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.046, MEM:2778.8M
[12/06 22:58:13   1405s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2778.8MB).
[12/06 22:58:13   1405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:2778.8M
[12/06 22:58:13   1406s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:26 mem=2778.8M
[12/06 22:58:13   1406s] Begin: Area Reclaim Optimization
[12/06 22:58:13   1406s] 
[12/06 22:58:13   1406s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 22:58:13   1406s] ### Creating LA Mngr. totSessionCpu=0:23:27 mem=2778.8M
[12/06 22:58:13   1406s] ### Creating LA Mngr, finished. totSessionCpu=0:23:27 mem=2778.8M
[12/06 22:58:15   1407s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.02
[12/06 22:58:15   1407s] +----------+---------+--------+--------+------------+--------+
[12/06 22:58:15   1407s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/06 22:58:15   1407s] +----------+---------+--------+--------+------------+--------+
[12/06 22:58:15   1407s] |    65.02%|        -|   0.000|   0.000|   0:00:00.0| 2783.9M|
[12/06 22:58:15   1408s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/06 22:58:15   1408s] |    65.02%|        0|   0.000|   0.000|   0:00:00.0| 2783.9M|
[12/06 22:58:18   1417s] |    64.94%|      289|   0.000|   0.000|   0:00:03.0| 2796.5M|
[12/06 22:58:18   1418s] |    64.94%|        1|   0.000|   0.000|   0:00:00.0| 2796.5M|
[12/06 22:58:21   1424s] |    64.93%|       78|   0.000|   0.000|   0:00:02.0| 2796.5M|
[12/06 22:58:21   1425s] |    64.93%|        2|   0.000|   0.000|   0:00:00.0| 2796.5M|
[12/06 22:58:22   1425s] |    64.93%|        0|   0.000|   0.000|   0:00:01.0| 2796.5M|
[12/06 22:58:22   1425s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/06 22:58:22   1426s] |    64.93%|        0|   0.000|   0.000|   0:00:00.0| 2796.5M|
[12/06 22:58:22   1426s] +----------+---------+--------+--------+------------+--------+
[12/06 22:58:22   1426s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.93
[12/06 22:58:22   1426s] 
[12/06 22:58:22   1426s] ** Summary: Restruct = 0 Buffer Deletion = 282 Declone = 8 Resize = 78 **
[12/06 22:58:22   1426s] --------------------------------------------------------------
[12/06 22:58:22   1426s] |                                   | Total     | Sequential |
[12/06 22:58:22   1426s] --------------------------------------------------------------
[12/06 22:58:22   1426s] | Num insts resized                 |      76  |       0    |
[12/06 22:58:22   1426s] | Num insts undone                  |       2  |       0    |
[12/06 22:58:22   1426s] | Num insts Downsized               |      76  |       0    |
[12/06 22:58:22   1426s] | Num insts Samesized               |       0  |       0    |
[12/06 22:58:22   1426s] | Num insts Upsized                 |       0  |       0    |
[12/06 22:58:22   1426s] | Num multiple commits+uncommits    |       2  |       -    |
[12/06 22:58:22   1426s] --------------------------------------------------------------
[12/06 22:58:22   1426s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:58:22   1426s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:58:22   1426s] **** End NDR-Layer Usage Statistics ****
[12/06 22:58:22   1426s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:20.2) (real = 0:00:09.0) **
[12/06 22:58:22   1427s] OPERPROF: Starting DPlace-Init at level 1, MEM:2796.5M
[12/06 22:58:22   1427s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2796.5M
[12/06 22:58:22   1427s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2796.5M
[12/06 22:58:23   1427s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.076, MEM:2796.5M
[12/06 22:58:23   1427s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.076, MEM:2796.5M
[12/06 22:58:23   1427s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.184, MEM:2796.5M
[12/06 22:58:23   1427s] OPERPROF: Starting RefinePlace at level 1, MEM:2796.5M
[12/06 22:58:23   1427s] *** Starting refinePlace (0:23:47 mem=2796.5M) ***
[12/06 22:58:23   1427s] Total net bbox length = 4.404e+06 (2.274e+06 2.130e+06) (ext = 2.351e+04)
[12/06 22:58:23   1427s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 22:58:23   1427s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:23   1427s] Starting refinePlace ...
[12/06 22:58:24   1428s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:24   1428s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2796.5MB) @(0:23:48 - 0:23:49).
[12/06 22:58:24   1428s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:24   1428s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2796.5MB
[12/06 22:58:24   1428s] Statistics of distance of Instance movement in refine placement:
[12/06 22:58:24   1428s]   maximum (X+Y) =         0.00 um
[12/06 22:58:24   1428s]   mean    (X+Y) =         0.00 um
[12/06 22:58:24   1428s] Summary Report:
[12/06 22:58:24   1428s] Instances move: 0 (out of 80427 movable)
[12/06 22:58:24   1428s] Instances flipped: 0
[12/06 22:58:24   1428s] Mean displacement: 0.00 um
[12/06 22:58:24   1428s] Max displacement: 0.00 um 
[12/06 22:58:24   1428s] Total instances moved : 0
[12/06 22:58:24   1429s] Total net bbox length = 4.404e+06 (2.274e+06 2.130e+06) (ext = 2.351e+04)
[12/06 22:58:24   1429s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2796.5MB
[12/06 22:58:24   1429s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2796.5MB) @(0:23:47 - 0:23:49).
[12/06 22:58:24   1429s] *** Finished refinePlace (0:23:49 mem=2796.5M) ***
[12/06 22:58:24   1429s] OPERPROF: Finished RefinePlace at level 1, CPU:1.660, REAL:1.669, MEM:2796.5M
[12/06 22:58:25   1429s] *** maximum move = 0.00 um ***
[12/06 22:58:25   1429s] *** Finished re-routing un-routed nets (2796.5M) ***
[12/06 22:58:25   1430s] OPERPROF: Starting DPlace-Init at level 1, MEM:2796.5M
[12/06 22:58:25   1430s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2796.5M
[12/06 22:58:25   1430s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2796.5M
[12/06 22:58:25   1430s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.073, MEM:2796.5M
[12/06 22:58:25   1430s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.073, MEM:2796.5M
[12/06 22:58:25   1430s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.177, MEM:2796.5M
[12/06 22:58:25   1430s] 
[12/06 22:58:25   1430s] *** Finish Physical Update (cpu=0:00:04.2 real=0:00:03.0 mem=2796.5M) ***
[12/06 22:58:25   1430s] *** Finished Area Reclaim Optimization (cpu=0:00:25, real=0:00:12, mem=2392.99M, totSessionCpu=0:23:51).
[12/06 22:58:26   1431s] ### Creating LA Mngr. totSessionCpu=0:23:52 mem=2398.1M
[12/06 22:58:26   1431s] ### Creating LA Mngr, finished. totSessionCpu=0:23:52 mem=2398.1M
[12/06 22:58:26   1431s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 22:58:26   1431s] [PSP]     Started earlyGlobalRoute kernel
[12/06 22:58:26   1431s] [PSP]     Initial Peak syMemory usage = 2398.1 MB
[12/06 22:58:26   1431s] (I)       Reading DB...
[12/06 22:58:27   1432s] (I)       before initializing RouteDB syMemory usage = 2477.1 MB
[12/06 22:58:27   1432s] (I)       congestionReportName   : 
[12/06 22:58:27   1432s] (I)       layerRangeFor2DCongestion : 
[12/06 22:58:27   1432s] (I)       buildTerm2TermWires    : 1
[12/06 22:58:27   1432s] (I)       doTrackAssignment      : 1
[12/06 22:58:27   1432s] (I)       dumpBookshelfFiles     : 0
[12/06 22:58:27   1432s] (I)       numThreads             : 4
[12/06 22:58:27   1432s] (I)       bufferingAwareRouting  : false
[12/06 22:58:27   1432s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:58:27   1432s] (I)       honorPin               : false
[12/06 22:58:27   1432s] (I)       honorPinGuide          : true
[12/06 22:58:27   1432s] (I)       honorPartition         : false
[12/06 22:58:27   1432s] (I)       allowPartitionCrossover: false
[12/06 22:58:27   1432s] (I)       honorSingleEntry       : true
[12/06 22:58:27   1432s] (I)       honorSingleEntryStrong : true
[12/06 22:58:27   1432s] (I)       handleViaSpacingRule   : false
[12/06 22:58:27   1432s] (I)       handleEolSpacingRule   : false
[12/06 22:58:27   1432s] (I)       PDConstraint           : none
[12/06 22:58:27   1432s] (I)       expBetterNDRHandling   : false
[12/06 22:58:27   1432s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:58:27   1432s] (I)       routingEffortLevel     : 3
[12/06 22:58:27   1432s] (I)       effortLevel            : standard
[12/06 22:58:27   1432s] [NR-eGR] minRouteLayer          : 2
[12/06 22:58:27   1432s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:58:27   1432s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:58:27   1432s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:58:27   1432s] (I)       numRowsPerGCell        : 1
[12/06 22:58:27   1432s] (I)       speedUpLargeDesign     : 0
[12/06 22:58:27   1432s] (I)       multiThreadingTA       : 1
[12/06 22:58:27   1432s] (I)       blkAwareLayerSwitching : 1
[12/06 22:58:27   1432s] (I)       optimizationMode       : false
[12/06 22:58:27   1432s] (I)       routeSecondPG          : false
[12/06 22:58:27   1432s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:58:27   1432s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:58:27   1432s] (I)       punchThroughDistance   : 500.00
[12/06 22:58:27   1432s] (I)       scenicBound            : 1.15
[12/06 22:58:27   1432s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:58:27   1432s] (I)       source-to-sink ratio   : 0.00
[12/06 22:58:27   1432s] (I)       targetCongestionRatioH : 1.00
[12/06 22:58:27   1432s] (I)       targetCongestionRatioV : 1.00
[12/06 22:58:27   1432s] (I)       layerCongestionRatio   : 0.70
[12/06 22:58:27   1432s] (I)       m1CongestionRatio      : 0.10
[12/06 22:58:27   1432s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:58:27   1432s] (I)       localRouteEffort       : 1.00
[12/06 22:58:27   1432s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:58:27   1432s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:58:27   1432s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:58:27   1432s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:58:27   1432s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:58:27   1432s] (I)       routeVias              : 
[12/06 22:58:27   1432s] (I)       readTROption           : true
[12/06 22:58:27   1432s] (I)       extraSpacingFactor     : 1.00
[12/06 22:58:27   1432s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:58:27   1432s] (I)       routeSelectedNetsOnly  : false
[12/06 22:58:27   1432s] (I)       clkNetUseMaxDemand     : false
[12/06 22:58:27   1432s] (I)       extraDemandForClocks   : 0
[12/06 22:58:27   1432s] (I)       steinerRemoveLayers    : false
[12/06 22:58:27   1432s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:58:27   1432s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:58:27   1432s] (I)       similarTopologyRoutingFast : false
[12/06 22:58:27   1432s] (I)       spanningTreeRefinement : false
[12/06 22:58:27   1432s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:58:27   1432s] (I)       starting read tracks
[12/06 22:58:27   1432s] (I)       build grid graph
[12/06 22:58:27   1432s] (I)       build grid graph start
[12/06 22:58:27   1432s] [NR-eGR] Layer1 has no routable track
[12/06 22:58:27   1432s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:58:27   1432s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:58:27   1432s] (I)       build grid graph end
[12/06 22:58:27   1432s] (I)       numViaLayers=9
[12/06 22:58:27   1432s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:58:27   1432s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:58:27   1432s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:58:27   1432s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:58:27   1432s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:58:27   1432s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:58:27   1432s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:58:27   1432s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:58:27   1432s] (I)       end build via table
[12/06 22:58:27   1432s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:58:27   1432s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:58:27   1432s] (I)       readDataFromPlaceDB
[12/06 22:58:27   1432s] (I)       Read net information..
[12/06 22:58:27   1432s] [NR-eGR] Read numTotalNets=81250  numIgnoredNets=0
[12/06 22:58:27   1432s] (I)       Read testcase time = 0.020 seconds
[12/06 22:58:27   1432s] 
[12/06 22:58:27   1432s] (I)       read default dcut vias
[12/06 22:58:27   1432s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:58:27   1432s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:58:27   1432s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:58:27   1432s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:58:27   1432s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:58:27   1432s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:58:27   1432s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:58:27   1432s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:58:27   1432s] (I)       build grid graph start
[12/06 22:58:27   1432s] (I)       build grid graph end
[12/06 22:58:27   1432s] (I)       Model blockage into capacity
[12/06 22:58:27   1432s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:58:27   1432s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:58:27   1432s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:58:27   1432s] (I)       Modeling time = 0.130 seconds
[12/06 22:58:27   1432s] 
[12/06 22:58:27   1432s] (I)       Number of ignored nets = 0
[12/06 22:58:27   1432s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:58:27   1432s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:58:27   1432s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:58:27   1432s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:58:27   1432s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:58:27   1432s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:58:27   1432s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:58:27   1432s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:58:27   1432s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:58:27   1432s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:58:27   1432s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2490.1 MB
[12/06 22:58:27   1432s] (I)       Ndr track 0 does not exist
[12/06 22:58:27   1432s] (I)       Layer1  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer2  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer3  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer4  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer5  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer6  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer7  viaCost=200.00
[12/06 22:58:27   1432s] (I)       Layer8  viaCost=300.00
[12/06 22:58:27   1432s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:58:27   1432s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:58:27   1432s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:58:27   1432s] (I)       Site Width          :   320  (dbu)
[12/06 22:58:27   1432s] (I)       Row Height          :  2880  (dbu)
[12/06 22:58:27   1432s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:58:27   1432s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:58:27   1432s] (I)       grid                :   520   520     9
[12/06 22:58:27   1432s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:58:27   1432s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:58:27   1432s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:58:27   1432s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:58:27   1432s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:58:27   1432s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:58:27   1432s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:58:27   1432s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:58:27   1432s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:58:27   1432s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:58:27   1432s] (I)       --------------------------------------------------------
[12/06 22:58:27   1432s] 
[12/06 22:58:27   1432s] [NR-eGR] ============ Routing rule table ============
[12/06 22:58:27   1432s] [NR-eGR] Rule id 0. Nets 81250 
[12/06 22:58:27   1432s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:58:27   1432s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:58:27   1432s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:58:27   1432s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:58:27   1432s] [NR-eGR] ========================================
[12/06 22:58:27   1432s] [NR-eGR] 
[12/06 22:58:27   1432s] (I)       After initializing earlyGlobalRoute syMemory usage = 2490.1 MB
[12/06 22:58:27   1432s] (I)       Loading and dumping file time : 0.63 seconds
[12/06 22:58:27   1432s] (I)       ============= Initialization =============
[12/06 22:58:27   1432s] (I)       totalPins=323014  totalGlobalPin=322519 (99.85%)
[12/06 22:58:27   1432s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:58:27   1432s] [NR-eGR] Layer group 1: route 81250 net(s) in layer range [2, 9]
[12/06 22:58:27   1432s] (I)       ============  Phase 1a Route ============
[12/06 22:58:27   1433s] (I)       Phase 1a runs 0.47 seconds
[12/06 22:58:28   1433s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=3
[12/06 22:58:28   1433s] (I)       Usage: 2009619 = (1022725 H, 986894 V) = (12.20% H, 12.34% V) = (2.945e+06um H, 2.842e+06um V)
[12/06 22:58:28   1433s] (I)       
[12/06 22:58:28   1433s] (I)       ============  Phase 1b Route ============
[12/06 22:58:28   1433s] (I)       Phase 1b runs 0.18 seconds
[12/06 22:58:28   1433s] (I)       Usage: 2016025 = (1027326 H, 988699 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.847e+06um V)
[12/06 22:58:28   1433s] (I)       
[12/06 22:58:28   1433s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.71% V. EstWL: 5.806152e+06um
[12/06 22:58:28   1433s] (I)       ============  Phase 1c Route ============
[12/06 22:58:28   1433s] (I)       Level2 Grid: 104 x 104
[12/06 22:58:28   1433s] (I)       Phase 1c runs 0.06 seconds
[12/06 22:58:28   1433s] (I)       Usage: 2016043 = (1027343 H, 988700 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.847e+06um V)
[12/06 22:58:28   1433s] (I)       
[12/06 22:58:28   1433s] (I)       ============  Phase 1d Route ============
[12/06 22:58:28   1433s] (I)       Phase 1d runs 0.09 seconds
[12/06 22:58:28   1433s] (I)       Usage: 2016190 = (1027425 H, 988765 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 22:58:28   1433s] (I)       
[12/06 22:58:28   1433s] (I)       ============  Phase 1e Route ============
[12/06 22:58:28   1433s] (I)       Phase 1e runs 0.03 seconds
[12/06 22:58:28   1433s] (I)       Usage: 2016190 = (1027425 H, 988765 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 22:58:28   1433s] (I)       
[12/06 22:58:28   1433s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.61% V. EstWL: 5.806627e+06um
[12/06 22:58:28   1433s] [NR-eGR] 
[12/06 22:58:28   1433s] (I)       ============  Phase 1l Route ============
[12/06 22:58:29   1434s] (I)       Phase 1l runs 0.59 seconds
[12/06 22:58:29   1434s] (I)       
[12/06 22:58:29   1434s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:58:29   1434s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 22:58:29   1434s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:58:29   1434s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[12/06 22:58:29   1434s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:58:29   1434s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer2   24577( 9.17%)    4202( 1.57%)     105( 0.04%)   (10.77%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer3       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer4    1389( 0.52%)      26( 0.01%)       0( 0.00%)   ( 0.53%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer6      66( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer8       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:29   1434s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:29   1434s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:58:29   1434s] [NR-eGR] Total    26037( 1.25%)    4228( 0.20%)     105( 0.01%)   ( 1.46%) 
[12/06 22:58:29   1434s] [NR-eGR] 
[12/06 22:58:29   1434s] (I)       Total Global Routing Runtime: 1.93 seconds
[12/06 22:58:29   1434s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:58:29   1434s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.32% V
[12/06 22:58:29   1434s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.53% V
[12/06 22:58:29   1434s] (I)       ============= track Assignment ============
[12/06 22:58:29   1434s] (I)       extract Global 3D Wires
[12/06 22:58:29   1434s] (I)       Extract Global WL : time=0.04
[12/06 22:58:29   1434s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 22:58:29   1434s] (I)       Initialization real time=0.00 seconds
[12/06 22:58:29   1434s] (I)       Run Multi-thread track assignment
[12/06 22:58:29   1436s] (I)       merging nets...
[12/06 22:58:29   1436s] (I)       merging nets done
[12/06 22:58:29   1436s] (I)       Kernel real time=0.62 seconds
[12/06 22:58:29   1436s] (I)       End Greedy Track Assignment
[12/06 22:58:30   1437s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:58:30   1437s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 322927
[12/06 22:58:30   1437s] [NR-eGR] Layer2(M2)(V) length: 6.522797e+05um, number of vias: 431367
[12/06 22:58:30   1437s] [NR-eGR] Layer3(M3)(H) length: 1.928171e+06um, number of vias: 135287
[12/06 22:58:30   1437s] [NR-eGR] Layer4(M4)(V) length: 1.129126e+06um, number of vias: 40891
[12/06 22:58:30   1437s] [NR-eGR] Layer5(M5)(H) length: 9.453503e+05um, number of vias: 34039
[12/06 22:58:30   1437s] [NR-eGR] Layer6(M6)(V) length: 8.813738e+05um, number of vias: 4414
[12/06 22:58:30   1437s] [NR-eGR] Layer7(M7)(H) length: 1.108028e+05um, number of vias: 3699
[12/06 22:58:30   1437s] [NR-eGR] Layer8(M8)(V) length: 2.513158e+05um, number of vias: 36
[12/06 22:58:30   1437s] [NR-eGR] Layer9(M9)(H) length: 1.914240e+03um, number of vias: 0
[12/06 22:58:30   1437s] [NR-eGR] Total length: 5.900333e+06um, number of vias: 972660
[12/06 22:58:30   1437s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:58:30   1437s] [NR-eGR] Total clock nets wire length: 2.014272e+05um 
[12/06 22:58:30   1437s] [NR-eGR] --------------------------------------------------------------------------
[12/06 22:58:31   1437s] [NR-eGR] End Peak syMemory usage = 2464.3 MB
[12/06 22:58:31   1437s] [NR-eGR] Early Global Router Kernel+IO runtime : 6.17 seconds
[12/06 22:58:31   1437s] Extraction called for design 'NYQ' of instances=81449 and nets=81260 using extraction engine 'preRoute' .
[12/06 22:58:31   1437s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 22:58:31   1437s] Type 'man IMPEXT-3530' for more detail.
[12/06 22:58:31   1437s] PreRoute RC Extraction called for design NYQ.
[12/06 22:58:31   1437s] RC Extraction called in multi-corner(3) mode.
[12/06 22:58:31   1437s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 22:58:31   1437s] Type 'man IMPEXT-6197' for more detail.
[12/06 22:58:31   1437s] RCMode: PreRoute
[12/06 22:58:31   1437s]       RC Corner Indexes            0       1       2   
[12/06 22:58:31   1437s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 22:58:31   1437s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:58:31   1437s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:58:31   1437s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:58:31   1437s] Shrink Factor                : 1.00000
[12/06 22:58:31   1437s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 22:58:31   1438s] Updating RC grid for preRoute extraction ...
[12/06 22:58:31   1438s] Initializing multi-corner resistance tables ...
[12/06 22:58:31   1438s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2464.324M)
[12/06 22:58:34   1441s] Compute RC Scale Done ...
[12/06 22:58:34   1441s] [hotspot] +------------+---------------+---------------+
[12/06 22:58:34   1441s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 22:58:34   1441s] [hotspot] +------------+---------------+---------------+
[12/06 22:58:34   1441s] [hotspot] | normalized |          0.35 |          2.43 |
[12/06 22:58:34   1441s] [hotspot] +------------+---------------+---------------+
[12/06 22:58:34   1441s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 2.43 (area is in unit of 4 std-cell row bins)
[12/06 22:58:34   1441s] [hotspot] max/total 0.35/2.43, big hotspot (>10) total 0.00
[12/06 22:58:34   1441s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        1.04   |
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] [hotspot] |  2  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] [hotspot] |  3  |   693.76    48.64   924.16   186.88 |        0.52   |
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] [hotspot] |  4  |  1016.32     2.56  1154.56   140.80 |        0.17   |
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] [hotspot] |  5  |  1154.56   509.44  1246.72   601.60 |        0.17   |
[12/06 22:58:34   1441s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:34   1441s] Top 5 hotspots total area: 2.25
[12/06 22:58:34   1441s] #################################################################################
[12/06 22:58:34   1441s] # Design Stage: PreRoute
[12/06 22:58:34   1441s] # Design Name: NYQ
[12/06 22:58:34   1441s] # Design Mode: 90nm
[12/06 22:58:34   1441s] # Analysis Mode: MMMC OCV 
[12/06 22:58:34   1441s] # Parasitics Mode: No SPEF/RCDB
[12/06 22:58:34   1441s] # Signoff Settings: SI Off 
[12/06 22:58:34   1441s] #################################################################################
[12/06 22:58:35   1444s] Topological Sorting (REAL = 0:00:00.0, MEM = 2460.3M, InitMEM = 2460.3M)
[12/06 22:58:36   1446s] Calculate early delays in OCV mode...
[12/06 22:58:36   1446s] Calculate late delays in OCV mode...
[12/06 22:58:36   1446s] Start delay calculation (fullDC) (4 T). (MEM=2460.32)
[12/06 22:58:36   1446s] End AAE Lib Interpolated Model. (MEM=2488.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:58:40   1458s] Total number of fetched objects 106085
[12/06 22:58:40   1459s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 22:58:40   1459s] End delay calculation. (MEM=2697.98 CPU=0:00:10.2 REAL=0:00:03.0)
[12/06 22:58:40   1459s] End delay calculation (fullDC). (MEM=2697.98 CPU=0:00:13.5 REAL=0:00:04.0)
[12/06 22:58:40   1459s] *** CDM Built up (cpu=0:00:17.9  real=0:00:06.0  mem= 2698.0M) ***
[12/06 22:58:41   1463s] Begin: GigaOpt postEco DRV Optimization
[12/06 22:58:41   1463s] Info: 1 clock net  excluded from IPO operation.
[12/06 22:58:41   1463s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 22:58:41   1463s] ### Creating PhyDesignMc. totSessionCpu=0:24:23 mem=2666.0M
[12/06 22:58:41   1463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2666.0M
[12/06 22:58:41   1463s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2666.0M
[12/06 22:58:41   1463s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2666.0M
[12/06 22:58:41   1463s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2666.0M
[12/06 22:58:41   1463s] Core basic site is unit
[12/06 22:58:42   1463s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:58:42   1463s] Mark StBox On SiteArr starts
[12/06 22:58:42   1464s] Mark StBox On SiteArr ends
[12/06 22:58:42   1464s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.190, REAL:0.354, MEM:2698.0M
[12/06 22:58:42   1464s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.220, REAL:0.388, MEM:2698.0M
[12/06 22:58:42   1464s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.220, REAL:0.389, MEM:2698.0M
[12/06 22:58:42   1464s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:01.0, mem=2698.0MB).
[12/06 22:58:42   1464s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.330, REAL:0.496, MEM:2698.0M
[12/06 22:58:42   1464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:25 mem=2698.0M
[12/06 22:58:42   1465s] 
[12/06 22:58:42   1465s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/06 22:58:42   1465s] ### Creating LA Mngr. totSessionCpu=0:24:26 mem=2698.0M
[12/06 22:58:42   1465s] ### Creating LA Mngr, finished. totSessionCpu=0:24:26 mem=2698.0M
[12/06 22:58:45   1471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:45   1471s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 22:58:45   1471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:45   1471s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 22:58:45   1471s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:45   1471s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:46   1472s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:46   1472s] Info: violation cost 8.431226 (cap = 0.003858, tran = 8.427368, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:46   1472s] |    27|   134|    -0.23|     1|     1|    -0.00|     0|     0|     0|     0|    45.13|     0.00|       0|       0|       0|  64.93|          |         |
[12/06 22:58:46   1473s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:46   1474s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:46   1474s] Info: violation cost 0.051880 (cap = 0.000000, tran = 0.051880, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:46   1474s] |     1|     4|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    45.13|     0.00|      23|       0|       7|  64.94| 0:00:00.0|  2902.9M|
[12/06 22:58:46   1474s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:46   1474s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:46   1474s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:47   1474s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.13|     0.00|       0|       0|       1|  64.94| 0:00:00.0|  2902.9M|
[12/06 22:58:47   1474s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 22:58:47   1474s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 22:58:47   1474s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 22:58:47   1474s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.13|     0.00|       0|       0|       0|  64.94| 0:00:00.0|  2902.9M|
[12/06 22:58:47   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 22:58:47   1474s] **** Begin NDR-Layer Usage Statistics ****
[12/06 22:58:47   1474s] 0 Ndr or Layer constraints added by optimization 
[12/06 22:58:47   1474s] **** End NDR-Layer Usage Statistics ****
[12/06 22:58:47   1474s] 
[12/06 22:58:47   1474s] *** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:03.0 mem=2902.9M) ***
[12/06 22:58:47   1474s] 
[12/06 22:58:47   1475s] OPERPROF: Starting DPlace-Init at level 1, MEM:2902.9M
[12/06 22:58:47   1475s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2902.9M
[12/06 22:58:47   1475s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2902.9M
[12/06 22:58:47   1475s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.070, REAL:0.072, MEM:2902.9M
[12/06 22:58:47   1475s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.072, MEM:2902.9M
[12/06 22:58:47   1475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.175, MEM:2902.9M
[12/06 22:58:47   1475s] OPERPROF: Starting RefinePlace at level 1, MEM:2902.9M
[12/06 22:58:47   1475s] *** Starting refinePlace (0:24:36 mem=2902.9M) ***
[12/06 22:58:47   1475s] Total net bbox length = 4.405e+06 (2.274e+06 2.131e+06) (ext = 2.356e+04)
[12/06 22:58:47   1475s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 22:58:47   1475s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:47   1475s] Starting refinePlace ...
[12/06 22:58:49   1477s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:49   1477s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2902.9MB) @(0:24:36 - 0:24:37).
[12/06 22:58:49   1477s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 22:58:49   1477s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2902.9MB
[12/06 22:58:49   1477s] Statistics of distance of Instance movement in refine placement:
[12/06 22:58:49   1477s]   maximum (X+Y) =         0.00 um
[12/06 22:58:49   1477s]   mean    (X+Y) =         0.00 um
[12/06 22:58:49   1477s] Summary Report:
[12/06 22:58:49   1477s] Instances move: 0 (out of 80450 movable)
[12/06 22:58:49   1477s] Instances flipped: 0
[12/06 22:58:49   1477s] Mean displacement: 0.00 um
[12/06 22:58:49   1477s] Max displacement: 0.00 um 
[12/06 22:58:49   1477s] Total instances moved : 0
[12/06 22:58:49   1477s] Total net bbox length = 4.405e+06 (2.274e+06 2.131e+06) (ext = 2.356e+04)
[12/06 22:58:49   1477s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2902.9MB
[12/06 22:58:49   1477s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=2902.9MB) @(0:24:36 - 0:24:37).
[12/06 22:58:49   1477s] *** Finished refinePlace (0:24:37 mem=2902.9M) ***
[12/06 22:58:49   1477s] OPERPROF: Finished RefinePlace at level 1, CPU:1.630, REAL:1.648, MEM:2902.9M
[12/06 22:58:49   1477s] *** maximum move = 0.00 um ***
[12/06 22:58:49   1477s] *** Finished re-routing un-routed nets (2902.9M) ***
[12/06 22:58:49   1478s] OPERPROF: Starting DPlace-Init at level 1, MEM:2902.9M
[12/06 22:58:49   1478s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2902.9M
[12/06 22:58:49   1478s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2902.9M
[12/06 22:58:50   1478s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.070, REAL:0.072, MEM:2902.9M
[12/06 22:58:50   1478s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.072, MEM:2902.9M
[12/06 22:58:50   1478s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.177, MEM:2902.9M
[12/06 22:58:50   1478s] 
[12/06 22:58:50   1478s] *** Finish Physical Update (cpu=0:00:04.1 real=0:00:03.0 mem=2902.9M) ***
[12/06 22:58:50   1479s] End: GigaOpt postEco DRV Optimization
[12/06 22:58:50   1479s] **INFO: Flow update: Design timing is met.
[12/06 22:58:50   1479s] **INFO: Flow update: Design timing is met.
[12/06 22:58:50   1479s] **INFO: Flow update: Design timing is met.
[12/06 22:58:50   1479s] *** Steiner Routed Nets: 0.063%; Threshold: 100; Threshold for Hold: 100
[12/06 22:58:50   1479s] Start to check current routing status for nets...
[12/06 22:58:50   1479s] All nets are already routed correctly.
[12/06 22:58:50   1479s] End to check current routing status for nets (mem=2793.4M)
[12/06 22:58:51   1479s] 
[12/06 22:58:51   1479s] Active setup views:
[12/06 22:58:51   1479s]  func_wc
[12/06 22:58:51   1479s]   Dominating endpoints: 0
[12/06 22:58:51   1479s]   Dominating TNS: -0.000
[12/06 22:58:51   1479s] 
[12/06 22:58:51   1479s] *** Enable all active views. ***
[12/06 22:58:51   1480s] Extraction called for design 'NYQ' of instances=81472 and nets=81283 using extraction engine 'preRoute' .
[12/06 22:58:51   1480s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 22:58:51   1480s] Type 'man IMPEXT-3530' for more detail.
[12/06 22:58:51   1480s] PreRoute RC Extraction called for design NYQ.
[12/06 22:58:51   1480s] RC Extraction called in multi-corner(3) mode.
[12/06 22:58:51   1480s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 22:58:51   1480s] Type 'man IMPEXT-6197' for more detail.
[12/06 22:58:51   1480s] RCMode: PreRoute
[12/06 22:58:51   1480s]       RC Corner Indexes            0       1       2   
[12/06 22:58:51   1480s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 22:58:51   1480s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:58:51   1480s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:58:51   1480s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 22:58:51   1480s] Shrink Factor                : 1.00000
[12/06 22:58:51   1480s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 22:58:51   1480s] Initializing multi-corner resistance tables ...
[12/06 22:58:52   1480s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2336.324M)
[12/06 22:58:52   1480s] Skewing Data Summary (End_of_FINAL)
[12/06 22:58:55   1486s] --------------------------------------------------
[12/06 22:58:55   1486s]  Total skewed count:0
[12/06 22:58:55   1486s] --------------------------------------------------
[12/06 22:58:55   1486s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 22:58:55   1486s] [PSP]     Started earlyGlobalRoute kernel
[12/06 22:58:55   1486s] [PSP]     Initial Peak syMemory usage = 2359.6 MB
[12/06 22:58:55   1486s] (I)       Reading DB...
[12/06 22:58:55   1487s] (I)       before initializing RouteDB syMemory usage = 2443.6 MB
[12/06 22:58:55   1487s] (I)       congestionReportName   : 
[12/06 22:58:55   1487s] (I)       layerRangeFor2DCongestion : 
[12/06 22:58:55   1487s] (I)       buildTerm2TermWires    : 0
[12/06 22:58:55   1487s] (I)       doTrackAssignment      : 1
[12/06 22:58:55   1487s] (I)       dumpBookshelfFiles     : 0
[12/06 22:58:55   1487s] (I)       numThreads             : 4
[12/06 22:58:55   1487s] (I)       bufferingAwareRouting  : false
[12/06 22:58:55   1487s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 22:58:55   1487s] (I)       honorPin               : false
[12/06 22:58:55   1487s] (I)       honorPinGuide          : true
[12/06 22:58:55   1487s] (I)       honorPartition         : false
[12/06 22:58:55   1487s] (I)       allowPartitionCrossover: false
[12/06 22:58:55   1487s] (I)       honorSingleEntry       : true
[12/06 22:58:55   1487s] (I)       honorSingleEntryStrong : true
[12/06 22:58:55   1487s] (I)       handleViaSpacingRule   : false
[12/06 22:58:55   1487s] (I)       handleEolSpacingRule   : false
[12/06 22:58:55   1487s] (I)       PDConstraint           : none
[12/06 22:58:55   1487s] (I)       expBetterNDRHandling   : false
[12/06 22:58:55   1487s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 22:58:55   1487s] (I)       routingEffortLevel     : 3
[12/06 22:58:55   1487s] (I)       effortLevel            : standard
[12/06 22:58:55   1487s] [NR-eGR] minRouteLayer          : 2
[12/06 22:58:55   1487s] [NR-eGR] maxRouteLayer          : 9
[12/06 22:58:55   1487s] (I)       relaxedTopLayerCeiling : 127
[12/06 22:58:55   1487s] (I)       relaxedBottomLayerFloor: 2
[12/06 22:58:55   1487s] (I)       numRowsPerGCell        : 1
[12/06 22:58:55   1487s] (I)       speedUpLargeDesign     : 0
[12/06 22:58:55   1487s] (I)       multiThreadingTA       : 1
[12/06 22:58:55   1487s] (I)       blkAwareLayerSwitching : 1
[12/06 22:58:55   1487s] (I)       optimizationMode       : false
[12/06 22:58:55   1487s] (I)       routeSecondPG          : false
[12/06 22:58:55   1487s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 22:58:55   1487s] (I)       detourLimitForLayerRelax: 0.00
[12/06 22:58:55   1487s] (I)       punchThroughDistance   : 500.00
[12/06 22:58:55   1487s] (I)       scenicBound            : 1.15
[12/06 22:58:55   1487s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 22:58:55   1487s] (I)       source-to-sink ratio   : 0.00
[12/06 22:58:55   1487s] (I)       targetCongestionRatioH : 1.00
[12/06 22:58:55   1487s] (I)       targetCongestionRatioV : 1.00
[12/06 22:58:55   1487s] (I)       layerCongestionRatio   : 0.70
[12/06 22:58:55   1487s] (I)       m1CongestionRatio      : 0.10
[12/06 22:58:55   1487s] (I)       m2m3CongestionRatio    : 0.70
[12/06 22:58:55   1487s] (I)       localRouteEffort       : 1.00
[12/06 22:58:55   1487s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 22:58:55   1487s] (I)       supplyScaleFactorH     : 1.00
[12/06 22:58:55   1487s] (I)       supplyScaleFactorV     : 1.00
[12/06 22:58:55   1487s] (I)       highlight3DOverflowFactor: 0.00
[12/06 22:58:55   1487s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 22:58:55   1487s] (I)       routeVias              : 
[12/06 22:58:55   1487s] (I)       readTROption           : true
[12/06 22:58:55   1487s] (I)       extraSpacingFactor     : 1.00
[12/06 22:58:55   1487s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 22:58:55   1487s] (I)       routeSelectedNetsOnly  : false
[12/06 22:58:55   1487s] (I)       clkNetUseMaxDemand     : false
[12/06 22:58:55   1487s] (I)       extraDemandForClocks   : 0
[12/06 22:58:55   1487s] (I)       steinerRemoveLayers    : false
[12/06 22:58:55   1487s] (I)       demoteLayerScenicScale : 1.00
[12/06 22:58:55   1487s] (I)       nonpreferLayerCostScale : 100.00
[12/06 22:58:55   1487s] (I)       similarTopologyRoutingFast : false
[12/06 22:58:55   1487s] (I)       spanningTreeRefinement : false
[12/06 22:58:55   1487s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 22:58:55   1487s] (I)       starting read tracks
[12/06 22:58:55   1487s] (I)       build grid graph
[12/06 22:58:55   1487s] (I)       build grid graph start
[12/06 22:58:55   1487s] [NR-eGR] Layer1 has no routable track
[12/06 22:58:55   1487s] [NR-eGR] Layer2 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer3 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer4 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer5 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer6 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer7 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer8 has single uniform track structure
[12/06 22:58:55   1487s] [NR-eGR] Layer9 has single uniform track structure
[12/06 22:58:55   1487s] (I)       build grid graph end
[12/06 22:58:55   1487s] (I)       numViaLayers=9
[12/06 22:58:55   1487s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:58:55   1487s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:58:55   1487s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:58:55   1487s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:58:55   1487s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:58:55   1487s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:58:55   1487s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:58:55   1487s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:58:55   1487s] (I)       end build via table
[12/06 22:58:55   1487s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 22:58:55   1487s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 22:58:55   1487s] (I)       readDataFromPlaceDB
[12/06 22:58:55   1487s] (I)       Read net information..
[12/06 22:58:55   1487s] [NR-eGR] Read numTotalNets=81273  numIgnoredNets=0
[12/06 22:58:55   1487s] (I)       Read testcase time = 0.020 seconds
[12/06 22:58:55   1487s] 
[12/06 22:58:55   1487s] (I)       read default dcut vias
[12/06 22:58:55   1487s] (I)       Reading via VIA12B for layer: 0 
[12/06 22:58:55   1487s] (I)       Reading via VIA23 for layer: 1 
[12/06 22:58:55   1487s] (I)       Reading via VIA34 for layer: 2 
[12/06 22:58:55   1487s] (I)       Reading via VIA45 for layer: 3 
[12/06 22:58:55   1487s] (I)       Reading via VIA56 for layer: 4 
[12/06 22:58:55   1487s] (I)       Reading via VIA67 for layer: 5 
[12/06 22:58:55   1487s] (I)       Reading via VIA78 for layer: 6 
[12/06 22:58:55   1487s] (I)       Reading via VIA89 for layer: 7 
[12/06 22:58:55   1487s] (I)       build grid graph start
[12/06 22:58:55   1487s] (I)       build grid graph end
[12/06 22:58:55   1487s] (I)       Model blockage into capacity
[12/06 22:58:55   1487s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 22:58:55   1487s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 22:58:55   1487s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 22:58:55   1487s] (I)       Modeling time = 0.140 seconds
[12/06 22:58:55   1487s] 
[12/06 22:58:55   1487s] (I)       Number of ignored nets = 0
[12/06 22:58:55   1487s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 22:58:55   1487s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 22:58:55   1487s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 22:58:55   1487s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 22:58:55   1487s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 22:58:55   1487s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 22:58:55   1487s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 22:58:55   1487s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 22:58:55   1487s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 22:58:55   1487s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 22:58:55   1487s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2456.7 MB
[12/06 22:58:55   1487s] (I)       Ndr track 0 does not exist
[12/06 22:58:55   1487s] (I)       Layer1  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer2  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer3  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer4  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer5  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer6  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer7  viaCost=200.00
[12/06 22:58:55   1487s] (I)       Layer8  viaCost=300.00
[12/06 22:58:55   1487s] (I)       ---------------------Grid Graph Info--------------------
[12/06 22:58:55   1487s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 22:58:55   1487s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 22:58:55   1487s] (I)       Site Width          :   320  (dbu)
[12/06 22:58:55   1487s] (I)       Row Height          :  2880  (dbu)
[12/06 22:58:55   1487s] (I)       GCell Width         :  2880  (dbu)
[12/06 22:58:55   1487s] (I)       GCell Height        :  2880  (dbu)
[12/06 22:58:55   1487s] (I)       grid                :   520   520     9
[12/06 22:58:55   1487s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 22:58:55   1487s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 22:58:55   1487s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 22:58:55   1487s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 22:58:55   1487s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 22:58:55   1487s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 22:58:55   1487s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 22:58:55   1487s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 22:58:55   1487s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 22:58:55   1487s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 22:58:55   1487s] (I)       --------------------------------------------------------
[12/06 22:58:55   1487s] 
[12/06 22:58:55   1487s] [NR-eGR] ============ Routing rule table ============
[12/06 22:58:55   1487s] [NR-eGR] Rule id 0. Nets 81273 
[12/06 22:58:55   1487s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 22:58:55   1487s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 22:58:55   1487s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:58:55   1487s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 22:58:55   1487s] [NR-eGR] ========================================
[12/06 22:58:55   1487s] [NR-eGR] 
[12/06 22:58:55   1487s] (I)       After initializing earlyGlobalRoute syMemory usage = 2456.7 MB
[12/06 22:58:55   1487s] (I)       Loading and dumping file time : 0.68 seconds
[12/06 22:58:55   1487s] (I)       ============= Initialization =============
[12/06 22:58:55   1487s] (I)       totalPins=323060  totalGlobalPin=322565 (99.85%)
[12/06 22:58:56   1487s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 22:58:56   1487s] [NR-eGR] Layer group 1: route 81273 net(s) in layer range [2, 9]
[12/06 22:58:56   1487s] (I)       ============  Phase 1a Route ============
[12/06 22:58:56   1488s] (I)       Phase 1a runs 0.47 seconds
[12/06 22:58:56   1488s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=3
[12/06 22:58:56   1488s] (I)       Usage: 2009642 = (1022730 H, 986912 V) = (12.20% H, 12.34% V) = (2.945e+06um H, 2.842e+06um V)
[12/06 22:58:56   1488s] (I)       
[12/06 22:58:56   1488s] (I)       ============  Phase 1b Route ============
[12/06 22:58:56   1488s] (I)       Phase 1b runs 0.17 seconds
[12/06 22:58:56   1488s] (I)       Usage: 2016035 = (1027315 H, 988720 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 22:58:56   1488s] (I)       
[12/06 22:58:56   1488s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.72% V. EstWL: 5.806181e+06um
[12/06 22:58:56   1488s] (I)       ============  Phase 1c Route ============
[12/06 22:58:56   1488s] (I)       Level2 Grid: 104 x 104
[12/06 22:58:56   1488s] (I)       Phase 1c runs 0.06 seconds
[12/06 22:58:56   1488s] (I)       Usage: 2016038 = (1027317 H, 988721 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 22:58:56   1488s] (I)       
[12/06 22:58:56   1488s] (I)       ============  Phase 1d Route ============
[12/06 22:58:57   1488s] (I)       Phase 1d runs 0.09 seconds
[12/06 22:58:57   1488s] (I)       Usage: 2016184 = (1027399 H, 988785 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 22:58:57   1488s] (I)       
[12/06 22:58:57   1488s] (I)       ============  Phase 1e Route ============
[12/06 22:58:57   1488s] (I)       Phase 1e runs 0.03 seconds
[12/06 22:58:57   1488s] (I)       Usage: 2016184 = (1027399 H, 988785 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 22:58:57   1488s] (I)       
[12/06 22:58:57   1488s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.62% V. EstWL: 5.806610e+06um
[12/06 22:58:57   1488s] [NR-eGR] 
[12/06 22:58:57   1488s] (I)       ============  Phase 1l Route ============
[12/06 22:58:57   1489s] (I)       Phase 1l runs 0.58 seconds
[12/06 22:58:57   1489s] (I)       
[12/06 22:58:57   1489s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 22:58:57   1489s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 22:58:57   1489s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 22:58:57   1489s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[12/06 22:58:57   1489s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:58:57   1489s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer2   24605( 9.18%)    4189( 1.56%)     101( 0.04%)   (10.78%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer3       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer4    1385( 0.52%)      25( 0.01%)       0( 0.00%)   ( 0.53%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer6      65( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer8       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:57   1489s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 22:58:57   1489s] [NR-eGR] ------------------------------------------------------------------
[12/06 22:58:57   1489s] [NR-eGR] Total    26061( 1.25%)    4214( 0.20%)     101( 0.00%)   ( 1.46%) 
[12/06 22:58:57   1489s] [NR-eGR] 
[12/06 22:58:57   1489s] (I)       Total Global Routing Runtime: 1.95 seconds
[12/06 22:58:57   1489s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 22:58:57   1489s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.32% V
[12/06 22:58:57   1489s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.53% V
[12/06 22:58:58   1489s] [NR-eGR] End Peak syMemory usage = 2456.7 MB
[12/06 22:58:58   1489s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.68 seconds
[12/06 22:58:58   1489s] [hotspot] +------------+---------------+---------------+
[12/06 22:58:58   1489s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 22:58:58   1489s] [hotspot] +------------+---------------+---------------+
[12/06 22:58:58   1489s] [hotspot] | normalized |          0.35 |          2.43 |
[12/06 22:58:58   1489s] [hotspot] +------------+---------------+---------------+
[12/06 22:58:58   1489s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 2.43 (area is in unit of 4 std-cell row bins)
[12/06 22:58:58   1489s] [hotspot] max/total 0.35/2.43, big hotspot (>10) total 0.00
[12/06 22:58:58   1489s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        1.04   |
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] [hotspot] |  2  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] [hotspot] |  3  |  1016.32     2.56  1154.56   140.80 |        0.17   |
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] [hotspot] |  4  |   693.76    48.64   924.16   186.88 |        0.35   |
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] [hotspot] |  5  |  1154.56   509.44  1246.72   601.60 |        0.17   |
[12/06 22:58:58   1489s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 22:58:58   1489s] Top 5 hotspots total area: 2.08
[12/06 22:58:58   1489s] #################################################################################
[12/06 22:58:58   1489s] # Design Stage: PreRoute
[12/06 22:58:58   1489s] # Design Name: NYQ
[12/06 22:58:58   1489s] # Design Mode: 90nm
[12/06 22:58:58   1489s] # Analysis Mode: MMMC OCV 
[12/06 22:58:58   1489s] # Parasitics Mode: No SPEF/RCDB
[12/06 22:58:58   1489s] # Signoff Settings: SI Off 
[12/06 22:58:58   1489s] #################################################################################
[12/06 22:58:58   1490s] Topological Sorting (REAL = 0:00:00.0, MEM = 2454.7M, InitMEM = 2454.7M)
[12/06 22:58:58   1490s] Calculate early delays in OCV mode...
[12/06 22:58:58   1490s] Calculate late delays in OCV mode...
[12/06 22:58:58   1490s] Start delay calculation (fullDC) (4 T). (MEM=2454.66)
[12/06 22:58:58   1490s] End AAE Lib Interpolated Model. (MEM=2482.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:59:02   1502s] Total number of fetched objects 106108
[12/06 22:59:02   1503s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 22:59:02   1503s] End delay calculation. (MEM=2711.41 CPU=0:00:09.9 REAL=0:00:03.0)
[12/06 22:59:02   1503s] End delay calculation (fullDC). (MEM=2711.41 CPU=0:00:13.1 REAL=0:00:04.0)
[12/06 22:59:02   1503s] *** CDM Built up (cpu=0:00:13.8  real=0:00:04.0  mem= 2711.4M) ***
[12/06 22:59:03   1507s] *** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:05.0 totSessionCpu=0:25:07 mem=2679.4M)
[12/06 22:59:03   1507s] Effort level <high> specified for reg2reg path_group
[12/06 22:59:05   1512s] Reported timing to dir reports/01_placed_opt_design_prects
[12/06 22:59:05   1512s] **optDesign ... cpu = 0:16:16, real = 0:06:56, mem = 1788.0M, totSessionCpu=0:25:12 **
[12/06 22:59:05   1512s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2365.2M
[12/06 22:59:05   1512s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2365.2M
[12/06 22:59:05   1512s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2365.2M
[12/06 22:59:06   1513s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.980, REAL:0.308, MEM:2397.3M
[12/06 22:59:06   1513s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.020, REAL:0.339, MEM:2397.3M
[12/06 22:59:06   1513s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.020, REAL:0.339, MEM:2397.3M
[12/06 22:59:12   1519s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.133  | 45.133  | 52.758  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.940%
Routing Overflow: 0.00% H and 0.53% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:24, real = 0:07:03, mem = 1789.2M, totSessionCpu=0:25:20 **
[12/06 22:59:12   1519s] Deleting Cell Server ...
[12/06 22:59:12   1519s] Deleting Lib Analyzer.
[12/06 22:59:12   1519s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/06 22:59:12   1519s] Type 'man IMPOPT-3195' for more detail.
[12/06 22:59:12   1519s] *** Finished optDesign ***
[12/06 22:59:12   1519s] 
[12/06 22:59:12   1519s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:17:24 real=  0:07:30)
[12/06 22:59:12   1519s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:07.9 real=0:00:05.4)
[12/06 22:59:12   1519s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.7 real=0:00:05.1)
[12/06 22:59:12   1519s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:49.5 real=0:00:24.0)
[12/06 22:59:12   1519s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:09:17 real=  0:03:45)
[12/06 22:59:12   1519s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:38.1 real=0:00:16.1)
[12/06 22:59:12   1519s] Info: pop threads available for lower-level modules during optimization.
[12/06 22:59:12   1520s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 22:59:12   1520s] #optDebug: fT-D <X 1 0 0 0>
[12/06 22:59:12   1520s] *** Free Virtual Timing Model ...(mem=2393.2M)
[12/06 22:59:12   1520s] **place_opt_design ... cpu = 0:23:36, real = 0:10:06, mem = 2313.1M **
[12/06 22:59:12   1520s] *** Finished GigaPlace ***
[12/06 22:59:12   1520s] 
[12/06 22:59:12   1520s] *** Summary of all messages that are not suppressed in this session:
[12/06 22:59:12   1520s] Severity  ID               Count  Summary                                  
[12/06 22:59:12   1520s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/06 22:59:12   1520s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/06 22:59:12   1520s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/06 22:59:12   1520s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 22:59:12   1520s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[12/06 22:59:12   1520s] *** Message Summary: 23 warning(s), 0 error(s)
[12/06 22:59:12   1520s] 
[12/06 22:59:12   1520s] <CMD> setTieHiLoMode -cell {TIEH TIEL} -maxDistance 20 -maxFanout 10
[12/06 22:59:12   1520s] <CMD> addTieHiLo -prefix TIEHILOW
[12/06 22:59:12   1520s] OPERPROF: Starting DPlace-Init at level 1, MEM:2313.1M
[12/06 22:59:13   1520s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2313.1M
[12/06 22:59:13   1520s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2313.1M
[12/06 22:59:13   1520s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2313.1M
[12/06 22:59:13   1520s] Core basic site is unit
[12/06 22:59:13   1520s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:59:13   1520s] Mark StBox On SiteArr starts
[12/06 22:59:13   1521s] Mark StBox On SiteArr ends
[12/06 22:59:13   1521s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.040, REAL:0.325, MEM:2313.1M
[12/06 22:59:13   1521s] OPERPROF:       Starting CMU at level 4, MEM:2313.1M
[12/06 22:59:13   1521s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2313.1M
[12/06 22:59:13   1521s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.070, REAL:0.361, MEM:2313.1M
[12/06 22:59:13   1521s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.070, REAL:0.361, MEM:2313.1M
[12/06 22:59:13   1521s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:01.0, mem=2313.1MB).
[12/06 22:59:13   1521s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.200, REAL:0.478, MEM:2313.1M
[12/06 22:59:13   1521s] Options: Max Distance = 20.000 microns, Max Fan-out = 10.
[12/06 22:59:13   1521s] INFO: Total Number of Tie Cells (TIEH) placed: 0 for power domain PD_CORE
[12/06 22:59:13   1521s] INFO: Total Number of Tie Cells (TIEL) placed: 0 for power domain PD_CORE
[12/06 22:59:13   1522s] <CMD> checkPlace
[12/06 22:59:13   1522s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2313.2M
[12/06 22:59:13   1522s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2313.2M
[12/06 22:59:13   1522s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2313.2M
[12/06 22:59:13   1522s] Core basic site is unit
[12/06 22:59:13   1522s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 22:59:13   1522s] Mark StBox On SiteArr starts
[12/06 22:59:14   1522s] Mark StBox On SiteArr ends
[12/06 22:59:14   1522s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.700, REAL:0.233, MEM:2313.1M
[12/06 22:59:14   1522s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.720, REAL:0.247, MEM:2313.1M
[12/06 22:59:14   1522s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.720, REAL:0.250, MEM:2313.1M
[12/06 22:59:14   1522s] 
[12/06 22:59:14   1522s] Begin checking placement ... (start mem=2313.2M, init mem=2313.1M)
[12/06 22:59:15   1523s] *info: Placed = 81472          (Fixed = 1022)
[12/06 22:59:15   1523s] *info: Unplaced = 0           
[12/06 22:59:15   1523s] Placement Density:64.94%(1402825/2160191)
[12/06 22:59:15   1523s] Placement Density (including fixed std cells):65.03%(1408477/2165842)
[12/06 22:59:15   1523s] Finished checkPlace (total: cpu=0:00:01.9, real=0:00:02.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=2313.1M)
[12/06 22:59:15   1523s] <CMD> timeDesign -preCTS -expandedViews -outDir reports/01_timedesign_prects
[12/06 22:59:15   1524s] *** Enable all active views. ***
[12/06 22:59:15   1524s] Start to check current routing status for nets...
[12/06 22:59:16   1524s] All nets are already routed correctly.
[12/06 22:59:16   1524s] End to check current routing status for nets (mem=2255.2M)
[12/06 22:59:16   1525s] Effort level <high> specified for reg2reg path_group
[12/06 22:59:17   1529s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2283.3M
[12/06 22:59:17   1529s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2283.3M
[12/06 22:59:17   1529s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2283.3M
[12/06 22:59:18   1530s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.040, REAL:0.317, MEM:2283.3M
[12/06 22:59:18   1530s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.070, REAL:0.348, MEM:2283.3M
[12/06 22:59:18   1530s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.070, REAL:0.348, MEM:2283.3M
[12/06 22:59:18   1530s] #################################################################################
[12/06 22:59:18   1530s] # Design Stage: PreRoute
[12/06 22:59:18   1530s] # Design Name: NYQ
[12/06 22:59:18   1530s] # Design Mode: 90nm
[12/06 22:59:18   1530s] # Analysis Mode: MMMC OCV 
[12/06 22:59:18   1530s] # Parasitics Mode: No SPEF/RCDB
[12/06 22:59:18   1530s] # Signoff Settings: SI Off 
[12/06 22:59:18   1530s] #################################################################################
[12/06 22:59:18   1531s] Topological Sorting (REAL = 0:00:00.0, MEM = 2294.7M, InitMEM = 2281.3M)
[12/06 22:59:18   1531s] Calculate early delays in OCV mode...
[12/06 22:59:18   1531s] Calculate late delays in OCV mode...
[12/06 22:59:18   1531s] Calculate early delays in OCV mode...
[12/06 22:59:18   1531s] Calculate late delays in OCV mode...
[12/06 22:59:18   1531s] Calculate early delays in OCV mode...
[12/06 22:59:18   1531s] Calculate late delays in OCV mode...
[12/06 22:59:18   1531s] Start delay calculation (fullDC) (4 T). (MEM=2294.75)
[12/06 22:59:19   1531s] End AAE Lib Interpolated Model. (MEM=2322.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 22:59:25   1551s] Total number of fetched objects 106108
[12/06 22:59:27   1561s] Total number of fetched objects 106108
[12/06 22:59:28   1562s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/06 22:59:28   1563s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/06 22:59:28   1563s] End delay calculation. (MEM=2599.19 CPU=0:00:24.2 REAL=0:00:07.0)
[12/06 22:59:28   1563s] End delay calculation (fullDC). (MEM=2599.19 CPU=0:00:31.9 REAL=0:00:10.0)
[12/06 22:59:28   1563s] *** CDM Built up (cpu=0:00:32.9  real=0:00:10.0  mem= 2599.2M) ***
[12/06 22:59:29   1568s] *** Done Building Timing Graph (cpu=0:00:38.6 real=0:00:11.0 totSessionCpu=0:26:09 mem=2567.2M)
[12/06 22:59:44   1589s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.133  | 45.133  | 52.758  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.133  | 45.133  | 52.758  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.616  | 70.616  | 72.711  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.133 | 285.133 | 292.758 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.940%
Routing Overflow: 0.00% H and 0.53% V
------------------------------------------------------------
Reported timing to dir reports/01_timedesign_prects
[12/06 22:59:45   1590s] Total CPU time: 66.06 sec
[12/06 22:59:45   1590s] Total Real time: 30.0 sec
[12/06 22:59:45   1590s] Total Memory Usage: 2286.539062 Mbytes
[12/06 22:59:45   1590s] <CMD> saveDesign save/NYQ_placed.enc
[12/06 22:59:45   1590s] #% Begin save design ... (date=12/06 22:59:45, mem=1684.5M)
[12/06 22:59:45   1590s] % Begin Save netlist data ... (date=12/06 22:59:45, mem=1685.3M)
[12/06 22:59:45   1590s] Writing Binary DB to save/NYQ_placed.enc.dat.tmp/NYQ.v.bin in single-threaded mode...
[12/06 22:59:45   1590s] % End Save netlist data ... (date=12/06 22:59:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=1688.9M, current mem=1688.9M)
[12/06 22:59:45   1590s] % Begin Save AAE data ... (date=12/06 22:59:45, mem=1688.9M)
[12/06 22:59:45   1590s] Saving AAE Data ...
[12/06 22:59:45   1590s] % End Save AAE data ... (date=12/06 22:59:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1688.9M, current mem=1688.9M)
[12/06 22:59:48   1592s] % Begin Save clock tree data ... (date=12/06 22:59:48, mem=1690.5M)
[12/06 22:59:48   1592s] % End Save clock tree data ... (date=12/06 22:59:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1690.5M, current mem=1690.5M)
[12/06 22:59:48   1592s] Saving preference file save/NYQ_placed.enc.dat.tmp/gui.pref.tcl ...
[12/06 22:59:48   1592s] Saving mode setting ...
[12/06 22:59:49   1592s] Saving global file ...
[12/06 22:59:49   1592s] Saving symbol-table file in separate thread ...
[12/06 22:59:49   1592s] Saving Drc markers ...
[12/06 22:59:49   1592s] ... No Drc file written since there is no markers found.
[12/06 22:59:49   1592s] % Begin Save routing data ... (date=12/06 22:59:49, mem=1692.0M)
[12/06 22:59:49   1592s] Saving route file ...
[12/06 22:59:57   1594s] *** Completed saveRoute (cpu=0:00:02.3 real=0:00:08.0 mem=2292.6M) ***
[12/06 22:59:57   1594s] % End Save routing data ... (date=12/06 22:59:57, total cpu=0:00:02.3, real=0:00:08.0, peak res=1694.3M, current mem=1694.3M)
[12/06 22:59:57   1594s] Saving floorplan file in separate thread ...
[12/06 22:59:57   1594s] Saving PG Conn file in separate thread ...
[12/06 22:59:57   1594s] Saving placement file in separate thread ...
[12/06 22:59:57   1594s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/06 22:59:57   1594s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/06 22:59:57   1594s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2316.6M) ***
[12/06 22:59:58   1595s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[12/06 22:59:58   1595s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/06 22:59:58   1595s] Saving property file save/NYQ_placed.enc.dat.tmp/NYQ.prop
[12/06 22:59:58   1595s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2316.6M) ***
[12/06 22:59:58   1595s] % Begin Save power constraints data ... (date=12/06 22:59:58, mem=1701.8M)
[12/06 22:59:58   1595s] % End Save power constraints data ... (date=12/06 22:59:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1701.8M, current mem=1701.8M)
[12/06 22:59:58   1595s] Saving rc congestion map save/NYQ_placed.enc.dat.tmp/NYQ.congmap.gz ...
[12/06 22:59:58   1595s] Saving CPF database ...
[12/06 22:59:58   1595s] *** End saving CPF database: cpu=0:00:00.03 real=0:00:00.00 ***
[12/06 22:59:59   1595s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:00:02   1596s] Generated self-contained design NYQ_placed.enc.dat.tmp
[12/06 23:00:04   1596s] #% End save design ... (date=12/06 23:00:04, total cpu=0:00:06.1, real=0:00:19.0, peak res=1701.8M, current mem=1697.2M)
[12/06 23:00:04   1596s] *** Message Summary: 0 warning(s), 0 error(s)
[12/06 23:00:04   1596s] 
[12/06 23:07:49   1665s] <CMD> update_constr[12/07 00:42:51   2484s] 
[12/07 00:42:51   2484s] *** Memory Usage v#1 (Current mem = 2334.199M, initial mem = 228.641M) ***
[12/07 00:42:51   2484s] 
[12/07 00:42:51   2484s] *** Summary of all messages that are not suppressed in this session:
[12/07 00:42:51   2484s] Severity  ID               Count  Summary                                  
[12/07 00:42:51   2484s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/07 00:42:51   2484s] WARNING   IMPLF-200           26  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 00:42:51   2484s] WARNING   IMPLF-201            1  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 00:42:51   2484s] WARNING   IMPLF-105            1  The layer '%s' specified in SAMENET spac...
[12/07 00:42:51   2484s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/07 00:42:51   2484s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/07 00:42:51   2484s] WARNING   IMPEXT-2766         27  The sheet resistance for layer %s is not...
[12/07 00:42:51   2484s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/07 00:42:51   2484s] WARNING   IMPEXT-2776         24  The via resistance between layers %s and...
[12/07 00:42:51   2484s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/07 00:42:51   2484s] WARNING   IMPPP-532           48  ViaGen Warning: top layer and bottom lay...
[12/07 00:42:51   2484s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[12/07 00:42:51   2484s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/07 00:42:51   2484s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/07 00:42:51   2484s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[12/07 00:42:51   2484s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[12/07 00:42:51   2484s] WARNING   IMPTCM-77           11  Option "%s" for command %s is obsolete a...
[12/07 00:42:51   2484s] WARNING   TECHLIB-302         18  No function defined for cell '%s'. The c...
[12/07 00:42:51   2484s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/07 00:42:51   2484s] WARNING   TECHLIB-1161         9  The library level attribute %s on line %...
[12/07 00:42:51   2484s] *** Message Summary: 207 warning(s), 0 error(s)
[12/07 00:42:51   2484s] 
[12/07 00:42:51   2484s] --- Ending "Innovus" (totcpu=0:41:24, real=2:36:41, mem=2334.2M) ---
H.sdc \
                                        src/constraints/latencies_mode0_postcts.sdc \
                                  ]
[12/06 23:07:54   1669s] Reading timing constraints file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/.mmmcBS8zZf/modes/test_mode/test_mode.sdc' ...
[12/06 23:07:54   1669s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1453.1M)
[12/06 23:07:54   1669s] INFO (CTE): Constraints read successfully.
[12/06 23:07:54   1669s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1461.9M, current mem=1461.9M)
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1461.9M)
[12/06 23:07:54   1670s] Reading timing constraints file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/.mmmcBS8zZf/modes/func_mode/func_mode.sdc' ...
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1461.9M)
[12/06 23:07:54   1670s] INFO (CTE): Constraints read successfully.
[12/06 23:07:54   1670s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1462.2M, current mem=1462.2M)
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1462.2M)
[12/06 23:07:54   1670s] Reading timing constraints file 'src/constraints/constraints_modeH.sdc' ...
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1462.2M)
[12/06 23:07:54   1670s] INFO (CTE): Constraints read successfully.
[12/06 23:07:54   1670s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1462.7M, current mem=1462.7M)
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1462.7M)
[12/06 23:07:54   1670s] Reading timing constraints file 'src/constraints/latencies_mode0_postcts.sdc' ...
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1462.7M)
[12/06 23:07:54   1670s] INFO (CTE): Constraints read successfully.
[12/06 23:07:54   1670s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.1M, current mem=1463.1M)
[12/06 23:07:54   1670s] Current (total cpu=0:27:50, real=0:24:19, peak res=2353.2M, current mem=1463.1M)
[12/06 23:07:54   1670s] <CMD> update_constraint_mode -name test_mode \
                       -sdc_files [list src/constraints/constraints_modeT.sdc \
                                        src/constraints/latencies_mode0_postcts.sdc \
                                  ]                                                                    
[12/06 23:07:56   1671s] Reading timing constraints file 'src/constraints/constraints_modeT.sdc' ...
[12/06 23:07:56   1671s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1453.1M)
[12/06 23:07:56   1672s] INFO (CTE): Constraints read successfully.
[12/06 23:07:56   1672s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1461.8M, current mem=1461.8M)
[12/06 23:07:56   1672s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1461.8M)
[12/06 23:07:56   1672s] Reading timing constraints file 'src/constraints/latencies_mode0_postcts.sdc' ...
[12/06 23:07:56   1672s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1461.8M)
[12/06 23:07:56   1672s] INFO (CTE): Constraints read successfully.
[12/06 23:07:56   1672s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1462.1M, current mem=1462.1M)
[12/06 23:07:56   1672s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1462.1M)
[12/06 23:07:56   1672s] Reading timing constraints file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/.mmmcmnkG8N/modes/func_mode/func_mode.sdc' ...
[12/06 23:07:56   1672s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1462.1M)
[12/06 23:07:56   1672s] INFO (CTE): Constraints read successfully.
[12/06 23:07:56   1672s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1462.5M, current mem=1462.5M)
[12/06 23:07:56   1672s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1462.5M)
[12/06 23:07:56   1672s] Reading timing constraints file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/.mmmcmnkG8N/modes/hold_mode/hold_mode.sdc' ...
[12/06 23:07:56   1672s] Current (total cpu=0:27:52, real=0:24:21, peak res=2353.2M, current mem=1462.5M)
[12/06 23:07:56   1672s] INFO (CTE): Constraints read successfully.
[12/06 23:07:57   1672s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1463.0M, current mem=1463.0M)
[12/06 23:07:57   1672s] Current (total cpu=0:27:52, real=0:24:22, peak res=2353.2M, current mem=1463.0M)
[12/06 23:07:57   1672s] <CMD> set_analysis_view -update_timing
[12/06 23:07:57   1672s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:07:57   1672s] <CMD> setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:07:57   1672s] <CMD> set_ccopt_property buffer_cells {NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16 NBUFFX32}
[12/06 23:07:57   1672s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[12/06 23:07:57   1672s] <CMD> set_ccopt_property clock_gating_cells {CGLPPRX2 CGLPPRX8}
[12/06 23:07:57   1672s] <CMD> set_ccopt_property source_max_capacitance 3pf
[12/06 23:07:57   1672s] <CMD> create_ccopt_clock_tree_spec -file scripts/ccopt.tcl
[12/06 23:07:57   1672s] Creating clock tree spec for modes (timing configs): func_mode test_mode hold_mode
[12/06 23:07:57   1672s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/06 23:07:57   1672s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:07:57   1672s] Summary for sequential cells identification: 
[12/06 23:07:57   1672s]   Identified SBFF number: 42
[12/06 23:07:57   1672s]   Identified MBFF number: 0
[12/06 23:07:57   1672s]   Identified SB Latch number: 0
[12/06 23:07:57   1672s]   Identified MB Latch number: 0
[12/06 23:07:57   1672s]   Not identified SBFF number: 0
[12/06 23:07:57   1672s]   Not identified MBFF number: 0
[12/06 23:07:57   1672s]   Not identified SB Latch number: 0
[12/06 23:07:57   1672s]   Not identified MB Latch number: 0
[12/06 23:07:57   1672s]   Number of sequential cells which are not FFs: 14
[12/06 23:07:57   1672s] Creating Cell Server, finished. 
[12/06 23:07:57   1672s] 
[12/06 23:07:57   1672s]  Visiting view : func_wc
[12/06 23:07:57   1672s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:07:57   1672s]  Visiting view : func_tc
[12/06 23:07:57   1672s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:07:57   1672s]  Visiting view : test_wc
[12/06 23:07:57   1672s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:07:57   1672s]  Visiting view : hold_bc
[12/06 23:07:57   1672s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:07:57   1672s]  Visiting view : hold_tc
[12/06 23:07:57   1672s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:07:57   1672s]  Visiting view : hold_wc
[12/06 23:07:57   1672s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:07:57   1672s]  Setting StdDelay to 51.80
[12/06 23:07:57   1672s] Reset timing graph...
[12/06 23:07:57   1672s] Ignoring AAE DB Resetting ...
[12/06 23:07:57   1672s] Reset timing graph done.
[12/06 23:07:57   1672s] Ignoring AAE DB Resetting ...
[12/06 23:08:00   1676s] Analyzing clock structure...
[12/06 23:08:07   1682s] **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:Clk_clk across SDC files. The driving cell that has been kept is INVX4/ZN.
[12/06 23:08:08   1684s] Analyzing clock structure done.
[12/06 23:08:08   1684s] Reset timing graph...
[12/06 23:08:08   1684s] Ignoring AAE DB Resetting ...
[12/06 23:08:08   1684s] Reset timing graph done.
[12/06 23:08:08   1684s] Wrote: scripts/ccopt.tcl
[12/06 23:08:08   1684s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/06 23:08:08   1684s] <CMD> create_ccopt_clock_tree -name Clk_clk -source Clk_CI -no_skew_group
[12/06 23:08:08   1684s] Extracting original clock gating for Clk_clk...
[12/06 23:08:09   1684s]   clock_tree Clk_clk contains 24869 sinks and 0 clock gates.
[12/06 23:08:09   1684s]   Extraction for Clk_clk complete.
[12/06 23:08:09   1684s] Extracting original clock gating for Clk_clk done.
[12/06 23:08:09   1684s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_max -early -clock_tree Clk_clk 0.200
[12/06 23:08:09   1684s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_max -late -clock_tree Clk_clk 0.200
[12/06 23:08:09   1684s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_typ -early -clock_tree Clk_clk 0.200
[12/06 23:08:09   1684s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_typ -late -clock_tree Clk_clk 0.200
[12/06 23:08:09   1684s] <CMD> set_ccopt_property source_driver -clock_tree Clk_clk {INVX4/INP INVX4/ZN}
[12/06 23:08:09   1684s] <CMD> set_ccopt_property clock_period -pin Clk_CI 80
[12/06 23:08:09   1684s] <CMD> create_ccopt_skew_group -name Clk_clk/func_mode -sources Clk_CI -auto_sinks
[12/06 23:08:09   1684s] <CMD> set_ccopt_property include_source_latency -skew_group Clk_clk/func_mode true
[12/06 23:08:09   1684s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group Clk_clk/func_mode Clk_clk
[12/06 23:08:09   1684s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group Clk_clk/func_mode func_mode
[12/06 23:08:09   1684s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group Clk_clk/func_mode {dc_max dc_typ}
[12/06 23:08:09   1684s] <CMD> create_ccopt_skew_group -name Clk_clk/test_mode -sources Clk_CI -auto_sinks
[12/06 23:08:09   1685s] <CMD> set_ccopt_property include_source_latency -skew_group Clk_clk/test_mode true
[12/06 23:08:09   1685s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group Clk_clk/test_mode Clk_clk
[12/06 23:08:09   1685s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group Clk_clk/test_mode test_mode
[12/06 23:08:09   1685s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group Clk_clk/test_mode dc_max
[12/06 23:08:09   1685s] <CMD> create_ccopt_skew_group -name Clk_clk/hold_mode -sources Clk_CI -auto_sinks
[12/06 23:08:09   1685s] <CMD> set_ccopt_property include_source_latency -skew_group Clk_clk/hold_mode true
[12/06 23:08:09   1685s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group Clk_clk/hold_mode Clk_clk
[12/06 23:08:09   1685s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group Clk_clk/hold_mode hold_mode
[12/06 23:08:09   1685s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group Clk_clk/hold_mode {dc_min dc_typ dc_max}
[12/06 23:08:09   1685s] <CMD> check_ccopt_clock_tree_convergence
[12/06 23:08:09   1685s] Checking clock tree convergence...
[12/06 23:08:09   1685s] Checking clock tree convergence done.
[12/06 23:08:09   1685s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/06 23:08:09   1685s] <CMD> ccopt_design -outDir reports/02_timedesign_ccopt
[12/06 23:08:09   1685s] #% Begin ccopt_design (date=12/06 23:08:09, mem=1616.6M)
[12/06 23:08:09   1685s] Runtime...
[12/06 23:08:09   1685s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/06 23:08:09   1685s] Preferred extra space for top nets is 0
[12/06 23:08:09   1685s] Preferred extra space for trunk nets is 1
[12/06 23:08:09   1685s] Preferred extra space for leaf nets is 1
[12/06 23:08:09   1685s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/06 23:08:09   1685s] Set place::cacheFPlanSiteMark to 1
[12/06 23:08:09   1685s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/06 23:08:09   1685s] Using CCOpt effort standard.
[12/06 23:08:09   1685s] CCOpt::Phase::Initialization...
[12/06 23:08:09   1685s] Check Prerequisites...
[12/06 23:08:09   1685s] Leaving CCOpt scope - CheckPlace...
[12/06 23:08:09   1685s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2228.9M
[12/06 23:08:09   1685s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2228.9M
[12/06 23:08:09   1685s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2228.9M
[12/06 23:08:09   1685s] Core basic site is unit
[12/06 23:08:09   1685s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:08:09   1685s] Mark StBox On SiteArr starts
[12/06 23:08:09   1685s] Mark StBox On SiteArr ends
[12/06 23:08:09   1685s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.700, REAL:0.246, MEM:2228.9M
[12/06 23:08:09   1685s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.710, REAL:0.264, MEM:2228.9M
[12/06 23:08:09   1685s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.710, REAL:0.264, MEM:2228.9M
[12/06 23:08:09   1685s] 
[12/06 23:08:09   1685s] Begin checking placement ... (start mem=2228.9M, init mem=2228.9M)
[12/06 23:08:10   1686s] *info: Placed = 81472          (Fixed = 1022)
[12/06 23:08:10   1686s] *info: Unplaced = 0           
[12/06 23:08:10   1686s] Placement Density:64.94%(1402825/2160191)
[12/06 23:08:10   1686s] Placement Density (including fixed std cells):65.03%(1408477/2165842)
[12/06 23:08:10   1686s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:01.0; vio checks: cpu=0:00:00.8, real=0:00:01.0; mem=2228.9M)
[12/06 23:08:10   1686s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:01.2)
[12/06 23:08:10   1686s] Validating CTS configuration...
[12/06 23:08:10   1686s] CCOpt power management detected and enabled.
[12/06 23:08:10   1686s] Non-default CCOpt properties:
[12/06 23:08:10   1686s] buffer_cells is set for at least one key
[12/06 23:08:10   1686s] clock_gating_cells is set for at least one key
[12/06 23:08:10   1686s] inverter_cells is set for at least one key
[12/06 23:08:10   1686s] preferred_extra_space is set for at least one key
[12/06 23:08:10   1686s] route_type is set for at least one key
[12/06 23:08:10   1686s] source_driver is set for at least one key
[12/06 23:08:10   1686s] source_max_capacitance is set for at least one key
[12/06 23:08:10   1686s] target_max_trans_sdc is set for at least one key
[12/06 23:08:10   1687s] Using cell based legalization.
[12/06 23:08:11   1687s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.9M
[12/06 23:08:11   1687s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2228.9M
[12/06 23:08:11   1687s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2228.9M
[12/06 23:08:11   1687s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2228.9M
[12/06 23:08:11   1687s] Core basic site is unit
[12/06 23:08:11   1687s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:08:11   1687s] Mark StBox On SiteArr starts
[12/06 23:08:11   1688s] Mark StBox On SiteArr ends
[12/06 23:08:11   1688s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.030, REAL:0.318, MEM:2228.9M
[12/06 23:08:11   1688s] OPERPROF:       Starting CMU at level 4, MEM:2228.9M
[12/06 23:08:11   1688s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2228.9M
[12/06 23:08:11   1688s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.070, REAL:0.364, MEM:2228.9M
[12/06 23:08:11   1688s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.070, REAL:0.364, MEM:2228.9M
[12/06 23:08:11   1688s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:00.0, mem=2228.9MB).
[12/06 23:08:11   1688s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.170, REAL:0.464, MEM:2228.9M
[12/06 23:08:11   1688s] Route type trimming info:
[12/06 23:08:11   1688s]   No route type modifications were made.
[12/06 23:08:11   1688s] Accumulated time to calculate placeable region: 0
[12/06 23:08:11   1688s] Accumulated time to calculate placeable region: 0
[12/06 23:08:11   1688s] Library Trimming...
[12/06 23:08:11   1688s] (I)       Initializing Steiner engine. 
[12/06 23:08:11   1688s] (I)       Reading DB...
[12/06 23:08:11   1688s] (I)       Number of ignored instance 0
[12/06 23:08:11   1688s] (I)       numMoveCells=80450, numMacros=0  numPads=87  numMultiRowHeightInsts=0
[12/06 23:08:11   1688s] (I)       Identified Clock instances: Flop 24869, Clock buffer/inverter 0, Gate 0
[12/06 23:08:11   1688s] (I)       before initializing RouteDB syMemory usage = 2258.9 MB
[12/06 23:08:11   1688s] (I)       congestionReportName   : 
[12/06 23:08:11   1688s] (I)       layerRangeFor2DCongestion : 
[12/06 23:08:11   1688s] (I)       buildTerm2TermWires    : 1
[12/06 23:08:11   1688s] (I)       doTrackAssignment      : 0
[12/06 23:08:11   1688s] (I)       dumpBookshelfFiles     : 0
[12/06 23:08:11   1688s] (I)       numThreads             : 1
[12/06 23:08:11   1688s] (I)       bufferingAwareRouting  : true
[12/06 23:08:11   1688s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:08:11   1688s] (I)       honorPin               : false
[12/06 23:08:11   1688s] (I)       honorPinGuide          : true
[12/06 23:08:11   1688s] (I)       honorPartition         : false
[12/06 23:08:11   1688s] (I)       allowPartitionCrossover: false
[12/06 23:08:11   1688s] (I)       honorSingleEntry       : true
[12/06 23:08:11   1688s] (I)       honorSingleEntryStrong : true
[12/06 23:08:11   1688s] (I)       handleViaSpacingRule   : false
[12/06 23:08:11   1688s] (I)       handleEolSpacingRule   : true
[12/06 23:08:11   1688s] (I)       PDConstraint           : none
[12/06 23:08:11   1688s] (I)       expBetterNDRHandling   : true
[12/06 23:08:11   1688s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:08:11   1688s] (I)       routingEffortLevel     : 3
[12/06 23:08:11   1688s] (I)       effortLevel            : standard
[12/06 23:08:11   1688s] [NR-eGR] minRouteLayer          : 2
[12/06 23:08:11   1688s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:08:11   1688s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:08:11   1688s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:08:11   1688s] (I)       numRowsPerGCell        : 1
[12/06 23:08:11   1688s] (I)       speedUpLargeDesign     : 0
[12/06 23:08:11   1688s] (I)       multiThreadingTA       : 1
[12/06 23:08:11   1688s] (I)       blkAwareLayerSwitching : 1
[12/06 23:08:11   1688s] (I)       optimizationMode       : false
[12/06 23:08:11   1688s] (I)       routeSecondPG          : false
[12/06 23:08:11   1688s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:08:11   1688s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:08:11   1688s] (I)       punchThroughDistance   : 2147483647.00
[12/06 23:08:11   1688s] (I)       scenicBound            : 1.15
[12/06 23:08:11   1688s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:08:11   1688s] (I)       source-to-sink ratio   : 0.30
[12/06 23:08:11   1688s] (I)       targetCongestionRatioH : 1.00
[12/06 23:08:11   1688s] (I)       targetCongestionRatioV : 1.00
[12/06 23:08:11   1688s] (I)       layerCongestionRatio   : 1.00
[12/06 23:08:11   1688s] (I)       m1CongestionRatio      : 0.10
[12/06 23:08:11   1688s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:08:11   1688s] (I)       localRouteEffort       : 1.00
[12/06 23:08:11   1688s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:08:11   1688s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:08:11   1688s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:08:11   1688s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:08:11   1688s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:08:11   1688s] (I)       routeVias              : 
[12/06 23:08:11   1688s] (I)       readTROption           : true
[12/06 23:08:11   1688s] (I)       extraSpacingFactor     : 1.00
[12/06 23:08:11   1688s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:08:11   1688s] (I)       routeSelectedNetsOnly  : false
[12/06 23:08:11   1688s] (I)       clkNetUseMaxDemand     : false
[12/06 23:08:11   1688s] (I)       extraDemandForClocks   : 0
[12/06 23:08:11   1688s] (I)       steinerRemoveLayers    : false
[12/06 23:08:11   1688s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:08:11   1688s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:08:11   1688s] (I)       similarTopologyRoutingFast : true
[12/06 23:08:11   1688s] (I)       spanningTreeRefinement : false
[12/06 23:08:11   1688s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:08:11   1688s] (I)       starting read tracks
[12/06 23:08:11   1688s] (I)       build grid graph
[12/06 23:08:11   1688s] (I)       build grid graph start
[12/06 23:08:11   1688s] [NR-eGR] Layer1 has no routable track
[12/06 23:08:11   1688s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:08:11   1688s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:08:11   1688s] (I)       build grid graph end
[12/06 23:08:11   1688s] (I)       numViaLayers=9
[12/06 23:08:11   1688s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:08:11   1688s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:08:11   1688s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:08:11   1688s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:08:11   1688s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:08:11   1688s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:08:11   1688s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:08:11   1688s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:08:11   1688s] (I)       end build via table
[12/06 23:08:11   1688s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:08:11   1688s] (I)       readDataFromPlaceDB
[12/06 23:08:11   1688s] (I)       Read net information..
[12/06 23:08:11   1688s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/06 23:08:11   1688s] (I)       Read testcase time = 0.000 seconds
[12/06 23:08:11   1688s] 
[12/06 23:08:11   1688s] (I)       read default dcut vias
[12/06 23:08:11   1688s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:08:11   1688s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:08:11   1688s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:08:11   1688s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:08:11   1688s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:08:11   1688s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:08:11   1688s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:08:11   1688s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:08:11   1688s] (I)       build grid graph start
[12/06 23:08:11   1688s] (I)       build grid graph end
[12/06 23:08:11   1688s] (I)       Model blockage into capacity
[12/06 23:08:11   1688s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 23:08:11   1688s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:08:11   1688s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:08:11   1688s] (I)       Modeling time = 0.180 seconds
[12/06 23:08:11   1688s] 
[12/06 23:08:11   1688s] (I)       Moved 0 terms for better access 
[12/06 23:08:11   1688s] (I)       Number of ignored nets = 0
[12/06 23:08:11   1688s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Number of clock nets = 0.  Ignored: No
[12/06 23:08:11   1688s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:08:11   1688s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:08:11   1688s] (I)       Constructing bin map
[12/06 23:08:11   1688s] (I)       Initialize bin information with width=5760 height=5760
[12/06 23:08:11   1688s] (I)       Done constructing bin map
[12/06 23:08:11   1688s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2258.9 MB
[12/06 23:08:11   1688s] (I)       Ndr track 0 does not exist
[12/06 23:08:11   1688s] (I)       Layer1  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer2  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer3  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer4  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer5  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer6  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer7  viaCost=200.00
[12/06 23:08:11   1688s] (I)       Layer8  viaCost=300.00
[12/06 23:08:11   1688s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:08:11   1688s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:08:11   1688s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:08:11   1688s] (I)       Site Width          :   320  (dbu)
[12/06 23:08:11   1688s] (I)       Row Height          :  2880  (dbu)
[12/06 23:08:11   1688s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:08:11   1688s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:08:11   1688s] (I)       grid                :   520   520     9
[12/06 23:08:11   1688s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:08:11   1688s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:08:11   1688s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:08:11   1688s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:08:11   1688s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:08:11   1688s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:08:11   1688s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:08:11   1688s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:08:11   1688s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:08:11   1688s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:08:11   1688s] (I)       --------------------------------------------------------
[12/06 23:08:11   1688s] 
[12/06 23:08:11   1688s] [NR-eGR] ============ Routing rule table ============
[12/06 23:08:11   1688s] [NR-eGR] Rule id 0. Nets 0 
[12/06 23:08:11   1688s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:08:11   1688s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:08:11   1688s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:08:11   1688s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:08:11   1688s] [NR-eGR] ========================================
[12/06 23:08:11   1688s] [NR-eGR] 
[12/06 23:08:11   1688s] (I)       After initializing earlyGlobalRoute syMemory usage = 2269.8 MB
[12/06 23:08:11   1688s] (I)       Loading and dumping file time : 0.38 seconds
[12/06 23:08:11   1688s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:08:12   1688s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:08:12   1688s] End AAE Lib Interpolated Model. (MEM=2269.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:08:12   1688s]   Library trimming buffers in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 5 cells
[12/06 23:08:12   1688s] Original list had 5 cells:
[12/06 23:08:12   1688s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:08:12   1688s] Library trimming was not able to trim any cells:
[12/06 23:08:12   1688s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:08:12   1688s]   Library trimming inverters in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 6 cells
[12/06 23:08:12   1688s] Original list had 6 cells:
[12/06 23:08:12   1688s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:08:12   1688s] Library trimming was not able to trim any cells:
[12/06 23:08:12   1688s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:08:12   1689s] Library Trimming done.
[12/06 23:08:12   1689s] Clock tree balancer configuration for clock_tree Clk_clk:
[12/06 23:08:12   1689s] Non-default CCOpt properties:
[12/06 23:08:12   1689s]   route_type (leaf): default_route_type_leaf (default: default)
[12/06 23:08:12   1689s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 23:08:12   1689s]   route_type (top): default_route_type_nonleaf (default: default)
[12/06 23:08:12   1689s]   source_driver: INVX4/INP INVX4/ZN (default: )
[12/06 23:08:12   1689s]   source_max_capacitance: 3000 (default: auto)
[12/06 23:08:12   1689s] For power domain PD_CORE:
[12/06 23:08:12   1689s]   Buffers:     NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:08:12   1689s]   Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:08:12   1689s]   Unblocked area available for placement of any clock cells in power_domain PD_CORE: 2165842.022um^2
[12/06 23:08:12   1689s] Top Routing info:
[12/06 23:08:12   1689s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:08:12   1689s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 23:08:12   1689s] Trunk Routing info:
[12/06 23:08:12   1689s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:08:12   1689s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 23:08:12   1689s] Leaf Routing info:
[12/06 23:08:12   1689s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:08:12   1689s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 23:08:12   1689s] For timing_corner dc_max:setup, late:
[12/06 23:08:12   1689s]   Slew time target (leaf):    0.200ns
[12/06 23:08:12   1689s]   Slew time target (trunk):   0.200ns
[12/06 23:08:12   1689s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[12/06 23:08:12   1689s]   Buffer unit delay for power domain PD_CORE:   0.362ns
[12/06 23:08:12   1689s]   Buffer max distance for power domain PD_CORE: 870.000um
[12/06 23:08:12   1689s] Fastest wire driving cells and distances for power domain PD_CORE:
[12/06 23:08:12   1689s]   Buffer    : {lib_cell:NBUFFX16, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=596.626um, saturatedSlew=0.179ns, speed=1868.544um per ns, cellArea=44.796um^2 per 1000um}
[12/06 23:08:12   1689s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=527.640um, saturatedSlew=0.174ns, speed=4469.632um per ns, cellArea=89.079um^2 per 1000um}
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] Logic Sizing Table:
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] ----------------------------------------------------------
[12/06 23:08:12   1689s] Cell    Instance count    Source    Eligible library cells
[12/06 23:08:12   1689s] ----------------------------------------------------------
[12/06 23:08:12   1689s]   (empty table)
[12/06 23:08:12   1689s] ----------------------------------------------------------
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/06 23:08:12   1689s]   Sources:                     pin Clk_CI
[12/06 23:08:12   1689s]   Total number of sinks:       24869
[12/06 23:08:12   1689s]   Delay constrained sinks:     24869
[12/06 23:08:12   1689s]   Non-leaf sinks:              0
[12/06 23:08:12   1689s]   Ignore pins:                 0
[12/06 23:08:12   1689s]  Timing corner dc_max:setup.late:
[12/06 23:08:12   1689s]   Skew target:                 0.362ns
[12/06 23:08:12   1689s] Clock tree balancer configuration for skew_group Clk_clk/hold_mode:
[12/06 23:08:12   1689s]   Sources:                     pin Clk_CI
[12/06 23:08:12   1689s]   Total number of sinks:       24869
[12/06 23:08:12   1689s]   Delay constrained sinks:     24869
[12/06 23:08:12   1689s]   Non-leaf sinks:              0
[12/06 23:08:12   1689s]   Ignore pins:                 0
[12/06 23:08:12   1689s]  Timing corner dc_max:setup.late:
[12/06 23:08:12   1689s]   Skew target:                 0.362ns
[12/06 23:08:12   1689s] Clock tree balancer configuration for skew_group Clk_clk/test_mode:
[12/06 23:08:12   1689s]   Sources:                     pin Clk_CI
[12/06 23:08:12   1689s]   Total number of sinks:       24869
[12/06 23:08:12   1689s]   Delay constrained sinks:     24869
[12/06 23:08:12   1689s]   Non-leaf sinks:              0
[12/06 23:08:12   1689s]   Ignore pins:                 0
[12/06 23:08:12   1689s]  Timing corner dc_max:setup.late:
[12/06 23:08:12   1689s]   Skew target:                 0.362ns
[12/06 23:08:12   1689s] Primary reporting skew group is skew_group Clk_clk/func_mode with 24869 clock sinks.
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] Via Selection for Estimated Routes (rule default):
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] ------------------------------------------------------------
[12/06 23:08:12   1689s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/06 23:08:12   1689s] Range                (Ohm)    (fF)     (fs)     Only
[12/06 23:08:12   1689s] ------------------------------------------------------------
[12/06 23:08:12   1689s] M1-M2    VIA12B      1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M2-M3    VIA23       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M3-M4    VIA34       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M4-M5    VIA45       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M5-M6    VIA56       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M6-M7    VIA67       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M7-M8    VIA78       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] M8-M9    VIA89       1.600    0.000    0.000    false
[12/06 23:08:12   1689s] ------------------------------------------------------------
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] No ideal or dont_touch nets found in the clock tree
[12/06 23:08:12   1689s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.0)
[12/06 23:08:12   1689s] External - Set all clocks to propagated mode...
[12/06 23:08:12   1689s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/06 23:08:12   1689s]  * The following are in propagated mode:
[12/06 23:08:12   1689s]    - SDC clock Clk_clk in view func_wc
[12/06 23:08:12   1689s]    - SDC clock Clk_clk in view func_tc
[12/06 23:08:12   1689s]    - SDC clock Clk_clk in view test_wc
[12/06 23:08:12   1689s]    - SDC clock Clk_clk in view hold_bc
[12/06 23:08:12   1689s]    - SDC clock Clk_clk in view hold_tc
[12/06 23:08:12   1689s]    - SDC clock Clk_clk in view hold_wc
[12/06 23:08:12   1689s] 
[12/06 23:08:12   1689s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:08:12   1689s] All good
[12/06 23:08:12   1689s] Check Prerequisites done. (took cpu=0:00:04.3 real=0:00:03.3)
[12/06 23:08:12   1689s] CCOpt::Phase::Initialization done. (took cpu=0:00:04.3 real=0:00:03.3)
[12/06 23:08:12   1690s] Executing ccopt post-processing.
[12/06 23:08:12   1690s] Synthesizing clock trees with CCOpt...
[12/06 23:08:12   1690s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 23:08:12   1690s] CCOpt::Phase::PreparingToBalance...
[12/06 23:08:12   1690s] 
[12/06 23:08:12   1690s] Positive (advancing) pin insertion delays
[12/06 23:08:12   1690s] =========================================
[12/06 23:08:12   1690s] 
[12/06 23:08:12   1690s] Found 0 advances (0.000% of 24869 clock tree sinks)
[12/06 23:08:12   1690s] 
[12/06 23:08:12   1690s] Negative (delaying) pin insertion delays
[12/06 23:08:12   1690s] ========================================
[12/06 23:08:12   1690s] 
[12/06 23:08:12   1690s] Found 0 delays (0.000% of 24869 clock tree sinks)
[12/06 23:08:12   1690s] 
[12/06 23:08:12   1690s] **WARN: (IMPCCOPT-1127):	The skew group default.Clk_clk/hold_mode has been identified as a duplicate of: Clk_clk/func_mode
[12/06 23:08:12   1690s] **WARN: (IMPCCOPT-1127):	The skew group default.Clk_clk/test_mode has been identified as a duplicate of: Clk_clk/func_mode
[12/06 23:08:12   1690s] The skew group Clk_clk/hold_mode has been identified as a duplicate of: Clk_clk/func_mode, so it will not be cloned.
[12/06 23:08:12   1690s] The skew group Clk_clk/test_mode has been identified as a duplicate of: Clk_clk/func_mode, so it will not be cloned.
[12/06 23:08:13   1690s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/06 23:08:13   1690s] ### Creating LA Mngr. totSessionCpu=0:28:10 mem=2327.0M
[12/06 23:08:13   1690s] ### Creating LA Mngr, finished. totSessionCpu=0:28:10 mem=2327.0M
[12/06 23:08:13   1690s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:08:13   1690s] [NR-eGR] Started earlyGlobalRoute kernel
[12/06 23:08:13   1690s] [NR-eGR] Initial Peak syMemory usage = 2327.0 MB
[12/06 23:08:13   1690s] (I)       Reading DB...
[12/06 23:08:13   1690s] (I)       before initializing RouteDB syMemory usage = 2327.0 MB
[12/06 23:08:13   1690s] (I)       congestionReportName   : 
[12/06 23:08:13   1690s] (I)       layerRangeFor2DCongestion : 
[12/06 23:08:13   1690s] (I)       buildTerm2TermWires    : 1
[12/06 23:08:13   1690s] (I)       doTrackAssignment      : 1
[12/06 23:08:13   1690s] (I)       dumpBookshelfFiles     : 0
[12/06 23:08:13   1690s] (I)       numThreads             : 4
[12/06 23:08:13   1690s] (I)       bufferingAwareRouting  : false
[12/06 23:08:13   1690s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:08:13   1690s] (I)       honorPin               : false
[12/06 23:08:13   1690s] (I)       honorPinGuide          : true
[12/06 23:08:13   1690s] (I)       honorPartition         : false
[12/06 23:08:13   1690s] (I)       allowPartitionCrossover: false
[12/06 23:08:13   1690s] (I)       honorSingleEntry       : true
[12/06 23:08:13   1690s] (I)       honorSingleEntryStrong : true
[12/06 23:08:13   1690s] (I)       handleViaSpacingRule   : false
[12/06 23:08:13   1690s] (I)       handleEolSpacingRule   : false
[12/06 23:08:13   1690s] (I)       PDConstraint           : none
[12/06 23:08:13   1690s] (I)       expBetterNDRHandling   : false
[12/06 23:08:13   1690s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:08:13   1690s] (I)       routingEffortLevel     : 3
[12/06 23:08:13   1690s] (I)       effortLevel            : standard
[12/06 23:08:13   1690s] [NR-eGR] minRouteLayer          : 2
[12/06 23:08:13   1690s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:08:13   1690s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:08:13   1690s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:08:13   1690s] (I)       numRowsPerGCell        : 1
[12/06 23:08:13   1690s] (I)       speedUpLargeDesign     : 0
[12/06 23:08:13   1690s] (I)       multiThreadingTA       : 1
[12/06 23:08:13   1690s] (I)       blkAwareLayerSwitching : 1
[12/06 23:08:13   1690s] (I)       optimizationMode       : false
[12/06 23:08:13   1690s] (I)       routeSecondPG          : false
[12/06 23:08:13   1690s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:08:13   1690s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:08:13   1690s] (I)       punchThroughDistance   : 500.00
[12/06 23:08:13   1690s] (I)       scenicBound            : 1.15
[12/06 23:08:13   1690s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:08:13   1690s] (I)       source-to-sink ratio   : 0.00
[12/06 23:08:13   1690s] (I)       targetCongestionRatioH : 1.00
[12/06 23:08:13   1690s] (I)       targetCongestionRatioV : 1.00
[12/06 23:08:13   1690s] (I)       layerCongestionRatio   : 0.70
[12/06 23:08:13   1690s] (I)       m1CongestionRatio      : 0.10
[12/06 23:08:13   1690s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:08:13   1690s] (I)       localRouteEffort       : 1.00
[12/06 23:08:13   1690s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:08:13   1690s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:08:13   1690s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:08:13   1690s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:08:13   1690s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:08:13   1690s] (I)       routeVias              : 
[12/06 23:08:13   1690s] (I)       readTROption           : true
[12/06 23:08:13   1690s] (I)       extraSpacingFactor     : 1.00
[12/06 23:08:13   1690s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:08:13   1690s] (I)       routeSelectedNetsOnly  : false
[12/06 23:08:13   1690s] (I)       clkNetUseMaxDemand     : false
[12/06 23:08:13   1690s] (I)       extraDemandForClocks   : 0
[12/06 23:08:13   1690s] (I)       steinerRemoveLayers    : false
[12/06 23:08:13   1690s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:08:13   1690s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:08:13   1690s] (I)       similarTopologyRoutingFast : false
[12/06 23:08:13   1690s] (I)       spanningTreeRefinement : false
[12/06 23:08:13   1690s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:08:13   1690s] (I)       starting read tracks
[12/06 23:08:13   1690s] (I)       build grid graph
[12/06 23:08:13   1690s] (I)       build grid graph start
[12/06 23:08:13   1690s] [NR-eGR] Layer1 has no routable track
[12/06 23:08:13   1690s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:08:13   1690s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:08:13   1690s] (I)       build grid graph end
[12/06 23:08:13   1690s] (I)       numViaLayers=9
[12/06 23:08:13   1690s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:08:13   1690s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:08:13   1690s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:08:13   1690s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:08:13   1690s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:08:13   1690s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:08:13   1690s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:08:13   1690s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:08:13   1690s] (I)       end build via table
[12/06 23:08:13   1690s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:08:13   1690s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 23:08:13   1690s] (I)       readDataFromPlaceDB
[12/06 23:08:13   1690s] (I)       Read net information..
[12/06 23:08:13   1690s] [NR-eGR] Read numTotalNets=81273  numIgnoredNets=0
[12/06 23:08:13   1690s] (I)       Read testcase time = 0.020 seconds
[12/06 23:08:13   1690s] 
[12/06 23:08:13   1690s] (I)       read default dcut vias
[12/06 23:08:13   1690s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:08:13   1690s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:08:13   1690s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:08:13   1690s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:08:13   1690s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:08:13   1690s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:08:13   1690s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:08:13   1690s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:08:13   1690s] (I)       build grid graph start
[12/06 23:08:13   1690s] (I)       build grid graph end
[12/06 23:08:13   1690s] (I)       Model blockage into capacity
[12/06 23:08:13   1690s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 23:08:13   1691s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:08:13   1691s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:08:13   1691s] (I)       Modeling time = 0.140 seconds
[12/06 23:08:13   1691s] 
[12/06 23:08:13   1691s] (I)       Number of ignored nets = 0
[12/06 23:08:13   1691s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 23:08:13   1691s] (I)       Number of clock nets = 1.  Ignored: No
[12/06 23:08:13   1691s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:08:13   1691s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:08:13   1691s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:08:13   1691s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:08:13   1691s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:08:13   1691s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:08:13   1691s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:08:13   1691s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 23:08:13   1691s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2327.0 MB
[12/06 23:08:13   1691s] (I)       Ndr track 0 does not exist
[12/06 23:08:13   1691s] (I)       Layer1  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer2  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer3  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer4  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer5  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer6  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer7  viaCost=200.00
[12/06 23:08:13   1691s] (I)       Layer8  viaCost=300.00
[12/06 23:08:13   1691s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:08:13   1691s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:08:13   1691s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:08:13   1691s] (I)       Site Width          :   320  (dbu)
[12/06 23:08:13   1691s] (I)       Row Height          :  2880  (dbu)
[12/06 23:08:13   1691s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:08:13   1691s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:08:13   1691s] (I)       grid                :   520   520     9
[12/06 23:08:13   1691s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:08:13   1691s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:08:13   1691s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:08:13   1691s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:08:13   1691s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:08:13   1691s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:08:13   1691s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:08:13   1691s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:08:13   1691s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:08:13   1691s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:08:13   1691s] (I)       --------------------------------------------------------
[12/06 23:08:13   1691s] 
[12/06 23:08:13   1691s] [NR-eGR] ============ Routing rule table ============
[12/06 23:08:13   1691s] [NR-eGR] Rule id 0. Nets 81273 
[12/06 23:08:13   1691s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:08:13   1691s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:08:13   1691s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:08:13   1691s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:08:13   1691s] [NR-eGR] ========================================
[12/06 23:08:13   1691s] [NR-eGR] 
[12/06 23:08:13   1691s] (I)       After initializing earlyGlobalRoute syMemory usage = 2327.0 MB
[12/06 23:08:13   1691s] (I)       Loading and dumping file time : 0.66 seconds
[12/06 23:08:13   1691s] (I)       ============= Initialization =============
[12/06 23:08:13   1691s] (I)       totalPins=323060  totalGlobalPin=322565 (99.85%)
[12/06 23:08:14   1691s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 23:08:14   1691s] [NR-eGR] Layer group 1: route 81273 net(s) in layer range [2, 9]
[12/06 23:08:14   1691s] (I)       ============  Phase 1a Route ============
[12/06 23:08:14   1691s] (I)       Phase 1a runs 0.54 seconds
[12/06 23:08:14   1691s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=3
[12/06 23:08:14   1691s] (I)       Usage: 2009642 = (1022730 H, 986912 V) = (12.20% H, 12.34% V) = (2.945e+06um H, 2.842e+06um V)
[12/06 23:08:14   1691s] (I)       
[12/06 23:08:14   1691s] (I)       ============  Phase 1b Route ============
[12/06 23:08:15   1692s] (I)       Phase 1b runs 0.23 seconds
[12/06 23:08:15   1692s] (I)       Usage: 2016035 = (1027315 H, 988720 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 23:08:15   1692s] (I)       
[12/06 23:08:15   1692s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.72% V. EstWL: 5.806181e+06um
[12/06 23:08:15   1692s] (I)       ============  Phase 1c Route ============
[12/06 23:08:15   1692s] (I)       Level2 Grid: 104 x 104
[12/06 23:08:15   1692s] (I)       Phase 1c runs 0.08 seconds
[12/06 23:08:15   1692s] (I)       Usage: 2016038 = (1027317 H, 988721 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 23:08:15   1692s] (I)       
[12/06 23:08:15   1692s] (I)       ============  Phase 1d Route ============
[12/06 23:08:15   1692s] (I)       Phase 1d runs 0.12 seconds
[12/06 23:08:15   1692s] (I)       Usage: 2016184 = (1027399 H, 988785 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 23:08:15   1692s] (I)       
[12/06 23:08:15   1692s] (I)       ============  Phase 1e Route ============
[12/06 23:08:15   1692s] (I)       Phase 1e runs 0.05 seconds
[12/06 23:08:15   1692s] (I)       Usage: 2016184 = (1027399 H, 988785 V) = (12.26% H, 12.36% V) = (2.959e+06um H, 2.848e+06um V)
[12/06 23:08:15   1692s] (I)       
[12/06 23:08:15   1692s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.62% V. EstWL: 5.806610e+06um
[12/06 23:08:15   1692s] [NR-eGR] 
[12/06 23:08:15   1692s] (I)       ============  Phase 1l Route ============
[12/06 23:08:16   1693s] (I)       Phase 1l runs 0.62 seconds
[12/06 23:08:16   1693s] (I)       
[12/06 23:08:16   1693s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:08:16   1693s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 23:08:16   1693s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 23:08:16   1693s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[12/06 23:08:16   1693s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:08:16   1693s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer2   24605( 9.18%)    4189( 1.56%)     101( 0.04%)   (10.78%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer3       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer4    1385( 0.52%)      25( 0.01%)       0( 0.00%)   ( 0.53%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer6      65( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer8       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:08:16   1693s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:08:16   1693s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:08:16   1693s] [NR-eGR] Total    26061( 1.25%)    4214( 0.20%)     101( 0.00%)   ( 1.46%) 
[12/06 23:08:16   1693s] [NR-eGR] 
[12/06 23:08:16   1693s] (I)       Total Global Routing Runtime: 2.23 seconds
[12/06 23:08:16   1693s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 23:08:16   1693s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.32% V
[12/06 23:08:16   1693s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.53% V
[12/06 23:08:16   1693s] (I)       ============= track Assignment ============
[12/06 23:08:16   1693s] (I)       extract Global 3D Wires
[12/06 23:08:16   1693s] (I)       Extract Global WL : time=0.04
[12/06 23:08:16   1693s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:08:16   1693s] (I)       Initialization real time=0.00 seconds
[12/06 23:08:16   1693s] (I)       Run Multi-thread track assignment
[12/06 23:08:16   1695s] (I)       merging nets...
[12/06 23:08:16   1695s] (I)       merging nets done
[12/06 23:08:17   1695s] (I)       Kernel real time=0.66 seconds
[12/06 23:08:17   1695s] (I)       End Greedy Track Assignment
[12/06 23:08:17   1696s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:08:17   1696s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 322973
[12/06 23:08:17   1696s] [NR-eGR] Layer2(M2)(V) length: 6.523097e+05um, number of vias: 431395
[12/06 23:08:17   1696s] [NR-eGR] Layer3(M3)(H) length: 1.926588e+06um, number of vias: 135323
[12/06 23:08:17   1696s] [NR-eGR] Layer4(M4)(V) length: 1.126835e+06um, number of vias: 40932
[12/06 23:08:17   1696s] [NR-eGR] Layer5(M5)(H) length: 9.480336e+05um, number of vias: 34058
[12/06 23:08:17   1696s] [NR-eGR] Layer6(M6)(V) length: 8.809760e+05um, number of vias: 4429
[12/06 23:08:17   1696s] [NR-eGR] Layer7(M7)(H) length: 1.096185e+05um, number of vias: 3729
[12/06 23:08:17   1696s] [NR-eGR] Layer8(M8)(V) length: 2.538599e+05um, number of vias: 37
[12/06 23:08:17   1696s] [NR-eGR] Layer9(M9)(H) length: 1.917120e+03um, number of vias: 0
[12/06 23:08:17   1696s] [NR-eGR] Total length: 5.900138e+06um, number of vias: 972876
[12/06 23:08:17   1696s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:08:17   1696s] [NR-eGR] Total clock nets wire length: 2.014094e+05um 
[12/06 23:08:17   1696s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:08:17   1696s] [NR-eGR] End Peak syMemory usage = 2327.0 MB
[12/06 23:08:17   1696s] [NR-eGR] Early Global Router Kernel+IO runtime : 6.12 seconds
[12/06 23:08:17   1696s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.4 real=0:00:04.6)
[12/06 23:08:17   1696s] Legalization setup...
[12/06 23:08:17   1696s] Using cell based legalization.
[12/06 23:08:17   1696s] OPERPROF: Starting DPlace-Init at level 1, MEM:2327.0M
[12/06 23:08:17   1696s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2327.0M
[12/06 23:08:17   1696s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2327.0M
[12/06 23:08:17   1696s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2327.0M
[12/06 23:08:17   1696s] Core basic site is unit
[12/06 23:08:17   1696s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:08:17   1696s] Mark StBox On SiteArr starts
[12/06 23:08:18   1697s] Mark StBox On SiteArr ends
[12/06 23:08:18   1697s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.020, REAL:0.315, MEM:2327.0M
[12/06 23:08:18   1697s] OPERPROF:       Starting CMU at level 4, MEM:2327.0M
[12/06 23:08:18   1697s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2327.0M
[12/06 23:08:18   1697s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.060, REAL:0.367, MEM:2327.0M
[12/06 23:08:18   1697s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.060, REAL:0.367, MEM:2327.0M
[12/06 23:08:18   1697s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:01.0, mem=2327.0MB).
[12/06 23:08:18   1697s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.170, REAL:0.482, MEM:2327.0M
[12/06 23:08:18   1697s] Legalization setup done. (took cpu=0:00:01.2 real=0:00:00.5)
[12/06 23:08:18   1697s] Validating CTS configuration...
[12/06 23:08:18   1697s] Non-default CCOpt properties:
[12/06 23:08:18   1697s] buffer_cells is set for at least one key
[12/06 23:08:18   1697s] clock_gating_cells is set for at least one key
[12/06 23:08:18   1697s] cts_merge_clock_gates is set for at least one key
[12/06 23:08:18   1697s] cts_merge_clock_logic is set for at least one key
[12/06 23:08:18   1697s] inverter_cells is set for at least one key
[12/06 23:08:18   1697s] preferred_extra_space is set for at least one key
[12/06 23:08:18   1697s] route_type is set for at least one key
[12/06 23:08:18   1697s] source_driver is set for at least one key
[12/06 23:08:18   1697s] source_max_capacitance is set for at least one key
[12/06 23:08:18   1697s] target_max_trans_sdc is set for at least one key
[12/06 23:08:18   1697s] Route type trimming info:
[12/06 23:08:18   1697s]   No route type modifications were made.
[12/06 23:08:18   1697s] Accumulated time to calculate placeable region: 0.01
[12/06 23:08:18   1697s] Accumulated time to calculate placeable region: 0.01
[12/06 23:08:18   1697s] Library Trimming...
[12/06 23:08:18   1697s] (I)       Initializing Steiner engine. 
[12/06 23:08:18   1697s] (I)       Reading DB...
[12/06 23:08:18   1698s] (I)       Number of ignored instance 0
[12/06 23:08:18   1698s] (I)       numMoveCells=80450, numMacros=0  numPads=87  numMultiRowHeightInsts=0
[12/06 23:08:18   1698s] (I)       Identified Clock instances: Flop 24869, Clock buffer/inverter 0, Gate 0
[12/06 23:08:18   1698s] (I)       before initializing RouteDB syMemory usage = 2327.0 MB
[12/06 23:08:18   1698s] (I)       congestionReportName   : 
[12/06 23:08:18   1698s] (I)       layerRangeFor2DCongestion : 
[12/06 23:08:18   1698s] (I)       buildTerm2TermWires    : 1
[12/06 23:08:18   1698s] (I)       doTrackAssignment      : 0
[12/06 23:08:18   1698s] (I)       dumpBookshelfFiles     : 0
[12/06 23:08:18   1698s] (I)       numThreads             : 1
[12/06 23:08:18   1698s] (I)       bufferingAwareRouting  : true
[12/06 23:08:18   1698s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:08:18   1698s] (I)       honorPin               : false
[12/06 23:08:18   1698s] (I)       honorPinGuide          : true
[12/06 23:08:18   1698s] (I)       honorPartition         : false
[12/06 23:08:18   1698s] (I)       allowPartitionCrossover: false
[12/06 23:08:18   1698s] (I)       honorSingleEntry       : true
[12/06 23:08:18   1698s] (I)       honorSingleEntryStrong : true
[12/06 23:08:18   1698s] (I)       handleViaSpacingRule   : false
[12/06 23:08:18   1698s] (I)       handleEolSpacingRule   : true
[12/06 23:08:18   1698s] (I)       PDConstraint           : none
[12/06 23:08:18   1698s] (I)       expBetterNDRHandling   : true
[12/06 23:08:18   1698s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:08:18   1698s] (I)       routingEffortLevel     : 3
[12/06 23:08:18   1698s] (I)       effortLevel            : standard
[12/06 23:08:18   1698s] [NR-eGR] minRouteLayer          : 2
[12/06 23:08:18   1698s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:08:18   1698s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:08:18   1698s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:08:18   1698s] (I)       numRowsPerGCell        : 1
[12/06 23:08:18   1698s] (I)       speedUpLargeDesign     : 0
[12/06 23:08:18   1698s] (I)       multiThreadingTA       : 1
[12/06 23:08:18   1698s] (I)       blkAwareLayerSwitching : 1
[12/06 23:08:18   1698s] (I)       optimizationMode       : false
[12/06 23:08:18   1698s] (I)       routeSecondPG          : false
[12/06 23:08:18   1698s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:08:18   1698s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:08:18   1698s] (I)       punchThroughDistance   : 2147483647.00
[12/06 23:08:18   1698s] (I)       scenicBound            : 1.15
[12/06 23:08:18   1698s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:08:18   1698s] (I)       source-to-sink ratio   : 0.30
[12/06 23:08:18   1698s] (I)       targetCongestionRatioH : 1.00
[12/06 23:08:18   1698s] (I)       targetCongestionRatioV : 1.00
[12/06 23:08:18   1698s] (I)       layerCongestionRatio   : 1.00
[12/06 23:08:18   1698s] (I)       m1CongestionRatio      : 0.10
[12/06 23:08:18   1698s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:08:18   1698s] (I)       localRouteEffort       : 1.00
[12/06 23:08:18   1698s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:08:18   1698s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:08:18   1698s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:08:18   1698s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:08:18   1698s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:08:18   1698s] (I)       routeVias              : 
[12/06 23:08:18   1698s] (I)       readTROption           : true
[12/06 23:08:18   1698s] (I)       extraSpacingFactor     : 1.00
[12/06 23:08:18   1698s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:08:18   1698s] (I)       routeSelectedNetsOnly  : false
[12/06 23:08:18   1698s] (I)       clkNetUseMaxDemand     : false
[12/06 23:08:18   1698s] (I)       extraDemandForClocks   : 0
[12/06 23:08:18   1698s] (I)       steinerRemoveLayers    : false
[12/06 23:08:18   1698s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:08:18   1698s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:08:18   1698s] (I)       similarTopologyRoutingFast : true
[12/06 23:08:18   1698s] (I)       spanningTreeRefinement : false
[12/06 23:08:18   1698s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:08:18   1698s] (I)       starting read tracks
[12/06 23:08:18   1698s] (I)       build grid graph
[12/06 23:08:18   1698s] (I)       build grid graph start
[12/06 23:08:18   1698s] [NR-eGR] Layer1 has no routable track
[12/06 23:08:18   1698s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:08:18   1698s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:08:18   1698s] (I)       build grid graph end
[12/06 23:08:18   1698s] (I)       numViaLayers=9
[12/06 23:08:18   1698s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:08:18   1698s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:08:18   1698s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:08:18   1698s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:08:18   1698s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:08:18   1698s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:08:18   1698s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:08:18   1698s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:08:18   1698s] (I)       end build via table
[12/06 23:08:18   1698s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:08:18   1698s] (I)       readDataFromPlaceDB
[12/06 23:08:18   1698s] (I)       Read net information..
[12/06 23:08:18   1698s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/06 23:08:18   1698s] (I)       Read testcase time = 0.000 seconds
[12/06 23:08:18   1698s] 
[12/06 23:08:18   1698s] (I)       read default dcut vias
[12/06 23:08:18   1698s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:08:18   1698s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:08:18   1698s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:08:18   1698s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:08:18   1698s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:08:18   1698s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:08:18   1698s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:08:18   1698s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:08:18   1698s] (I)       build grid graph start
[12/06 23:08:18   1698s] (I)       build grid graph end
[12/06 23:08:18   1698s] (I)       Model blockage into capacity
[12/06 23:08:18   1698s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 23:08:18   1698s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:08:18   1698s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:08:18   1698s] (I)       Modeling time = 0.180 seconds
[12/06 23:08:18   1698s] 
[12/06 23:08:18   1698s] (I)       Moved 0 terms for better access 
[12/06 23:08:18   1698s] (I)       Number of ignored nets = 0
[12/06 23:08:18   1698s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Number of clock nets = 0.  Ignored: No
[12/06 23:08:18   1698s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:08:18   1698s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:08:18   1698s] (I)       Constructing bin map
[12/06 23:08:18   1698s] (I)       Initialize bin information with width=5760 height=5760
[12/06 23:08:18   1698s] (I)       Done constructing bin map
[12/06 23:08:18   1698s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2327.0 MB
[12/06 23:08:18   1698s] (I)       Ndr track 0 does not exist
[12/06 23:08:18   1698s] (I)       Layer1  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer2  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer3  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer4  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer5  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer6  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer7  viaCost=200.00
[12/06 23:08:18   1698s] (I)       Layer8  viaCost=300.00
[12/06 23:08:18   1698s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:08:18   1698s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:08:18   1698s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:08:18   1698s] (I)       Site Width          :   320  (dbu)
[12/06 23:08:18   1698s] (I)       Row Height          :  2880  (dbu)
[12/06 23:08:18   1698s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:08:18   1698s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:08:18   1698s] (I)       grid                :   520   520     9
[12/06 23:08:18   1698s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:08:18   1698s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:08:18   1698s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:08:18   1698s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:08:18   1698s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:08:18   1698s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:08:18   1698s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:08:18   1698s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:08:18   1698s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:08:18   1698s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:08:18   1698s] (I)       --------------------------------------------------------
[12/06 23:08:18   1698s] 
[12/06 23:08:18   1698s] [NR-eGR] ============ Routing rule table ============
[12/06 23:08:18   1698s] [NR-eGR] Rule id 0. Nets 0 
[12/06 23:08:18   1698s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:08:18   1698s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:08:18   1698s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:08:18   1698s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:08:18   1698s] [NR-eGR] ========================================
[12/06 23:08:18   1698s] [NR-eGR] 
[12/06 23:08:18   1698s] (I)       After initializing earlyGlobalRoute syMemory usage = 2327.0 MB
[12/06 23:08:18   1698s] (I)       Loading and dumping file time : 0.38 seconds
[12/06 23:08:18   1698s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:08:18   1698s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:08:19   1698s] Updating RC grid for preRoute extraction ...
[12/06 23:08:19   1698s] Initializing multi-corner resistance tables ...
[12/06 23:08:19   1698s] End AAE Lib Interpolated Model. (MEM=2326.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:08:19   1698s]   Library trimming buffers in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 5 cells
[12/06 23:08:19   1698s] Original list had 5 cells:
[12/06 23:08:19   1698s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:08:19   1698s] Library trimming was not able to trim any cells:
[12/06 23:08:19   1698s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:08:19   1698s]   Library trimming inverters in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 6 cells
[12/06 23:08:19   1698s] Original list had 6 cells:
[12/06 23:08:19   1698s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:08:19   1698s] Library trimming was not able to trim any cells:
[12/06 23:08:19   1698s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:08:19   1699s] Library Trimming done.
[12/06 23:08:19   1699s] Clock tree balancer configuration for clock_tree Clk_clk:
[12/06 23:08:19   1699s] Non-default CCOpt properties:
[12/06 23:08:19   1699s]   cts_merge_clock_gates: true (default: false)
[12/06 23:08:19   1699s]   cts_merge_clock_logic: true (default: false)
[12/06 23:08:19   1699s]   route_type (leaf): default_route_type_leaf (default: default)
[12/06 23:08:19   1699s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 23:08:19   1699s]   route_type (top): default_route_type_nonleaf (default: default)
[12/06 23:08:19   1699s]   source_driver: INVX4/INP INVX4/ZN (default: )
[12/06 23:08:19   1699s]   source_max_capacitance: 3000 (default: auto)
[12/06 23:08:19   1699s] For power domain PD_CORE:
[12/06 23:08:19   1699s]   Buffers:     NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:08:19   1699s]   Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:08:19   1699s]   Unblocked area available for placement of any clock cells in power_domain PD_CORE: 2165842.022um^2
[12/06 23:08:19   1699s] Top Routing info:
[12/06 23:08:19   1699s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:08:19   1699s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 23:08:19   1699s] Trunk Routing info:
[12/06 23:08:19   1699s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:08:19   1699s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 23:08:19   1699s] Leaf Routing info:
[12/06 23:08:19   1699s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:08:19   1699s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 23:08:19   1699s] For timing_corner dc_max:setup, late:
[12/06 23:08:19   1699s]   Slew time target (leaf):    0.200ns
[12/06 23:08:19   1699s]   Slew time target (trunk):   0.200ns
[12/06 23:08:19   1699s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[12/06 23:08:19   1699s]   Buffer unit delay for power domain PD_CORE:   0.362ns
[12/06 23:08:19   1699s]   Buffer max distance for power domain PD_CORE: 870.000um
[12/06 23:08:19   1699s] Fastest wire driving cells and distances for power domain PD_CORE:
[12/06 23:08:19   1699s]   Buffer    : {lib_cell:NBUFFX16, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=596.626um, saturatedSlew=0.179ns, speed=1868.544um per ns, cellArea=44.796um^2 per 1000um}
[12/06 23:08:19   1699s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=527.640um, saturatedSlew=0.174ns, speed=4469.632um per ns, cellArea=89.079um^2 per 1000um}
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] Logic Sizing Table:
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] ----------------------------------------------------------
[12/06 23:08:19   1699s] Cell    Instance count    Source    Eligible library cells
[12/06 23:08:19   1699s] ----------------------------------------------------------
[12/06 23:08:19   1699s]   (empty table)
[12/06 23:08:19   1699s] ----------------------------------------------------------
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/06 23:08:19   1699s]   Sources:                     pin Clk_CI
[12/06 23:08:19   1699s]   Total number of sinks:       24869
[12/06 23:08:19   1699s]   Delay constrained sinks:     24869
[12/06 23:08:19   1699s]   Non-leaf sinks:              0
[12/06 23:08:19   1699s]   Ignore pins:                 0
[12/06 23:08:19   1699s]  Timing corner dc_max:setup.late:
[12/06 23:08:19   1699s]   Skew target:                 0.362ns
[12/06 23:08:19   1699s] Primary reporting skew group is skew_group Clk_clk/func_mode with 24869 clock sinks.
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] Via Selection for Estimated Routes (rule default):
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] ------------------------------------------------------------
[12/06 23:08:19   1699s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/06 23:08:19   1699s] Range                (Ohm)    (fF)     (fs)     Only
[12/06 23:08:19   1699s] ------------------------------------------------------------
[12/06 23:08:19   1699s] M1-M2    VIA12B      1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M2-M3    VIA23       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M3-M4    VIA34       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M4-M5    VIA45       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M5-M6    VIA56       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M6-M7    VIA67       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M7-M8    VIA78       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] M8-M9    VIA89       1.600    0.000    0.000    false
[12/06 23:08:19   1699s] ------------------------------------------------------------
[12/06 23:08:19   1699s] 
[12/06 23:08:19   1699s] No ideal or dont_touch nets found in the clock tree
[12/06 23:08:19   1699s] Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 23:08:19   1699s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/06 23:08:19   1699s] No exclusion drivers are needed.
[12/06 23:08:19   1699s] Antenna diode management...
[12/06 23:08:19   1699s]   Found 0 antenna diodes in the clock trees.
[12/06 23:08:19   1699s]   
[12/06 23:08:19   1699s] Antenna diode management done.
[12/06 23:08:19   1699s] Adding driver cell for primary IO roots...
[12/06 23:08:19   1699s] Maximizing clock DAG abstraction...
[12/06 23:08:19   1699s] Maximizing clock DAG abstraction done.
[12/06 23:08:19   1699s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.3 real=0:00:06.9)
[12/06 23:08:19   1699s] Synthesizing clock trees...
[12/06 23:08:19   1699s]   Preparing To Balance...
[12/06 23:08:19   1699s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.5M
[12/06 23:08:20   1699s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2336.5M
[12/06 23:08:20   1699s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2336.5M
[12/06 23:08:20   1699s] OPERPROF:       Starting CMU at level 4, MEM:2336.5M
[12/06 23:08:20   1699s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2336.5M
[12/06 23:08:20   1699s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.056, MEM:2336.5M
[12/06 23:08:20   1699s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.057, MEM:2336.5M
[12/06 23:08:20   1699s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2336.5MB).
[12/06 23:08:20   1699s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.169, MEM:2336.5M
[12/06 23:08:20   1699s]   Merging duplicate siblings in DAG...
[12/06 23:08:20   1699s]     Clock DAG stats before merging:
[12/06 23:08:20   1699s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/06 23:08:20   1699s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 23:08:20   1699s]     Resynthesising clock tree into netlist...
[12/06 23:08:20   1699s]       Reset timing graph...
[12/06 23:08:20   1699s] Ignoring AAE DB Resetting ...
[12/06 23:08:20   1699s]       Reset timing graph done.
[12/06 23:08:20   1699s]     Resynthesising clock tree into netlist done.
[12/06 23:08:20   1699s]     
[12/06 23:08:20   1699s]     Disconnecting clock tree from netlist...
[12/06 23:08:20   1699s]     Disconnecting clock tree from netlist done.
[12/06 23:08:20   1699s]   Merging duplicate siblings in DAG done.
[12/06 23:08:20   1699s]   Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/06 23:08:20   1699s]   CCOpt::Phase::Construction...
[12/06 23:08:20   1699s]   Stage::Clustering...
[12/06 23:08:20   1699s]   Clustering...
[12/06 23:08:20   1699s]     Initialize for clustering...
[12/06 23:08:20   1699s]     Clock DAG stats before clustering:
[12/06 23:08:20   1699s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/06 23:08:20   1699s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 23:08:20   1699s]     Computing max distances from locked parents...
[12/06 23:08:20   1699s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/06 23:08:20   1699s]     Computing max distances from locked parents done.
[12/06 23:08:20   1700s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:08:20   1700s]     Bottom-up phase...
[12/06 23:08:20   1700s]     Clustering clock_tree Clk_clk...
[12/06 23:08:21   1701s] End AAE Lib Interpolated Model. (MEM=2327 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:08:31   1711s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'POLYCON' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/06 23:08:32   1712s]     Clustering clock_tree Clk_clk done.
[12/06 23:08:32   1712s]     Clock DAG stats after bottom-up phase:
[12/06 23:08:32   1712s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:32   1712s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:32   1712s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/06 23:08:32   1712s]        Bufs: NBUFFX32: 274 
[12/06 23:08:32   1712s]     Bottom-up phase done. (took cpu=0:00:12.5 real=0:00:12.6)
[12/06 23:08:32   1712s]     Legalizing clock trees...
[12/06 23:08:32   1712s]     Resynthesising clock tree into netlist...
[12/06 23:08:33   1712s]       Reset timing graph...
[12/06 23:08:33   1712s] Ignoring AAE DB Resetting ...
[12/06 23:08:33   1712s]       Reset timing graph done.
[12/06 23:08:33   1712s]     Resynthesising clock tree into netlist done.
[12/06 23:08:33   1712s]     Commiting net attributes....
[12/06 23:08:33   1713s]     Commiting net attributes. done.
[12/06 23:08:33   1713s]     Leaving CCOpt scope - ClockRefiner...
[12/06 23:08:33   1713s]     Performing a single pass refine place with FGC disabled for datapath.
[12/06 23:08:33   1713s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF:       Starting CMU at level 4, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.056, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.056, MEM:2336.5M
[12/06 23:08:33   1713s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2336.5MB).
[12/06 23:08:33   1713s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.162, MEM:2336.5M
[12/06 23:08:33   1713s] OPERPROF: Starting RefinePlace at level 1, MEM:2336.5M
[12/06 23:08:33   1713s] *** Starting refinePlace (0:28:34 mem=2336.5M) ***
[12/06 23:08:33   1713s] Total net bbox length = 4.462e+06 (2.303e+06 2.159e+06) (ext = 2.358e+04)
[12/06 23:08:33   1713s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:08:33   1713s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:08:33   1713s] Starting refinePlace ...
[12/06 23:08:33   1713s] powerDomain PD_CORE: bins with density >  0.75 = 17.2 % ( 466 / 2704 )
[12/06 23:08:33   1713s] Density distribution unevenness ratio = 6.587%
[12/06 23:08:34   1715s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 23:08:34   1715s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=2298.2MB) @(0:28:34 - 0:28:35).
[12/06 23:08:34   1715s] Move report: preRPlace moves 2794 insts, mean move: 2.40 um, max move: 11.52 um
[12/06 23:08:34   1715s] 	Max move on inst (CTS_ccl_a_BUF_CLOCK_NODE_UID_A57aab): (851.20, 313.60) --> (851.20, 302.08)
[12/06 23:08:34   1715s] 	Length: 60 sites, height: 1 rows, site name: unit, cell type: NBUFFX32
[12/06 23:08:34   1715s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:08:36   1716s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:08:36   1716s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2298.2MB) @(0:28:35 - 0:28:37).
[12/06 23:08:36   1716s] Move report: Detail placement moves 2794 insts, mean move: 2.40 um, max move: 11.52 um
[12/06 23:08:36   1716s] 	Max move on inst (CTS_ccl_a_BUF_CLOCK_NODE_UID_A57aab): (851.20, 313.60) --> (851.20, 302.08)
[12/06 23:08:36   1716s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2298.2MB
[12/06 23:08:36   1716s] Statistics of distance of Instance movement in refine placement:
[12/06 23:08:36   1716s]   maximum (X+Y) =        11.52 um
[12/06 23:08:36   1716s]   inst (CTS_ccl_a_BUF_CLOCK_NODE_UID_A57aab) with max move: (851.2, 313.6) -> (851.2, 302.08)
[12/06 23:08:36   1716s]   mean    (X+Y) =         2.40 um
[12/06 23:08:36   1716s] Summary Report:
[12/06 23:08:36   1716s] Instances move: 2794 (out of 80724 movable)
[12/06 23:08:36   1716s] Instances flipped: 0
[12/06 23:08:36   1716s] Mean displacement: 2.40 um
[12/06 23:08:36   1716s] Max displacement: 11.52 um (Instance: CTS_ccl_a_BUF_CLOCK_NODE_UID_A57aab) (851.2, 313.6) -> (851.2, 302.08)
[12/06 23:08:36   1716s] 	Length: 60 sites, height: 1 rows, site name: unit, cell type: NBUFFX32
[12/06 23:08:36   1716s] Total instances moved : 2794
[12/06 23:08:36   1716s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.358e+04)
[12/06 23:08:36   1716s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2298.2MB
[12/06 23:08:36   1716s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=2298.2MB) @(0:28:34 - 0:28:37).
[12/06 23:08:36   1716s] *** Finished refinePlace (0:28:37 mem=2298.2M) ***
[12/06 23:08:36   1716s] OPERPROF: Finished RefinePlace at level 1, CPU:3.280, REAL:2.577, MEM:2298.2M
[12/06 23:08:36   1716s]     Moved 1111 and flipped 342 of 25143 clock instance(s) during refinement.
[12/06 23:08:36   1716s]     The largest move was 11.5 microns for CTS_ccl_a_BUF_CLOCK_NODE_UID_A57aa3.
[12/06 23:08:36   1716s] Moved 24 and flipped 3 of 274 clock instances (excluding sinks) during refinement
[12/06 23:08:36   1716s] The largest move for clock insts (excluding sinks) was 11.5 microns. The inst with this movement was CTS_ccl_a_BUF_CLOCK_NODE_UID_A57aa3
[12/06 23:08:36   1716s] Moved 1087 and flipped 339 of 24869 clock sinks during refinement.
[12/06 23:08:36   1716s] The largest move for clock sinks was 10.2 microns. The inst with this movement was parameter_memory_reg_481__14_
[12/06 23:08:36   1717s] OPERPROF: Starting DPlace-Init at level 1, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:       Starting CMU at level 4, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.090, REAL:0.090, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.090, MEM:2298.2M
[12/06 23:08:36   1717s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2298.2MB).
[12/06 23:08:36   1717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.200, MEM:2298.2M
[12/06 23:08:36   1717s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.3 real=0:00:03.2)
[12/06 23:08:36   1717s]     Disconnecting clock tree from netlist...
[12/06 23:08:36   1717s]     Disconnecting clock tree from netlist done.
[12/06 23:08:36   1717s] OPERPROF: Starting DPlace-Init at level 1, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:       Starting CMU at level 4, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.100, REAL:0.103, MEM:2298.2M
[12/06 23:08:36   1717s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.100, REAL:0.104, MEM:2298.2M
[12/06 23:08:36   1717s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2298.2MB).
[12/06 23:08:36   1717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.211, MEM:2298.2M
[12/06 23:08:36   1718s] End AAE Lib Interpolated Model. (MEM=2298.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:08:37   1718s]     
[12/06 23:08:37   1718s]     Clock tree legalization - Histogram:
[12/06 23:08:37   1718s]     ====================================
[12/06 23:08:37   1718s]     
[12/06 23:08:37   1718s]     --------------------------------
[12/06 23:08:37   1718s]     Movement (um)    Number of cells
[12/06 23:08:37   1718s]     --------------------------------
[12/06 23:08:37   1718s]     [0.32,1.44)             1
[12/06 23:08:37   1718s]     [1.44,2.56)             0
[12/06 23:08:37   1718s]     [2.56,3.68)             1
[12/06 23:08:37   1718s]     [3.68,4.8)              0
[12/06 23:08:37   1718s]     [4.8,5.92)             17
[12/06 23:08:37   1718s]     [5.92,7.04)             0
[12/06 23:08:37   1718s]     [7.04,8.16)             0
[12/06 23:08:37   1718s]     [8.16,9.28)             3
[12/06 23:08:37   1718s]     [9.28,10.4)             0
[12/06 23:08:37   1718s]     [10.4,11.52)            2
[12/06 23:08:37   1718s]     --------------------------------
[12/06 23:08:37   1718s]     
[12/06 23:08:37   1718s]     
[12/06 23:08:37   1718s]     Clock tree legalization - Top 10 Movements:
[12/06 23:08:37   1718s]     ===========================================
[12/06 23:08:37   1718s]     
[12/06 23:08:37   1718s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:08:37   1718s]     Movement (um)    Desired               Achieved              Node
[12/06 23:08:37   1718s]                      location              location              
[12/06 23:08:37   1718s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:08:37   1718s]         11.52        (851.200,313.600)     (851.200,302.080)     ccl_a clock buffer, uid:A57aab (a lib_cell NBUFFX32) at (851.200,302.080), in power domain PD_CORE
[12/06 23:08:37   1718s]         11.52        (855.360,1278.400)    (855.360,1266.880)    ccl_a clock buffer, uid:A57aa3 (a lib_cell NBUFFX32) at (855.360,1266.880), in power domain PD_CORE
[12/06 23:08:37   1718s]          8.64        (855.360,1281.280)    (855.360,1289.920)    ccl_a clock buffer, uid:A57862 (a lib_cell NBUFFX32) at (855.360,1289.920), in power domain PD_CORE
[12/06 23:08:37   1718s]          8.64        (856.640,1287.040)    (856.640,1295.680)    ccl_a clock buffer, uid:A57851 (a lib_cell NBUFFX32) at (856.640,1295.680), in power domain PD_CORE
[12/06 23:08:37   1718s]          8.64        (560.960,1275.520)    (560.960,1284.160)    ccl_a clock buffer, uid:A578ae (a lib_cell NBUFFX32) at (560.960,1284.160), in power domain PD_CORE
[12/06 23:08:37   1718s]          5.76        (851.200,757.120)     (851.200,751.360)     ccl_a clock buffer, uid:A57aa9 (a lib_cell NBUFFX32) at (851.200,751.360), in power domain PD_CORE
[12/06 23:08:37   1718s]          5.76        (587.840,1062.400)    (587.840,1056.640)    ccl_a clock buffer, uid:A57aaa (a lib_cell NBUFFX32) at (587.840,1056.640), in power domain PD_CORE
[12/06 23:08:37   1718s]          5.76        (374.400,1016.320)    (374.400,1010.560)    ccl_a clock buffer, uid:A57aa0 (a lib_cell NBUFFX32) at (374.400,1010.560), in power domain PD_CORE
[12/06 23:08:37   1718s]          5.76        (1147.200,313.600)    (1147.200,307.840)    ccl_a clock buffer, uid:A57aad (a lib_cell NBUFFX32) at (1147.200,307.840), in power domain PD_CORE
[12/06 23:08:37   1718s]          5.76        (832.960,313.600)     (832.960,307.840)     ccl_a clock buffer, uid:A57aa7 (a lib_cell NBUFFX32) at (832.960,307.840), in power domain PD_CORE
[12/06 23:08:37   1718s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:08:37   1718s]     
[12/06 23:08:37   1718s]     Legalizing clock trees done. (took cpu=0:00:06.4 real=0:00:05.0)
[12/06 23:08:38   1719s]     Clock DAG stats after 'Clustering':
[12/06 23:08:38   1719s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:38   1719s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:38   1719s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:38   1719s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:38   1719s]       wire capacitance : top=0.000pF, trunk=3.013pF, leaf=30.285pF, total=33.298pF
[12/06 23:08:38   1719s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:38   1719s]     Clock DAG net violations after 'Clustering': none
[12/06 23:08:38   1719s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/06 23:08:38   1719s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.186ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:38   1719s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.170ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:38   1719s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/06 23:08:38   1719s]        Bufs: NBUFFX32: 274 
[12/06 23:08:38   1720s]     Primary reporting skew group after 'Clustering':
[12/06 23:08:38   1720s]       skew_group Clk_clk/func_mode: insertion delay [min=2.272, max=2.391, avg=2.346, sd=0.029], skew [0.118 vs 0.362], 100% {2.272, 2.391} (wid=0.099 ws=0.073) (gid=2.305 gs=0.060)
[12/06 23:08:39   1720s]     Skew group summary after 'Clustering':
[12/06 23:08:39   1720s]       skew_group Clk_clk/func_mode: insertion delay [min=2.272, max=2.391, avg=2.346, sd=0.029], skew [0.118 vs 0.362], 100% {2.272, 2.391} (wid=0.099 ws=0.073) (gid=2.305 gs=0.060)
[12/06 23:08:39   1720s]     Clock network insertion delays are now [2.272ns, 2.391ns] average 2.346ns std.dev 0.029ns
[12/06 23:08:39   1720s]     Legalizer calls during this step: 6621 succeeded with DRC/Color checks: 6621 succeeded without DRC/Color checks: 0
[12/06 23:08:39   1720s]   Clustering done. (took cpu=0:00:20.4 real=0:00:19.0)
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   Post-Clustering Statistics Report
[12/06 23:08:39   1720s]   =================================
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   Fanout Statistics:
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   ----------------------------------------------------------------------------------------------------------------
[12/06 23:08:39   1720s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/06 23:08:39   1720s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/06 23:08:39   1720s]   ----------------------------------------------------------------------------------------------------------------
[12/06 23:08:39   1720s]   Trunk         26     10.577       1        18        5.330      {4 <= 4, 4 <= 8, 1 <= 12, 15 <= 16, 2 <= 20}
[12/06 23:08:39   1720s]   Leaf         250     99.476      82       100        2.203      {1 <= 85, 3 <= 89, 3 <= 93, 3 <= 97, 240 <= 101}
[12/06 23:08:39   1720s]   ----------------------------------------------------------------------------------------------------------------
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   Clustering Failure Statistics:
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   -------------------------------------------------------------------------
[12/06 23:08:39   1720s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/06 23:08:39   1720s]               Tried       Failed      Failures       Failures    Failures
[12/06 23:08:39   1720s]   -------------------------------------------------------------------------
[12/06 23:08:39   1720s]   Trunk         256         122           57            4           122
[12/06 23:08:39   1720s]   Leaf          250           0            0            0             0
[12/06 23:08:39   1720s]   -------------------------------------------------------------------------
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   
[12/06 23:08:39   1720s]   Update congestion based capacitance...
[12/06 23:08:39   1720s]   Resynthesising clock tree into netlist...
[12/06 23:08:39   1720s]     Reset timing graph...
[12/06 23:08:39   1720s] Ignoring AAE DB Resetting ...
[12/06 23:08:39   1720s]     Reset timing graph done.
[12/06 23:08:39   1720s]   Resynthesising clock tree into netlist done.
[12/06 23:08:39   1720s]   Updating congestion map to accurately time the clock tree...
[12/06 23:08:40   1721s]     Routing unrouted datapath nets connected to clock instances...
[12/06 23:08:40   1721s]       Routed 0 unrouted datapath nets connected to clock instances
[12/06 23:08:40   1721s]     Routing unrouted datapath nets connected to clock instances done.
[12/06 23:08:40   1721s]     Leaving CCOpt scope - extractRC...
[12/06 23:08:40   1721s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 23:08:40   1721s] Extraction called for design 'NYQ' of instances=81746 and nets=84133 using extraction engine 'preRoute' .
[12/06 23:08:40   1721s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:08:40   1721s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:08:40   1721s] PreRoute RC Extraction called for design NYQ.
[12/06 23:08:40   1721s] RC Extraction called in multi-corner(3) mode.
[12/06 23:08:40   1721s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:08:40   1721s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:08:40   1721s] RCMode: PreRoute
[12/06 23:08:40   1721s]       RC Corner Indexes            0       1       2   
[12/06 23:08:40   1721s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:08:40   1721s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:08:40   1721s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:08:40   1721s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:08:40   1721s] Shrink Factor                : 1.00000
[12/06 23:08:40   1721s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:08:40   1721s] Updating RC grid for preRoute extraction ...
[12/06 23:08:40   1721s] Initializing multi-corner resistance tables ...
[12/06 23:08:40   1721s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2336.336M)
[12/06 23:08:40   1721s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 23:08:40   1721s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:08:40   1721s]   Updating congestion map to accurately time the clock tree done.
[12/06 23:08:40   1721s]   Disconnecting clock tree from netlist...
[12/06 23:08:40   1721s]   Disconnecting clock tree from netlist done.
[12/06 23:08:40   1721s] End AAE Lib Interpolated Model. (MEM=2336.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:08:41   1722s]   Clock DAG stats After congestion update:
[12/06 23:08:41   1722s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:41   1722s]     cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:41   1722s]     cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:41   1722s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:41   1722s]     wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:41   1722s]     wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:41   1722s]   Clock DAG net violations After congestion update: none
[12/06 23:08:41   1722s]   Clock DAG primary half-corner transition distribution After congestion update:
[12/06 23:08:41   1722s]     Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:41   1722s]     Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:41   1722s]   Clock DAG library cell distribution After congestion update {count}:
[12/06 23:08:41   1722s]      Bufs: NBUFFX32: 274 
[12/06 23:08:42   1723s]   Primary reporting skew group After congestion update:
[12/06 23:08:42   1723s]     skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:42   1723s]   Skew group summary After congestion update:
[12/06 23:08:42   1723s]     skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:42   1723s]   Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:42   1723s]   Update congestion based capacitance done. (took cpu=0:00:02.9 real=0:00:03.0)
[12/06 23:08:42   1723s]   Stage::Clustering done. (took cpu=0:00:23.4 real=0:00:22.2)
[12/06 23:08:42   1723s]   Stage::DRV Fixing...
[12/06 23:08:42   1723s]   Fixing clock tree slew time and max cap violations...
[12/06 23:08:42   1723s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:08:42   1723s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/06 23:08:42   1723s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:42   1723s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:42   1723s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:42   1723s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:42   1723s]       wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:42   1723s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:42   1723s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/06 23:08:42   1723s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/06 23:08:42   1723s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:42   1723s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:42   1723s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/06 23:08:42   1723s]        Bufs: NBUFFX32: 274 
[12/06 23:08:43   1723s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[12/06 23:08:43   1723s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:43   1724s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/06 23:08:43   1724s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:43   1724s]     Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:43   1724s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:08:43   1724s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/06 23:08:43   1724s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/06 23:08:43   1724s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:08:43   1724s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 23:08:43   1724s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:43   1724s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:43   1724s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:43   1724s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:43   1724s]       wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:43   1724s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:43   1724s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/06 23:08:43   1724s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 23:08:43   1724s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:43   1724s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:43   1724s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/06 23:08:43   1724s]        Bufs: NBUFFX32: 274 
[12/06 23:08:43   1724s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 23:08:43   1724s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:43   1724s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 23:08:43   1724s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:44   1724s]     Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:44   1724s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:08:44   1724s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/06 23:08:44   1724s]   Stage::DRV Fixing done. (took cpu=0:00:01.4 real=0:00:01.6)
[12/06 23:08:44   1724s]   Stage::Insertion Delay Reduction...
[12/06 23:08:44   1724s]   Removing unnecessary root buffering...
[12/06 23:08:44   1725s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/06 23:08:44   1725s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:44   1725s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:44   1725s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:44   1725s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:44   1725s]       wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:44   1725s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:44   1725s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/06 23:08:44   1725s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/06 23:08:44   1725s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:44   1725s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:44   1725s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/06 23:08:44   1725s]        Bufs: NBUFFX32: 274 
[12/06 23:08:44   1725s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[12/06 23:08:44   1725s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:44   1725s]     Skew group summary after 'Removing unnecessary root buffering':
[12/06 23:08:44   1725s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:44   1725s]     Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:44   1725s]     Legalizer calls during this step: 8 succeeded with DRC/Color checks: 8 succeeded without DRC/Color checks: 0
[12/06 23:08:44   1725s]   Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:08:44   1725s]   Removing unconstrained drivers...
[12/06 23:08:44   1725s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/06 23:08:44   1725s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:44   1725s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:44   1725s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:44   1725s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:44   1725s]       wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:44   1725s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:44   1725s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/06 23:08:44   1725s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/06 23:08:44   1725s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:44   1725s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:44   1725s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/06 23:08:44   1725s]        Bufs: NBUFFX32: 274 
[12/06 23:08:45   1725s]     Primary reporting skew group after 'Removing unconstrained drivers':
[12/06 23:08:45   1725s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:45   1725s]     Skew group summary after 'Removing unconstrained drivers':
[12/06 23:08:45   1725s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:45   1725s]     Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:45   1725s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:08:45   1725s]   Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 23:08:45   1726s]   Reducing insertion delay 1...
[12/06 23:08:45   1726s] Accumulated time to calculate placeable region: 0.01
[12/06 23:08:45   1726s] Accumulated time to calculate placeable region: 0.02
[12/06 23:08:45   1726s] Accumulated time to calculate placeable region: 0.02
[12/06 23:08:45   1726s] Accumulated time to calculate placeable region: 0.02
[12/06 23:08:45   1726s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/06 23:08:45   1726s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:45   1726s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:45   1726s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:45   1726s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:45   1726s]       wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:45   1726s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:45   1726s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/06 23:08:45   1726s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/06 23:08:45   1726s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:45   1726s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:45   1726s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/06 23:08:45   1726s]        Bufs: NBUFFX32: 274 
[12/06 23:08:45   1726s]     Primary reporting skew group after 'Reducing insertion delay 1':
[12/06 23:08:45   1726s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:45   1726s]     Skew group summary after 'Reducing insertion delay 1':
[12/06 23:08:45   1726s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:45   1726s]     Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:45   1726s]     Legalizer calls during this step: 5 succeeded with DRC/Color checks: 5 succeeded without DRC/Color checks: 0
[12/06 23:08:45   1726s]   Reducing insertion delay 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:08:45   1726s]   Removing longest path buffering...
[12/06 23:08:46   1727s]     Clock DAG stats after 'Removing longest path buffering':
[12/06 23:08:46   1727s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:46   1727s]       cell areas       : b=15151.104um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15151.104um^2
[12/06 23:08:46   1727s]       cell capacitance : b=0.611pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.611pF
[12/06 23:08:46   1727s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:46   1727s]       wire capacitance : top=0.000pF, trunk=3.044pF, leaf=30.447pF, total=33.492pF
[12/06 23:08:46   1727s]       wire lengths     : top=0.000um, trunk=20307.743um, leaf=205901.155um, total=226208.898um
[12/06 23:08:46   1727s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/06 23:08:46   1727s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/06 23:08:46   1727s]       Trunk : target=0.200ns count=25 avg=0.147ns sd=0.024ns min=0.050ns max=0.188ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:46   1727s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:46   1727s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/06 23:08:46   1727s]        Bufs: NBUFFX32: 274 
[12/06 23:08:46   1727s]     Primary reporting skew group after 'Removing longest path buffering':
[12/06 23:08:46   1727s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:46   1727s]     Skew group summary after 'Removing longest path buffering':
[12/06 23:08:46   1727s]       skew_group Clk_clk/func_mode: insertion delay [min=2.275, max=2.394, avg=2.349, sd=0.029], skew [0.120 vs 0.362], 100% {2.275, 2.394} (wid=0.100 ws=0.073) (gid=2.307 gs=0.061)
[12/06 23:08:47   1727s]     Clock network insertion delays are now [2.275ns, 2.394ns] average 2.349ns std.dev 0.029ns
[12/06 23:08:47   1727s]     Legalizer calls during this step: 42 succeeded with DRC/Color checks: 42 succeeded without DRC/Color checks: 0
[12/06 23:08:47   1727s]   Removing longest path buffering done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 23:08:47   1727s]   Reducing insertion delay 2...
[12/06 23:08:54   1735s] Path optimization required 1014 stage delay updates 
[12/06 23:08:55   1735s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/06 23:08:55   1735s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:55   1735s]       cell areas       : b=15093.965um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15093.965um^2
[12/06 23:08:55   1735s]       cell capacitance : b=0.620pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.620pF
[12/06 23:08:55   1735s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:55   1735s]       wire capacitance : top=0.000pF, trunk=3.040pF, leaf=30.456pF, total=33.497pF
[12/06 23:08:55   1735s]       wire lengths     : top=0.000um, trunk=20280.071um, leaf=205962.002um, total=226242.073um
[12/06 23:08:55   1735s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/06 23:08:55   1735s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/06 23:08:55   1735s]       Trunk : target=0.200ns count=25 avg=0.150ns sd=0.023ns min=0.067ns max=0.200ns {1 <= 0.080ns, 1 <= 0.120ns, 17 <= 0.160ns, 6 <= 0.200ns}
[12/06 23:08:55   1735s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:55   1735s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/06 23:08:55   1735s]        Bufs: NBUFFX32: 272 NBUFFX16: 2 
[12/06 23:08:55   1735s]     Primary reporting skew group after 'Reducing insertion delay 2':
[12/06 23:08:55   1735s]       skew_group Clk_clk/func_mode: insertion delay [min=2.023, max=2.216, avg=2.141, sd=0.063], skew [0.193 vs 0.362], 100% {2.023, 2.216} (wid=0.100 ws=0.074) (gid=2.141 gs=0.190)
[12/06 23:08:55   1736s]     Skew group summary after 'Reducing insertion delay 2':
[12/06 23:08:55   1736s]       skew_group Clk_clk/func_mode: insertion delay [min=2.023, max=2.216, avg=2.141, sd=0.063], skew [0.193 vs 0.362], 100% {2.023, 2.216} (wid=0.100 ws=0.074) (gid=2.141 gs=0.190)
[12/06 23:08:55   1736s]     Clock network insertion delays are now [2.023ns, 2.216ns] average 2.141ns std.dev 0.063ns
[12/06 23:08:55   1736s]     Legalizer calls during this step: 497 succeeded with DRC/Color checks: 493 succeeded without DRC/Color checks: 4
[12/06 23:08:55   1736s]   Reducing insertion delay 2 done. (took cpu=0:00:08.4 real=0:00:08.4)
[12/06 23:08:55   1736s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:11.3 real=0:00:11.4)
[12/06 23:08:55   1736s]   CCOpt::Phase::Construction done. (took cpu=0:00:36.2 real=0:00:35.3)
[12/06 23:08:55   1736s]   CCOpt::Phase::Implementation...
[12/06 23:08:55   1736s]   Stage::Reducing Power...
[12/06 23:08:55   1736s]   Improving clock tree routing...
[12/06 23:08:55   1736s]     Iteration 1...
[12/06 23:08:55   1736s]     Iteration 1 done.
[12/06 23:08:56   1736s]     Clock DAG stats after 'Improving clock tree routing':
[12/06 23:08:56   1736s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:56   1736s]       cell areas       : b=15093.965um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=15093.965um^2
[12/06 23:08:56   1736s]       cell capacitance : b=0.620pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.620pF
[12/06 23:08:56   1736s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:56   1736s]       wire capacitance : top=0.000pF, trunk=3.009pF, leaf=30.456pF, total=33.465pF
[12/06 23:08:56   1736s]       wire lengths     : top=0.000um, trunk=20083.153um, leaf=205962.002um, total=226045.155um
[12/06 23:08:56   1736s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/06 23:08:56   1736s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/06 23:08:56   1736s]       Trunk : target=0.200ns count=25 avg=0.150ns sd=0.023ns min=0.067ns max=0.199ns {1 <= 0.080ns, 1 <= 0.120ns, 18 <= 0.160ns, 5 <= 0.200ns}
[12/06 23:08:56   1736s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:56   1736s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/06 23:08:56   1736s]        Bufs: NBUFFX32: 272 NBUFFX16: 2 
[12/06 23:08:56   1736s]     Primary reporting skew group after 'Improving clock tree routing':
[12/06 23:08:56   1736s]       skew_group Clk_clk/func_mode: insertion delay [min=2.020, max=2.216, avg=2.139, sd=0.062], skew [0.196 vs 0.362], 100% {2.020, 2.216} (wid=0.100 ws=0.074) (gid=2.134 gs=0.184)
[12/06 23:08:56   1737s]     Skew group summary after 'Improving clock tree routing':
[12/06 23:08:56   1737s]       skew_group Clk_clk/func_mode: insertion delay [min=2.020, max=2.216, avg=2.139, sd=0.062], skew [0.196 vs 0.362], 100% {2.020, 2.216} (wid=0.100 ws=0.074) (gid=2.134 gs=0.184)
[12/06 23:08:56   1737s]     Clock network insertion delays are now [2.020ns, 2.216ns] average 2.139ns std.dev 0.062ns
[12/06 23:08:56   1737s]     Legalizer calls during this step: 88 succeeded with DRC/Color checks: 88 succeeded without DRC/Color checks: 0
[12/06 23:08:56   1737s]   Improving clock tree routing done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/06 23:08:56   1737s]   Reducing clock tree power 1...
[12/06 23:08:56   1737s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:08:57   1738s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/06 23:08:57   1738s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:57   1738s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:08:57   1738s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:08:57   1738s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:57   1738s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:08:57   1738s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:08:57   1738s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/06 23:08:57   1738s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/06 23:08:57   1738s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:08:57   1738s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:57   1738s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/06 23:08:57   1738s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:08:58   1738s]     Primary reporting skew group after 'Reducing clock tree power 1':
[12/06 23:08:58   1738s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:08:58   1738s]     Skew group summary after 'Reducing clock tree power 1':
[12/06 23:08:58   1738s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:08:58   1738s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:08:58   1738s]     Legalizer calls during this step: 21 succeeded with DRC/Color checks: 21 succeeded without DRC/Color checks: 0
[12/06 23:08:58   1738s]   Reducing clock tree power 1 done. (took cpu=0:00:01.7 real=0:00:01.8)
[12/06 23:08:58   1738s]   Reducing clock tree power 2...
[12/06 23:08:58   1738s] Path optimization required 0 stage delay updates 
[12/06 23:08:58   1739s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/06 23:08:58   1739s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:08:58   1739s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:08:58   1739s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:08:58   1739s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:08:58   1739s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:08:58   1739s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:08:58   1739s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/06 23:08:58   1739s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/06 23:08:58   1739s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:08:58   1739s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:08:58   1739s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/06 23:08:58   1739s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:08:58   1739s]     Primary reporting skew group after 'Reducing clock tree power 2':
[12/06 23:08:58   1739s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:08:58   1739s]     Skew group summary after 'Reducing clock tree power 2':
[12/06 23:08:58   1739s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:08:58   1739s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:08:58   1739s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:08:58   1739s]   Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 23:08:58   1739s]   Stage::Reducing Power done. (took cpu=0:00:03.3 real=0:00:03.4)
[12/06 23:08:58   1739s]   Stage::Balancing...
[12/06 23:08:58   1739s]   Approximately balancing fragments step...
[12/06 23:08:58   1739s]     Resolve constraints - Approximately balancing fragments...
[12/06 23:08:58   1739s]     Resolving skew group constraints...
[12/06 23:09:00   1740s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 23:09:00   1741s]     Resolving skew group constraints done.
[12/06 23:09:00   1741s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 23:09:00   1741s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/06 23:09:00   1741s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[12/06 23:09:01   1741s]       Estimated delay to be added in balancing: 0.000ns
[12/06 23:09:01   1741s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[12/06 23:09:01   1741s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:09:01   1741s]     Approximately balancing fragments...
[12/06 23:09:01   1741s]       Moving gates to improve sub-tree skew...
[12/06 23:09:01   1741s]         Tried: 276 Succeeded: 0
[12/06 23:09:01   1742s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/06 23:09:01   1742s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:01   1742s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:01   1742s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:01   1742s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:01   1742s]           wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:01   1742s]           wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:01   1742s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/06 23:09:01   1742s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/06 23:09:01   1742s]           Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:01   1742s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:01   1742s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/06 23:09:01   1742s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:01   1742s]         Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:01   1742s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:01   1742s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 23:09:01   1742s]       Approximately balancing fragments bottom up...
[12/06 23:09:01   1742s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:09:02   1743s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/06 23:09:02   1743s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:02   1743s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:02   1743s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:02   1743s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:02   1743s]           wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:02   1743s]           wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:02   1743s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/06 23:09:02   1743s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/06 23:09:02   1743s]           Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:02   1743s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:02   1743s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/06 23:09:02   1743s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:02   1743s]         Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:02   1743s]         Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
[12/06 23:09:02   1743s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 23:09:02   1743s]       Approximately balancing fragments, wire and cell delays...
[12/06 23:09:02   1743s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/06 23:09:03   1743s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 23:09:03   1743s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:03   1743s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:03   1743s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:03   1743s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:03   1743s]           wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:03   1743s]           wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:03   1743s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/06 23:09:03   1743s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 23:09:03   1743s]           Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:03   1743s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:03   1743s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/06 23:09:03   1743s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:03   1743s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/06 23:09:03   1743s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 23:09:03   1743s]     Approximately balancing fragments done.
[12/06 23:09:03   1743s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/06 23:09:03   1743s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:03   1743s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:03   1743s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:03   1743s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:03   1743s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:03   1743s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:03   1743s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/06 23:09:03   1743s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/06 23:09:03   1743s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:03   1743s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:03   1743s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/06 23:09:03   1743s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:03   1743s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:03   1743s]     Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
[12/06 23:09:03   1743s]   Approximately balancing fragments step done. (took cpu=0:00:04.5 real=0:00:04.5)
[12/06 23:09:03   1744s]   Clock DAG stats after Approximately balancing fragments:
[12/06 23:09:03   1744s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:03   1744s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:03   1744s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:03   1744s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:03   1744s]     wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:03   1744s]     wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:03   1744s]   Clock DAG net violations after Approximately balancing fragments: none
[12/06 23:09:03   1744s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/06 23:09:03   1744s]     Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:03   1744s]     Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:03   1744s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/06 23:09:03   1744s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:03   1744s]   Primary reporting skew group after Approximately balancing fragments:
[12/06 23:09:03   1744s]     skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:04   1744s]   Skew group summary after Approximately balancing fragments:
[12/06 23:09:04   1744s]     skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:04   1744s]   Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:04   1744s]   Improving fragments clock skew...
[12/06 23:09:04   1744s]     Clock DAG stats after 'Improving fragments clock skew':
[12/06 23:09:04   1744s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:04   1744s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:04   1744s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:04   1744s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:04   1744s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:04   1744s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:04   1744s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/06 23:09:04   1744s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/06 23:09:04   1744s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:04   1744s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:04   1744s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/06 23:09:04   1744s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:04   1745s]     Primary reporting skew group after 'Improving fragments clock skew':
[12/06 23:09:04   1745s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:04   1745s]     Skew group summary after 'Improving fragments clock skew':
[12/06 23:09:04   1745s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:04   1745s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:04   1745s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:04   1745s]   Improving fragments clock skew done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 23:09:04   1745s]   Approximately balancing step...
[12/06 23:09:04   1745s]     Resolve constraints - Approximately balancing...
[12/06 23:09:04   1745s]     Resolving skew group constraints...
[12/06 23:09:05   1746s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 23:09:05   1746s]     Resolving skew group constraints done.
[12/06 23:09:05   1746s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/06 23:09:05   1746s]     Approximately balancing...
[12/06 23:09:05   1746s]       Approximately balancing, wire and cell delays...
[12/06 23:09:05   1746s]       Approximately balancing, wire and cell delays, iteration 1...
[12/06 23:09:06   1746s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 23:09:06   1746s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:06   1746s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:06   1746s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:06   1746s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:06   1746s]           wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:06   1746s]           wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:06   1746s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/06 23:09:06   1746s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/06 23:09:06   1746s]           Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:06   1746s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:06   1746s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/06 23:09:06   1746s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:06   1746s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/06 23:09:06   1746s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 23:09:06   1746s]     Approximately balancing done.
[12/06 23:09:06   1746s]     Clock DAG stats after 'Approximately balancing step':
[12/06 23:09:06   1746s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:06   1746s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:06   1746s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:06   1746s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:06   1746s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:06   1746s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:06   1746s]     Clock DAG net violations after 'Approximately balancing step': none
[12/06 23:09:06   1746s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/06 23:09:06   1746s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:06   1746s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:06   1746s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/06 23:09:06   1746s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:06   1747s]     Primary reporting skew group after 'Approximately balancing step':
[12/06 23:09:06   1747s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:06   1747s]     Skew group summary after 'Approximately balancing step':
[12/06 23:09:06   1747s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:06   1747s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:06   1747s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:06   1747s]   Approximately balancing step done. (took cpu=0:00:01.9 real=0:00:02.0)
[12/06 23:09:06   1747s]   Fixing clock tree overload...
[12/06 23:09:06   1747s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:09:07   1747s]     Clock DAG stats after 'Fixing clock tree overload':
[12/06 23:09:07   1747s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:07   1747s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:07   1747s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:07   1747s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:07   1747s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:07   1747s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:07   1747s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/06 23:09:07   1747s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/06 23:09:07   1747s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:07   1747s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:07   1747s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/06 23:09:07   1747s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:07   1747s]     Primary reporting skew group after 'Fixing clock tree overload':
[12/06 23:09:07   1747s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:07   1747s]     Skew group summary after 'Fixing clock tree overload':
[12/06 23:09:07   1747s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:07   1747s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:07   1747s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:07   1747s]   Fixing clock tree overload done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/06 23:09:07   1747s]   Approximately balancing paths...
[12/06 23:09:07   1747s]     Added 0 buffers.
[12/06 23:09:07   1748s]     Clock DAG stats after 'Approximately balancing paths':
[12/06 23:09:07   1748s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:07   1748s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:07   1748s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:07   1748s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:07   1748s]       wire capacitance : top=0.000pF, trunk=3.008pF, leaf=30.456pF, total=33.464pF
[12/06 23:09:07   1748s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:07   1748s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/06 23:09:07   1748s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/06 23:09:07   1748s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:07   1748s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:07   1748s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/06 23:09:07   1748s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:07   1748s]     Primary reporting skew group after 'Approximately balancing paths':
[12/06 23:09:07   1748s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:08   1748s]     Skew group summary after 'Approximately balancing paths':
[12/06 23:09:08   1748s]       skew_group Clk_clk/func_mode: insertion delay [min=1.861, max=2.222, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.861, 2.222} (wid=0.100 ws=0.074) (gid=2.139 gs=0.333)
[12/06 23:09:08   1748s]     Clock network insertion delays are now [1.861ns, 2.222ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:08   1748s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:08   1748s]   Approximately balancing paths done. (took cpu=0:00:00.5 real=0:00:00.6)
[12/06 23:09:08   1748s]   Stage::Balancing done. (took cpu=0:00:08.9 real=0:00:09.2)
[12/06 23:09:08   1748s]   Stage::Polishing...
[12/06 23:09:08   1748s]   Resynthesising clock tree into netlist...
[12/06 23:09:08   1748s]     Reset timing graph...
[12/06 23:09:08   1748s] Ignoring AAE DB Resetting ...
[12/06 23:09:08   1748s]     Reset timing graph done.
[12/06 23:09:08   1748s]   Resynthesising clock tree into netlist done.
[12/06 23:09:08   1748s]   Updating congestion map to accurately time the clock tree...
[12/06 23:09:09   1749s]     Routing unrouted datapath nets connected to clock instances...
[12/06 23:09:09   1749s]       Routed 0 unrouted datapath nets connected to clock instances
[12/06 23:09:09   1749s]     Routing unrouted datapath nets connected to clock instances done.
[12/06 23:09:09   1749s]     Leaving CCOpt scope - extractRC...
[12/06 23:09:09   1749s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 23:09:09   1749s] Extraction called for design 'NYQ' of instances=81746 and nets=84133 using extraction engine 'preRoute' .
[12/06 23:09:09   1749s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:09:09   1749s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:09:09   1749s] PreRoute RC Extraction called for design NYQ.
[12/06 23:09:09   1749s] RC Extraction called in multi-corner(3) mode.
[12/06 23:09:09   1749s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:09:09   1749s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:09:09   1749s] RCMode: PreRoute
[12/06 23:09:09   1749s]       RC Corner Indexes            0       1       2   
[12/06 23:09:09   1749s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:09:09   1749s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:09:09   1749s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:09:09   1749s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:09:09   1749s] Shrink Factor                : 1.00000
[12/06 23:09:09   1749s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:09:09   1749s] Updating RC grid for preRoute extraction ...
[12/06 23:09:09   1749s] Initializing multi-corner resistance tables ...
[12/06 23:09:09   1749s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2336.336M)
[12/06 23:09:09   1749s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 23:09:09   1749s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:09:09   1749s]   Updating congestion map to accurately time the clock tree done.
[12/06 23:09:09   1749s]   Disconnecting clock tree from netlist...
[12/06 23:09:09   1749s]   Disconnecting clock tree from netlist done.
[12/06 23:09:09   1749s] End AAE Lib Interpolated Model. (MEM=2336.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:09:10   1750s]   Clock DAG stats After congestion update:
[12/06 23:09:10   1750s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:10   1750s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:10   1750s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:10   1750s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:10   1750s]     wire capacitance : top=0.000pF, trunk=3.009pF, leaf=30.456pF, total=33.465pF
[12/06 23:09:10   1750s]     wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:10   1750s]   Clock DAG net violations After congestion update: none
[12/06 23:09:10   1750s]   Clock DAG primary half-corner transition distribution After congestion update:
[12/06 23:09:10   1750s]     Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:10   1750s]     Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:10   1750s]   Clock DAG library cell distribution After congestion update {count}:
[12/06 23:09:10   1750s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:10   1751s]   Primary reporting skew group After congestion update:
[12/06 23:09:10   1751s]     skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:11   1751s]   Skew group summary After congestion update:
[12/06 23:09:11   1751s]     skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:11   1751s]   Clock network insertion delays are now [1.862ns, 2.223ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:11   1751s]   Merging balancing drivers for power...
[12/06 23:09:11   1751s]     Tried: 276 Succeeded: 0
[12/06 23:09:11   1751s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/06 23:09:11   1751s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:11   1751s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:11   1751s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:11   1751s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:11   1751s]       wire capacitance : top=0.000pF, trunk=3.009pF, leaf=30.456pF, total=33.465pF
[12/06 23:09:11   1751s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:11   1751s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/06 23:09:11   1751s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/06 23:09:11   1751s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:11   1751s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:11   1751s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/06 23:09:11   1751s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:11   1751s]     Primary reporting skew group after 'Merging balancing drivers for power':
[12/06 23:09:11   1751s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:11   1751s]     Skew group summary after 'Merging balancing drivers for power':
[12/06 23:09:11   1751s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:11   1752s]     Clock network insertion delays are now [1.862ns, 2.223ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:11   1752s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:11   1752s]   Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:09:11   1752s]   Improving clock skew...
[12/06 23:09:12   1752s]     Clock DAG stats after 'Improving clock skew':
[12/06 23:09:12   1752s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:12   1752s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:12   1752s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:12   1752s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:12   1752s]       wire capacitance : top=0.000pF, trunk=3.009pF, leaf=30.456pF, total=33.465pF
[12/06 23:09:12   1752s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:12   1752s]     Clock DAG net violations after 'Improving clock skew': none
[12/06 23:09:12   1752s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/06 23:09:12   1752s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:12   1752s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:12   1752s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/06 23:09:12   1752s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:12   1752s]     Primary reporting skew group after 'Improving clock skew':
[12/06 23:09:12   1752s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:12   1752s]     Skew group summary after 'Improving clock skew':
[12/06 23:09:12   1752s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:12   1752s]     Clock network insertion delays are now [1.862ns, 2.223ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:12   1752s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:12   1752s]   Improving clock skew done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:09:12   1752s]   Reducing clock tree power 3...
[12/06 23:09:12   1752s]     Initial gate capacitance is (rise=34.901pF fall=33.421pF).
[12/06 23:09:12   1752s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:09:14   1754s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/06 23:09:14   1754s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:14   1754s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:14   1754s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:14   1754s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:14   1754s]       wire capacitance : top=0.000pF, trunk=3.009pF, leaf=30.456pF, total=33.465pF
[12/06 23:09:14   1754s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:14   1754s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/06 23:09:14   1754s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/06 23:09:14   1754s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:14   1754s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:14   1754s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/06 23:09:14   1754s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:14   1754s]     Primary reporting skew group after 'Reducing clock tree power 3':
[12/06 23:09:14   1754s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:14   1754s]     Skew group summary after 'Reducing clock tree power 3':
[12/06 23:09:14   1754s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:14   1754s]     Clock network insertion delays are now [1.862ns, 2.223ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:14   1754s]     Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
[12/06 23:09:14   1754s]   Reducing clock tree power 3 done. (took cpu=0:00:01.8 real=0:00:01.9)
[12/06 23:09:14   1754s]   Improving insertion delay...
[12/06 23:09:14   1754s]     Clock DAG stats after 'Improving insertion delay':
[12/06 23:09:14   1754s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:14   1754s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:14   1754s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:14   1754s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:14   1754s]       wire capacitance : top=0.000pF, trunk=3.009pF, leaf=30.456pF, total=33.465pF
[12/06 23:09:14   1754s]       wire lengths     : top=0.000um, trunk=20077.462um, leaf=205962.002um, total=226039.464um
[12/06 23:09:14   1754s]     Clock DAG net violations after 'Improving insertion delay': none
[12/06 23:09:14   1754s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/06 23:09:14   1754s]       Trunk : target=0.200ns count=25 avg=0.159ns sd=0.026ns min=0.067ns max=0.200ns {1 <= 0.080ns, 13 <= 0.160ns, 11 <= 0.200ns}
[12/06 23:09:14   1754s]       Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.191ns {250 <= 0.200ns}
[12/06 23:09:14   1754s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/06 23:09:14   1754s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:14   1754s]     Primary reporting skew group after 'Improving insertion delay':
[12/06 23:09:14   1754s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:14   1754s]     Skew group summary after 'Improving insertion delay':
[12/06 23:09:14   1754s]       skew_group Clk_clk/func_mode: insertion delay [min=1.862, max=2.223, avg=2.051, sd=0.083], skew [0.361 vs 0.362], 100% {1.862, 2.223} (wid=0.100 ws=0.074) (gid=2.140 gs=0.333)
[12/06 23:09:15   1755s]     Clock network insertion delays are now [1.862ns, 2.223ns] average 2.051ns std.dev 0.083ns
[12/06 23:09:15   1755s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:15   1755s]   Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 23:09:15   1755s]   Total capacitance is (rise=68.365pF fall=66.886pF), of which (rise=33.465pF fall=33.465pF) is wire, and (rise=34.901pF fall=33.421pF) is gate.
[12/06 23:09:15   1755s]   Stage::Polishing done. (took cpu=0:00:06.7 real=0:00:06.9)
[12/06 23:09:15   1755s]   Stage::Updating netlist...
[12/06 23:09:15   1755s]   Reset timing graph...
[12/06 23:09:15   1755s] Ignoring AAE DB Resetting ...
[12/06 23:09:15   1755s]   Reset timing graph done.
[12/06 23:09:15   1755s]   Setting non-default rules before calling refine place.
[12/06 23:09:15   1755s]   Leaving CCOpt scope - ClockRefiner...
[12/06 23:09:15   1755s]   Performing Clock Only Refine Place.
[12/06 23:09:15   1755s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.3M
[12/06 23:09:15   1755s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2336.3M
[12/06 23:09:15   1755s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2336.3M
[12/06 23:09:15   1756s] OPERPROF:       Starting CMU at level 4, MEM:2336.3M
[12/06 23:09:15   1756s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2336.3M
[12/06 23:09:15   1756s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.064, MEM:2336.3M
[12/06 23:09:15   1756s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.065, MEM:2336.3M
[12/06 23:09:15   1756s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2336.3MB).
[12/06 23:09:15   1756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.170, MEM:2336.3M
[12/06 23:09:15   1756s] OPERPROF: Starting RefinePlace at level 1, MEM:2336.3M
[12/06 23:09:15   1756s] *** Starting refinePlace (0:29:16 mem=2336.3M) ***
[12/06 23:09:15   1756s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.360e+04)
[12/06 23:09:15   1756s] Info: 274 insts are soft-fixed.
[12/06 23:09:15   1756s] Move report: Soft Fixed moves 1 insts, mean move: 4.48 um, max move: 4.48 um
[12/06 23:09:15   1756s] 	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A57ac8): (1474.56, 1410.88) --> (1470.08, 1410.88)
[12/06 23:09:16   1756s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:09:16   1756s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:09:16   1756s] Starting refinePlace ...
[12/06 23:09:16   1756s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:09:16   1756s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2336.3MB
[12/06 23:09:16   1756s] Statistics of distance of Instance movement in refine placement:
[12/06 23:09:16   1756s]   maximum (X+Y) =         4.48 um
[12/06 23:09:16   1756s]   inst (CTS_ccl_BUF_CLOCK_NODE_UID_A57ac8) with max move: (1474.56, 1410.88) -> (1470.08, 1410.88)
[12/06 23:09:16   1756s]   mean    (X+Y) =         4.48 um
[12/06 23:09:16   1756s] Summary Report:
[12/06 23:09:16   1756s] Instances move: 1 (out of 80724 movable)
[12/06 23:09:16   1756s] Instances flipped: 0
[12/06 23:09:16   1756s] Mean displacement: 4.48 um
[12/06 23:09:16   1756s] Max displacement: 4.48 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A57ac8) (1474.56, 1410.88) -> (1470.08, 1410.88)
[12/06 23:09:16   1756s] 	Length: 29 sites, height: 1 rows, site name: unit, cell type: NBUFFX16
[12/06 23:09:16   1756s] Total instances moved : 1
[12/06 23:09:16   1756s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.360e+04)
[12/06 23:09:16   1756s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2336.3MB
[12/06 23:09:16   1756s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2336.3MB) @(0:29:16 - 0:29:16).
[12/06 23:09:16   1756s] *** Finished refinePlace (0:29:16 mem=2336.3M) ***
[12/06 23:09:16   1756s] OPERPROF: Finished RefinePlace at level 1, CPU:0.360, REAL:0.383, MEM:2336.3M
[12/06 23:09:16   1756s]   Moved 1 and flipped 0 of 25143 clock instance(s) during refinement.
[12/06 23:09:16   1756s]   The largest move was 4.48 microns for CTS_ccl_BUF_CLOCK_NODE_UID_A57ac8.
[12/06 23:09:16   1756s] Moved 1 and flipped 0 of 274 clock instances (excluding sinks) during refinement
[12/06 23:09:16   1756s] The largest move for clock insts (excluding sinks) was 4.48 microns. The inst with this movement was CTS_ccl_BUF_CLOCK_NODE_UID_A57ac8
[12/06 23:09:16   1756s] Moved 0 and flipped 0 of 24869 clock sinks during refinement.
[12/06 23:09:16   1756s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/06 23:09:16   1756s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.3M
[12/06 23:09:16   1756s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2336.3M
[12/06 23:09:16   1756s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2336.3M
[12/06 23:09:16   1756s] OPERPROF:       Starting CMU at level 4, MEM:2336.3M
[12/06 23:09:16   1756s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2336.3M
[12/06 23:09:16   1756s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.100, REAL:0.106, MEM:2336.3M
[12/06 23:09:16   1756s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.100, REAL:0.106, MEM:2336.3M
[12/06 23:09:16   1756s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2336.3MB).
[12/06 23:09:16   1756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.210, MEM:2336.3M
[12/06 23:09:16   1756s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.5 real=0:00:01.0)
[12/06 23:09:16   1756s]   Stage::Updating netlist done. (took cpu=0:00:01.9 real=0:00:01.4)
[12/06 23:09:16   1756s]   CCOpt::Phase::Implementation done. (took cpu=0:00:20.8 real=0:00:21.0)
[12/06 23:09:16   1756s]   CCOpt::Phase::eGRPC...
[12/06 23:09:16   1756s]   Eagl Post Conditioning loop iteration 0...
[12/06 23:09:16   1757s]     Clock implementation routing...
[12/06 23:09:16   1757s]       Leaving CCOpt scope - Routing Tools...
[12/06 23:09:16   1757s] Net route status summary:
[12/06 23:09:16   1757s]   Clock:       275 (unrouted=275, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:09:16   1757s]   Non-clock: 83858 (unrouted=2586, trialRouted=81272, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2586, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:09:17   1757s]       Routing using eGR only...
[12/06 23:09:17   1757s]         Early Global Route - eGR only step...
[12/06 23:09:17   1757s] (ccopt eGR): There are 275 nets for routing of which 275 have one or more fixed wires.
[12/06 23:09:17   1757s] (ccopt eGR): Start to route 25 trunk nets
[12/06 23:09:17   1757s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:09:17   1757s] [PSP]     Started earlyGlobalRoute kernel
[12/06 23:09:17   1757s] [PSP]     Initial Peak syMemory usage = 2336.3 MB
[12/06 23:09:17   1757s] (I)       Reading DB...
[12/06 23:09:17   1758s] (I)       before initializing RouteDB syMemory usage = 2360.3 MB
[12/06 23:09:17   1758s] (I)       congestionReportName   : 
[12/06 23:09:17   1758s] (I)       layerRangeFor2DCongestion : 
[12/06 23:09:17   1758s] (I)       buildTerm2TermWires    : 1
[12/06 23:09:17   1758s] (I)       doTrackAssignment      : 1
[12/06 23:09:17   1758s] (I)       dumpBookshelfFiles     : 0
[12/06 23:09:17   1758s] (I)       numThreads             : 4
[12/06 23:09:17   1758s] (I)       bufferingAwareRouting  : false
[12/06 23:09:17   1758s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:09:17   1758s] (I)       honorPin               : false
[12/06 23:09:17   1758s] (I)       honorPinGuide          : true
[12/06 23:09:17   1758s] (I)       honorPartition         : false
[12/06 23:09:17   1758s] (I)       allowPartitionCrossover: false
[12/06 23:09:17   1758s] (I)       honorSingleEntry       : true
[12/06 23:09:17   1758s] (I)       honorSingleEntryStrong : true
[12/06 23:09:17   1758s] (I)       handleViaSpacingRule   : false
[12/06 23:09:17   1758s] (I)       handleEolSpacingRule   : true
[12/06 23:09:17   1758s] (I)       PDConstraint           : none
[12/06 23:09:17   1758s] (I)       expBetterNDRHandling   : true
[12/06 23:09:17   1758s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:09:17   1758s] (I)       routingEffortLevel     : 10000
[12/06 23:09:17   1758s] (I)       effortLevel            : standard
[12/06 23:09:17   1758s] [NR-eGR] minRouteLayer          : 2
[12/06 23:09:17   1758s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:09:17   1758s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:09:17   1758s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:09:17   1758s] (I)       numRowsPerGCell        : 1
[12/06 23:09:17   1758s] (I)       speedUpLargeDesign     : 0
[12/06 23:09:17   1758s] (I)       multiThreadingTA       : 1
[12/06 23:09:17   1758s] (I)       blkAwareLayerSwitching : 1
[12/06 23:09:17   1758s] (I)       optimizationMode       : false
[12/06 23:09:17   1758s] (I)       routeSecondPG          : false
[12/06 23:09:17   1758s] (I)       scenicRatioForLayerRelax: 1.25
[12/06 23:09:17   1758s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:09:17   1758s] (I)       punchThroughDistance   : 500.00
[12/06 23:09:17   1758s] (I)       scenicBound            : 3.00
[12/06 23:09:17   1758s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:09:17   1758s] (I)       source-to-sink ratio   : 0.30
[12/06 23:09:17   1758s] (I)       targetCongestionRatioH : 1.00
[12/06 23:09:17   1758s] (I)       targetCongestionRatioV : 1.00
[12/06 23:09:17   1758s] (I)       layerCongestionRatio   : 1.00
[12/06 23:09:17   1758s] (I)       m1CongestionRatio      : 0.10
[12/06 23:09:17   1758s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:09:17   1758s] (I)       localRouteEffort       : 1.00
[12/06 23:09:17   1758s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:09:17   1758s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:09:17   1758s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:09:17   1758s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:09:17   1758s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:09:17   1758s] (I)       routeVias              : 
[12/06 23:09:17   1758s] (I)       readTROption           : true
[12/06 23:09:17   1758s] (I)       extraSpacingFactor     : 1.00
[12/06 23:09:17   1758s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:09:17   1758s] (I)       routeSelectedNetsOnly  : true
[12/06 23:09:17   1758s] (I)       clkNetUseMaxDemand     : false
[12/06 23:09:17   1758s] (I)       extraDemandForClocks   : 0
[12/06 23:09:17   1758s] (I)       steinerRemoveLayers    : false
[12/06 23:09:17   1758s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:09:17   1758s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:09:17   1758s] (I)       similarTopologyRoutingFast : false
[12/06 23:09:17   1758s] (I)       spanningTreeRefinement : true
[12/06 23:09:17   1758s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:09:17   1758s] (I)       starting read tracks
[12/06 23:09:17   1758s] (I)       build grid graph
[12/06 23:09:17   1758s] (I)       build grid graph start
[12/06 23:09:17   1758s] [NR-eGR] Layer1 has no routable track
[12/06 23:09:17   1758s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:09:17   1758s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:09:17   1758s] (I)       build grid graph end
[12/06 23:09:17   1758s] (I)       numViaLayers=9
[12/06 23:09:17   1758s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:17   1758s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:17   1758s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:17   1758s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:17   1758s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:17   1758s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:17   1758s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:17   1758s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:17   1758s] (I)       end build via table
[12/06 23:09:17   1758s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:09:17   1758s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 23:09:17   1758s] (I)       readDataFromPlaceDB
[12/06 23:09:17   1758s] (I)       Read net information..
[12/06 23:09:17   1758s] [NR-eGR] Read numTotalNets=81547  numIgnoredNets=81522
[12/06 23:09:17   1758s] (I)       Read testcase time = 0.000 seconds
[12/06 23:09:17   1758s] 
[12/06 23:09:17   1758s] (I)       read default dcut vias
[12/06 23:09:17   1758s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:17   1758s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:17   1758s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:17   1758s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:17   1758s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:17   1758s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:17   1758s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:17   1758s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:17   1758s] (I)       build grid graph start
[12/06 23:09:17   1758s] (I)       build grid graph end
[12/06 23:09:17   1758s] (I)       Model blockage into capacity
[12/06 23:09:17   1758s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 23:09:18   1758s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:09:18   1758s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:09:18   1758s] (I)       Modeling time = 0.180 seconds
[12/06 23:09:18   1758s] 
[12/06 23:09:18   1758s] (I)       Moved 23 terms for better access 
[12/06 23:09:18   1758s] (I)       Number of ignored nets = 0
[12/06 23:09:18   1758s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 23:09:18   1758s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:09:18   1758s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:09:18   1758s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:09:18   1758s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:09:18   1758s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:09:18   1758s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:09:18   1758s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:09:18   1758s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:09:18   1758s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[12/06 23:09:18   1758s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:18   1758s] (I)       Ndr track 0 does not exist
[12/06 23:09:18   1758s] (I)       Ndr track 0 does not exist
[12/06 23:09:18   1758s] (I)       Layer1  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer2  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer3  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer4  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer5  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer6  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer7  viaCost=200.00
[12/06 23:09:18   1758s] (I)       Layer8  viaCost=300.00
[12/06 23:09:18   1758s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:09:18   1758s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:09:18   1758s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:09:18   1758s] (I)       Site Width          :   320  (dbu)
[12/06 23:09:18   1758s] (I)       Row Height          :  2880  (dbu)
[12/06 23:09:18   1758s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:09:18   1758s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:09:18   1758s] (I)       grid                :   520   520     9
[12/06 23:09:18   1758s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:09:18   1758s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:09:18   1758s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:18   1758s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:18   1758s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:09:18   1758s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:09:18   1758s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:09:18   1758s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:09:18   1758s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:09:18   1758s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:09:18   1758s] (I)       --------------------------------------------------------
[12/06 23:09:18   1758s] 
[12/06 23:09:18   1758s] [NR-eGR] ============ Routing rule table ============
[12/06 23:09:18   1758s] [NR-eGR] Rule id 0. Nets 25 
[12/06 23:09:18   1758s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:09:18   1758s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:09:18   1758s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:09:18   1758s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:18   1758s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:09:18   1758s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:09:18   1758s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:09:18   1758s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:18   1758s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:18   1758s] [NR-eGR] ========================================
[12/06 23:09:18   1758s] [NR-eGR] 
[12/06 23:09:18   1758s] (I)       After initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:18   1758s] (I)       Loading and dumping file time : 0.73 seconds
[12/06 23:09:18   1758s] (I)       ============= Initialization =============
[12/06 23:09:18   1758s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/06 23:09:18   1758s] (I)       totalPins=299  totalGlobalPin=299 (100.00%)
[12/06 23:09:18   1758s] (I)       total 2D Cap : 4074737 = (2197479 H, 1877258 V)
[12/06 23:09:18   1758s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[12/06 23:09:18   1758s] (I)       ============  Phase 1a Route ============
[12/06 23:09:18   1758s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[12/06 23:09:18   1758s] (I)       Usage: 7124 = (3587 H, 3537 V) = (0.16% H, 0.19% V) = (1.033e+04um H, 1.019e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1b Route ============
[12/06 23:09:18   1758s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 7124 = (3587 H, 3537 V) = (0.16% H, 0.19% V) = (1.033e+04um H, 1.019e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.051712e+04um
[12/06 23:09:18   1758s] (I)       ============  Phase 1c Route ============
[12/06 23:09:18   1758s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:18   1758s] (I)       Phase 1c runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1d Route ============
[12/06 23:09:18   1758s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1e Route ============
[12/06 23:09:18   1758s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.052288e+04um
[12/06 23:09:18   1758s] [NR-eGR] 
[12/06 23:09:18   1758s] (I)       ============  Phase 1f Route ============
[12/06 23:09:18   1758s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1g Route ============
[12/06 23:09:18   1758s] (I)       Usage: 7044 = (3543 H, 3501 V) = (0.16% H, 0.19% V) = (1.020e+04um H, 1.008e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       numNets=25  numFullyRipUpNets=7  numPartialRipUpNets=7 
[12/06 23:09:18   1758s] [NR-eGR] Move 7 nets to layer range [3, 6]
[12/06 23:09:18   1758s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       total 2D Cap : 8382691 = (4530124 H, 3852567 V)
[12/06 23:09:18   1758s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[12/06 23:09:18   1758s] (I)       ============  Phase 1a Route ============
[12/06 23:09:18   1758s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1b Route ============
[12/06 23:09:18   1758s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.471360e+03um
[12/06 23:09:18   1758s] (I)       ============  Phase 1c Route ============
[12/06 23:09:18   1758s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1d Route ============
[12/06 23:09:18   1758s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1e Route ============
[12/06 23:09:18   1758s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.471360e+03um
[12/06 23:09:18   1758s] [NR-eGR] 
[12/06 23:09:18   1758s] (I)       ============  Phase 1f Route ============
[12/06 23:09:18   1758s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1g Route ============
[12/06 23:09:18   1758s] (I)       Usage: 9358 = (4694 H, 4664 V) = (0.10% H, 0.12% V) = (1.352e+04um H, 1.343e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       numNets=7  numFullyRipUpNets=7  numPartialRipUpNets=7 
[12/06 23:09:18   1758s] [NR-eGR] Move 7 nets to layer range [3, 8]
[12/06 23:09:18   1758s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       total 2D Cap : 11477607 = (5944776 H, 5532831 V)
[12/06 23:09:18   1758s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[12/06 23:09:18   1758s] (I)       ============  Phase 1a Route ============
[12/06 23:09:18   1758s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1b Route ============
[12/06 23:09:18   1758s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:18   1758s] (I)       ============  Phase 1c Route ============
[12/06 23:09:18   1758s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1d Route ============
[12/06 23:09:18   1758s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1e Route ============
[12/06 23:09:18   1758s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:18   1758s] [NR-eGR] 
[12/06 23:09:18   1758s] (I)       ============  Phase 1f Route ============
[12/06 23:09:18   1758s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1g Route ============
[12/06 23:09:18   1758s] (I)       Usage: 11672 = (5845 H, 5827 V) = (0.10% H, 0.11% V) = (1.683e+04um H, 1.678e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       numNets=7  numFullyRipUpNets=7  numPartialRipUpNets=7 
[12/06 23:09:18   1758s] [NR-eGR] Move 7 nets to layer range [3, 9]
[12/06 23:09:18   1758s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       total 2D Cap : 13913815 = (8380984 H, 5532831 V)
[12/06 23:09:18   1758s] [NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 9]
[12/06 23:09:18   1758s] (I)       ============  Phase 1a Route ============
[12/06 23:09:18   1758s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1b Route ============
[12/06 23:09:18   1758s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:18   1758s] (I)       ============  Phase 1c Route ============
[12/06 23:09:18   1758s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1d Route ============
[12/06 23:09:18   1758s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1e Route ============
[12/06 23:09:18   1758s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:18   1758s] [NR-eGR] 
[12/06 23:09:18   1758s] (I)       ============  Phase 1f Route ============
[12/06 23:09:18   1758s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1g Route ============
[12/06 23:09:18   1758s] (I)       Usage: 13985 = (6997 H, 6988 V) = (0.08% H, 0.13% V) = (2.015e+04um H, 2.013e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=3 
[12/06 23:09:18   1758s] [NR-eGR] Move 3 nets to layer range [2, 9]
[12/06 23:09:18   1758s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:09:18   1758s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 9]
[12/06 23:09:18   1758s] (I)       ============  Phase 1a Route ============
[12/06 23:09:18   1758s] (I)       Phase 1a runs 0.01 seconds
[12/06 23:09:18   1758s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=5
[12/06 23:09:18   1758s] (I)       Usage: 15903 = (7995 H, 7908 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.278e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1b Route ============
[12/06 23:09:18   1758s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 15903 = (7995 H, 7908 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.278e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.477760e+03um
[12/06 23:09:18   1758s] (I)       ============  Phase 1c Route ============
[12/06 23:09:18   1758s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:18   1758s] (I)       Phase 1c runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1d Route ============
[12/06 23:09:18   1758s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1e Route ============
[12/06 23:09:18   1758s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.469120e+03um
[12/06 23:09:18   1758s] [NR-eGR] 
[12/06 23:09:18   1758s] (I)       ============  Phase 1f Route ============
[12/06 23:09:18   1758s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:18   1758s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       ============  Phase 1g Route ============
[12/06 23:09:18   1758s] (I)       Usage: 15840 = (7964 H, 7876 V) = (0.10% H, 0.11% V) = (2.294e+04um H, 2.268e+04um V)
[12/06 23:09:18   1758s] (I)       
[12/06 23:09:18   1758s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:18   1759s] (I)       
[12/06 23:09:18   1759s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:09:18   1759s] [NR-eGR]                OverCon            
[12/06 23:09:18   1759s] [NR-eGR]                 #Gcell     %Gcell
[12/06 23:09:18   1759s] [NR-eGR] Layer              (0)    OverCon 
[12/06 23:09:18   1759s] [NR-eGR] ------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] ------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/06 23:09:18   1759s] [NR-eGR] 
[12/06 23:09:18   1759s] (I)       Total Global Routing Runtime: 0.33 seconds
[12/06 23:09:18   1759s] (I)       total 2D Cap : 16671783 = (8511546 H, 8160237 V)
[12/06 23:09:18   1759s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 23:09:18   1759s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/06 23:09:18   1759s] (I)       ============= track Assignment ============
[12/06 23:09:18   1759s] (I)       extract Global 3D Wires
[12/06 23:09:18   1759s] (I)       Extract Global WL : time=0.00
[12/06 23:09:18   1759s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:09:18   1759s] (I)       Initialization real time=0.00 seconds
[12/06 23:09:18   1759s] (I)       Run Multi-thread track assignment
[12/06 23:09:18   1759s] (I)       merging nets...
[12/06 23:09:18   1759s] (I)       merging nets done
[12/06 23:09:18   1759s] (I)       Kernel real time=0.04 seconds
[12/06 23:09:18   1759s] (I)       End Greedy Track Assignment
[12/06 23:09:18   1759s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 298402
[12/06 23:09:18   1759s] [NR-eGR] Layer2(M2)(V) length: 5.667618e+05um, number of vias: 386923
[12/06 23:09:18   1759s] [NR-eGR] Layer3(M3)(H) length: 1.839093e+06um, number of vias: 127199
[12/06 23:09:18   1759s] [NR-eGR] Layer4(M4)(V) length: 1.115885e+06um, number of vias: 40954
[12/06 23:09:18   1759s] [NR-eGR] Layer5(M5)(H) length: 9.509391e+05um, number of vias: 34056
[12/06 23:09:18   1759s] [NR-eGR] Layer6(M6)(V) length: 8.809721e+05um, number of vias: 4429
[12/06 23:09:18   1759s] [NR-eGR] Layer7(M7)(H) length: 1.096185e+05um, number of vias: 3729
[12/06 23:09:18   1759s] [NR-eGR] Layer8(M8)(V) length: 2.538599e+05um, number of vias: 37
[12/06 23:09:18   1759s] [NR-eGR] Layer9(M9)(H) length: 1.917120e+03um, number of vias: 0
[12/06 23:09:18   1759s] [NR-eGR] Total length: 5.719047e+06um, number of vias: 895729
[12/06 23:09:18   1759s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] Total clock nets wire length: 2.031814e+04um 
[12/06 23:09:18   1759s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] Report for selected net(s) only.
[12/06 23:09:18   1759s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 298
[12/06 23:09:18   1759s] [NR-eGR] Layer2(M2)(V) length: 3.961750e+02um, number of vias: 315
[12/06 23:09:18   1759s] [NR-eGR] Layer3(M3)(H) length: 7.259840e+03um, number of vias: 317
[12/06 23:09:18   1759s] [NR-eGR] Layer4(M4)(V) length: 9.740041e+03um, number of vias: 74
[12/06 23:09:18   1759s] [NR-eGR] Layer5(M5)(H) length: 2.922080e+03um, number of vias: 0
[12/06 23:09:18   1759s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:18   1759s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:18   1759s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:18   1759s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:18   1759s] [NR-eGR] Total length: 2.031814e+04um, number of vias: 1004
[12/06 23:09:18   1759s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] Total routed clock nets wire length: 2.031814e+04um, number of vias: 1004
[12/06 23:09:18   1759s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:18   1759s] [NR-eGR] End Peak syMemory usage = 2360.3 MB
[12/06 23:09:18   1759s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.55 seconds
[12/06 23:09:18   1759s] (ccopt eGR): Start to route 250 leaf nets
[12/06 23:09:18   1759s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:09:18   1759s] [NR-eGR] Started earlyGlobalRoute kernel
[12/06 23:09:18   1759s] [NR-eGR] Initial Peak syMemory usage = 2360.3 MB
[12/06 23:09:18   1759s] (I)       Reading DB...
[12/06 23:09:19   1759s] (I)       before initializing RouteDB syMemory usage = 2360.3 MB
[12/06 23:09:19   1759s] (I)       congestionReportName   : 
[12/06 23:09:19   1759s] (I)       layerRangeFor2DCongestion : 
[12/06 23:09:19   1759s] (I)       buildTerm2TermWires    : 1
[12/06 23:09:19   1759s] (I)       doTrackAssignment      : 1
[12/06 23:09:19   1759s] (I)       dumpBookshelfFiles     : 0
[12/06 23:09:19   1759s] (I)       numThreads             : 4
[12/06 23:09:19   1759s] (I)       bufferingAwareRouting  : false
[12/06 23:09:19   1759s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:09:19   1759s] (I)       honorPin               : false
[12/06 23:09:19   1759s] (I)       honorPinGuide          : true
[12/06 23:09:19   1759s] (I)       honorPartition         : false
[12/06 23:09:19   1759s] (I)       allowPartitionCrossover: false
[12/06 23:09:19   1759s] (I)       honorSingleEntry       : true
[12/06 23:09:19   1759s] (I)       honorSingleEntryStrong : true
[12/06 23:09:19   1759s] (I)       handleViaSpacingRule   : false
[12/06 23:09:19   1759s] (I)       handleEolSpacingRule   : true
[12/06 23:09:19   1759s] (I)       PDConstraint           : none
[12/06 23:09:19   1759s] (I)       expBetterNDRHandling   : true
[12/06 23:09:19   1759s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:09:19   1759s] (I)       routingEffortLevel     : 10000
[12/06 23:09:19   1759s] (I)       effortLevel            : standard
[12/06 23:09:19   1759s] [NR-eGR] minRouteLayer          : 2
[12/06 23:09:19   1759s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:09:19   1759s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:09:19   1759s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:09:19   1759s] (I)       numRowsPerGCell        : 1
[12/06 23:09:19   1759s] (I)       speedUpLargeDesign     : 0
[12/06 23:09:19   1759s] (I)       multiThreadingTA       : 1
[12/06 23:09:19   1759s] (I)       blkAwareLayerSwitching : 1
[12/06 23:09:19   1759s] (I)       optimizationMode       : false
[12/06 23:09:19   1759s] (I)       routeSecondPG          : false
[12/06 23:09:19   1759s] (I)       scenicRatioForLayerRelax: 1.25
[12/06 23:09:19   1759s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:09:19   1759s] (I)       punchThroughDistance   : 500.00
[12/06 23:09:19   1759s] (I)       scenicBound            : 3.00
[12/06 23:09:19   1759s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:09:19   1759s] (I)       source-to-sink ratio   : 0.30
[12/06 23:09:19   1759s] (I)       targetCongestionRatioH : 1.00
[12/06 23:09:19   1759s] (I)       targetCongestionRatioV : 1.00
[12/06 23:09:19   1759s] (I)       layerCongestionRatio   : 1.00
[12/06 23:09:19   1759s] (I)       m1CongestionRatio      : 0.10
[12/06 23:09:19   1759s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:09:19   1759s] (I)       localRouteEffort       : 1.00
[12/06 23:09:19   1759s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:09:19   1759s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:09:19   1759s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:09:19   1759s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:09:19   1759s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:09:19   1759s] (I)       routeVias              : 
[12/06 23:09:19   1759s] (I)       readTROption           : true
[12/06 23:09:19   1759s] (I)       extraSpacingFactor     : 1.00
[12/06 23:09:19   1759s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:09:19   1759s] (I)       routeSelectedNetsOnly  : true
[12/06 23:09:19   1759s] (I)       clkNetUseMaxDemand     : false
[12/06 23:09:19   1759s] (I)       extraDemandForClocks   : 0
[12/06 23:09:19   1759s] (I)       steinerRemoveLayers    : false
[12/06 23:09:19   1759s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:09:19   1759s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:09:19   1759s] (I)       similarTopologyRoutingFast : false
[12/06 23:09:19   1759s] (I)       spanningTreeRefinement : true
[12/06 23:09:19   1759s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:09:19   1759s] (I)       starting read tracks
[12/06 23:09:19   1759s] (I)       build grid graph
[12/06 23:09:19   1759s] (I)       build grid graph start
[12/06 23:09:19   1759s] [NR-eGR] Layer1 has no routable track
[12/06 23:09:19   1759s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:09:19   1759s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:09:19   1759s] (I)       build grid graph end
[12/06 23:09:19   1759s] (I)       numViaLayers=9
[12/06 23:09:19   1759s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:19   1759s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:19   1759s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:19   1759s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:19   1759s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:19   1759s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:19   1759s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:19   1759s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:19   1759s] (I)       end build via table
[12/06 23:09:19   1759s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:09:19   1760s] [NR-eGR] numPreroutedNet = 25  numPreroutedWires = 1360
[12/06 23:09:19   1760s] (I)       readDataFromPlaceDB
[12/06 23:09:19   1760s] (I)       Read net information..
[12/06 23:09:19   1760s] [NR-eGR] Read numTotalNets=81547  numIgnoredNets=81297
[12/06 23:09:19   1760s] (I)       Read testcase time = 0.000 seconds
[12/06 23:09:19   1760s] 
[12/06 23:09:19   1760s] (I)       read default dcut vias
[12/06 23:09:19   1760s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:19   1760s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:19   1760s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:19   1760s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:19   1760s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:19   1760s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:19   1760s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:19   1760s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:19   1760s] (I)       build grid graph start
[12/06 23:09:19   1760s] (I)       build grid graph end
[12/06 23:09:19   1760s] (I)       Model blockage into capacity
[12/06 23:09:19   1760s] (I)       Read numBlocks=509010  numPreroutedWires=1360  numCapScreens=0
[12/06 23:09:19   1760s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:09:19   1760s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:09:19   1760s] (I)       Modeling time = 0.180 seconds
[12/06 23:09:19   1760s] 
[12/06 23:09:19   1760s] (I)       Moved 250 terms for better access 
[12/06 23:09:19   1760s] (I)       Number of ignored nets = 25
[12/06 23:09:19   1760s] (I)       Number of fixed nets = 25.  Ignored: Yes
[12/06 23:09:19   1760s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:09:19   1760s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:09:19   1760s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:09:19   1760s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:09:19   1760s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:09:19   1760s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:09:19   1760s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:09:19   1760s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:09:19   1760s] [NR-eGR] There are 250 clock nets ( 250 with NDR ).
[12/06 23:09:19   1760s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:19   1760s] (I)       Ndr track 0 does not exist
[12/06 23:09:19   1760s] (I)       Ndr track 0 does not exist
[12/06 23:09:19   1760s] (I)       Layer1  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer2  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer3  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer4  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer5  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer6  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer7  viaCost=200.00
[12/06 23:09:19   1760s] (I)       Layer8  viaCost=300.00
[12/06 23:09:19   1760s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:09:19   1760s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:09:19   1760s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:09:19   1760s] (I)       Site Width          :   320  (dbu)
[12/06 23:09:19   1760s] (I)       Row Height          :  2880  (dbu)
[12/06 23:09:19   1760s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:09:19   1760s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:09:19   1760s] (I)       grid                :   520   520     9
[12/06 23:09:19   1760s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:09:19   1760s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:09:19   1760s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:19   1760s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:19   1760s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:09:19   1760s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:09:19   1760s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:09:19   1760s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:09:19   1760s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:09:19   1760s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:09:19   1760s] (I)       --------------------------------------------------------
[12/06 23:09:19   1760s] 
[12/06 23:09:19   1760s] [NR-eGR] ============ Routing rule table ============
[12/06 23:09:19   1760s] [NR-eGR] Rule id 0. Nets 250 
[12/06 23:09:19   1760s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:09:19   1760s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:09:19   1760s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:09:19   1760s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:19   1760s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:09:19   1760s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:09:19   1760s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:09:19   1760s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:19   1760s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:19   1760s] [NR-eGR] ========================================
[12/06 23:09:19   1760s] [NR-eGR] 
[12/06 23:09:19   1760s] (I)       After initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:19   1760s] (I)       Loading and dumping file time : 0.72 seconds
[12/06 23:09:19   1760s] (I)       ============= Initialization =============
[12/06 23:09:19   1760s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/06 23:09:19   1760s] (I)       totalPins=25119  totalGlobalPin=25119 (100.00%)
[12/06 23:09:19   1760s] (I)       total 2D Cap : 4074737 = (2197479 H, 1877258 V)
[12/06 23:09:19   1760s] [NR-eGR] Layer group 1: route 250 net(s) in layer range [3, 4]
[12/06 23:09:19   1760s] (I)       ============  Phase 1a Route ============
[12/06 23:09:19   1760s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:19   1760s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1644
[12/06 23:09:19   1760s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:19   1760s] (I)       ============  Phase 1b Route ============
[12/06 23:09:19   1760s] (I)       Phase 1b runs 0.01 seconds
[12/06 23:09:19   1760s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:19   1760s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.087770e+05um
[12/06 23:09:19   1760s] (I)       ============  Phase 1c Route ============
[12/06 23:09:19   1760s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:19   1760s] (I)       Phase 1c runs 0.00 seconds
[12/06 23:09:19   1760s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:19   1760s] (I)       ============  Phase 1d Route ============
[12/06 23:09:19   1760s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:19   1760s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:19   1760s] (I)       ============  Phase 1e Route ============
[12/06 23:09:19   1760s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:19   1760s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:19   1760s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.087770e+05um
[12/06 23:09:19   1760s] [NR-eGR] 
[12/06 23:09:19   1760s] (I)       ============  Phase 1f Route ============
[12/06 23:09:19   1760s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:19   1760s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:19   1760s] (I)       ============  Phase 1g Route ============
[12/06 23:09:19   1760s] (I)       Usage: 71375 = (32759 H, 38616 V) = (1.49% H, 2.06% V) = (9.435e+04um H, 1.112e+05um V)
[12/06 23:09:19   1760s] (I)       
[12/06 23:09:20   1760s] (I)       numNets=250  numFullyRipUpNets=250  numPartialRipUpNets=250 
[12/06 23:09:20   1760s] [NR-eGR] Move 250 nets to layer range [3, 6]
[12/06 23:09:20   1760s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:20   1760s] (I)       total 2D Cap : 8382691 = (4530124 H, 3852567 V)
[12/06 23:09:20   1760s] [NR-eGR] Layer group 2: route 250 net(s) in layer range [3, 6]
[12/06 23:09:20   1760s] (I)       ============  Phase 1a Route ============
[12/06 23:09:20   1760s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:20   1760s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1642
[12/06 23:09:20   1760s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:20   1760s] (I)       
[12/06 23:09:20   1760s] (I)       ============  Phase 1b Route ============
[12/06 23:09:20   1760s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:20   1760s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:20   1760s] (I)       
[12/06 23:09:20   1760s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.055830e+05um
[12/06 23:09:20   1760s] (I)       ============  Phase 1c Route ============
[12/06 23:09:20   1760s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:20   1760s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:20   1760s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:20   1760s] (I)       
[12/06 23:09:20   1760s] (I)       ============  Phase 1d Route ============
[12/06 23:09:20   1760s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:20   1760s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:20   1760s] (I)       
[12/06 23:09:20   1760s] (I)       ============  Phase 1e Route ============
[12/06 23:09:20   1760s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:20   1760s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:20   1760s] (I)       
[12/06 23:09:20   1760s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.055830e+05um
[12/06 23:09:20   1760s] [NR-eGR] 
[12/06 23:09:20   1760s] (I)       ============  Phase 1f Route ============
[12/06 23:09:20   1760s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:20   1760s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:20   1760s] (I)       
[12/06 23:09:20   1760s] (I)       ============  Phase 1g Route ============
[12/06 23:09:20   1761s] (I)       Usage: 142843 = (65515 H, 77328 V) = (1.45% H, 2.01% V) = (1.887e+05um H, 2.227e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       numNets=250  numFullyRipUpNets=250  numPartialRipUpNets=250 
[12/06 23:09:20   1761s] [NR-eGR] Move 250 nets to layer range [3, 8]
[12/06 23:09:20   1761s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       total 2D Cap : 11477607 = (5944776 H, 5532831 V)
[12/06 23:09:20   1761s] [NR-eGR] Layer group 3: route 250 net(s) in layer range [3, 8]
[12/06 23:09:20   1761s] (I)       ============  Phase 1a Route ============
[12/06 23:09:20   1761s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1641
[12/06 23:09:20   1761s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       ============  Phase 1b Route ============
[12/06 23:09:20   1761s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.059258e+05um
[12/06 23:09:20   1761s] (I)       ============  Phase 1c Route ============
[12/06 23:09:20   1761s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:20   1761s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:20   1761s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       ============  Phase 1d Route ============
[12/06 23:09:20   1761s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       ============  Phase 1e Route ============
[12/06 23:09:20   1761s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.059258e+05um
[12/06 23:09:20   1761s] [NR-eGR] 
[12/06 23:09:20   1761s] (I)       ============  Phase 1f Route ============
[12/06 23:09:20   1761s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       ============  Phase 1g Route ============
[12/06 23:09:20   1761s] (I)       Usage: 214371 = (98218 H, 116153 V) = (1.65% H, 2.10% V) = (2.829e+05um H, 3.345e+05um V)
[12/06 23:09:20   1761s] (I)       
[12/06 23:09:20   1761s] (I)       numNets=250  numFullyRipUpNets=250  numPartialRipUpNets=250 
[12/06 23:09:20   1761s] [NR-eGR] Move 250 nets to layer range [3, 9]
[12/06 23:09:20   1761s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:20   1761s] (I)       total 2D Cap : 13913815 = (8380984 H, 5532831 V)
[12/06 23:09:20   1761s] [NR-eGR] Layer group 4: route 250 net(s) in layer range [3, 9]
[12/06 23:09:20   1761s] (I)       ============  Phase 1a Route ============
[12/06 23:09:21   1761s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1642
[12/06 23:09:21   1761s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1b Route ============
[12/06 23:09:21   1761s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058624e+05um
[12/06 23:09:21   1761s] (I)       ============  Phase 1c Route ============
[12/06 23:09:21   1761s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:21   1761s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:21   1761s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1d Route ============
[12/06 23:09:21   1761s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1e Route ============
[12/06 23:09:21   1761s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058624e+05um
[12/06 23:09:21   1761s] [NR-eGR] 
[12/06 23:09:21   1761s] (I)       ============  Phase 1f Route ============
[12/06 23:09:21   1761s] (I)       Phase 1f runs 0.01 seconds
[12/06 23:09:21   1761s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1g Route ============
[12/06 23:09:21   1761s] (I)       Usage: 285931 = (131296 H, 154635 V) = (1.57% H, 2.79% V) = (3.781e+05um H, 4.453e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       numNets=250  numFullyRipUpNets=0  numPartialRipUpNets=246 
[12/06 23:09:21   1761s] [NR-eGR] Move 246 nets to layer range [2, 9]
[12/06 23:09:21   1761s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:09:21   1761s] [NR-eGR] Layer group 5: route 246 net(s) in layer range [2, 9]
[12/06 23:09:21   1761s] (I)       ============  Phase 1a Route ============
[12/06 23:09:21   1761s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1445
[12/06 23:09:21   1761s] (I)       Usage: 423539 = (196165 H, 227374 V) = (2.34% H, 3.05% V) = (5.650e+05um H, 6.548e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1b Route ============
[12/06 23:09:21   1761s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 423539 = (196165 H, 227374 V) = (2.34% H, 3.05% V) = (5.650e+05um H, 6.548e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.936442e+05um
[12/06 23:09:21   1761s] (I)       ============  Phase 1c Route ============
[12/06 23:09:21   1761s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:21   1761s] (I)       Phase 1c runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 423523 = (196151 H, 227372 V) = (2.34% H, 3.05% V) = (5.649e+05um H, 6.548e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1d Route ============
[12/06 23:09:21   1761s] (I)       Phase 1d runs 0.01 seconds
[12/06 23:09:21   1761s] (I)       Usage: 424530 = (197356 H, 227174 V) = (2.35% H, 3.05% V) = (5.684e+05um H, 6.543e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1e Route ============
[12/06 23:09:21   1761s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 424530 = (197356 H, 227174 V) = (2.35% H, 3.05% V) = (5.684e+05um H, 6.543e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.964982e+05um
[12/06 23:09:21   1761s] [NR-eGR] 
[12/06 23:09:21   1761s] (I)       ============  Phase 1f Route ============
[12/06 23:09:21   1761s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:21   1761s] (I)       Usage: 424530 = (197356 H, 227174 V) = (2.35% H, 3.05% V) = (5.684e+05um H, 6.543e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       ============  Phase 1g Route ============
[12/06 23:09:21   1761s] (I)       Usage: 422435 = (195367 H, 227068 V) = (2.33% H, 3.05% V) = (5.627e+05um H, 6.540e+05um V)
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] (I)       Phase 1l runs 0.03 seconds
[12/06 23:09:21   1761s] (I)       
[12/06 23:09:21   1761s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:09:21   1761s] [NR-eGR]                OverCon            
[12/06 23:09:21   1761s] [NR-eGR]                 #Gcell     %Gcell
[12/06 23:09:21   1761s] [NR-eGR] Layer              (0)    OverCon 
[12/06 23:09:21   1761s] [NR-eGR] ------------------------------------
[12/06 23:09:21   1761s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] ------------------------------------
[12/06 23:09:21   1761s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/06 23:09:21   1761s] [NR-eGR] 
[12/06 23:09:21   1761s] (I)       Total Global Routing Runtime: 1.63 seconds
[12/06 23:09:21   1761s] (I)       total 2D Cap : 16671783 = (8511546 H, 8160237 V)
[12/06 23:09:21   1761s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 23:09:21   1761s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/06 23:09:21   1761s] (I)       ============= track Assignment ============
[12/06 23:09:21   1761s] (I)       extract Global 3D Wires
[12/06 23:09:21   1761s] (I)       Extract Global WL : time=0.00
[12/06 23:09:21   1761s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:09:21   1761s] (I)       Initialization real time=0.00 seconds
[12/06 23:09:21   1761s] (I)       Run Multi-thread track assignment
[12/06 23:09:21   1762s] (I)       merging nets...
[12/06 23:09:21   1762s] (I)       merging nets done
[12/06 23:09:21   1762s] (I)       Kernel real time=0.08 seconds
[12/06 23:09:21   1762s] (I)       End Greedy Track Assignment
[12/06 23:09:21   1762s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:21   1762s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 323521
[12/06 23:09:21   1762s] [NR-eGR] Layer2(M2)(V) length: 6.175170e+05um, number of vias: 417799
[12/06 23:09:21   1762s] [NR-eGR] Layer3(M3)(H) length: 1.937321e+06um, number of vias: 143427
[12/06 23:09:21   1762s] [NR-eGR] Layer4(M4)(V) length: 1.177766e+06um, number of vias: 41005
[12/06 23:09:21   1762s] [NR-eGR] Layer5(M5)(H) length: 9.510629e+05um, number of vias: 34056
[12/06 23:09:21   1762s] [NR-eGR] Layer6(M6)(V) length: 8.809721e+05um, number of vias: 4429
[12/06 23:09:21   1762s] [NR-eGR] Layer7(M7)(H) length: 1.096185e+05um, number of vias: 3729
[12/06 23:09:21   1762s] [NR-eGR] Layer8(M8)(V) length: 2.538599e+05um, number of vias: 37
[12/06 23:09:21   1762s] [NR-eGR] Layer9(M9)(H) length: 1.917120e+03um, number of vias: 0
[12/06 23:09:21   1762s] [NR-eGR] Total length: 5.930035e+06um, number of vias: 968003
[12/06 23:09:21   1762s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:21   1762s] [NR-eGR] Total clock nets wire length: 2.109876e+05um 
[12/06 23:09:21   1762s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:21   1762s] [NR-eGR] Report for selected net(s) only.
[12/06 23:09:21   1762s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 25119
[12/06 23:09:21   1762s] [NR-eGR] Layer2(M2)(V) length: 5.075520e+04um, number of vias: 30876
[12/06 23:09:21   1762s] [NR-eGR] Layer3(M3)(H) length: 9.822784e+04um, number of vias: 16228
[12/06 23:09:21   1762s] [NR-eGR] Layer4(M4)(V) length: 6.188077e+04um, number of vias: 51
[12/06 23:09:21   1762s] [NR-eGR] Layer5(M5)(H) length: 1.238400e+02um, number of vias: 0
[12/06 23:09:21   1762s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:21   1762s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:21   1762s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:21   1762s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:21   1762s] [NR-eGR] Total length: 2.109876e+05um, number of vias: 72274
[12/06 23:09:21   1762s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:21   1762s] [NR-eGR] Total routed clock nets wire length: 2.109876e+05um, number of vias: 72274
[12/06 23:09:21   1762s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:21   1762s] [NR-eGR] End Peak syMemory usage = 2360.3 MB
[12/06 23:09:21   1762s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.09 seconds
[12/06 23:09:21   1762s]         Early Global Route - eGR only step done. (took cpu=0:00:04.9 real=0:00:04.5)
[12/06 23:09:21   1762s] Set FIXED routing status on 275 net(s)
[12/06 23:09:21   1762s]       Routing using eGR only done.
[12/06 23:09:21   1762s] Net route status summary:
[12/06 23:09:21   1762s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=275, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:09:21   1762s]   Non-clock: 83858 (unrouted=2586, trialRouted=81272, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2586, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:09:21   1762s] 
[12/06 23:09:21   1762s] CCOPT: Done with clock implementation routing.
[12/06 23:09:21   1762s] 
[12/06 23:09:21   1762s] OPERPROF: Starting DPlace-Init at level 1, MEM:2360.3M
[12/06 23:09:21   1762s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2360.3M
[12/06 23:09:21   1762s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2360.3M
[12/06 23:09:21   1762s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2360.3M
[12/06 23:09:21   1762s] Core basic site is unit
[12/06 23:09:21   1763s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:09:21   1763s] Mark StBox On SiteArr starts
[12/06 23:09:22   1763s] Mark StBox On SiteArr ends
[12/06 23:09:22   1763s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.930, REAL:0.284, MEM:2360.3M
[12/06 23:09:22   1763s] OPERPROF:       Starting CMU at level 4, MEM:2360.3M
[12/06 23:09:22   1763s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2360.3M
[12/06 23:09:22   1763s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.010, REAL:0.369, MEM:2360.3M
[12/06 23:09:22   1763s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.010, REAL:0.369, MEM:2360.3M
[12/06 23:09:22   1763s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=2360.3MB).
[12/06 23:09:22   1763s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.120, REAL:0.476, MEM:2360.3M
[12/06 23:09:22   1764s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.9 real=0:00:05.7)
[12/06 23:09:22   1764s]     Clock implementation routing done.
[12/06 23:09:22   1764s]     Leaving CCOpt scope - extractRC...
[12/06 23:09:22   1764s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 23:09:22   1764s] Extraction called for design 'NYQ' of instances=81746 and nets=84133 using extraction engine 'preRoute' .
[12/06 23:09:22   1764s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:09:22   1764s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:09:22   1764s] PreRoute RC Extraction called for design NYQ.
[12/06 23:09:22   1764s] RC Extraction called in multi-corner(3) mode.
[12/06 23:09:22   1764s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:09:22   1764s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:09:22   1764s] RCMode: PreRoute
[12/06 23:09:22   1764s]       RC Corner Indexes            0       1       2   
[12/06 23:09:22   1764s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:09:22   1764s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:09:22   1764s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:09:22   1764s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:09:22   1764s] Shrink Factor                : 1.00000
[12/06 23:09:22   1764s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:09:22   1764s] Updating RC grid for preRoute extraction ...
[12/06 23:09:22   1764s] Initializing multi-corner resistance tables ...
[12/06 23:09:22   1764s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2360.328M)
[12/06 23:09:22   1764s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 23:09:22   1764s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:09:22   1764s]     Calling post conditioning for eGRPC...
[12/06 23:09:22   1764s]       eGRPC...
[12/06 23:09:22   1764s]         eGRPC active optimizations:
[12/06 23:09:22   1764s]          - Move Down
[12/06 23:09:22   1764s]          - Downsizing before DRV sizing
[12/06 23:09:22   1764s]          - DRV fixing with cell sizing
[12/06 23:09:22   1764s]          - Move to fanout
[12/06 23:09:22   1764s]          - Cloning
[12/06 23:09:22   1764s]         
[12/06 23:09:22   1764s]         Currently running CTS, using active skew data
[12/06 23:09:22   1764s]         Reset bufferability constraints...
[12/06 23:09:22   1764s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/06 23:09:22   1764s] End AAE Lib Interpolated Model. (MEM=2360.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:09:23   1765s]         Reset bufferability constraints done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:09:23   1765s]         Clock DAG stats eGRPC initial state:
[12/06 23:09:23   1765s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:23   1765s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:23   1765s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:23   1765s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:23   1765s]           wire capacitance : top=0.000pF, trunk=3.010pF, leaf=30.785pF, total=33.796pF
[12/06 23:09:23   1765s]           wire lengths     : top=0.000um, trunk=20318.136um, leaf=210987.647um, total=231305.783um
[12/06 23:09:23   1765s]         Clock DAG net violations eGRPC initial state: none
[12/06 23:09:23   1765s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/06 23:09:23   1765s]           Trunk : target=0.200ns count=25 avg=0.158ns sd=0.026ns min=0.070ns max=0.200ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:09:23   1765s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.193ns {250 <= 0.200ns}
[12/06 23:09:23   1765s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/06 23:09:23   1765s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:24   1765s]         Primary reporting skew group eGRPC initial state:
[12/06 23:09:24   1765s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:24   1765s]         Skew group summary eGRPC initial state:
[12/06 23:09:24   1765s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:24   1765s]         Clock network insertion delays are now [1.864ns, 2.221ns] average 2.051ns std.dev 0.084ns
[12/06 23:09:24   1765s]         Moving buffers...
[12/06 23:09:24   1765s]         Violation analysis...
[12/06 23:09:24   1765s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[12/06 23:09:24   1766s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 23:09:24   1766s]         Clock DAG stats eGRPC after moving buffers:
[12/06 23:09:24   1766s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:24   1766s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:24   1766s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:24   1766s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:24   1766s]           wire capacitance : top=0.000pF, trunk=3.010pF, leaf=30.785pF, total=33.796pF
[12/06 23:09:24   1766s]           wire lengths     : top=0.000um, trunk=20318.136um, leaf=210987.647um, total=231305.783um
[12/06 23:09:24   1766s]         Clock DAG net violations eGRPC after moving buffers: none
[12/06 23:09:24   1766s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[12/06 23:09:24   1766s]           Trunk : target=0.200ns count=25 avg=0.158ns sd=0.026ns min=0.070ns max=0.200ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:09:24   1766s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.193ns {250 <= 0.200ns}
[12/06 23:09:24   1766s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[12/06 23:09:24   1766s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:24   1766s]         Primary reporting skew group eGRPC after moving buffers:
[12/06 23:09:24   1766s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:24   1766s]         Skew group summary eGRPC after moving buffers:
[12/06 23:09:24   1766s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:25   1766s]         Clock network insertion delays are now [1.864ns, 2.221ns] average 2.051ns std.dev 0.084ns
[12/06 23:09:25   1766s]         Moving buffers done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/06 23:09:25   1766s]         Recomputing CTS skew targets...
[12/06 23:09:25   1766s]         Resolving skew group constraints...
[12/06 23:09:26   1767s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 23:09:26   1767s]         Resolving skew group constraints done.
[12/06 23:09:26   1767s]         Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 23:09:26   1767s]         Initial Pass of Downsizing Clock Tree Cells...
[12/06 23:09:26   1767s]         Artificially removing long paths...
[12/06 23:09:26   1767s]           Artificially shortened 4599 long paths. The largest offset applied was 0.085ns
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           Skew Group Offsets:
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           -----------------------------------------------------------------------------------------------
[12/06 23:09:26   1767s]           Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/06 23:09:26   1767s]                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/06 23:09:26   1767s]           -----------------------------------------------------------------------------------------------
[12/06 23:09:26   1767s]           Clk_clk/func_mode    24869     4599       18.493%      0.085ns       2.221ns         2.136ns
[12/06 23:09:26   1767s]           -----------------------------------------------------------------------------------------------
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           Offsets Histogram:
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           -------------------------------
[12/06 23:09:26   1767s]           From (ns)    To (ns)      Count
[12/06 23:09:26   1767s]           -------------------------------
[12/06 23:09:26   1767s]             0.054        0.059       329
[12/06 23:09:26   1767s]             0.059        0.064       672
[12/06 23:09:26   1767s]             0.064        0.069       905
[12/06 23:09:26   1767s]             0.069        0.074       626
[12/06 23:09:26   1767s]             0.074        0.079      1278
[12/06 23:09:26   1767s]             0.079        0.084       771
[12/06 23:09:26   1767s]             0.084      and above      18
[12/06 23:09:26   1767s]           -------------------------------
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           Mean=0.071ns Median=0.072ns Std.Dev=0.008ns
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           
[12/06 23:09:26   1767s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:26   1767s]         Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 23:09:26   1767s]         Modifying slew-target multiplier from 1 to 0.9
[12/06 23:09:26   1767s]         Downsizing prefiltering...
[12/06 23:09:26   1768s]         Downsizing prefiltering done.
[12/06 23:09:26   1768s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:09:27   1768s]         DoDownSizing Summary : numSized = 0, numUnchanged = 16, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 259, numSkippedDueToCloseToSkewTarget = 0
[12/06 23:09:27   1768s]         CCOpt-eGRPC Downsizing: considered: 16, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 15, unsuccessful: 0, sized: 0
[12/06 23:09:27   1768s]         Reverting slew-target multiplier from 0.9 to 1
[12/06 23:09:27   1768s]         Reverting Artificially removing long paths...
[12/06 23:09:27   1768s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[12/06 23:09:27   1768s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 23:09:27   1768s]         Clock DAG stats eGRPC after downsizing:
[12/06 23:09:27   1768s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:27   1768s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:27   1768s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:27   1768s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:27   1768s]           wire capacitance : top=0.000pF, trunk=3.010pF, leaf=30.785pF, total=33.796pF
[12/06 23:09:27   1768s]           wire lengths     : top=0.000um, trunk=20318.136um, leaf=210987.647um, total=231305.783um
[12/06 23:09:27   1768s]         Clock DAG net violations eGRPC after downsizing: none
[12/06 23:09:27   1768s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[12/06 23:09:27   1768s]           Trunk : target=0.200ns count=25 avg=0.158ns sd=0.026ns min=0.070ns max=0.200ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:09:27   1768s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.193ns {250 <= 0.200ns}
[12/06 23:09:27   1768s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[12/06 23:09:27   1768s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:27   1769s]         Primary reporting skew group eGRPC after downsizing:
[12/06 23:09:27   1769s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:27   1769s]         Skew group summary eGRPC after downsizing:
[12/06 23:09:27   1769s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:27   1769s]         Clock network insertion delays are now [1.864ns, 2.221ns] average 2.051ns std.dev 0.084ns
[12/06 23:09:27   1769s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.6 real=0:00:01.7)
[12/06 23:09:27   1769s]         Fixing DRVs...
[12/06 23:09:27   1769s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:09:28   1769s]         CCOpt-eGRPC: considered: 275, tested: 275, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/06 23:09:28   1769s]         
[12/06 23:09:28   1769s]         PRO Statistics: Fix DRVs (cell sizing):
[12/06 23:09:28   1769s]         =======================================
[12/06 23:09:28   1769s]         
[12/06 23:09:28   1769s]         Cell changes by Net Type:
[12/06 23:09:28   1769s]         
[12/06 23:09:28   1769s]         ---------------------------------------------------------------------------------------------------------
[12/06 23:09:28   1769s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 23:09:28   1769s]         ---------------------------------------------------------------------------------------------------------
[12/06 23:09:28   1769s]         top                0            0           0            0                    0                  0
[12/06 23:09:28   1769s]         trunk              0            0           0            0                    0                  0
[12/06 23:09:28   1769s]         leaf               0            0           0            0                    0                  0
[12/06 23:09:28   1769s]         ---------------------------------------------------------------------------------------------------------
[12/06 23:09:28   1769s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[12/06 23:09:28   1769s]         ---------------------------------------------------------------------------------------------------------
[12/06 23:09:28   1769s]         
[12/06 23:09:28   1769s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 23:09:28   1769s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 23:09:28   1769s]         
[12/06 23:09:28   1769s]         Clock DAG stats eGRPC after DRV fixing:
[12/06 23:09:28   1769s]           cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:28   1769s]           cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:28   1769s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:28   1769s]           sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:28   1769s]           wire capacitance : top=0.000pF, trunk=3.010pF, leaf=30.785pF, total=33.796pF
[12/06 23:09:28   1769s]           wire lengths     : top=0.000um, trunk=20318.136um, leaf=210987.647um, total=231305.783um
[12/06 23:09:28   1769s]         Clock DAG net violations eGRPC after DRV fixing: none
[12/06 23:09:28   1769s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[12/06 23:09:28   1769s]           Trunk : target=0.200ns count=25 avg=0.158ns sd=0.026ns min=0.070ns max=0.200ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:09:28   1769s]           Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.193ns {250 <= 0.200ns}
[12/06 23:09:28   1769s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[12/06 23:09:28   1769s]            Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:28   1769s]         Primary reporting skew group eGRPC after DRV fixing:
[12/06 23:09:28   1769s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:28   1770s]         Skew group summary eGRPC after DRV fixing:
[12/06 23:09:28   1770s]           skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:28   1770s]         Clock network insertion delays are now [1.864ns, 2.221ns] average 2.051ns std.dev 0.084ns
[12/06 23:09:28   1770s]         Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.9)
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] Slew Diagnostics: After DRV fixing
[12/06 23:09:28   1770s] ==================================
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] Global Causes:
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] -------------------------------------
[12/06 23:09:28   1770s] Cause
[12/06 23:09:28   1770s] -------------------------------------
[12/06 23:09:28   1770s] DRV fixing with buffering is disabled
[12/06 23:09:28   1770s] -------------------------------------
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] Top 5 overslews:
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] ---------------------------------
[12/06 23:09:28   1770s] Overslew    Causes    Driving Pin
[12/06 23:09:28   1770s] ---------------------------------
[12/06 23:09:28   1770s]   (empty table)
[12/06 23:09:28   1770s] ---------------------------------
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] -------------------
[12/06 23:09:28   1770s] Cause    Occurences
[12/06 23:09:28   1770s] -------------------
[12/06 23:09:28   1770s]   (empty table)
[12/06 23:09:28   1770s] -------------------
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] Violation diagnostics counts from the 0 nodes that have violations:
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s] -------------------
[12/06 23:09:28   1770s] Cause    Occurences
[12/06 23:09:28   1770s] -------------------
[12/06 23:09:28   1770s]   (empty table)
[12/06 23:09:28   1770s] -------------------
[12/06 23:09:28   1770s] 
[12/06 23:09:28   1770s]         Reconnecting optimized routes...
[12/06 23:09:28   1770s]         Reset timing graph...
[12/06 23:09:28   1770s] Ignoring AAE DB Resetting ...
[12/06 23:09:28   1770s]         Reset timing graph done.
[12/06 23:09:29   1770s]         Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 23:09:29   1770s]         Violation analysis...
[12/06 23:09:29   1770s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=2360.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:09:29   1771s] Analysising clock tree DRVs: Done
[12/06 23:09:29   1771s]         Violation analysis done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 23:09:29   1771s] Clock instances to consider for cloning: 0
[12/06 23:09:29   1771s]         Reset timing graph...
[12/06 23:09:29   1771s] Ignoring AAE DB Resetting ...
[12/06 23:09:29   1771s]         Reset timing graph done.
[12/06 23:09:29   1771s]         Set dirty flag on 19 insts, 38 nets
[12/06 23:09:29   1771s]       eGRPC done.
[12/06 23:09:29   1771s]     Calling post conditioning for eGRPC done.
[12/06 23:09:29   1771s]   Eagl Post Conditioning loop iteration 0 done.
[12/06 23:09:29   1771s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[12/06 23:09:29   1771s]   Leaving CCOpt scope - ClockRefiner...
[12/06 23:09:30   1771s]   Performing Single Pass Refine Place.
[12/06 23:09:30   1771s] OPERPROF: Starting DPlace-Init at level 1, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF:       Starting CMU at level 4, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.062, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.062, MEM:2360.3M
[12/06 23:09:30   1771s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2360.3MB).
[12/06 23:09:30   1771s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.166, MEM:2360.3M
[12/06 23:09:30   1771s] OPERPROF: Starting RefinePlace at level 1, MEM:2360.3M
[12/06 23:09:30   1771s] *** Starting refinePlace (0:29:32 mem=2360.3M) ***
[12/06 23:09:30   1771s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.360e+04)
[12/06 23:09:30   1771s] Info: 274 insts are soft-fixed.
[12/06 23:09:30   1771s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:09:30   1771s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:09:30   1771s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:09:30   1772s] Starting refinePlace ...
[12/06 23:09:30   1772s] powerDomain PD_CORE: bins with density >  0.75 = 20.8 % ( 563 / 2704 )
[12/06 23:09:30   1772s] Density distribution unevenness ratio = 7.889%
[12/06 23:09:30   1772s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 23:09:30   1772s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2360.3MB) @(0:29:32 - 0:29:32).
[12/06 23:09:30   1772s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:09:30   1772s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:09:32   1773s] Move report: legalization moves 32 insts, mean move: 3.52 um, max move: 8.64 um
[12/06 23:09:32   1773s] 	Max move on inst (FE_OFC6163_n50025): (866.56, 1261.12) --> (866.56, 1252.48)
[12/06 23:09:32   1773s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=2360.3MB) @(0:29:32 - 0:29:34).
[12/06 23:09:32   1773s] Move report: Detail placement moves 32 insts, mean move: 3.52 um, max move: 8.64 um
[12/06 23:09:32   1773s] 	Max move on inst (FE_OFC6163_n50025): (866.56, 1261.12) --> (866.56, 1252.48)
[12/06 23:09:32   1773s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2360.3MB
[12/06 23:09:32   1773s] Statistics of distance of Instance movement in refine placement:
[12/06 23:09:32   1773s]   maximum (X+Y) =         8.64 um
[12/06 23:09:32   1773s]   inst (FE_OFC6163_n50025) with max move: (866.56, 1261.12) -> (866.56, 1252.48)
[12/06 23:09:32   1773s]   mean    (X+Y) =         3.52 um
[12/06 23:09:32   1773s] Summary Report:
[12/06 23:09:32   1773s] Instances move: 32 (out of 80724 movable)
[12/06 23:09:32   1773s] Instances flipped: 0
[12/06 23:09:32   1773s] Mean displacement: 3.52 um
[12/06 23:09:32   1773s] Max displacement: 8.64 um (Instance: FE_OFC6163_n50025) (866.56, 1261.12) -> (866.56, 1252.48)
[12/06 23:09:32   1773s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NBUFFX2
[12/06 23:09:32   1773s] 	Violation at original loc: Placement Blockage Violation
[12/06 23:09:32   1773s] Total instances moved : 32
[12/06 23:09:32   1773s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.360e+04)
[12/06 23:09:32   1773s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2360.3MB
[12/06 23:09:32   1773s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2360.3MB) @(0:29:32 - 0:29:34).
[12/06 23:09:32   1773s] *** Finished refinePlace (0:29:34 mem=2360.3M) ***
[12/06 23:09:32   1773s] OPERPROF: Finished RefinePlace at level 1, CPU:2.030, REAL:2.060, MEM:2360.3M
[12/06 23:09:32   1773s]   Moved 0 and flipped 0 of 25143 clock instance(s) during refinement.
[12/06 23:09:32   1773s]   The largest move was 0 microns for .
[12/06 23:09:32   1773s] Moved 0 and flipped 0 of 274 clock instances (excluding sinks) during refinement
[12/06 23:09:32   1773s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/06 23:09:32   1773s] Moved 0 and flipped 0 of 24869 clock sinks during refinement.
[12/06 23:09:32   1773s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/06 23:09:32   1774s] OPERPROF: Starting DPlace-Init at level 1, MEM:2360.3M
[12/06 23:09:32   1774s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2360.3M
[12/06 23:09:32   1774s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2360.3M
[12/06 23:09:32   1774s] OPERPROF:       Starting CMU at level 4, MEM:2360.3M
[12/06 23:09:32   1774s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2360.3M
[12/06 23:09:32   1774s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.120, REAL:0.128, MEM:2360.3M
[12/06 23:09:32   1774s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.120, REAL:0.128, MEM:2360.3M
[12/06 23:09:32   1774s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2360.3MB).
[12/06 23:09:32   1774s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.231, MEM:2360.3M
[12/06 23:09:32   1774s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.2 real=0:00:02.7)
[12/06 23:09:32   1774s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:17.4 real=0:00:16.1)
[12/06 23:09:32   1774s]   CCOpt::Phase::Routing...
[12/06 23:09:32   1774s]   Update timing and DAG stats before routing clock trees...
[12/06 23:09:32   1774s] End AAE Lib Interpolated Model. (MEM=2360.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:09:33   1775s]   Clock DAG stats before routing clock trees:
[12/06 23:09:33   1775s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:09:33   1775s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:09:33   1775s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:09:33   1775s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:09:33   1775s]     wire capacitance : top=0.000pF, trunk=3.010pF, leaf=30.785pF, total=33.796pF
[12/06 23:09:33   1775s]     wire lengths     : top=0.000um, trunk=20318.136um, leaf=210987.647um, total=231305.783um
[12/06 23:09:33   1775s]   Clock DAG net violations before routing clock trees: none
[12/06 23:09:33   1775s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[12/06 23:09:33   1775s]     Trunk : target=0.200ns count=25 avg=0.158ns sd=0.026ns min=0.070ns max=0.200ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:09:33   1775s]     Leaf  : target=0.200ns count=250 avg=0.178ns sd=0.003ns min=0.171ns max=0.193ns {250 <= 0.200ns}
[12/06 23:09:33   1775s]   Clock DAG library cell distribution before routing clock trees {count}:
[12/06 23:09:33   1775s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:09:33   1775s]   Primary reporting skew group before routing clock trees:
[12/06 23:09:33   1775s]     skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:33   1775s]   Skew group summary before routing clock trees:
[12/06 23:09:33   1775s]     skew_group Clk_clk/func_mode: insertion delay [min=1.864, max=2.221, avg=2.051, sd=0.084], skew [0.357 vs 0.362], 100% {1.864, 2.221} (wid=0.100 ws=0.075) (gid=2.145 gs=0.337)
[12/06 23:09:34   1775s]   Clock network insertion delays are now [1.864ns, 2.221ns] average 2.051ns std.dev 0.084ns
[12/06 23:09:34   1775s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 23:09:34   1775s]   Clock implementation routing...
[12/06 23:09:34   1775s]     Leaving CCOpt scope - Routing Tools...
[12/06 23:09:34   1776s] Net route status summary:
[12/06 23:09:34   1776s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=275, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:09:34   1776s]   Non-clock: 83858 (unrouted=2586, trialRouted=81272, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2586, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:09:34   1776s]     Routing using eGR in eGR->NR Step...
[12/06 23:09:34   1776s]       Early Global Route - eGR->NR step...
[12/06 23:09:34   1776s] (ccopt eGR): There are 275 nets for routing of which 275 have one or more fixed wires.
[12/06 23:09:34   1776s] (ccopt eGR): Start to route 25 trunk nets
[12/06 23:09:34   1776s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:09:34   1776s] [PSP]     Started earlyGlobalRoute kernel
[12/06 23:09:34   1776s] [PSP]     Initial Peak syMemory usage = 2360.3 MB
[12/06 23:09:34   1776s] (I)       Reading DB...
[12/06 23:09:35   1777s] (I)       before initializing RouteDB syMemory usage = 2360.3 MB
[12/06 23:09:35   1777s] (I)       congestionReportName   : 
[12/06 23:09:35   1777s] (I)       layerRangeFor2DCongestion : 
[12/06 23:09:35   1777s] (I)       buildTerm2TermWires    : 1
[12/06 23:09:35   1777s] (I)       doTrackAssignment      : 1
[12/06 23:09:35   1777s] (I)       dumpBookshelfFiles     : 0
[12/06 23:09:35   1777s] (I)       numThreads             : 4
[12/06 23:09:35   1777s] (I)       bufferingAwareRouting  : false
[12/06 23:09:35   1777s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:09:35   1777s] (I)       honorPin               : false
[12/06 23:09:35   1777s] (I)       honorPinGuide          : true
[12/06 23:09:35   1777s] (I)       honorPartition         : false
[12/06 23:09:35   1777s] (I)       allowPartitionCrossover: false
[12/06 23:09:35   1777s] (I)       honorSingleEntry       : true
[12/06 23:09:35   1777s] (I)       honorSingleEntryStrong : true
[12/06 23:09:35   1777s] (I)       handleViaSpacingRule   : false
[12/06 23:09:35   1777s] (I)       handleEolSpacingRule   : true
[12/06 23:09:35   1777s] (I)       PDConstraint           : none
[12/06 23:09:35   1777s] (I)       expBetterNDRHandling   : true
[12/06 23:09:35   1777s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:09:35   1777s] (I)       routingEffortLevel     : 10000
[12/06 23:09:35   1777s] (I)       effortLevel            : standard
[12/06 23:09:35   1777s] [NR-eGR] minRouteLayer          : 2
[12/06 23:09:35   1777s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:09:35   1777s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:09:35   1777s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:09:35   1777s] (I)       numRowsPerGCell        : 1
[12/06 23:09:35   1777s] (I)       speedUpLargeDesign     : 0
[12/06 23:09:35   1777s] (I)       multiThreadingTA       : 1
[12/06 23:09:35   1777s] (I)       blkAwareLayerSwitching : 1
[12/06 23:09:35   1777s] (I)       optimizationMode       : false
[12/06 23:09:35   1777s] (I)       routeSecondPG          : false
[12/06 23:09:35   1777s] (I)       scenicRatioForLayerRelax: 1.25
[12/06 23:09:35   1777s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:09:35   1777s] (I)       punchThroughDistance   : 500.00
[12/06 23:09:35   1777s] (I)       scenicBound            : 3.00
[12/06 23:09:35   1777s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:09:35   1777s] (I)       source-to-sink ratio   : 0.30
[12/06 23:09:35   1777s] (I)       targetCongestionRatioH : 1.00
[12/06 23:09:35   1777s] (I)       targetCongestionRatioV : 1.00
[12/06 23:09:35   1777s] (I)       layerCongestionRatio   : 1.00
[12/06 23:09:35   1777s] (I)       m1CongestionRatio      : 0.10
[12/06 23:09:35   1777s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:09:35   1777s] (I)       localRouteEffort       : 1.00
[12/06 23:09:35   1777s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:09:35   1777s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:09:35   1777s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:09:35   1777s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:09:35   1777s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:09:35   1777s] (I)       routeVias              : 
[12/06 23:09:35   1777s] (I)       readTROption           : true
[12/06 23:09:35   1777s] (I)       extraSpacingFactor     : 1.00
[12/06 23:09:35   1777s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:09:35   1777s] (I)       routeSelectedNetsOnly  : true
[12/06 23:09:35   1777s] (I)       clkNetUseMaxDemand     : false
[12/06 23:09:35   1777s] (I)       extraDemandForClocks   : 0
[12/06 23:09:35   1777s] (I)       steinerRemoveLayers    : false
[12/06 23:09:35   1777s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:09:35   1777s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:09:35   1777s] (I)       similarTopologyRoutingFast : false
[12/06 23:09:35   1777s] (I)       spanningTreeRefinement : true
[12/06 23:09:35   1777s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:09:35   1777s] (I)       starting read tracks
[12/06 23:09:35   1777s] (I)       build grid graph
[12/06 23:09:35   1777s] (I)       build grid graph start
[12/06 23:09:35   1777s] [NR-eGR] Layer1 has no routable track
[12/06 23:09:35   1777s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:09:35   1777s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:09:35   1777s] (I)       build grid graph end
[12/06 23:09:35   1777s] (I)       numViaLayers=9
[12/06 23:09:35   1777s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:35   1777s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:35   1777s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:35   1777s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:35   1777s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:35   1777s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:35   1777s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:35   1777s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:35   1777s] (I)       end build via table
[12/06 23:09:35   1777s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:09:35   1777s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/06 23:09:35   1777s] (I)       readDataFromPlaceDB
[12/06 23:09:35   1777s] (I)       Read net information..
[12/06 23:09:35   1777s] [NR-eGR] Read numTotalNets=81547  numIgnoredNets=81522
[12/06 23:09:35   1777s] (I)       Read testcase time = 0.010 seconds
[12/06 23:09:35   1777s] 
[12/06 23:09:35   1777s] (I)       read default dcut vias
[12/06 23:09:35   1777s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:35   1777s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:35   1777s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:35   1777s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:35   1777s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:35   1777s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:35   1777s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:35   1777s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:35   1777s] (I)       build grid graph start
[12/06 23:09:35   1777s] (I)       build grid graph end
[12/06 23:09:35   1777s] (I)       Model blockage into capacity
[12/06 23:09:35   1777s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 23:09:35   1777s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:09:35   1777s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:09:35   1777s] (I)       Modeling time = 0.190 seconds
[12/06 23:09:35   1777s] 
[12/06 23:09:35   1777s] (I)       Moved 23 terms for better access 
[12/06 23:09:35   1777s] (I)       Number of ignored nets = 0
[12/06 23:09:35   1777s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 23:09:35   1777s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:09:35   1777s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:09:35   1777s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:09:35   1777s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:09:35   1777s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:09:35   1777s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:09:35   1777s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:09:35   1777s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:09:35   1777s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[12/06 23:09:35   1777s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:35   1777s] (I)       Ndr track 0 does not exist
[12/06 23:09:35   1777s] (I)       Ndr track 0 does not exist
[12/06 23:09:35   1777s] (I)       Layer1  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer2  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer3  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer4  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer5  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer6  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer7  viaCost=200.00
[12/06 23:09:35   1777s] (I)       Layer8  viaCost=300.00
[12/06 23:09:35   1777s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:09:35   1777s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:09:35   1777s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:09:35   1777s] (I)       Site Width          :   320  (dbu)
[12/06 23:09:35   1777s] (I)       Row Height          :  2880  (dbu)
[12/06 23:09:35   1777s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:09:35   1777s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:09:35   1777s] (I)       grid                :   520   520     9
[12/06 23:09:35   1777s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:09:35   1777s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:09:35   1777s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:35   1777s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:35   1777s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:09:35   1777s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:09:35   1777s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:09:35   1777s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:09:35   1777s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:09:35   1777s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:09:35   1777s] (I)       --------------------------------------------------------
[12/06 23:09:35   1777s] 
[12/06 23:09:35   1777s] [NR-eGR] ============ Routing rule table ============
[12/06 23:09:35   1777s] [NR-eGR] Rule id 0. Nets 25 
[12/06 23:09:35   1777s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:09:35   1777s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:09:35   1777s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:09:35   1777s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:35   1777s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:09:35   1777s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:09:35   1777s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:09:35   1777s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:35   1777s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:35   1777s] [NR-eGR] ========================================
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       After initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:35   1777s] (I)       Loading and dumping file time : 0.69 seconds
[12/06 23:09:35   1777s] (I)       ============= Initialization =============
[12/06 23:09:35   1777s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/06 23:09:35   1777s] (I)       totalPins=299  totalGlobalPin=299 (100.00%)
[12/06 23:09:35   1777s] (I)       total 2D Cap : 4074737 = (2197479 H, 1877258 V)
[12/06 23:09:35   1777s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[12/06 23:09:35   1777s] (I)       ============  Phase 1a Route ============
[12/06 23:09:35   1777s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[12/06 23:09:35   1777s] (I)       Usage: 7124 = (3587 H, 3537 V) = (0.16% H, 0.19% V) = (1.033e+04um H, 1.019e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1b Route ============
[12/06 23:09:35   1777s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 7124 = (3587 H, 3537 V) = (0.16% H, 0.19% V) = (1.033e+04um H, 1.019e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.051712e+04um
[12/06 23:09:35   1777s] (I)       ============  Phase 1c Route ============
[12/06 23:09:35   1777s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:35   1777s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:35   1777s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1d Route ============
[12/06 23:09:35   1777s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1e Route ============
[12/06 23:09:35   1777s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.052288e+04um
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       ============  Phase 1f Route ============
[12/06 23:09:35   1777s] (I)       Usage: 7126 = (3589 H, 3537 V) = (0.16% H, 0.19% V) = (1.034e+04um H, 1.019e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1g Route ============
[12/06 23:09:35   1777s] (I)       Usage: 7044 = (3543 H, 3501 V) = (0.16% H, 0.19% V) = (1.020e+04um H, 1.008e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       numNets=25  numFullyRipUpNets=7  numPartialRipUpNets=7 
[12/06 23:09:35   1777s] [NR-eGR] Move 7 nets to layer range [3, 6]
[12/06 23:09:35   1777s] (I)       Phase 1l runs 0.01 seconds
[12/06 23:09:35   1777s] (I)       total 2D Cap : 8382691 = (4530124 H, 3852567 V)
[12/06 23:09:35   1777s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[12/06 23:09:35   1777s] (I)       ============  Phase 1a Route ============
[12/06 23:09:35   1777s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1b Route ============
[12/06 23:09:35   1777s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.471360e+03um
[12/06 23:09:35   1777s] (I)       ============  Phase 1c Route ============
[12/06 23:09:35   1777s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1d Route ============
[12/06 23:09:35   1777s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1e Route ============
[12/06 23:09:35   1777s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.471360e+03um
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       ============  Phase 1f Route ============
[12/06 23:09:35   1777s] (I)       Usage: 9373 = (4677 H, 4696 V) = (0.10% H, 0.12% V) = (1.347e+04um H, 1.352e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1g Route ============
[12/06 23:09:35   1777s] (I)       Usage: 9358 = (4694 H, 4664 V) = (0.10% H, 0.12% V) = (1.352e+04um H, 1.343e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       numNets=7  numFullyRipUpNets=7  numPartialRipUpNets=7 
[12/06 23:09:35   1777s] [NR-eGR] Move 7 nets to layer range [3, 8]
[12/06 23:09:35   1777s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       total 2D Cap : 11477607 = (5944776 H, 5532831 V)
[12/06 23:09:35   1777s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[12/06 23:09:35   1777s] (I)       ============  Phase 1a Route ============
[12/06 23:09:35   1777s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1b Route ============
[12/06 23:09:35   1777s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:35   1777s] (I)       ============  Phase 1c Route ============
[12/06 23:09:35   1777s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1d Route ============
[12/06 23:09:35   1777s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1e Route ============
[12/06 23:09:35   1777s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       ============  Phase 1f Route ============
[12/06 23:09:35   1777s] (I)       Usage: 11687 = (5828 H, 5859 V) = (0.10% H, 0.11% V) = (1.678e+04um H, 1.687e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1g Route ============
[12/06 23:09:35   1777s] (I)       Usage: 11672 = (5845 H, 5827 V) = (0.10% H, 0.11% V) = (1.683e+04um H, 1.678e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       numNets=7  numFullyRipUpNets=7  numPartialRipUpNets=7 
[12/06 23:09:35   1777s] [NR-eGR] Move 7 nets to layer range [3, 9]
[12/06 23:09:35   1777s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       total 2D Cap : 13913815 = (8380984 H, 5532831 V)
[12/06 23:09:35   1777s] [NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 9]
[12/06 23:09:35   1777s] (I)       ============  Phase 1a Route ============
[12/06 23:09:35   1777s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1b Route ============
[12/06 23:09:35   1777s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:35   1777s] (I)       ============  Phase 1c Route ============
[12/06 23:09:35   1777s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1d Route ============
[12/06 23:09:35   1777s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1e Route ============
[12/06 23:09:35   1777s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.664320e+03um
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       ============  Phase 1f Route ============
[12/06 23:09:35   1777s] (I)       Usage: 14001 = (6979 H, 7022 V) = (0.08% H, 0.13% V) = (2.010e+04um H, 2.022e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1g Route ============
[12/06 23:09:35   1777s] (I)       Usage: 13985 = (6997 H, 6988 V) = (0.08% H, 0.13% V) = (2.015e+04um H, 2.013e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=3 
[12/06 23:09:35   1777s] [NR-eGR] Move 3 nets to layer range [2, 9]
[12/06 23:09:35   1777s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:09:35   1777s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 9]
[12/06 23:09:35   1777s] (I)       ============  Phase 1a Route ============
[12/06 23:09:35   1777s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=5
[12/06 23:09:35   1777s] (I)       Usage: 15903 = (7995 H, 7908 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.278e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1b Route ============
[12/06 23:09:35   1777s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 15903 = (7995 H, 7908 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.278e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.477760e+03um
[12/06 23:09:35   1777s] (I)       ============  Phase 1c Route ============
[12/06 23:09:35   1777s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:35   1777s] (I)       Phase 1c runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1d Route ============
[12/06 23:09:35   1777s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1e Route ============
[12/06 23:09:35   1777s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.469120e+03um
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       ============  Phase 1f Route ============
[12/06 23:09:35   1777s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       Usage: 15900 = (7996 H, 7904 V) = (0.10% H, 0.11% V) = (2.303e+04um H, 2.276e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       ============  Phase 1g Route ============
[12/06 23:09:35   1777s] (I)       Usage: 15840 = (7964 H, 7876 V) = (0.10% H, 0.11% V) = (2.294e+04um H, 2.268e+04um V)
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:35   1777s] (I)       
[12/06 23:09:35   1777s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:09:35   1777s] [NR-eGR]                OverCon            
[12/06 23:09:35   1777s] [NR-eGR]                 #Gcell     %Gcell
[12/06 23:09:35   1777s] [NR-eGR] Layer              (0)    OverCon 
[12/06 23:09:35   1777s] [NR-eGR] ------------------------------------
[12/06 23:09:35   1777s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] ------------------------------------
[12/06 23:09:35   1777s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/06 23:09:35   1777s] [NR-eGR] 
[12/06 23:09:35   1777s] (I)       Total Global Routing Runtime: 0.29 seconds
[12/06 23:09:35   1777s] (I)       total 2D Cap : 16671783 = (8511546 H, 8160237 V)
[12/06 23:09:35   1777s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 23:09:35   1777s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/06 23:09:35   1777s] (I)       ============= track Assignment ============
[12/06 23:09:35   1777s] (I)       extract Global 3D Wires
[12/06 23:09:35   1777s] (I)       Extract Global WL : time=0.00
[12/06 23:09:35   1777s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:09:35   1777s] (I)       Initialization real time=0.00 seconds
[12/06 23:09:35   1777s] (I)       Run Multi-thread track assignment
[12/06 23:09:36   1777s] (I)       merging nets...
[12/06 23:09:36   1777s] (I)       merging nets done
[12/06 23:09:36   1777s] (I)       Kernel real time=0.04 seconds
[12/06 23:09:36   1777s] (I)       End Greedy Track Assignment
[12/06 23:09:36   1777s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:36   1777s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 298402
[12/06 23:09:36   1777s] [NR-eGR] Layer2(M2)(V) length: 5.667618e+05um, number of vias: 386923
[12/06 23:09:36   1777s] [NR-eGR] Layer3(M3)(H) length: 1.839093e+06um, number of vias: 127199
[12/06 23:09:36   1777s] [NR-eGR] Layer4(M4)(V) length: 1.115885e+06um, number of vias: 40954
[12/06 23:09:36   1777s] [NR-eGR] Layer5(M5)(H) length: 9.509391e+05um, number of vias: 34056
[12/06 23:09:36   1777s] [NR-eGR] Layer6(M6)(V) length: 8.809721e+05um, number of vias: 4429
[12/06 23:09:36   1777s] [NR-eGR] Layer7(M7)(H) length: 1.096185e+05um, number of vias: 3729
[12/06 23:09:36   1777s] [NR-eGR] Layer8(M8)(V) length: 2.538599e+05um, number of vias: 37
[12/06 23:09:36   1777s] [NR-eGR] Layer9(M9)(H) length: 1.917120e+03um, number of vias: 0
[12/06 23:09:36   1777s] [NR-eGR] Total length: 5.719047e+06um, number of vias: 895729
[12/06 23:09:36   1777s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:36   1777s] [NR-eGR] Total clock nets wire length: 2.031814e+04um 
[12/06 23:09:36   1777s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:36   1777s] [NR-eGR] Report for selected net(s) only.
[12/06 23:09:36   1777s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 298
[12/06 23:09:36   1777s] [NR-eGR] Layer2(M2)(V) length: 3.961750e+02um, number of vias: 315
[12/06 23:09:36   1777s] [NR-eGR] Layer3(M3)(H) length: 7.259840e+03um, number of vias: 317
[12/06 23:09:36   1777s] [NR-eGR] Layer4(M4)(V) length: 9.740041e+03um, number of vias: 74
[12/06 23:09:36   1777s] [NR-eGR] Layer5(M5)(H) length: 2.922080e+03um, number of vias: 0
[12/06 23:09:36   1777s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:36   1777s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:36   1777s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:36   1777s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:36   1777s] [NR-eGR] Total length: 2.031814e+04um, number of vias: 1004
[12/06 23:09:36   1777s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:36   1777s] [NR-eGR] Total routed clock nets wire length: 2.031814e+04um, number of vias: 1004
[12/06 23:09:36   1777s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:36   1778s] [NR-eGR] End Peak syMemory usage = 2360.3 MB
[12/06 23:09:36   1778s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.47 seconds
[12/06 23:09:36   1778s] (ccopt eGR): Start to route 250 leaf nets
[12/06 23:09:36   1778s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:09:36   1778s] [NR-eGR] Started earlyGlobalRoute kernel
[12/06 23:09:36   1778s] [NR-eGR] Initial Peak syMemory usage = 2360.3 MB
[12/06 23:09:36   1778s] (I)       Reading DB...
[12/06 23:09:36   1778s] (I)       before initializing RouteDB syMemory usage = 2360.3 MB
[12/06 23:09:36   1778s] (I)       congestionReportName   : 
[12/06 23:09:36   1778s] (I)       layerRangeFor2DCongestion : 
[12/06 23:09:36   1778s] (I)       buildTerm2TermWires    : 1
[12/06 23:09:36   1778s] (I)       doTrackAssignment      : 1
[12/06 23:09:36   1778s] (I)       dumpBookshelfFiles     : 0
[12/06 23:09:36   1778s] (I)       numThreads             : 4
[12/06 23:09:36   1778s] (I)       bufferingAwareRouting  : false
[12/06 23:09:36   1778s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:09:36   1778s] (I)       honorPin               : false
[12/06 23:09:36   1778s] (I)       honorPinGuide          : true
[12/06 23:09:36   1778s] (I)       honorPartition         : false
[12/06 23:09:36   1778s] (I)       allowPartitionCrossover: false
[12/06 23:09:36   1778s] (I)       honorSingleEntry       : true
[12/06 23:09:36   1778s] (I)       honorSingleEntryStrong : true
[12/06 23:09:36   1778s] (I)       handleViaSpacingRule   : false
[12/06 23:09:36   1778s] (I)       handleEolSpacingRule   : true
[12/06 23:09:36   1778s] (I)       PDConstraint           : none
[12/06 23:09:36   1778s] (I)       expBetterNDRHandling   : true
[12/06 23:09:36   1778s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:09:36   1778s] (I)       routingEffortLevel     : 10000
[12/06 23:09:36   1778s] (I)       effortLevel            : standard
[12/06 23:09:36   1778s] [NR-eGR] minRouteLayer          : 2
[12/06 23:09:36   1778s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:09:36   1778s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:09:36   1778s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:09:36   1778s] (I)       numRowsPerGCell        : 1
[12/06 23:09:36   1778s] (I)       speedUpLargeDesign     : 0
[12/06 23:09:36   1778s] (I)       multiThreadingTA       : 1
[12/06 23:09:36   1778s] (I)       blkAwareLayerSwitching : 1
[12/06 23:09:36   1778s] (I)       optimizationMode       : false
[12/06 23:09:36   1778s] (I)       routeSecondPG          : false
[12/06 23:09:36   1778s] (I)       scenicRatioForLayerRelax: 1.25
[12/06 23:09:36   1778s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:09:36   1778s] (I)       punchThroughDistance   : 500.00
[12/06 23:09:36   1778s] (I)       scenicBound            : 3.00
[12/06 23:09:36   1778s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:09:36   1778s] (I)       source-to-sink ratio   : 0.30
[12/06 23:09:36   1778s] (I)       targetCongestionRatioH : 1.00
[12/06 23:09:36   1778s] (I)       targetCongestionRatioV : 1.00
[12/06 23:09:36   1778s] (I)       layerCongestionRatio   : 1.00
[12/06 23:09:36   1778s] (I)       m1CongestionRatio      : 0.10
[12/06 23:09:36   1778s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:09:36   1778s] (I)       localRouteEffort       : 1.00
[12/06 23:09:36   1778s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:09:36   1778s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:09:36   1778s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:09:36   1778s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:09:36   1778s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:09:36   1778s] (I)       routeVias              : 
[12/06 23:09:36   1778s] (I)       readTROption           : true
[12/06 23:09:36   1778s] (I)       extraSpacingFactor     : 1.00
[12/06 23:09:36   1778s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:09:36   1778s] (I)       routeSelectedNetsOnly  : true
[12/06 23:09:36   1778s] (I)       clkNetUseMaxDemand     : false
[12/06 23:09:36   1778s] (I)       extraDemandForClocks   : 0
[12/06 23:09:36   1778s] (I)       steinerRemoveLayers    : false
[12/06 23:09:36   1778s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:09:36   1778s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:09:36   1778s] (I)       similarTopologyRoutingFast : false
[12/06 23:09:36   1778s] (I)       spanningTreeRefinement : true
[12/06 23:09:36   1778s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:09:36   1778s] (I)       starting read tracks
[12/06 23:09:36   1778s] (I)       build grid graph
[12/06 23:09:36   1778s] (I)       build grid graph start
[12/06 23:09:36   1778s] [NR-eGR] Layer1 has no routable track
[12/06 23:09:36   1778s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:09:36   1778s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:09:36   1778s] (I)       build grid graph end
[12/06 23:09:36   1778s] (I)       numViaLayers=9
[12/06 23:09:36   1778s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:36   1778s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:36   1778s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:36   1778s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:36   1778s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:36   1778s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:36   1778s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:36   1778s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:36   1778s] (I)       end build via table
[12/06 23:09:36   1778s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:09:36   1778s] [NR-eGR] numPreroutedNet = 25  numPreroutedWires = 1360
[12/06 23:09:36   1778s] (I)       readDataFromPlaceDB
[12/06 23:09:36   1778s] (I)       Read net information..
[12/06 23:09:36   1778s] [NR-eGR] Read numTotalNets=81547  numIgnoredNets=81297
[12/06 23:09:36   1778s] (I)       Read testcase time = 0.000 seconds
[12/06 23:09:36   1778s] 
[12/06 23:09:36   1778s] (I)       read default dcut vias
[12/06 23:09:36   1778s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:09:36   1778s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:09:36   1778s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:09:36   1778s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:09:36   1778s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:09:36   1778s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:09:36   1778s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:09:36   1778s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:09:36   1778s] (I)       build grid graph start
[12/06 23:09:36   1778s] (I)       build grid graph end
[12/06 23:09:36   1778s] (I)       Model blockage into capacity
[12/06 23:09:36   1778s] (I)       Read numBlocks=509010  numPreroutedWires=1360  numCapScreens=0
[12/06 23:09:36   1778s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:09:36   1778s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:09:36   1778s] (I)       Modeling time = 0.180 seconds
[12/06 23:09:36   1778s] 
[12/06 23:09:36   1778s] (I)       Moved 250 terms for better access 
[12/06 23:09:36   1778s] (I)       Number of ignored nets = 25
[12/06 23:09:36   1778s] (I)       Number of fixed nets = 25.  Ignored: Yes
[12/06 23:09:36   1778s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:09:36   1778s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:09:36   1778s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:09:36   1778s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:09:36   1778s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:09:36   1778s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:09:36   1778s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:09:36   1778s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:09:36   1778s] [NR-eGR] There are 250 clock nets ( 250 with NDR ).
[12/06 23:09:36   1778s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:36   1778s] (I)       Ndr track 0 does not exist
[12/06 23:09:36   1778s] (I)       Ndr track 0 does not exist
[12/06 23:09:36   1778s] (I)       Layer1  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer2  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer3  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer4  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer5  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer6  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer7  viaCost=200.00
[12/06 23:09:36   1778s] (I)       Layer8  viaCost=300.00
[12/06 23:09:36   1778s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:09:36   1778s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:09:36   1778s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:09:36   1778s] (I)       Site Width          :   320  (dbu)
[12/06 23:09:36   1778s] (I)       Row Height          :  2880  (dbu)
[12/06 23:09:36   1778s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:09:36   1778s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:09:36   1778s] (I)       grid                :   520   520     9
[12/06 23:09:36   1778s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:09:36   1778s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:09:36   1778s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:36   1778s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:09:36   1778s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:09:36   1778s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:09:36   1778s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:09:36   1778s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:09:36   1778s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:09:36   1778s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:09:36   1778s] (I)       --------------------------------------------------------
[12/06 23:09:36   1778s] 
[12/06 23:09:36   1778s] [NR-eGR] ============ Routing rule table ============
[12/06 23:09:36   1778s] [NR-eGR] Rule id 0. Nets 250 
[12/06 23:09:36   1778s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:09:36   1778s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:09:36   1778s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:09:36   1778s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:36   1778s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:09:36   1778s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:09:36   1778s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:09:36   1778s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:36   1778s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:09:36   1778s] [NR-eGR] ========================================
[12/06 23:09:36   1778s] [NR-eGR] 
[12/06 23:09:36   1778s] (I)       After initializing earlyGlobalRoute syMemory usage = 2360.3 MB
[12/06 23:09:36   1778s] (I)       Loading and dumping file time : 0.70 seconds
[12/06 23:09:36   1778s] (I)       ============= Initialization =============
[12/06 23:09:36   1778s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[12/06 23:09:36   1778s] (I)       totalPins=25119  totalGlobalPin=25119 (100.00%)
[12/06 23:09:37   1779s] (I)       total 2D Cap : 4074737 = (2197479 H, 1877258 V)
[12/06 23:09:37   1779s] [NR-eGR] Layer group 1: route 250 net(s) in layer range [3, 4]
[12/06 23:09:37   1779s] (I)       ============  Phase 1a Route ============
[12/06 23:09:37   1779s] (I)       Phase 1a runs 0.01 seconds
[12/06 23:09:37   1779s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1644
[12/06 23:09:37   1779s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1b Route ============
[12/06 23:09:37   1779s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.087770e+05um
[12/06 23:09:37   1779s] (I)       ============  Phase 1c Route ============
[12/06 23:09:37   1779s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:37   1779s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:37   1779s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1d Route ============
[12/06 23:09:37   1779s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1e Route ============
[12/06 23:09:37   1779s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.087770e+05um
[12/06 23:09:37   1779s] [NR-eGR] 
[12/06 23:09:37   1779s] (I)       ============  Phase 1f Route ============
[12/06 23:09:37   1779s] (I)       Phase 1f runs 0.01 seconds
[12/06 23:09:37   1779s] (I)       Usage: 72492 = (33181 H, 39311 V) = (1.51% H, 2.09% V) = (9.556e+04um H, 1.132e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1g Route ============
[12/06 23:09:37   1779s] (I)       Usage: 71375 = (32759 H, 38616 V) = (1.49% H, 2.06% V) = (9.435e+04um H, 1.112e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       numNets=250  numFullyRipUpNets=250  numPartialRipUpNets=250 
[12/06 23:09:37   1779s] [NR-eGR] Move 250 nets to layer range [3, 6]
[12/06 23:09:37   1779s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       total 2D Cap : 8382691 = (4530124 H, 3852567 V)
[12/06 23:09:37   1779s] [NR-eGR] Layer group 2: route 250 net(s) in layer range [3, 6]
[12/06 23:09:37   1779s] (I)       ============  Phase 1a Route ============
[12/06 23:09:37   1779s] (I)       Phase 1a runs 0.01 seconds
[12/06 23:09:37   1779s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1642
[12/06 23:09:37   1779s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1b Route ============
[12/06 23:09:37   1779s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.055830e+05um
[12/06 23:09:37   1779s] (I)       ============  Phase 1c Route ============
[12/06 23:09:37   1779s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:37   1779s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:37   1779s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1d Route ============
[12/06 23:09:37   1779s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1e Route ============
[12/06 23:09:37   1779s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.055830e+05um
[12/06 23:09:37   1779s] [NR-eGR] 
[12/06 23:09:37   1779s] (I)       ============  Phase 1f Route ============
[12/06 23:09:37   1779s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 143875 = (65935 H, 77940 V) = (1.46% H, 2.02% V) = (1.899e+05um H, 2.245e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1g Route ============
[12/06 23:09:37   1779s] (I)       Usage: 142843 = (65515 H, 77328 V) = (1.45% H, 2.01% V) = (1.887e+05um H, 2.227e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       numNets=250  numFullyRipUpNets=250  numPartialRipUpNets=250 
[12/06 23:09:37   1779s] [NR-eGR] Move 250 nets to layer range [3, 8]
[12/06 23:09:37   1779s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       total 2D Cap : 11477607 = (5944776 H, 5532831 V)
[12/06 23:09:37   1779s] [NR-eGR] Layer group 3: route 250 net(s) in layer range [3, 8]
[12/06 23:09:37   1779s] (I)       ============  Phase 1a Route ============
[12/06 23:09:37   1779s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1641
[12/06 23:09:37   1779s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1b Route ============
[12/06 23:09:37   1779s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.059258e+05um
[12/06 23:09:37   1779s] (I)       ============  Phase 1c Route ============
[12/06 23:09:37   1779s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:37   1779s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:37   1779s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1d Route ============
[12/06 23:09:37   1779s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1e Route ============
[12/06 23:09:37   1779s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.059258e+05um
[12/06 23:09:37   1779s] [NR-eGR] 
[12/06 23:09:37   1779s] (I)       ============  Phase 1f Route ============
[12/06 23:09:37   1779s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:37   1779s] (I)       Usage: 215377 = (98690 H, 116687 V) = (1.66% H, 2.11% V) = (2.842e+05um H, 3.361e+05um V)
[12/06 23:09:37   1779s] (I)       
[12/06 23:09:37   1779s] (I)       ============  Phase 1g Route ============
[12/06 23:09:37   1780s] (I)       Usage: 214371 = (98218 H, 116153 V) = (1.65% H, 2.10% V) = (2.829e+05um H, 3.345e+05um V)
[12/06 23:09:37   1780s] (I)       
[12/06 23:09:37   1780s] (I)       numNets=250  numFullyRipUpNets=250  numPartialRipUpNets=250 
[12/06 23:09:37   1780s] [NR-eGR] Move 250 nets to layer range [3, 9]
[12/06 23:09:37   1780s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       total 2D Cap : 13913815 = (8380984 H, 5532831 V)
[12/06 23:09:38   1780s] [NR-eGR] Layer group 4: route 250 net(s) in layer range [3, 9]
[12/06 23:09:38   1780s] (I)       ============  Phase 1a Route ============
[12/06 23:09:38   1780s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1642
[12/06 23:09:38   1780s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1b Route ============
[12/06 23:09:38   1780s] (I)       Phase 1b runs 0.01 seconds
[12/06 23:09:38   1780s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058624e+05um
[12/06 23:09:38   1780s] (I)       ============  Phase 1c Route ============
[12/06 23:09:38   1780s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:38   1780s] (I)       Phase 1c runs 0.01 seconds
[12/06 23:09:38   1780s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1d Route ============
[12/06 23:09:38   1780s] (I)       Phase 1d runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1e Route ============
[12/06 23:09:38   1780s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058624e+05um
[12/06 23:09:38   1780s] [NR-eGR] 
[12/06 23:09:38   1780s] (I)       ============  Phase 1f Route ============
[12/06 23:09:38   1780s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 286857 = (131439 H, 155418 V) = (1.57% H, 2.81% V) = (3.785e+05um H, 4.476e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1g Route ============
[12/06 23:09:38   1780s] (I)       Usage: 285931 = (131296 H, 154635 V) = (1.57% H, 2.79% V) = (3.781e+05um H, 4.453e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       numNets=250  numFullyRipUpNets=0  numPartialRipUpNets=246 
[12/06 23:09:38   1780s] [NR-eGR] Move 246 nets to layer range [2, 9]
[12/06 23:09:38   1780s] (I)       Phase 1l runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:09:38   1780s] [NR-eGR] Layer group 5: route 246 net(s) in layer range [2, 9]
[12/06 23:09:38   1780s] (I)       ============  Phase 1a Route ============
[12/06 23:09:38   1780s] (I)       Phase 1a runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1445
[12/06 23:09:38   1780s] (I)       Usage: 423539 = (196165 H, 227374 V) = (2.34% H, 3.05% V) = (5.650e+05um H, 6.548e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1b Route ============
[12/06 23:09:38   1780s] (I)       Phase 1b runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 423539 = (196165 H, 227374 V) = (2.34% H, 3.05% V) = (5.650e+05um H, 6.548e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.936442e+05um
[12/06 23:09:38   1780s] (I)       ============  Phase 1c Route ============
[12/06 23:09:38   1780s] (I)       Level2 Grid: 104 x 104
[12/06 23:09:38   1780s] (I)       Phase 1c runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 423523 = (196151 H, 227372 V) = (2.34% H, 3.05% V) = (5.649e+05um H, 6.548e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1d Route ============
[12/06 23:09:38   1780s] (I)       Phase 1d runs 0.01 seconds
[12/06 23:09:38   1780s] (I)       Usage: 424530 = (197356 H, 227174 V) = (2.35% H, 3.05% V) = (5.684e+05um H, 6.543e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1e Route ============
[12/06 23:09:38   1780s] (I)       Phase 1e runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 424530 = (197356 H, 227174 V) = (2.35% H, 3.05% V) = (5.684e+05um H, 6.543e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.964982e+05um
[12/06 23:09:38   1780s] [NR-eGR] 
[12/06 23:09:38   1780s] (I)       ============  Phase 1f Route ============
[12/06 23:09:38   1780s] (I)       Phase 1f runs 0.00 seconds
[12/06 23:09:38   1780s] (I)       Usage: 424530 = (197356 H, 227174 V) = (2.35% H, 3.05% V) = (5.684e+05um H, 6.543e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       ============  Phase 1g Route ============
[12/06 23:09:38   1780s] (I)       Usage: 422435 = (195367 H, 227068 V) = (2.33% H, 3.05% V) = (5.627e+05um H, 6.540e+05um V)
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] (I)       Phase 1l runs 0.03 seconds
[12/06 23:09:38   1780s] (I)       
[12/06 23:09:38   1780s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:09:38   1780s] [NR-eGR]                OverCon            
[12/06 23:09:38   1780s] [NR-eGR]                 #Gcell     %Gcell
[12/06 23:09:38   1780s] [NR-eGR] Layer              (0)    OverCon 
[12/06 23:09:38   1780s] [NR-eGR] ------------------------------------
[12/06 23:09:38   1780s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] ------------------------------------
[12/06 23:09:38   1780s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/06 23:09:38   1780s] [NR-eGR] 
[12/06 23:09:38   1780s] (I)       Total Global Routing Runtime: 1.65 seconds
[12/06 23:09:38   1780s] (I)       total 2D Cap : 16671783 = (8511546 H, 8160237 V)
[12/06 23:09:38   1780s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/06 23:09:38   1780s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/06 23:09:38   1780s] (I)       ============= track Assignment ============
[12/06 23:09:38   1780s] (I)       extract Global 3D Wires
[12/06 23:09:38   1780s] (I)       Extract Global WL : time=0.00
[12/06 23:09:38   1780s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:09:38   1780s] (I)       Initialization real time=0.00 seconds
[12/06 23:09:38   1780s] (I)       Run Multi-thread track assignment
[12/06 23:09:38   1780s] (I)       merging nets...
[12/06 23:09:38   1780s] (I)       merging nets done
[12/06 23:09:38   1780s] (I)       Kernel real time=0.07 seconds
[12/06 23:09:38   1780s] (I)       End Greedy Track Assignment
[12/06 23:09:38   1781s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:38   1781s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 323521
[12/06 23:09:38   1781s] [NR-eGR] Layer2(M2)(V) length: 6.175170e+05um, number of vias: 417799
[12/06 23:09:38   1781s] [NR-eGR] Layer3(M3)(H) length: 1.937321e+06um, number of vias: 143427
[12/06 23:09:38   1781s] [NR-eGR] Layer4(M4)(V) length: 1.177766e+06um, number of vias: 41005
[12/06 23:09:38   1781s] [NR-eGR] Layer5(M5)(H) length: 9.510629e+05um, number of vias: 34056
[12/06 23:09:38   1781s] [NR-eGR] Layer6(M6)(V) length: 8.809721e+05um, number of vias: 4429
[12/06 23:09:38   1781s] [NR-eGR] Layer7(M7)(H) length: 1.096185e+05um, number of vias: 3729
[12/06 23:09:38   1781s] [NR-eGR] Layer8(M8)(V) length: 2.538599e+05um, number of vias: 37
[12/06 23:09:38   1781s] [NR-eGR] Layer9(M9)(H) length: 1.917120e+03um, number of vias: 0
[12/06 23:09:38   1781s] [NR-eGR] Total length: 5.930035e+06um, number of vias: 968003
[12/06 23:09:38   1781s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:38   1781s] [NR-eGR] Total clock nets wire length: 2.109876e+05um 
[12/06 23:09:38   1781s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:38   1781s] [NR-eGR] Report for selected net(s) only.
[12/06 23:09:38   1781s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 25119
[12/06 23:09:38   1781s] [NR-eGR] Layer2(M2)(V) length: 5.075520e+04um, number of vias: 30876
[12/06 23:09:38   1781s] [NR-eGR] Layer3(M3)(H) length: 9.822784e+04um, number of vias: 16228
[12/06 23:09:38   1781s] [NR-eGR] Layer4(M4)(V) length: 6.188077e+04um, number of vias: 51
[12/06 23:09:38   1781s] [NR-eGR] Layer5(M5)(H) length: 1.238400e+02um, number of vias: 0
[12/06 23:09:38   1781s] [NR-eGR] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:38   1781s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:38   1781s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:38   1781s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[12/06 23:09:38   1781s] [NR-eGR] Total length: 2.109876e+05um, number of vias: 72274
[12/06 23:09:38   1781s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:38   1781s] [NR-eGR] Total routed clock nets wire length: 2.109876e+05um, number of vias: 72274
[12/06 23:09:38   1781s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:09:38   1781s] [NR-eGR] End Peak syMemory usage = 2360.3 MB
[12/06 23:09:38   1781s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.25 seconds
[12/06 23:09:39   1781s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/.rgfPGayYU
[12/06 23:09:39   1781s]       Early Global Route - eGR->NR step done. (took cpu=0:00:05.0 real=0:00:04.5)
[12/06 23:09:39   1781s]     Routing using eGR in eGR->NR Step done.
[12/06 23:09:39   1781s]     Routing using NR in eGR->NR Step...
[12/06 23:09:39   1782s] 
[12/06 23:09:39   1782s] CCOPT: Preparing to route 275 clock nets with NanoRoute.
[12/06 23:09:39   1782s]   All net are default rule.
[12/06 23:09:39   1782s]   Removed pre-existing routes for 275 nets.
[12/06 23:09:39   1782s]   Preferred NanoRoute mode settings: Current
[12/06 23:09:39   1782s] -routeBottomRoutingLayer 0
[12/06 23:09:39   1782s] -routeTopRoutingLayer 0
[12/06 23:09:39   1782s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/06 23:09:39   1782s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/06 23:09:39   1782s]       Clock detailed routing...
[12/06 23:09:39   1782s]         NanoRoute...
[12/06 23:09:39   1782s] % Begin globalDetailRoute (date=12/06 23:09:39, mem=1861.4M)
[12/06 23:09:39   1782s] 
[12/06 23:09:39   1782s] globalDetailRoute
[12/06 23:09:39   1782s] 
[12/06 23:09:39   1782s] #setNanoRouteMode -drouteAutoStop false
[12/06 23:09:39   1782s] #setNanoRouteMode -drouteEndIteration 20
[12/06 23:09:39   1782s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[12/06 23:09:39   1782s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:09:39   1782s] #setNanoRouteMode -routeSelectedNetOnly true
[12/06 23:09:39   1782s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:09:39   1782s] #setNanoRouteMode -routeWithEco true
[12/06 23:09:39   1782s] #setNanoRouteMode -routeWithSiDriven false
[12/06 23:09:39   1782s] #setNanoRouteMode -routeWithTimingDriven false
[12/06 23:09:39   1782s] #Start globalDetailRoute on Fri Dec  6 23:09:39 2019
[12/06 23:09:39   1782s] #
[12/06 23:09:40   1783s] ### Net info: total nets: 84133
[12/06 23:09:40   1783s] ### Net info: dirty nets: 275
[12/06 23:09:40   1783s] ### Net info: marked as disconnected nets: 0
[12/06 23:09:40   1783s] ### Net info: fully routed nets: 0
[12/06 23:09:40   1783s] ### Net info: trivial (single pin) nets: 0
[12/06 23:09:40   1783s] ### Net info: unrouted nets: 84133
[12/06 23:09:40   1783s] ### Net info: re-extraction nets: 0
[12/06 23:09:40   1783s] ### Net info: selected nets: 275
[12/06 23:09:40   1783s] ### Net info: ignored nets: 0
[12/06 23:09:40   1783s] ### Net info: skip routing nets: 0
[12/06 23:09:40   1783s] ### import route signature (0) =  310770323
[12/06 23:09:40   1783s] ### import violation signature (0) = 1905142130
[12/06 23:09:41   1784s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:09:41   1784s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:09:41   1784s] #RTESIG:78da8d93416f83300c8577deafb0d21e9834204e088463274dbb7555b576da29a25d406c
[12/06 23:09:41   1784s] #       94a01090faefc7a61d11a9affef4fcfc2cafd6c7e73d10cc22e4614f73a910b67b941431
[12/06 23:09:41   1784s] #       0b31a52cc64c4dadc313b95fad5f776f8802caa2e9350427639a47187a6da1d7ced56df5
[12/06 23:09:41   1784s] #       f0cfe4021885a06e9daeb49d65589281b3c3920c971488339d694c752510f4ce4ecd5934
[12/06 23:09:41   1784s] #       95dceb2acbbd137329406024e96f415036a670f31b5226fd31d024bd01120248ec2e5d5c
[12/06 23:09:41   1784s] #       b7ad19875e397de91417894cb81aeb2e3cd92ad2671d9d8d6d75d344fa7350e63be76af3
[12/06 23:09:41   1784s] #       feb549b77164ab72f7525c3f0ecb2121b214c89f211fc825b0e5fb214a0964641e2586dc
[12/06 23:09:41   1784s] #       173a2609f53262d2c93d8e04bb4187f9fd08cefc67137cf10fee7e00a23c06ce
[12/06 23:09:41   1784s] #
[12/06 23:09:41   1784s] #RTESIG:78da8d93416f83300c8577deafb0d21e9834204e088463274dbb7555b576da29a25d406c
[12/06 23:09:41   1784s] #       94a01090faefc7a61d11a9affef4fcfc2cafd6c7e73d10cc22e4614f73a910b67b941431
[12/06 23:09:41   1784s] #       0b31a52cc64c4dadc313b95fad5f776f8802caa2e9350427639a47187a6da1d7ced56df5
[12/06 23:09:41   1784s] #       f0cfe4021885a06e9daeb49d65589281b3c3920c971488339d694c752510f4ce4ecd5934
[12/06 23:09:41   1784s] #       95dceb2acbbd137329406024e96f415036a670f31b5226fd31d024bd01120248ec2e5d5c
[12/06 23:09:41   1784s] #       b7ad19875e397de91417894cb81aeb2e3cd92ad2671d9d8d6d75d344fa7350e63be76af3
[12/06 23:09:41   1784s] #       feb549b77164ab72f7525c3f0ecb2121b214c89f211fc825b0e5fb214a0964641e2586dc
[12/06 23:09:41   1784s] #       173a2609f53262d2c93d8e04bb4187f9fd08cefc67137cf10fee7e00a23c06ce
[12/06 23:09:41   1784s] #
[12/06 23:09:41   1784s] #Using multithreading with 4 threads.
[12/06 23:09:41   1784s] #Start routing data preparation on Fri Dec  6 23:09:41 2019
[12/06 23:09:41   1784s] #
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/06 23:09:41   1784s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:09:41   1784s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/06 23:09:41   1784s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:09:41   1784s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:09:41   1784s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:09:41   1784s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:09:41   1784s] #Voltage range [0.000 - 1.320] has 84131 nets.
[12/06 23:09:42   1785s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:09:42   1785s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:09:42   1785s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:09:42   1785s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:09:42   1785s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:09:42   1785s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:09:42   1785s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:09:42   1785s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:09:42   1785s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:09:42   1785s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:09:42   1785s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:09:42   1785s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:09:42   1785s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:09:42   1785s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:09:42   1786s] #Regenerating Ggrids automatically.
[12/06 23:09:42   1786s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:09:42   1786s] #Using automatically generated G-grids.
[12/06 23:09:42   1786s] #Done routing data preparation.
[12/06 23:09:42   1786s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1861.55 (MB), peak = 2353.24 (MB)
[12/06 23:09:42   1786s] #Merging special wires using 4 threads...
[12/06 23:09:43   1787s] #reading routing guides ......
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #Finished routing data preparation on Fri Dec  6 23:09:43 2019
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #Cpu time = 00:00:03
[12/06 23:09:43   1787s] #Elapsed time = 00:00:02
[12/06 23:09:43   1787s] #Increased memory = 15.86 (MB)
[12/06 23:09:43   1787s] #Total memory = 1866.04 (MB)
[12/06 23:09:43   1787s] #Peak memory = 2353.24 (MB)
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #Start global routing on Fri Dec  6 23:09:43 2019
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #Number of eco nets is 0
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #Start global routing data preparation on Fri Dec  6 23:09:43 2019
[12/06 23:09:43   1787s] #
[12/06 23:09:43   1787s] #Start routing resource analysis on Fri Dec  6 23:09:43 2019
[12/06 23:09:43   1787s] #
[12/06 23:09:44   1788s] #Routing resource analysis is done on Fri Dec  6 23:09:44 2019
[12/06 23:09:44   1788s] #
[12/06 23:09:44   1788s] #  Resource Analysis:
[12/06 23:09:44   1788s] #
[12/06 23:09:44   1788s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 23:09:44   1788s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 23:09:44   1788s] #  --------------------------------------------------------------
[12/06 23:09:44   1788s] #  M1             H        4623          64       97344    71.76%
[12/06 23:09:44   1788s] #  M2             V        4006          57       97344     0.00%
[12/06 23:09:44   1788s] #  M3             H        4623          64       97344     0.00%
[12/06 23:09:44   1788s] #  M4             V        4006          57       97344     0.00%
[12/06 23:09:44   1788s] #  M5             H        4623          64       97344     0.00%
[12/06 23:09:44   1788s] #  M6             V        4006          57       97344     0.00%
[12/06 23:09:44   1788s] #  M7             H        4623          64       97344     0.00%
[12/06 23:09:44   1788s] #  M8             V        2778        1285       97344     0.00%
[12/06 23:09:44   1788s] #  M9             H        1563           0       97344     0.00%
[12/06 23:09:44   1788s] #  --------------------------------------------------------------
[12/06 23:09:44   1788s] #  Total                  34851       4.59%      876096     7.97%
[12/06 23:09:44   1788s] #
[12/06 23:09:44   1788s] #  275 nets (0.33%) with 1 preferred extra spacing.
[12/06 23:09:44   1788s] #
[12/06 23:09:44   1788s] #
[12/06 23:09:44   1789s] #
[12/06 23:09:44   1789s] #Global routing data preparation is done on Fri Dec  6 23:09:44 2019
[12/06 23:09:44   1789s] #
[12/06 23:09:44   1789s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1874.81 (MB), peak = 2353.24 (MB)
[12/06 23:09:44   1789s] #
[12/06 23:09:44   1789s] #Routing guide is on.
[12/06 23:09:44   1789s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1877.15 (MB), peak = 2353.24 (MB)
[12/06 23:09:44   1789s] #
[12/06 23:09:44   1789s] #start global routing iteration 1...
[12/06 23:09:47   1792s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1990.48 (MB), peak = 2353.24 (MB)
[12/06 23:09:47   1792s] #
[12/06 23:09:47   1792s] #start global routing iteration 2...
[12/06 23:09:48   1792s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1998.16 (MB), peak = 2353.24 (MB)
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #Total number of trivial nets (e.g. < 2 pins) = 2586 (skipped).
[12/06 23:09:48   1792s] #Total number of selected nets for routing = 275.
[12/06 23:09:48   1792s] #Total number of unselected nets (but routable) for routing = 81272 (skipped).
[12/06 23:09:48   1792s] #Total number of nets in the design = 84133.
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #81272 skipped nets do not have any wires.
[12/06 23:09:48   1792s] #275 routable nets have only global wires.
[12/06 23:09:48   1792s] #275 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #Routed net constraints summary:
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #      Default                275               0  
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #        Total                275               0  
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #Routing constraints summary of the whole design:
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #      Default                275           81272  
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #        Total                275           81272  
[12/06 23:09:48   1792s] #------------------------------------------------
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #                 OverCon       OverCon       OverCon          
[12/06 23:09:48   1792s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/06 23:09:48   1792s] #     Layer           (1)           (2)           (3)   OverCon
[12/06 23:09:48   1792s] #  ------------------------------------------------------------
[12/06 23:09:48   1792s] #  M2          297(0.31%)    156(0.16%)    261(0.27%)   (0.73%)
[12/06 23:09:48   1792s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:09:48   1792s] #  M4          443(0.46%)      2(0.00%)      1(0.00%)   (0.46%)
[12/06 23:09:48   1792s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:09:48   1792s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:09:48   1792s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:09:48   1792s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:09:48   1792s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:09:48   1792s] #  ------------------------------------------------------------
[12/06 23:09:48   1792s] #     Total    740(0.10%)    158(0.02%)    262(0.03%)   (0.15%)
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[12/06 23:09:48   1792s] #  Overflow after GR: 0.00% H + 0.15% V
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1792s] #Complete Global Routing.
[12/06 23:09:48   1792s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:09:48   1792s] #Total wire length = 226446 um.
[12/06 23:09:48   1792s] #Total half perimeter of net bounding box = 61792 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M1 = 0 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M2 = 48437 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M3 = 103840 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M4 = 71146 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M5 = 3024 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M6 = 0 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M7 = 0 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M8 = 0 um.
[12/06 23:09:48   1792s] #Total wire length on LAYER M9 = 0 um.
[12/06 23:09:48   1792s] #Total number of vias = 61498
[12/06 23:09:48   1792s] #Up-Via Summary (total 61498):
[12/06 23:09:48   1792s] #           
[12/06 23:09:48   1792s] #-----------------------
[12/06 23:09:48   1792s] # M1              25417
[12/06 23:09:48   1792s] # M2              22426
[12/06 23:09:48   1792s] # M3              13570
[12/06 23:09:48   1792s] # M4                 85
[12/06 23:09:48   1792s] #-----------------------
[12/06 23:09:48   1792s] #                 61498 
[12/06 23:09:48   1792s] #
[12/06 23:09:48   1793s] #Total number of involved priority nets 275
[12/06 23:09:48   1793s] #Maximum src to sink distance for priority net 831.8
[12/06 23:09:48   1793s] #Average of max src_to_sink distance for priority net 197.4
[12/06 23:09:48   1793s] #Average of ave src_to_sink distance for priority net 107.6
[12/06 23:09:48   1793s] #Max overcon = 3 tracks.
[12/06 23:09:48   1793s] #Total overcon = 0.15%.
[12/06 23:09:48   1793s] #Worst layer Gcell overcon rate = 0.46%.
[12/06 23:09:48   1793s] #
[12/06 23:09:48   1793s] #Global routing statistics:
[12/06 23:09:48   1793s] #Cpu time = 00:00:05
[12/06 23:09:48   1793s] #Elapsed time = 00:00:05
[12/06 23:09:48   1793s] #Increased memory = 132.20 (MB)
[12/06 23:09:48   1793s] #Total memory = 1998.23 (MB)
[12/06 23:09:48   1793s] #Peak memory = 2353.24 (MB)
[12/06 23:09:48   1793s] #
[12/06 23:09:48   1793s] #Finished global routing on Fri Dec  6 23:09:48 2019
[12/06 23:09:48   1793s] #
[12/06 23:09:48   1793s] #
[12/06 23:09:48   1793s] ### route signature (4) = 1151209121
[12/06 23:09:48   1793s] ### violation signature (3) = 1905142130
[12/06 23:09:48   1793s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.73 (MB), peak = 2353.24 (MB)
[12/06 23:09:48   1793s] #Start Track Assignment.
[12/06 23:09:50   1795s] #Done with 16743 horizontal wires in 3 hboxes and 19782 vertical wires in 3 hboxes.
[12/06 23:09:52   1797s] #Done with 232 horizontal wires in 3 hboxes and 403 vertical wires in 3 hboxes.
[12/06 23:09:52   1797s] #Complete Track Assignment.
[12/06 23:09:52   1797s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:09:52   1797s] #Total wire length = 246118 um.
[12/06 23:09:52   1797s] #Total half perimeter of net bounding box = 61792 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M1 = 18872 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M2 = 48084 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M3 = 102464 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M4 = 73662 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M5 = 3035 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M6 = 0 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M7 = 0 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M8 = 0 um.
[12/06 23:09:52   1797s] #Total wire length on LAYER M9 = 0 um.
[12/06 23:09:52   1797s] #Total number of vias = 61498
[12/06 23:09:52   1797s] #Up-Via Summary (total 61498):
[12/06 23:09:52   1797s] #           
[12/06 23:09:52   1797s] #-----------------------
[12/06 23:09:52   1797s] # M1              25417
[12/06 23:09:52   1797s] # M2              22426
[12/06 23:09:52   1797s] # M3              13570
[12/06 23:09:52   1797s] # M4                 85
[12/06 23:09:52   1797s] #-----------------------
[12/06 23:09:52   1797s] #                 61498 
[12/06 23:09:52   1797s] #
[12/06 23:09:52   1797s] ### route signature (8) = 1821228942
[12/06 23:09:52   1797s] ### violation signature (7) = 1905142130
[12/06 23:09:52   1797s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1943.11 (MB), peak = 2353.24 (MB)
[12/06 23:09:52   1797s] #
[12/06 23:09:52   1797s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 23:09:52   1797s] #Cpu time = 00:00:13
[12/06 23:09:52   1797s] #Elapsed time = 00:00:11
[12/06 23:09:52   1797s] #Increased memory = 93.02 (MB)
[12/06 23:09:52   1797s] #Total memory = 1943.16 (MB)
[12/06 23:09:52   1797s] #Peak memory = 2353.24 (MB)
[12/06 23:09:52   1797s] #Using multithreading with 4 threads.
[12/06 23:09:52   1798s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:09:52   1798s] #
[12/06 23:09:52   1798s] #Start Detail Routing..
[12/06 23:09:52   1798s] #start initial detail routing ...
[12/06 23:09:52   1798s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/06 23:09:55   1810s] #   Improving pin accessing ...
[12/06 23:09:55   1810s] #    elapsed time = 00:00:03, memory = 2004.34 (MB)
[12/06 23:09:59   1823s] #   Improving pin accessing ...
[12/06 23:09:59   1823s] #    elapsed time = 00:00:06, memory = 2013.47 (MB)
[12/06 23:10:01   1834s] #   Improving pin accessing ...
[12/06 23:10:01   1834s] #    elapsed time = 00:00:09, memory = 2004.75 (MB)
[12/06 23:10:04   1846s] #   Improving pin accessing ...
[12/06 23:10:04   1846s] #    elapsed time = 00:00:12, memory = 2012.26 (MB)
[12/06 23:10:07   1856s] #   Improving pin accessing ...
[12/06 23:10:07   1856s] #    elapsed time = 00:00:15, memory = 2003.23 (MB)
[12/06 23:10:10   1867s] #   Improving pin accessing ...
[12/06 23:10:10   1867s] #    elapsed time = 00:00:17, memory = 2025.91 (MB)
[12/06 23:10:12   1878s] #   Improving pin accessing ...
[12/06 23:10:12   1878s] #    elapsed time = 00:00:20, memory = 2028.23 (MB)
[12/06 23:10:15   1888s] #   Improving pin accessing ...
[12/06 23:10:15   1888s] #    elapsed time = 00:00:22, memory = 2028.02 (MB)
[12/06 23:10:17   1897s] #   Improving pin accessing ...
[12/06 23:10:17   1897s] #    elapsed time = 00:00:25, memory = 2020.32 (MB)
[12/06 23:10:19   1906s] #   Improving pin accessing ...
[12/06 23:10:19   1906s] #    elapsed time = 00:00:27, memory = 2020.44 (MB)
[12/06 23:10:20   1906s] # ECO: 2.7% of the total area was rechecked for DRC, and 92.7% required routing.
[12/06 23:10:20   1907s] #   number of violations = 0
[12/06 23:10:20   1907s] #cpu time = 00:01:48, elapsed time = 00:00:27, memory = 2020.14 (MB), peak = 2353.24 (MB)
[12/06 23:10:20   1907s] #start 1st optimization iteration ...
[12/06 23:10:20   1907s] #   number of violations = 0
[12/06 23:10:20   1907s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2021.03 (MB), peak = 2353.24 (MB)
[12/06 23:10:20   1907s] #Complete Detail Routing.
[12/06 23:10:20   1907s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:10:20   1907s] #Total wire length = 238599 um.
[12/06 23:10:20   1907s] #Total half perimeter of net bounding box = 61792 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M1 = 0 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M2 = 3819 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M3 = 118261 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M4 = 113577 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M5 = 2942 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M6 = 0 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M7 = 0 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M8 = 0 um.
[12/06 23:10:20   1907s] #Total wire length on LAYER M9 = 0 um.
[12/06 23:10:20   1907s] #Total number of vias = 84577
[12/06 23:10:20   1907s] #Up-Via Summary (total 84577):
[12/06 23:10:20   1907s] #           
[12/06 23:10:20   1907s] #-----------------------
[12/06 23:10:20   1907s] # M1              25447
[12/06 23:10:20   1907s] # M2              25607
[12/06 23:10:20   1907s] # M3              33449
[12/06 23:10:20   1907s] # M4                 74
[12/06 23:10:20   1907s] #-----------------------
[12/06 23:10:20   1907s] #                 84577 
[12/06 23:10:20   1907s] #
[12/06 23:10:20   1907s] #Total number of DRC violations = 0
[12/06 23:10:20   1907s] ### route signature (13) = 1718263194
[12/06 23:10:20   1907s] ### violation signature (12) = 1905142130
[12/06 23:10:20   1907s] #Cpu time = 00:01:50
[12/06 23:10:20   1907s] #Elapsed time = 00:00:28
[12/06 23:10:20   1907s] #Increased memory = -68.06 (MB)
[12/06 23:10:20   1907s] #Total memory = 1875.10 (MB)
[12/06 23:10:20   1907s] #Peak memory = 2353.24 (MB)
[12/06 23:10:20   1907s] #detailRoute Statistics:
[12/06 23:10:20   1907s] #Cpu time = 00:01:50
[12/06 23:10:20   1907s] #Elapsed time = 00:00:28
[12/06 23:10:20   1907s] #Increased memory = -68.06 (MB)
[12/06 23:10:20   1907s] #Total memory = 1875.10 (MB)
[12/06 23:10:20   1907s] #Peak memory = 2353.24 (MB)
[12/06 23:10:20   1908s] ### export route signature (14) = 1718263194
[12/06 23:10:21   1909s] #
[12/06 23:10:21   1909s] #globalDetailRoute statistics:
[12/06 23:10:21   1909s] #Cpu time = 00:02:07
[12/06 23:10:21   1909s] #Elapsed time = 00:00:42
[12/06 23:10:21   1909s] #Increased memory = -77.32 (MB)
[12/06 23:10:21   1909s] #Total memory = 1784.15 (MB)
[12/06 23:10:21   1909s] #Peak memory = 2353.24 (MB)
[12/06 23:10:21   1909s] #Number of warnings = 38
[12/06 23:10:21   1909s] #Total number of warnings = 42
[12/06 23:10:21   1909s] #Number of fails = 0
[12/06 23:10:21   1909s] #Total number of fails = 0
[12/06 23:10:21   1909s] #Complete globalDetailRoute on Fri Dec  6 23:10:21 2019
[12/06 23:10:21   1909s] #
[12/06 23:10:21   1909s] ### 
[12/06 23:10:21   1909s] ###   Scalability Statistics
[12/06 23:10:21   1909s] ### 
[12/06 23:10:21   1909s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:10:21   1909s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 23:10:21   1909s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:10:21   1909s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 23:10:21   1909s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 23:10:21   1909s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:10:21   1909s] ###   DB Import                     |        00:00:02|        00:00:01|             1.5|
[12/06 23:10:21   1909s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/06 23:10:21   1909s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:10:21   1909s] ###   Data Preparation              |        00:00:02|        00:00:01|             1.4|
[12/06 23:10:21   1909s] ###   Global Routing                |        00:00:05|        00:00:05|             1.2|
[12/06 23:10:21   1909s] ###   Track Assignment              |        00:00:04|        00:00:03|             1.2|
[12/06 23:10:21   1909s] ###   Detail Routing                |        00:01:50|        00:00:28|             3.9|
[12/06 23:10:21   1909s] ###   Entire Command                |        00:02:07|        00:00:42|             3.0|
[12/06 23:10:21   1909s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:10:21   1909s] ### 
[12/06 23:10:21   1909s] % End globalDetailRoute (date=12/06 23:10:21, total cpu=0:02:07, real=0:00:42.0, peak res=2003.2M, current mem=1784.2M)
[12/06 23:10:21   1909s]         NanoRoute done. (took cpu=0:02:07 real=0:00:41.9)
[12/06 23:10:21   1909s]       Clock detailed routing done.
[12/06 23:10:21   1909s] Checking guided vs. routed lengths for 275 nets...
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]       
[12/06 23:10:21   1909s]       Guided max path lengths
[12/06 23:10:21   1909s]       =======================
[12/06 23:10:21   1909s]       
[12/06 23:10:21   1909s]       ---------------------------------------
[12/06 23:10:21   1909s]       From (um)    To (um)    Number of paths
[12/06 23:10:21   1909s]       ---------------------------------------
[12/06 23:10:21   1909s]          0.000     100.000            2
[12/06 23:10:21   1909s]        100.000     200.000          240
[12/06 23:10:21   1909s]        200.000     300.000            9
[12/06 23:10:21   1909s]        300.000     400.000           11
[12/06 23:10:21   1909s]        400.000     500.000            6
[12/06 23:10:21   1909s]        500.000     600.000            3
[12/06 23:10:21   1909s]        600.000     700.000            2
[12/06 23:10:21   1909s]        700.000     800.000            1
[12/06 23:10:21   1909s]        800.000     900.000            1
[12/06 23:10:21   1909s]       ---------------------------------------
[12/06 23:10:21   1909s]       
[12/06 23:10:21   1909s]       Deviation of routing from guided max path lengths
[12/06 23:10:21   1909s]       =================================================
[12/06 23:10:21   1909s]       
[12/06 23:10:21   1909s]       -------------------------------------
[12/06 23:10:21   1909s]       From (%)    To (%)    Number of paths
[12/06 23:10:21   1909s]       -------------------------------------
[12/06 23:10:21   1909s]       below        0.000          102
[12/06 23:10:21   1909s]         0.000      5.000          121
[12/06 23:10:21   1909s]         5.000     10.000           36
[12/06 23:10:21   1909s]        10.000     15.000           11
[12/06 23:10:21   1909s]        15.000     20.000            2
[12/06 23:10:21   1909s]        20.000     25.000            1
[12/06 23:10:21   1909s]        25.000     30.000            2
[12/06 23:10:21   1909s]       -------------------------------------
[12/06 23:10:21   1909s]       
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Top 10 notable deviations of routed length from guided length
[12/06 23:10:21   1909s]     =============================================================
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_245 (100 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   141.366um, total =   769.228um
[12/06 23:10:21   1909s]     Routed length:  max path =   182.400um, total =   829.440um
[12/06 23:10:21   1909s]     Deviation:      max path =    29.027%,  total =     7.828%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_179 (101 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   174.367um, total =   835.885um
[12/06 23:10:21   1909s]     Routed length:  max path =   218.560um, total =   925.120um
[12/06 23:10:21   1909s]     Deviation:      max path =    25.345%,  total =    10.676%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_30 (16 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   389.591um, total =  1058.711um
[12/06 23:10:21   1909s]     Routed length:  max path =   479.520um, total =  1029.600um
[12/06 23:10:21   1909s]     Deviation:      max path =    23.083%,  total =    -2.750%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_140 (101 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   137.302um, total =   824.598um
[12/06 23:10:21   1909s]     Routed length:  max path =   162.560um, total =   851.840um
[12/06 23:10:21   1909s]     Deviation:      max path =    18.396%,  total =     3.304%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_191 (101 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   122.168um, total =   787.169um
[12/06 23:10:21   1909s]     Routed length:  max path =   142.080um, total =   848.640um
[12/06 23:10:21   1909s]     Deviation:      max path =    16.299%,  total =     7.809%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_9 (101 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   142.047um, total =   777.085um
[12/06 23:10:21   1909s]     Routed length:  max path =   150.400um, total =   887.040um
[12/06 23:10:21   1909s]     Deviation:      max path =     5.880%,  total =    14.150%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_129 (101 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   143.382um, total =   861.296um
[12/06 23:10:21   1909s]     Routed length:  max path =   163.520um, total =   886.080um
[12/06 23:10:21   1909s]     Deviation:      max path =    14.045%,  total =     2.878%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_272 (6 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   523.464um, total =  1072.938um
[12/06 23:10:21   1909s]     Routed length:  max path =   594.080um, total =  1146.720um
[12/06 23:10:21   1909s]     Deviation:      max path =    13.490%,  total =     6.877%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_24 (101 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   171.072um, total =   782.480um
[12/06 23:10:21   1909s]     Routed length:  max path =   163.840um, total =   886.400um
[12/06 23:10:21   1909s]     Deviation:      max path =    -4.227%,  total =    13.281%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s]     Net CTS_117 (83 terminals)
[12/06 23:10:21   1909s]     Guided length:  max path =   294.369um, total =   835.406um
[12/06 23:10:21   1909s]     Routed length:  max path =   297.600um, total =   941.440um
[12/06 23:10:21   1909s]     Deviation:      max path =     1.098%,  total =    12.693%
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s] Set FIXED routing status on 275 net(s)
[12/06 23:10:21   1909s] Set FIXED placed status on 274 instance(s)
[12/06 23:10:21   1909s]     Routing using NR in eGR->NR Step done.
[12/06 23:10:21   1909s] Net route status summary:
[12/06 23:10:21   1909s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=275, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:10:21   1909s]   Non-clock: 83858 (unrouted=83858, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2586, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s] CCOPT: Done with clock implementation routing.
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s] 
[12/06 23:10:21   1909s] CCOpt: Starting congestion repair using flow wrapper.
[12/06 23:10:21   1909s]     Congestion Repair...
[12/06 23:10:21   1909s] Trial Route Overflow 0(H) 0(V)
[12/06 23:10:21   1909s] Starting congestion repair ...
[12/06 23:10:21   1909s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[12/06 23:10:21   1909s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:10:21   1909s] Starting Early Global Route congestion estimation: mem = 2385.0M
[12/06 23:10:21   1909s] (I)       Reading DB...
[12/06 23:10:22   1909s] (I)       before initializing RouteDB syMemory usage = 2464.0 MB
[12/06 23:10:22   1909s] (I)       congestionReportName   : 
[12/06 23:10:22   1909s] (I)       layerRangeFor2DCongestion : 
[12/06 23:10:22   1909s] (I)       buildTerm2TermWires    : 1
[12/06 23:10:22   1909s] (I)       doTrackAssignment      : 1
[12/06 23:10:22   1909s] (I)       dumpBookshelfFiles     : 0
[12/06 23:10:22   1909s] (I)       numThreads             : 4
[12/06 23:10:22   1909s] (I)       bufferingAwareRouting  : false
[12/06 23:10:22   1909s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:10:22   1909s] (I)       honorPin               : false
[12/06 23:10:22   1909s] (I)       honorPinGuide          : true
[12/06 23:10:22   1909s] (I)       honorPartition         : false
[12/06 23:10:22   1909s] (I)       allowPartitionCrossover: false
[12/06 23:10:22   1909s] (I)       honorSingleEntry       : true
[12/06 23:10:22   1909s] (I)       honorSingleEntryStrong : true
[12/06 23:10:22   1909s] (I)       handleViaSpacingRule   : false
[12/06 23:10:22   1909s] (I)       handleEolSpacingRule   : false
[12/06 23:10:22   1909s] (I)       PDConstraint           : none
[12/06 23:10:22   1909s] (I)       expBetterNDRHandling   : false
[12/06 23:10:22   1909s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:10:22   1909s] (I)       routingEffortLevel     : 3
[12/06 23:10:22   1909s] (I)       effortLevel            : standard
[12/06 23:10:22   1909s] [NR-eGR] minRouteLayer          : 2
[12/06 23:10:22   1909s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:10:22   1909s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:10:22   1909s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:10:22   1909s] (I)       numRowsPerGCell        : 1
[12/06 23:10:22   1909s] (I)       speedUpLargeDesign     : 0
[12/06 23:10:22   1909s] (I)       multiThreadingTA       : 1
[12/06 23:10:22   1909s] (I)       blkAwareLayerSwitching : 1
[12/06 23:10:22   1909s] (I)       optimizationMode       : false
[12/06 23:10:22   1909s] (I)       routeSecondPG          : false
[12/06 23:10:22   1909s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:10:22   1909s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:10:22   1909s] (I)       punchThroughDistance   : 500.00
[12/06 23:10:22   1909s] (I)       scenicBound            : 1.15
[12/06 23:10:22   1909s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:10:22   1909s] (I)       source-to-sink ratio   : 0.00
[12/06 23:10:22   1909s] (I)       targetCongestionRatioH : 1.00
[12/06 23:10:22   1909s] (I)       targetCongestionRatioV : 1.00
[12/06 23:10:22   1909s] (I)       layerCongestionRatio   : 0.70
[12/06 23:10:22   1909s] (I)       m1CongestionRatio      : 0.10
[12/06 23:10:22   1909s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:10:22   1909s] (I)       localRouteEffort       : 1.00
[12/06 23:10:22   1909s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:10:22   1909s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:10:22   1909s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:10:22   1909s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:10:22   1909s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:10:22   1909s] (I)       routeVias              : 
[12/06 23:10:22   1909s] (I)       readTROption           : true
[12/06 23:10:22   1909s] (I)       extraSpacingFactor     : 1.00
[12/06 23:10:22   1909s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:10:22   1909s] (I)       routeSelectedNetsOnly  : false
[12/06 23:10:22   1909s] (I)       clkNetUseMaxDemand     : false
[12/06 23:10:22   1909s] (I)       extraDemandForClocks   : 0
[12/06 23:10:22   1909s] (I)       steinerRemoveLayers    : false
[12/06 23:10:22   1909s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:10:22   1909s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:10:22   1909s] (I)       similarTopologyRoutingFast : false
[12/06 23:10:22   1909s] (I)       spanningTreeRefinement : false
[12/06 23:10:22   1909s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:10:22   1909s] (I)       starting read tracks
[12/06 23:10:22   1909s] (I)       build grid graph
[12/06 23:10:22   1909s] (I)       build grid graph start
[12/06 23:10:22   1909s] [NR-eGR] Layer1 has no routable track
[12/06 23:10:22   1909s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:10:22   1909s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:10:22   1909s] (I)       build grid graph end
[12/06 23:10:22   1909s] (I)       numViaLayers=9
[12/06 23:10:22   1909s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:10:22   1909s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:10:22   1909s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:10:22   1909s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:10:22   1909s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:10:22   1909s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:10:22   1909s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:10:22   1909s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:10:22   1909s] (I)       end build via table
[12/06 23:10:22   1909s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:10:22   1909s] [NR-eGR] numPreroutedNet = 275  numPreroutedWires = 99580
[12/06 23:10:22   1909s] (I)       readDataFromPlaceDB
[12/06 23:10:22   1909s] (I)       Read net information..
[12/06 23:10:22   1909s] [NR-eGR] Read numTotalNets=81547  numIgnoredNets=275
[12/06 23:10:22   1909s] (I)       Read testcase time = 0.010 seconds
[12/06 23:10:22   1909s] 
[12/06 23:10:22   1909s] (I)       read default dcut vias
[12/06 23:10:22   1909s] (I)       Reading via VIA12A for layer: 0 
[12/06 23:10:22   1909s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:10:22   1909s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:10:22   1909s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:10:22   1909s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:10:22   1909s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:10:22   1909s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:10:22   1909s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:10:22   1909s] (I)       build grid graph start
[12/06 23:10:22   1909s] (I)       build grid graph end
[12/06 23:10:22   1909s] (I)       Model blockage into capacity
[12/06 23:10:22   1909s] (I)       Read numBlocks=509010  numPreroutedWires=99580  numCapScreens=0
[12/06 23:10:22   1910s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:10:22   1910s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:10:22   1910s] (I)       Modeling time = 0.150 seconds
[12/06 23:10:22   1910s] 
[12/06 23:10:22   1910s] (I)       Number of ignored nets = 275
[12/06 23:10:22   1910s] (I)       Number of fixed nets = 275.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:10:22   1910s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:10:22   1910s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:10:22   1910s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2477.0 MB
[12/06 23:10:22   1910s] (I)       Ndr track 0 does not exist
[12/06 23:10:22   1910s] (I)       Ndr track 0 does not exist
[12/06 23:10:22   1910s] (I)       Layer1  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer2  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer3  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer4  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer5  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer6  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer7  viaCost=200.00
[12/06 23:10:22   1910s] (I)       Layer8  viaCost=300.00
[12/06 23:10:22   1910s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:10:22   1910s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:10:22   1910s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:10:22   1910s] (I)       Site Width          :   320  (dbu)
[12/06 23:10:22   1910s] (I)       Row Height          :  2880  (dbu)
[12/06 23:10:22   1910s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:10:22   1910s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:10:22   1910s] (I)       grid                :   520   520     9
[12/06 23:10:22   1910s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:10:22   1910s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:10:22   1910s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:10:22   1910s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:10:22   1910s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:10:22   1910s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:10:22   1910s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:10:22   1910s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:10:22   1910s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:10:22   1910s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:10:22   1910s] (I)       --------------------------------------------------------
[12/06 23:10:22   1910s] 
[12/06 23:10:22   1910s] [NR-eGR] ============ Routing rule table ============
[12/06 23:10:22   1910s] [NR-eGR] Rule id 0. Nets 0 
[12/06 23:10:22   1910s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:10:22   1910s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:10:22   1910s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:10:22   1910s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:10:22   1910s] [NR-eGR] Rule id 1. Nets 81272 
[12/06 23:10:22   1910s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:10:22   1910s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:10:22   1910s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:10:22   1910s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:10:22   1910s] [NR-eGR] ========================================
[12/06 23:10:22   1910s] [NR-eGR] 
[12/06 23:10:22   1910s] (I)       After initializing earlyGlobalRoute syMemory usage = 2477.0 MB
[12/06 23:10:22   1910s] (I)       Loading and dumping file time : 0.72 seconds
[12/06 23:10:22   1910s] (I)       ============= Initialization =============
[12/06 23:10:22   1910s] (I)       totalPins=298190  totalGlobalPin=297589 (99.80%)
[12/06 23:10:22   1910s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 23:10:22   1910s] [NR-eGR] Layer group 1: route 81272 net(s) in layer range [2, 9]
[12/06 23:10:22   1910s] (I)       ============  Phase 1a Route ============
[12/06 23:10:22   1910s] (I)       Phase 1a runs 0.46 seconds
[12/06 23:10:23   1910s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=3
[12/06 23:10:23   1910s] (I)       Usage: 1944089 = (992289 H, 951800 V) = (11.84% H, 11.90% V) = (2.858e+06um H, 2.741e+06um V)
[12/06 23:10:23   1910s] (I)       
[12/06 23:10:23   1910s] (I)       ============  Phase 1b Route ============
[12/06 23:10:23   1910s] (I)       Phase 1b runs 0.19 seconds
[12/06 23:10:23   1910s] (I)       Usage: 1950601 = (996941 H, 953660 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:10:23   1910s] (I)       
[12/06 23:10:23   1910s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.90% V. EstWL: 5.617731e+06um
[12/06 23:10:23   1910s] (I)       ============  Phase 1c Route ============
[12/06 23:10:23   1910s] (I)       Level2 Grid: 104 x 104
[12/06 23:10:23   1911s] (I)       Phase 1c runs 0.06 seconds
[12/06 23:10:23   1911s] (I)       Usage: 1950604 = (996943 H, 953661 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:10:23   1911s] (I)       
[12/06 23:10:23   1911s] (I)       ============  Phase 1d Route ============
[12/06 23:10:23   1911s] (I)       Phase 1d runs 0.10 seconds
[12/06 23:10:23   1911s] (I)       Usage: 1950734 = (997032 H, 953702 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:10:23   1911s] (I)       
[12/06 23:10:23   1911s] (I)       ============  Phase 1e Route ============
[12/06 23:10:23   1911s] (I)       Phase 1e runs 0.04 seconds
[12/06 23:10:23   1911s] (I)       Usage: 1950734 = (997032 H, 953702 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:10:23   1911s] (I)       
[12/06 23:10:23   1911s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.81% V. EstWL: 5.618114e+06um
[12/06 23:10:23   1911s] [NR-eGR] 
[12/06 23:10:23   1911s] (I)       ============  Phase 1l Route ============
[12/06 23:10:24   1911s] (I)       Phase 1l runs 0.54 seconds
[12/06 23:10:24   1911s] (I)       
[12/06 23:10:24   1911s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:10:24   1911s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 23:10:24   1911s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 23:10:24   1911s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/06 23:10:24   1911s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:10:24   1911s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer2   23405( 8.73%)    4215( 1.57%)     112( 0.04%)   (10.34%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer3      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer4    1826( 0.68%)      41( 0.02%)       1( 0.00%)   ( 0.70%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer6     102( 0.04%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer8       7( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:10:24   1911s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:10:24   1911s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:10:24   1911s] [NR-eGR] Total    25351( 1.22%)    4256( 0.20%)     113( 0.01%)   ( 1.43%) 
[12/06 23:10:24   1911s] [NR-eGR] 
[12/06 23:10:24   1911s] (I)       Total Global Routing Runtime: 1.87 seconds
[12/06 23:10:24   1911s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 23:10:24   1911s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.38% V
[12/06 23:10:24   1911s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.65% V
[12/06 23:10:24   1911s] Early Global Route congestion estimation runtime: 2.64 seconds, mem = 2477.0M
[12/06 23:10:24   1911s] [hotspot] +------------+---------------+---------------+
[12/06 23:10:24   1911s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:10:24   1911s] [hotspot] +------------+---------------+---------------+
[12/06 23:10:24   1912s] [hotspot] | normalized |          0.35 |          3.30 |
[12/06 23:10:24   1912s] [hotspot] +------------+---------------+---------------+
[12/06 23:10:24   1912s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 3.30 (area is in unit of 4 std-cell row bins)
[12/06 23:10:24   1912s] [hotspot] max/total 0.35/3.30, big hotspot (>10) total 0.00
[12/06 23:10:24   1912s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        0.87   |
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] [hotspot] |  2  |   693.76    48.64   924.16   186.88 |        0.69   |
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] [hotspot] |  3  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] [hotspot] |  4  |   140.80    94.72   279.04   232.96 |        0.17   |
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] [hotspot] |  5  |   140.80   325.12   232.96   417.28 |        0.17   |
[12/06 23:10:24   1912s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:10:24   1912s] Top 5 hotspots total area: 2.25
[12/06 23:10:24   1912s] Skipped repairing congestion.
[12/06 23:10:24   1912s] Starting Early Global Route wiring: mem = 2477.0M
[12/06 23:10:24   1912s] (I)       ============= track Assignment ============
[12/06 23:10:24   1912s] (I)       extract Global 3D Wires
[12/06 23:10:24   1912s] (I)       Extract Global WL : time=0.04
[12/06 23:10:24   1912s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:10:24   1912s] (I)       Initialization real time=0.00 seconds
[12/06 23:10:24   1912s] (I)       Run Multi-thread track assignment
[12/06 23:10:24   1913s] (I)       merging nets...
[12/06 23:10:24   1913s] (I)       merging nets done
[12/06 23:10:24   1914s] (I)       Kernel real time=0.53 seconds
[12/06 23:10:24   1914s] (I)       End Greedy Track Assignment
[12/06 23:10:25   1914s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:10:25   1914s] [NR-eGR] Layer1(M1)(F) length: 2.256000e+02um, number of vias: 323551
[12/06 23:10:25   1914s] [NR-eGR] Layer2(M2)(V) length: 6.063051e+05um, number of vias: 414370
[12/06 23:10:25   1914s] [NR-eGR] Layer3(M3)(H) length: 1.698849e+06um, number of vias: 151723
[12/06 23:10:25   1914s] [NR-eGR] Layer4(M4)(V) length: 1.066266e+06um, number of vias: 50187
[12/06 23:10:25   1914s] [NR-eGR] Layer5(M5)(H) length: 1.145803e+06um, number of vias: 39153
[12/06 23:10:25   1914s] [NR-eGR] Layer6(M6)(V) length: 9.536381e+05um, number of vias: 6107
[12/06 23:10:25   1914s] [NR-eGR] Layer7(M7)(H) length: 1.674800e+05um, number of vias: 4690
[12/06 23:10:25   1914s] [NR-eGR] Layer8(M8)(V) length: 2.959429e+05um, number of vias: 57
[12/06 23:10:25   1914s] [NR-eGR] Layer9(M9)(H) length: 2.287519e+03um, number of vias: 0
[12/06 23:10:25   1914s] [NR-eGR] Total length: 5.936797e+06um, number of vias: 989838
[12/06 23:10:25   1914s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:10:25   1914s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/06 23:10:25   1914s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:10:25   1914s] Early Global Route wiring runtime: 2.84 seconds, mem = 2477.0M
[12/06 23:10:25   1914s] End of congRepair (cpu=0:00:05.6, real=0:00:04.0)
[12/06 23:10:25   1914s]     Congestion Repair done. (took cpu=0:00:05.6 real=0:00:03.9)
[12/06 23:10:25   1914s] 
[12/06 23:10:25   1914s] CCOpt: Done with congestion repair using flow wrapper.
[12/06 23:10:25   1914s] 
[12/06 23:10:25   1914s] Net route status summary:
[12/06 23:10:25   1914s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=275, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:10:25   1914s]   Non-clock: 83858 (unrouted=2586, trialRouted=81272, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2586, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:10:25   1915s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2477.0M
[12/06 23:10:25   1915s] Core basic site is unit
[12/06 23:10:25   1915s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:10:25   1915s] Mark StBox On SiteArr starts
[12/06 23:10:25   1915s] Mark StBox On SiteArr ends
[12/06 23:10:25   1915s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.730, REAL:0.252, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:       Starting CMU at level 4, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.006, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.820, REAL:0.346, MEM:2477.0M
[12/06 23:10:25   1915s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.820, REAL:0.347, MEM:2477.0M
[12/06 23:10:26   1915s] [CPU] DPlace-Init (cpu=0:00:00.9, real=0:00:01.0, mem=2477.0MB).
[12/06 23:10:26   1915s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.930, REAL:0.454, MEM:2477.0M
[12/06 23:10:26   1915s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:20 real=0:00:51.8)
[12/06 23:10:26   1915s]   Clock implementation routing done.
[12/06 23:10:26   1915s]   Leaving CCOpt scope - extractRC...
[12/06 23:10:26   1915s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 23:10:26   1915s] Extraction called for design 'NYQ' of instances=81746 and nets=84133 using extraction engine 'preRoute' .
[12/06 23:10:26   1915s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:10:26   1915s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:10:26   1915s] PreRoute RC Extraction called for design NYQ.
[12/06 23:10:26   1915s] RC Extraction called in multi-corner(3) mode.
[12/06 23:10:26   1915s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:10:26   1915s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:10:26   1915s] RCMode: PreRoute
[12/06 23:10:26   1915s]       RC Corner Indexes            0       1       2   
[12/06 23:10:26   1915s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:10:26   1915s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:10:26   1915s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:10:26   1915s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:10:26   1915s] Shrink Factor                : 1.00000
[12/06 23:10:26   1915s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:10:26   1916s] Updating RC grid for preRoute extraction ...
[12/06 23:10:26   1916s] Initializing multi-corner resistance tables ...
[12/06 23:10:26   1916s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2477.031M)
[12/06 23:10:26   1916s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 23:10:26   1916s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:10:26   1916s] End AAE Lib Interpolated Model. (MEM=2477.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:10:27   1917s]   Clock DAG stats after routing clock trees:
[12/06 23:10:27   1917s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:27   1917s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:27   1917s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:27   1917s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:27   1917s]     wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:27   1917s]     wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:27   1917s]   Clock DAG net violations after routing clock trees: none
[12/06 23:10:27   1917s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/06 23:10:27   1917s]     Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:27   1917s]     Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:27   1917s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/06 23:10:27   1917s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:27   1917s]   Primary reporting skew group after routing clock trees:
[12/06 23:10:27   1917s]     skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:28   1917s]   Skew group summary after routing clock trees:
[12/06 23:10:28   1917s]     skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:28   1918s]   Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:28   1918s]   CCOpt::Phase::Routing done. (took cpu=0:02:24 real=0:00:55.6)
[12/06 23:10:28   1918s]   CCOpt::Phase::PostConditioning...
[12/06 23:10:28   1918s]   Switching to inst based legalization.
[12/06 23:10:28   1918s]   PostConditioning...
[12/06 23:10:28   1918s]     PostConditioning active optimizations:
[12/06 23:10:28   1918s]      - DRV fixing with cell sizing and buffering
[12/06 23:10:28   1918s]      - Skew fixing with cell sizing
[12/06 23:10:28   1918s]     
[12/06 23:10:28   1918s]     Currently running CTS, using active skew data
[12/06 23:10:28   1918s]     Reset bufferability constraints...
[12/06 23:10:28   1918s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/06 23:10:28   1918s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:10:28   1918s]     Upsizing to fix DRVs...
[12/06 23:10:28   1918s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:10:28   1918s]     CCOpt-PostConditioning: considered: 275, tested: 275, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/06 23:10:28   1918s]     
[12/06 23:10:28   1918s]     PRO Statistics: Fix DRVs (initial upsizing):
[12/06 23:10:28   1918s]     ============================================
[12/06 23:10:28   1918s]     
[12/06 23:10:28   1918s]     Cell changes by Net Type:
[12/06 23:10:28   1918s]     
[12/06 23:10:28   1918s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:28   1918s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 23:10:28   1918s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:28   1918s]     top                0            0           0            0                    0                  0
[12/06 23:10:28   1918s]     trunk              0            0           0            0                    0                  0
[12/06 23:10:28   1918s]     leaf               0            0           0            0                    0                  0
[12/06 23:10:28   1918s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:28   1918s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[12/06 23:10:28   1918s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:28   1918s]     
[12/06 23:10:28   1918s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 23:10:28   1918s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 23:10:28   1918s]     
[12/06 23:10:28   1918s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[12/06 23:10:28   1918s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:28   1918s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:28   1918s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:28   1918s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:28   1918s]       wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:28   1918s]       wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:28   1918s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[12/06 23:10:28   1918s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[12/06 23:10:28   1918s]       Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:28   1918s]       Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:28   1918s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[12/06 23:10:28   1918s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:28   1918s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[12/06 23:10:28   1918s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:29   1918s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[12/06 23:10:29   1918s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:29   1918s]     Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:29   1918s]     Upsizing to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/06 23:10:29   1918s]     Recomputing CTS skew targets...
[12/06 23:10:29   1918s]     Resolving skew group constraints...
[12/06 23:10:30   1920s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/06 23:10:30   1920s]     Resolving skew group constraints done.
[12/06 23:10:30   1920s]     Recomputing CTS skew targets done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 23:10:30   1920s]     Fixing DRVs...
[12/06 23:10:30   1920s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:10:30   1920s]     CCOpt-PostConditioning: considered: 275, tested: 275, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/06 23:10:30   1920s]     
[12/06 23:10:30   1920s]     PRO Statistics: Fix DRVs (cell sizing):
[12/06 23:10:30   1920s]     =======================================
[12/06 23:10:30   1920s]     
[12/06 23:10:30   1920s]     Cell changes by Net Type:
[12/06 23:10:30   1920s]     
[12/06 23:10:30   1920s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:30   1920s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 23:10:30   1920s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:30   1920s]     top                0            0           0            0                    0                  0
[12/06 23:10:30   1920s]     trunk              0            0           0            0                    0                  0
[12/06 23:10:30   1920s]     leaf               0            0           0            0                    0                  0
[12/06 23:10:30   1920s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:30   1920s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[12/06 23:10:30   1920s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:30   1920s]     
[12/06 23:10:30   1920s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 23:10:30   1920s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 23:10:30   1920s]     
[12/06 23:10:31   1920s]     Clock DAG stats PostConditioning after DRV fixing:
[12/06 23:10:31   1920s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:31   1920s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:31   1920s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:31   1920s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:31   1920s]       wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:31   1920s]       wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:31   1920s]     Clock DAG net violations PostConditioning after DRV fixing: none
[12/06 23:10:31   1920s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[12/06 23:10:31   1920s]       Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:31   1920s]       Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:31   1920s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[12/06 23:10:31   1920s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:31   1920s]     Primary reporting skew group PostConditioning after DRV fixing:
[12/06 23:10:31   1920s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:31   1920s]     Skew group summary PostConditioning after DRV fixing:
[12/06 23:10:31   1920s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:31   1921s]     Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:31   1921s]     Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.9)
[12/06 23:10:31   1921s]     Buffering to fix DRVs...
[12/06 23:10:31   1921s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:10:31   1921s]     Inserted 0 buffers and inverters.
[12/06 23:10:31   1921s] success count. Default: 0, QS: 0, QD: 0
[12/06 23:10:31   1921s]     CCOpt-PostConditioning: nets considered: 275, nets tested: 275, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/06 23:10:31   1921s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/06 23:10:31   1921s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:31   1921s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:31   1921s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:31   1921s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:31   1921s]       wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:31   1921s]       wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:31   1921s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/06 23:10:31   1921s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/06 23:10:31   1921s]       Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:31   1921s]       Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:31   1921s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/06 23:10:31   1921s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:32   1921s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[12/06 23:10:32   1921s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:32   1921s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/06 23:10:32   1921s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:32   1921s]     Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:32   1921s]     Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] Slew Diagnostics: After DRV fixing
[12/06 23:10:32   1921s] ==================================
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] Global Causes:
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] -----
[12/06 23:10:32   1921s] Cause
[12/06 23:10:32   1921s] -----
[12/06 23:10:32   1921s]   (empty table)
[12/06 23:10:32   1921s] -----
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] Top 5 overslews:
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] ---------------------------------
[12/06 23:10:32   1921s] Overslew    Causes    Driving Pin
[12/06 23:10:32   1921s] ---------------------------------
[12/06 23:10:32   1921s]   (empty table)
[12/06 23:10:32   1921s] ---------------------------------
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] -------------------
[12/06 23:10:32   1921s] Cause    Occurences
[12/06 23:10:32   1921s] -------------------
[12/06 23:10:32   1921s]   (empty table)
[12/06 23:10:32   1921s] -------------------
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] Violation diagnostics counts from the 0 nodes that have violations:
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s] -------------------
[12/06 23:10:32   1921s] Cause    Occurences
[12/06 23:10:32   1921s] -------------------
[12/06 23:10:32   1921s]   (empty table)
[12/06 23:10:32   1921s] -------------------
[12/06 23:10:32   1921s] 
[12/06 23:10:32   1921s]     Fixing Skew by cell sizing...
[12/06 23:10:32   1921s] Path optimization required 0 stage delay updates 
[12/06 23:10:32   1921s]     Resized 0 clock insts to decrease delay.
[12/06 23:10:32   1921s] Fixing short paths with downsize only
[12/06 23:10:32   1921s] Path optimization required 0 stage delay updates 
[12/06 23:10:32   1921s]     Resized 0 clock insts to increase delay.
[12/06 23:10:32   1921s]     
[12/06 23:10:32   1921s]     PRO Statistics: Fix Skew (cell sizing):
[12/06 23:10:32   1921s]     =======================================
[12/06 23:10:32   1921s]     
[12/06 23:10:32   1921s]     Cell changes by Net Type:
[12/06 23:10:32   1921s]     
[12/06 23:10:32   1921s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:32   1921s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 23:10:32   1921s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:32   1921s]     top                0            0           0            0                    0                  0
[12/06 23:10:32   1921s]     trunk              0            0           0            0                    0                  0
[12/06 23:10:32   1921s]     leaf               0            0           0            0                    0                  0
[12/06 23:10:32   1921s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:32   1921s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[12/06 23:10:32   1921s]     ---------------------------------------------------------------------------------------------------------
[12/06 23:10:32   1921s]     
[12/06 23:10:32   1921s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 23:10:32   1921s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 23:10:32   1921s]     
[12/06 23:10:32   1922s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[12/06 23:10:32   1922s]       cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:32   1922s]       cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:32   1922s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:32   1922s]       sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:32   1922s]       wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:32   1922s]       wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:32   1922s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[12/06 23:10:32   1922s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[12/06 23:10:32   1922s]       Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:32   1922s]       Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:32   1922s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[12/06 23:10:32   1922s]        Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:32   1922s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[12/06 23:10:32   1922s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:32   1922s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[12/06 23:10:32   1922s]       skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:33   1922s]     Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:33   1922s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 23:10:33   1922s]     Reconnecting optimized routes...
[12/06 23:10:33   1922s]     Reset timing graph...
[12/06 23:10:33   1922s] Ignoring AAE DB Resetting ...
[12/06 23:10:33   1922s]     Reset timing graph done.
[12/06 23:10:33   1922s]     Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 23:10:33   1922s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[12/06 23:10:33   1922s]     Set dirty flag on 0 insts, 0 nets
[12/06 23:10:33   1922s]     Leaving CCOpt scope - extractRC...
[12/06 23:10:33   1922s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 23:10:33   1922s] Extraction called for design 'NYQ' of instances=81746 and nets=84133 using extraction engine 'preRoute' .
[12/06 23:10:33   1922s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:10:33   1922s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:10:33   1922s] PreRoute RC Extraction called for design NYQ.
[12/06 23:10:33   1922s] RC Extraction called in multi-corner(3) mode.
[12/06 23:10:33   1922s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:10:33   1922s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:10:33   1922s] RCMode: PreRoute
[12/06 23:10:33   1922s]       RC Corner Indexes            0       1       2   
[12/06 23:10:33   1922s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:10:33   1922s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:10:33   1922s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:10:33   1922s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:10:33   1922s] Shrink Factor                : 1.00000
[12/06 23:10:33   1922s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:10:33   1922s] Updating RC grid for preRoute extraction ...
[12/06 23:10:33   1922s] Initializing multi-corner resistance tables ...
[12/06 23:10:33   1923s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2496.109M)
[12/06 23:10:33   1923s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 23:10:33   1923s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 23:10:33   1923s]   PostConditioning done.
[12/06 23:10:33   1923s] Net route status summary:
[12/06 23:10:33   1923s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=275, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:10:33   1923s]   Non-clock: 83858 (unrouted=2586, trialRouted=81272, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2586, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:10:33   1923s]   Update timing and DAG stats after post-conditioning...
[12/06 23:10:33   1923s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:10:33   1923s] End AAE Lib Interpolated Model. (MEM=2496.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:10:34   1924s]   Clock DAG stats after post-conditioning:
[12/06 23:10:34   1924s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:34   1924s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:34   1924s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:34   1924s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:34   1924s]     wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:34   1924s]     wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:34   1924s]   Clock DAG net violations after post-conditioning: none
[12/06 23:10:34   1924s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/06 23:10:34   1924s]     Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:34   1924s]     Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:34   1924s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/06 23:10:34   1924s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:35   1924s]   Primary reporting skew group after post-conditioning:
[12/06 23:10:35   1924s]     skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:35   1924s]   Skew group summary after post-conditioning:
[12/06 23:10:35   1924s]     skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:35   1924s]   Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:35   1924s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.8 real=0:00:07.3)
[12/06 23:10:35   1924s]   Post-balance tidy up or trial balance steps...
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG stats at end of CTS:
[12/06 23:10:35   1925s]   ==============================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   ---------------------------------------------------------------
[12/06 23:10:35   1925s]   Cell type                     Count    Area         Capacitance
[12/06 23:10:35   1925s]   ---------------------------------------------------------------
[12/06 23:10:35   1925s]   Buffers                        274     14939.136       0.640
[12/06 23:10:35   1925s]   Inverters                        0         0.000       0.000
[12/06 23:10:35   1925s]   Integrated Clock Gates           0         0.000       0.000
[12/06 23:10:35   1925s]   Non-Integrated Clock Gates       0         0.000       0.000
[12/06 23:10:35   1925s]   Clock Logic                      0         0.000       0.000
[12/06 23:10:35   1925s]   All                            274     14939.136       0.640
[12/06 23:10:35   1925s]   ---------------------------------------------------------------
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG wire lengths at end of CTS:
[12/06 23:10:35   1925s]   =====================================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   --------------------
[12/06 23:10:35   1925s]   Type     Wire Length
[12/06 23:10:35   1925s]   --------------------
[12/06 23:10:35   1925s]   Top           0.000
[12/06 23:10:35   1925s]   Trunk     20445.360
[12/06 23:10:35   1925s]   Leaf     218153.400
[12/06 23:10:35   1925s]   Total    238598.760
[12/06 23:10:35   1925s]   --------------------
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG capacitances at end of CTS:
[12/06 23:10:35   1925s]   =====================================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   -----------------------------------
[12/06 23:10:35   1925s]   Type     Gate      Wire      Total
[12/06 23:10:35   1925s]   -----------------------------------
[12/06 23:10:35   1925s]   Top       0.000     0.000     0.000
[12/06 23:10:35   1925s]   Trunk     0.640     2.978     3.618
[12/06 23:10:35   1925s]   Leaf     34.261    31.810    66.071
[12/06 23:10:35   1925s]   Total    34.901    34.789    69.689
[12/06 23:10:35   1925s]   -----------------------------------
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG sink capacitances at end of CTS:
[12/06 23:10:35   1925s]   ==========================================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   ---------------------------------------------------------
[12/06 23:10:35   1925s]   Count    Total     Average    Std. Dev.    Min      Max
[12/06 23:10:35   1925s]   ---------------------------------------------------------
[12/06 23:10:35   1925s]   24869    34.261     0.001       0.000      0.001    0.001
[12/06 23:10:35   1925s]   ---------------------------------------------------------
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG net violations at end of CTS:
[12/06 23:10:35   1925s]   =======================================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   None
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/06 23:10:35   1925s]   ====================================================================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   -----------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:35   1925s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                   Over Target
[12/06 23:10:35   1925s]   -----------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:35   1925s]   Trunk       0.200       25      0.158       0.025      0.069    0.197    {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}         -
[12/06 23:10:35   1925s]   Leaf        0.200      250      0.179       0.003      0.172    0.195    {250 <= 0.200ns}                                    -
[12/06 23:10:35   1925s]   -----------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Clock DAG library cell distribution at end of CTS:
[12/06 23:10:35   1925s]   ==================================================
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   -----------------------------------------
[12/06 23:10:35   1925s]   Name        Type      Inst     Inst Area 
[12/06 23:10:35   1925s]                         Count    (um^2)
[12/06 23:10:35   1925s]   -----------------------------------------
[12/06 23:10:35   1925s]   NBUFFX32    buffer     267     14764.032
[12/06 23:10:35   1925s]   NBUFFX16    buffer       6       160.358
[12/06 23:10:35   1925s]   NBUFFX8     buffer       1        14.746
[12/06 23:10:35   1925s]   -----------------------------------------
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   
[12/06 23:10:35   1925s]   Primary reporting skew group summary at end of CTS:
[12/06 23:10:35   1925s]   ===================================================
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:36   1925s]   Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 23:10:36   1925s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:36   1925s]   dc_max:setup.late    Clk_clk/func_mode    1.856     2.217     0.361       0.362         0.073           0.016           2.047        0.085     100% {1.856, 2.217}
[12/06 23:10:36   1925s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   Skew group summary at end of CTS:
[12/06 23:10:36   1925s]   =================================
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:36   1925s]   Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 23:10:36   1925s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:36   1925s]   dc_max:setup.late    Clk_clk/func_mode    1.856     2.217     0.361       0.362         0.073           0.016           2.047        0.085     100% {1.856, 2.217}
[12/06 23:10:36   1925s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   Found a total of 0 clock tree pins with a slew violation.
[12/06 23:10:36   1925s]   
[12/06 23:10:36   1925s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/06 23:10:36   1925s] Synthesizing clock trees done.
[12/06 23:10:36   1925s] Tidy Up And Update Timing...
[12/06 23:10:36   1925s] Connecting clock gate test enables...
[12/06 23:10:36   1925s] Connecting clock gate test enables done.
[12/06 23:10:36   1925s] External - Set all clocks to propagated mode...
[12/06 23:10:36   1925s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/06 23:10:36   1925s]  * The following are in propagated mode:
[12/06 23:10:36   1925s]    - SDC clock Clk_clk in view func_wc
[12/06 23:10:36   1925s]    - SDC clock Clk_clk in view func_tc
[12/06 23:10:36   1925s]    - SDC clock Clk_clk in view test_wc
[12/06 23:10:36   1925s]    - SDC clock Clk_clk in view hold_bc
[12/06 23:10:36   1925s]    - SDC clock Clk_clk in view hold_tc
[12/06 23:10:36   1925s]    - SDC clock Clk_clk in view hold_wc
[12/06 23:10:36   1925s] 
[12/06 23:10:36   1925s] Setting all clocks to propagated mode.
[12/06 23:10:37   1929s] External - Set all clocks to propagated mode done. (took cpu=0:00:04.0 real=0:00:01.3)
[12/06 23:10:38   1930s] Clock DAG stats after update timingGraph:
[12/06 23:10:38   1930s]   cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:10:38   1930s]   cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:10:38   1930s]   cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:10:38   1930s]   sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:10:38   1930s]   wire capacitance : top=0.000pF, trunk=2.978pF, leaf=31.810pF, total=34.789pF
[12/06 23:10:38   1930s]   wire lengths     : top=0.000um, trunk=20445.360um, leaf=218153.400um, total=238598.760um
[12/06 23:10:38   1930s] Clock DAG net violations after update timingGraph: none
[12/06 23:10:38   1930s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/06 23:10:38   1930s]   Trunk : target=0.200ns count=25 avg=0.158ns sd=0.025ns min=0.069ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:10:38   1930s]   Leaf  : target=0.200ns count=250 avg=0.179ns sd=0.003ns min=0.172ns max=0.195ns {250 <= 0.200ns}
[12/06 23:10:38   1930s] Clock DAG library cell distribution after update timingGraph {count}:
[12/06 23:10:38   1930s]    Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:10:38   1930s] Primary reporting skew group after update timingGraph:
[12/06 23:10:38   1930s]   skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:38   1930s] Skew group summary after update timingGraph:
[12/06 23:10:38   1930s]   skew_group Clk_clk/func_mode: insertion delay [min=1.856, max=2.217, avg=2.047, sd=0.085], skew [0.361 vs 0.362], 100% {1.856, 2.217} (wid=0.099 ws=0.073) (gid=2.140 gs=0.338)
[12/06 23:10:38   1930s] Clock network insertion delays are now [1.856ns, 2.217ns] average 2.047ns std.dev 0.085ns
[12/06 23:10:38   1930s] Logging CTS constraint violations...
[12/06 23:10:38   1930s]   No violations found.
[12/06 23:10:38   1930s] Logging CTS constraint violations done.
[12/06 23:10:38   1930s] Tidy Up And Update Timing done. (took cpu=0:00:05.1 real=0:00:02.4)
[12/06 23:10:38   1930s] Copying last skew targets (including wire skew targets) from Clk_clk/func_mode to Clk_clk/hold_mode (the duplicate skew group).
[12/06 23:10:38   1930s] Copying last insertion target (including wire insertion delay target) from Clk_clk/func_mode to Clk_clk/hold_mode (the duplicate skew group).
[12/06 23:10:38   1930s] Copying last skew targets (including wire skew targets) from Clk_clk/func_mode to Clk_clk/test_mode (the duplicate skew group).
[12/06 23:10:38   1930s] Copying last insertion target (including wire insertion delay target) from Clk_clk/func_mode to Clk_clk/test_mode (the duplicate skew group).
[12/06 23:10:38   1930s] Runtime done. (took cpu=0:04:06 real=0:02:29)
[12/06 23:10:38   1930s] Runtime Report Coverage % = 99.8
[12/06 23:10:38   1930s] Runtime Summary
[12/06 23:10:38   1930s] ===============
[12/06 23:10:38   1930s] Clock Runtime:  (51%) Core CTS          77.25 (Init 4.71, Construction 31.50, Implementation 19.38, eGRPC 8.32, PostConditioning 6.67, Other 6.67)
[12/06 23:10:38   1930s] Clock Runtime:  (40%) CTS services      60.87 (RefinePlace 6.90, EarlyGlobalClock 8.99, NanoRoute 41.91, ExtractRC 3.06)
[12/06 23:10:38   1930s] Clock Runtime:   (7%) Other CTS         11.01 (Init 5.80, CongRepair 3.87, TimingUpdate 1.33)
[12/06 23:10:38   1930s] Clock Runtime: (100%) Total            149.13
[12/06 23:10:38   1930s] 
[12/06 23:10:38   1930s] 
[12/06 23:10:38   1930s] Runtime Summary:
[12/06 23:10:38   1930s] ================
[12/06 23:10:38   1930s] 
[12/06 23:10:38   1930s] -------------------------------------------------------------------------------------------------------------------
[12/06 23:10:38   1930s] wall    % time  children  called  name
[12/06 23:10:38   1930s] -------------------------------------------------------------------------------------------------------------------
[12/06 23:10:38   1930s] 149.44  100.00   149.44     0       
[12/06 23:10:38   1930s] 149.44  100.00   149.13     1     Runtime
[12/06 23:10:38   1930s]   3.29    2.20     3.29     1     CCOpt::Phase::Initialization
[12/06 23:10:38   1930s]   3.29    2.20     3.25     1       Check Prerequisites
[12/06 23:10:38   1930s]   1.23    0.82     0.00     1         Leaving CCOpt scope - CheckPlace
[12/06 23:10:38   1930s]   2.02    1.35     0.00     1         Validating CTS configuration
[12/06 23:10:38   1930s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[12/06 23:10:38   1930s]   6.86    4.59     6.64     1     CCOpt::Phase::PreparingToBalance
[12/06 23:10:38   1930s]   4.57    3.06     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/06 23:10:38   1930s]   0.55    0.36     0.00     1       Legalization setup
[12/06 23:10:38   1930s]   1.52    1.02     0.00     1       Validating CTS configuration
[12/06 23:10:38   1930s]   0.37    0.25     0.00     1     Preparing To Balance
[12/06 23:10:38   1930s]  35.32   23.63    35.30     1     CCOpt::Phase::Construction
[12/06 23:10:38   1930s]  22.22   14.87    22.06     1       Stage::Clustering
[12/06 23:10:38   1930s]  19.03   12.73    17.57     1         Clustering
[12/06 23:10:38   1930s]   0.01    0.01     0.00     1           Initialize for clustering
[12/06 23:10:38   1930s]  12.57    8.41     0.00     1           Bottom-up phase
[12/06 23:10:38   1930s]   4.99    3.34     3.18     1           Legalizing clock trees
[12/06 23:10:38   1930s]   3.18    2.13     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/06 23:10:38   1930s]   3.03    2.03     0.64     1         Update congestion based capacitance
[12/06 23:10:38   1930s]   0.64    0.43     0.00     1           Leaving CCOpt scope - extractRC
[12/06 23:10:38   1930s]   1.65    1.10     1.65     1       Stage::DRV Fixing
[12/06 23:10:38   1930s]   0.89    0.59     0.00     1         Fixing clock tree slew time and max cap violations
[12/06 23:10:38   1930s]   0.76    0.51     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/06 23:10:38   1930s]  11.43    7.65    11.33     1       Stage::Insertion Delay Reduction
[12/06 23:10:38   1930s]   0.59    0.40     0.00     1         Removing unnecessary root buffering
[12/06 23:10:38   1930s]   0.55    0.37     0.00     1         Removing unconstrained drivers
[12/06 23:10:38   1930s]   0.58    0.39     0.00     1         Reducing insertion delay 1
[12/06 23:10:38   1930s]   1.23    0.82     0.00     1         Removing longest path buffering
[12/06 23:10:38   1930s]   8.38    5.61     0.00     1         Reducing insertion delay 2
[12/06 23:10:38   1930s]  21.02   14.07    20.95     1     CCOpt::Phase::Implementation
[12/06 23:10:38   1930s]   3.41    2.28     3.34     1       Stage::Reducing Power
[12/06 23:10:38   1930s]   1.00    0.67     0.00     1         Improving clock tree routing
[12/06 23:10:38   1930s]   1.81    1.21     0.00     1         Reducing clock tree power 1
[12/06 23:10:38   1930s]   0.53    0.35     0.00     1         Reducing clock tree power 2
[12/06 23:10:38   1930s]   9.23    6.17     8.52     1       Stage::Balancing
[12/06 23:10:38   1930s]   4.55    3.04     4.27     1         Approximately balancing fragments step
[12/06 23:10:38   1930s]   1.68    1.12     0.00     1           Resolve constraints - Approximately balancing fragments
[12/06 23:10:38   1930s]   0.57    0.38     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/06 23:10:38   1930s]   0.50    0.34     0.00     1           Moving gates to improve sub-tree skew
[12/06 23:10:38   1930s]   1.21    0.81     0.00     1           Approximately balancing fragments bottom up
[12/06 23:10:38   1930s]   0.31    0.21     0.00     1           Approximately balancing fragments, wire and cell delays
[12/06 23:10:38   1930s]   0.74    0.50     0.00     1         Improving fragments clock skew
[12/06 23:10:38   1930s]   1.96    1.31     1.39     1         Approximately balancing step
[12/06 23:10:38   1930s]   1.06    0.71     0.00     1           Resolve constraints - Approximately balancing
[12/06 23:10:38   1930s]   0.33    0.22     0.00     1           Approximately balancing, wire and cell delays
[12/06 23:10:38   1930s]   0.70    0.47     0.00     1         Fixing clock tree overload
[12/06 23:10:38   1930s]   0.57    0.38     0.00     1         Approximately balancing paths
[12/06 23:10:38   1930s]   6.89    4.61     4.32     1       Stage::Polishing
[12/06 23:10:38   1930s]   0.62    0.41     0.00     1         Leaving CCOpt scope - extractRC
[12/06 23:10:38   1930s]   0.60    0.40     0.00     1         Merging balancing drivers for power
[12/06 23:10:38   1930s]   0.61    0.41     0.00     1         Improving clock skew
[12/06 23:10:38   1930s]   1.94    1.30     0.00     1         Reducing clock tree power 3
[12/06 23:10:38   1930s]   0.55    0.37     0.00     1         Improving insertion delay
[12/06 23:10:38   1930s]   1.42    0.95     1.02     1       Stage::Updating netlist
[12/06 23:10:38   1930s]   1.02    0.68     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/06 23:10:38   1930s]  16.13   10.79    14.87     1     CCOpt::Phase::eGRPC
[12/06 23:10:38   1930s]   5.66    3.79     4.54     1       Leaving CCOpt scope - Routing Tools
[12/06 23:10:38   1930s]   4.54    3.04     0.00     1         Early Global Route - eGR only step
[12/06 23:10:38   1930s]   0.57    0.38     0.00     1       Leaving CCOpt scope - extractRC
[12/06 23:10:38   1930s]   0.60    0.40     0.00     1       Reset bufferability constraints
[12/06 23:10:38   1930s]   0.66    0.44     0.09     1       Moving buffers
[12/06 23:10:38   1930s]   0.09    0.06     0.00     1         Violation analysis
[12/06 23:10:38   1930s]   1.21    0.81     0.00     1       Recomputing CTS skew targets
[12/06 23:10:38   1930s]   1.66    1.11     0.14     1       Initial Pass of Downsizing Clock Tree Cells
[12/06 23:10:38   1930s]   0.09    0.06     0.00     1         Artificially removing long paths
[12/06 23:10:38   1930s]   0.05    0.03     0.00     1         Reverting Artificially removing long paths
[12/06 23:10:38   1930s]   0.87    0.58     0.00     1       Fixing DRVs
[12/06 23:10:38   1930s]   0.21    0.14     0.00     1       Reconnecting optimized routes
[12/06 23:10:38   1930s]   0.73    0.49     0.00     1       Violation analysis
[12/06 23:10:38   1930s]   2.70    1.81     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/06 23:10:38   1930s]  55.56   37.18    53.95     1     CCOpt::Phase::Routing
[12/06 23:10:38   1930s]   1.47    0.99     0.00     1       Update timing and DAG stats before routing clock trees
[12/06 23:10:38   1930s]  51.84   34.69    50.24     1       Leaving CCOpt scope - Routing Tools
[12/06 23:10:38   1930s]   4.46    2.98     0.00     1         Early Global Route - eGR->NR step
[12/06 23:10:38   1930s]  41.91   28.05     0.00     1         NanoRoute
[12/06 23:10:38   1930s]   3.87    2.59     0.00     1         Congestion Repair
[12/06 23:10:38   1930s]   0.64    0.43     0.00     1       Leaving CCOpt scope - extractRC
[12/06 23:10:38   1930s]   7.26    4.86     5.49     1     CCOpt::Phase::PostConditioning
[12/06 23:10:38   1930s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/06 23:10:38   1930s]   0.91    0.61     0.00     1       Upsizing to fix DRVs
[12/06 23:10:38   1930s]   1.40    0.94     0.00     1       Recomputing CTS skew targets
[12/06 23:10:38   1930s]   0.88    0.59     0.00     1       Fixing DRVs
[12/06 23:10:38   1930s]   0.77    0.52     0.00     1       Buffering to fix DRVs
[12/06 23:10:38   1930s]   0.73    0.49     0.00     1       Fixing Skew by cell sizing
[12/06 23:10:38   1930s]   0.21    0.14     0.00     1       Reconnecting optimized routes
[12/06 23:10:38   1930s]   0.60    0.40     0.00     1       Leaving CCOpt scope - extractRC
[12/06 23:10:38   1930s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/06 23:10:38   1930s]   0.88    0.59     0.00     1     Post-balance tidy up or trial balance steps
[12/06 23:10:38   1930s]   2.43    1.63     1.33     1     Tidy Up And Update Timing
[12/06 23:10:38   1930s]   1.33    0.89     0.00     1       External - Set all clocks to propagated mode
[12/06 23:10:38   1930s] -------------------------------------------------------------------------------------------------------------------
[12/06 23:10:38   1930s] 
[12/06 23:10:38   1930s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 23:10:39   1931s] Synthesizing clock trees with CCOpt done.
[12/06 23:10:39   1931s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 23:10:39   1931s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.052, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.052, MEM:2517.5M
[12/06 23:10:39   1931s] #spOpts: mergeVia=F 
[12/06 23:10:39   1931s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.048, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.048, MEM:2517.5M
[12/06 23:10:39   1931s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/06 23:10:39   1931s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/06 23:10:39   1931s] [GPS-MSV] Related mode (msv/opt) setting
[12/06 23:10:39   1931s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/06 23:10:39   1931s] GigaOpt running with 4 threads.
[12/06 23:10:39   1931s] Info: 4 threads available for lower-level modules during optimization.
[12/06 23:10:39   1931s] OPERPROF: Starting DPlace-Init at level 1, MEM:2517.5M
[12/06 23:10:39   1931s] #spOpts: mergeVia=F 
[12/06 23:10:39   1931s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:       Starting CMU at level 4, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.056, MEM:2517.5M
[12/06 23:10:39   1931s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.057, MEM:2517.5M
[12/06 23:10:39   1931s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2517.5MB).
[12/06 23:10:39   1931s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.165, MEM:2517.5M
[12/06 23:10:39   1931s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/06 23:10:39   1931s] 	Cell CGLNPRX2, site unit.
[12/06 23:10:39   1931s] 	Cell CGLNPRX8, site unit.
[12/06 23:10:39   1931s] 	Cell CGLNPSX16, site unit.
[12/06 23:10:39   1931s] 	Cell CGLNPSX2, site unit.
[12/06 23:10:39   1931s] 	Cell CGLNPSX4, site unit.
[12/06 23:10:39   1931s] 	Cell CGLNPSX8, site unit.
[12/06 23:10:39   1931s] 	Cell CGLPPRX2, site unit.
[12/06 23:10:39   1931s] 	Cell CGLPPRX8, site unit.
[12/06 23:10:39   1931s] 	Cell CGLPPSX16, site unit.
[12/06 23:10:39   1931s] 	Cell CGLPPSX2, site unit.
[12/06 23:10:39   1931s] 	Cell CGLPPSX4, site unit.
[12/06 23:10:39   1931s] 	Cell CGLPPSX8, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENCLX1, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENCLX2, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENCLX4, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENCLX8, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENX1, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENX2, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENX4, site unit.
[12/06 23:10:39   1931s] 	Cell LSDNENX8, site unit.
[12/06 23:10:39   1931s] 	...
[12/06 23:10:39   1931s] 	Reporting only the 20 first cells found...
[12/06 23:10:39   1931s] .
[12/06 23:10:39   1932s] 
[12/06 23:10:39   1932s] Creating Lib Analyzer ...
[12/06 23:10:40   1932s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:10:40   1932s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:10:40   1932s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:10:40   1932s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:10:40   1932s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:10:40   1932s] 
[12/06 23:10:40   1933s] Creating Lib Analyzer, finished. 
[12/06 23:10:40   1933s] Effort level <high> specified for reg2reg path_group
[12/06 23:10:41   1935s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1786.2M, totSessionCpu=0:32:15 **
[12/06 23:10:41   1935s] *** optDesign -postCTS ***
[12/06 23:10:41   1935s] DRC Margin: user margin 0.0; extra margin 0.2
[12/06 23:10:41   1935s] Hold Target Slack: user slack 0
[12/06 23:10:41   1935s] Setup Target Slack: user slack 0; extra slack 0.1
[12/06 23:10:41   1935s] setUsefulSkewMode -ecoRoute false
[12/06 23:10:41   1935s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2438.9M
[12/06 23:10:41   1935s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2438.9M
[12/06 23:10:41   1935s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.049, MEM:2438.9M
[12/06 23:10:41   1935s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.049, MEM:2438.9M
[12/06 23:10:41   1935s] Multi-VT timing optimization disabled based on library information.
[12/06 23:10:41   1935s] Deleting Cell Server ...
[12/06 23:10:41   1935s] Deleting Lib Analyzer.
[12/06 23:10:41   1935s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:10:41   1935s] Summary for sequential cells identification: 
[12/06 23:10:41   1935s]   Identified SBFF number: 42
[12/06 23:10:41   1935s]   Identified MBFF number: 0
[12/06 23:10:41   1935s]   Identified SB Latch number: 0
[12/06 23:10:41   1935s]   Identified MB Latch number: 0
[12/06 23:10:41   1935s]   Not identified SBFF number: 0
[12/06 23:10:41   1935s]   Not identified MBFF number: 0
[12/06 23:10:41   1935s]   Not identified SB Latch number: 0
[12/06 23:10:41   1935s]   Not identified MB Latch number: 0
[12/06 23:10:41   1935s]   Number of sequential cells which are not FFs: 14
[12/06 23:10:41   1935s] Creating Cell Server, finished. 
[12/06 23:10:41   1935s] 
[12/06 23:10:41   1935s]  Visiting view : func_wc
[12/06 23:10:41   1935s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:10:41   1935s]  Visiting view : func_tc
[12/06 23:10:41   1935s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:10:41   1935s]  Visiting view : test_wc
[12/06 23:10:41   1935s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:10:41   1935s]  Visiting view : hold_bc
[12/06 23:10:41   1935s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:10:41   1935s]  Visiting view : hold_tc
[12/06 23:10:41   1935s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:10:41   1935s]  Visiting view : hold_wc
[12/06 23:10:41   1935s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:10:41   1935s]  Setting StdDelay to 51.80
[12/06 23:10:41   1935s] Deleting Cell Server ...
[12/06 23:10:41   1935s] Start to check current routing status for nets...
[12/06 23:10:42   1935s] All nets are already routed correctly.
[12/06 23:10:42   1935s] End to check current routing status for nets (mem=2438.9M)
[12/06 23:10:42   1935s] ### Creating LA Mngr. totSessionCpu=0:32:16 mem=2505.7M
[12/06 23:10:42   1936s] ### Creating LA Mngr, finished. totSessionCpu=0:32:16 mem=2505.7M
[12/06 23:10:46   1939s] Compute RC Scale Done ...
[12/06 23:10:46   1940s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2646.2M
[12/06 23:10:46   1940s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2646.2M
[12/06 23:10:46   1940s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2646.2M
[12/06 23:10:47   1941s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.270, REAL:0.370, MEM:2646.2M
[12/06 23:10:47   1941s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.300, REAL:0.402, MEM:2646.2M
[12/06 23:10:47   1941s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.300, REAL:0.403, MEM:2646.2M
[12/06 23:10:47   1941s] #################################################################################
[12/06 23:10:47   1941s] # Design Stage: PreRoute
[12/06 23:10:47   1941s] # Design Name: NYQ
[12/06 23:10:47   1941s] # Design Mode: 90nm
[12/06 23:10:47   1941s] # Analysis Mode: MMMC OCV 
[12/06 23:10:47   1941s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:10:47   1941s] # Signoff Settings: SI Off 
[12/06 23:10:47   1941s] #################################################################################
[12/06 23:10:47   1942s] Topological Sorting (REAL = 0:00:00.0, MEM = 2646.2M, InitMEM = 2646.2M)
[12/06 23:10:48   1943s] Calculate early delays in OCV mode...
[12/06 23:10:48   1943s] Calculate late delays in OCV mode...
[12/06 23:10:48   1943s] Calculate early delays in OCV mode...
[12/06 23:10:48   1943s] Calculate late delays in OCV mode...
[12/06 23:10:48   1944s] Calculate early delays in OCV mode...
[12/06 23:10:48   1944s] Calculate late delays in OCV mode...
[12/06 23:10:48   1944s] Start delay calculation (fullDC) (4 T). (MEM=2646.17)
[12/06 23:10:48   1944s] End AAE Lib Interpolated Model. (MEM=2673.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:10:54   1965s] Total number of fetched objects 106382
[12/06 23:10:56   1975s] Total number of fetched objects 106382
[12/06 23:10:56   1976s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/06 23:10:57   1977s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/06 23:10:57   1977s] End delay calculation. (MEM=2817.49 CPU=0:00:24.8 REAL=0:00:07.0)
[12/06 23:10:57   1977s] End delay calculation (fullDC). (MEM=2817.49 CPU=0:00:33.4 REAL=0:00:09.0)
[12/06 23:10:57   1977s] *** CDM Built up (cpu=0:00:35.9  real=0:00:10.0  mem= 2817.5M) ***
[12/06 23:10:59   1984s] *** Done Building Timing Graph (cpu=0:00:42.7 real=0:00:12.0 totSessionCpu=0:33:04 mem=2785.5M)
[12/06 23:11:03   1991s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.301  | 45.301  | 54.829  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.631%
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:22, mem = 1960.5M, totSessionCpu=0:33:11 **
[12/06 23:11:03   1991s] ** INFO : this run is activating low effort ccoptDesign flow
[12/06 23:11:03   1991s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:11:03   1991s] ### Creating PhyDesignMc. totSessionCpu=0:33:11 mem=2568.8M
[12/06 23:11:03   1991s] OPERPROF: Starting DPlace-Init at level 1, MEM:2568.8M
[12/06 23:11:03   1991s] #spOpts: mergeVia=F 
[12/06 23:11:03   1991s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2568.8M
[12/06 23:11:03   1991s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2568.8M
[12/06 23:11:03   1991s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.049, MEM:2568.8M
[12/06 23:11:03   1991s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.049, MEM:2568.8M
[12/06 23:11:03   1991s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2568.8MB).
[12/06 23:11:03   1991s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.161, MEM:2568.8M
[12/06 23:11:04   1991s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:11 mem=2568.8M
[12/06 23:11:04   1991s] #optDebug: fT-E <X 1 0 0 0>
[12/06 23:11:05   1994s] *** Starting optimizing excluded clock nets MEM= 2592.8M) ***
[12/06 23:11:05   1994s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2592.8M) ***
[12/06 23:11:05   1994s] *** Starting optimizing excluded clock nets MEM= 2592.8M) ***
[12/06 23:11:05   1995s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2592.8M) ***
[12/06 23:11:05   1995s] Info: Done creating the CCOpt slew target map.
[12/06 23:11:09   2001s] 
[12/06 23:11:09   2001s] Views Dominance Info:
[12/06 23:11:09   2001s]  func_wc
[12/06 23:11:09   2001s]   Dominating WNS: 0.0000ns
[12/06 23:11:09   2001s]   Dominating TNS: 0.0000ns
[12/06 23:11:09   2001s]   Dominating nodes: 0
[12/06 23:11:09   2001s]   Dominating failing nodes: 0
[12/06 23:11:09   2001s]  func_tc
[12/06 23:11:09   2001s]   Dominating WNS: 0.0000ns
[12/06 23:11:09   2001s]   Dominating TNS: 0.0000ns
[12/06 23:11:09   2001s]   Dominating nodes: 0
[12/06 23:11:09   2001s]   Dominating failing nodes: 0
[12/06 23:11:09   2001s]  test_wc
[12/06 23:11:09   2001s]   Dominating WNS: 0.0000ns
[12/06 23:11:09   2001s]   Dominating TNS: 0.0000ns
[12/06 23:11:09   2001s]   Dominating nodes: 0
[12/06 23:11:09   2001s]   Dominating failing nodes: 0
[12/06 23:11:11   2007s] 
[12/06 23:11:11   2007s] Optimization is working on the following views:
[12/06 23:11:11   2007s]   Setup views: func_wc 
[12/06 23:11:11   2007s]   Hold  views: hold_bc hold_tc hold_wc 
[12/06 23:11:11   2007s] 
[12/06 23:11:11   2007s] Active setup views:
[12/06 23:11:11   2007s]  func_wc
[12/06 23:11:11   2007s]   Dominating endpoints: 0
[12/06 23:11:11   2007s]   Dominating TNS: -0.000
[12/06 23:11:11   2007s] 
[12/06 23:11:11   2007s] *** Timing Is met
[12/06 23:11:11   2007s] *** Check timing (0:00:00.0)
[12/06 23:11:11   2008s] **INFO: Flow update: Design timing is met.
[12/06 23:11:11   2008s] **INFO: Flow update: Design timing is met.
[12/06 23:11:12   2008s] Info: 275 nets with fixed/cover wires excluded.
[12/06 23:11:12   2008s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:11:12   2008s] ### Creating LA Mngr. totSessionCpu=0:33:29 mem=2552.3M
[12/06 23:11:12   2008s] ### Creating LA Mngr, finished. totSessionCpu=0:33:29 mem=2552.3M
[12/06 23:11:12   2008s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:11:12   2008s] ### Creating PhyDesignMc. totSessionCpu=0:33:29 mem=2947.2M
[12/06 23:11:12   2008s] OPERPROF: Starting DPlace-Init at level 1, MEM:2947.2M
[12/06 23:11:12   2008s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2947.2M
[12/06 23:11:12   2008s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2947.2M
[12/06 23:11:12   2008s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.058, MEM:2947.2M
[12/06 23:11:12   2008s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.058, MEM:2947.2M
[12/06 23:11:12   2008s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2947.2MB).
[12/06 23:11:12   2008s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.183, MEM:2947.2M
[12/06 23:11:12   2009s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:29 mem=2979.3M
[12/06 23:11:12   2009s] Begin: Area Reclaim Optimization
[12/06 23:11:12   2009s] 
[12/06 23:11:12   2009s] Creating Lib Analyzer ...
[12/06 23:11:12   2009s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:11:12   2009s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:11:12   2009s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:11:12   2009s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:11:12   2009s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:11:12   2009s] 
[12/06 23:11:13   2009s] Creating Lib Analyzer, finished. 
[12/06 23:11:13   2010s] 
[12/06 23:11:13   2010s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 23:11:13   2010s] ### Creating LA Mngr. totSessionCpu=0:33:30 mem=2991.3M
[12/06 23:11:13   2010s] ### Creating LA Mngr, finished. totSessionCpu=0:33:30 mem=2991.3M
[12/06 23:11:13   2010s] Usable buffer cells for single buffer setup transform:
[12/06 23:11:13   2010s] NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16 
[12/06 23:11:13   2010s] Number of usable buffer cells above: 4
[12/06 23:11:15   2013s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 65.63
[12/06 23:11:15   2013s] +----------+---------+--------+--------+------------+--------+
[12/06 23:11:15   2013s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/06 23:11:15   2013s] +----------+---------+--------+--------+------------+--------+
[12/06 23:11:15   2013s] |    65.63%|        -|   0.100|   0.000|   0:00:00.0| 2991.3M|
[12/06 23:11:16   2016s] |    65.63%|        1|   0.100|   0.000|   0:00:01.0| 3005.6M|
[12/06 23:11:16   2016s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/06 23:11:17   2017s] |    65.63%|        0|   0.100|   0.000|   0:00:01.0| 3005.6M|
[12/06 23:11:19   2024s] |    65.62%|       50|   0.100|   0.000|   0:00:02.0| 3009.6M|
[12/06 23:11:20   2025s] |    65.62%|        1|   0.100|   0.000|   0:00:01.0| 3009.6M|
[12/06 23:11:21   2028s] |    65.62%|       10|   0.100|   0.000|   0:00:01.0| 3009.6M|
[12/06 23:11:21   2029s] |    65.62%|        0|   0.100|   0.000|   0:00:00.0| 3009.6M|
[12/06 23:11:21   2029s] #optDebug: <stH: 2.8800 MiSeL: 31.1270>
[12/06 23:11:22   2029s] |    65.62%|        0|   0.100|   0.000|   0:00:01.0| 3009.6M|
[12/06 23:11:22   2029s] +----------+---------+--------+--------+------------+--------+
[12/06 23:11:22   2029s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 65.62
[12/06 23:11:22   2029s] 
[12/06 23:11:22   2029s] ** Summary: Restruct = 1 Buffer Deletion = 49 Declone = 2 Resize = 8 **
[12/06 23:11:22   2029s] --------------------------------------------------------------
[12/06 23:11:22   2029s] |                                   | Total     | Sequential |
[12/06 23:11:22   2029s] --------------------------------------------------------------
[12/06 23:11:22   2029s] | Num insts resized                 |       8  |       0    |
[12/06 23:11:22   2029s] | Num insts undone                  |       2  |       0    |
[12/06 23:11:22   2029s] | Num insts Downsized               |       8  |       0    |
[12/06 23:11:22   2029s] | Num insts Samesized               |       0  |       0    |
[12/06 23:11:22   2029s] | Num insts Upsized                 |       0  |       0    |
[12/06 23:11:22   2029s] | Num multiple commits+uncommits    |       0  |       -    |
[12/06 23:11:22   2029s] --------------------------------------------------------------
[12/06 23:11:22   2029s] **** Begin NDR-Layer Usage Statistics ****
[12/06 23:11:22   2029s] Layer 3 has 275 constrained nets 
[12/06 23:11:22   2029s] **** End NDR-Layer Usage Statistics ****
[12/06 23:11:22   2029s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:20.8) (real = 0:00:10.0) **
[12/06 23:11:22   2030s] OPERPROF: Starting DPlace-Init at level 1, MEM:3009.6M
[12/06 23:11:22   2030s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3009.6M
[12/06 23:11:22   2030s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3009.6M
[12/06 23:11:22   2030s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.081, MEM:3009.6M
[12/06 23:11:22   2030s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.081, MEM:3009.6M
[12/06 23:11:22   2030s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.198, MEM:3009.6M
[12/06 23:11:22   2030s] OPERPROF: Starting RefinePlace at level 1, MEM:3009.6M
[12/06 23:11:22   2030s] *** Starting refinePlace (0:33:51 mem=3009.6M) ***
[12/06 23:11:22   2030s] Total net bbox length = 4.463e+06 (2.304e+06 2.160e+06) (ext = 2.342e+04)
[12/06 23:11:22   2031s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:11:22   2031s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:11:22   2031s] Starting refinePlace ...
[12/06 23:11:24   2032s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:11:24   2032s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=3009.6MB) @(0:33:51 - 0:33:52).
[12/06 23:11:24   2032s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:11:24   2032s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 3009.6MB
[12/06 23:11:24   2032s] Statistics of distance of Instance movement in refine placement:
[12/06 23:11:24   2032s]   maximum (X+Y) =         0.00 um
[12/06 23:11:24   2032s]   mean    (X+Y) =         0.00 um
[12/06 23:11:24   2032s] Summary Report:
[12/06 23:11:24   2032s] Instances move: 0 (out of 80397 movable)
[12/06 23:11:24   2032s] Instances flipped: 0
[12/06 23:11:24   2032s] Mean displacement: 0.00 um
[12/06 23:11:24   2032s] Max displacement: 0.00 um 
[12/06 23:11:24   2032s] Total instances moved : 0
[12/06 23:11:24   2032s] Total net bbox length = 4.463e+06 (2.304e+06 2.160e+06) (ext = 2.342e+04)
[12/06 23:11:24   2032s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3009.6MB
[12/06 23:11:24   2032s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=3009.6MB) @(0:33:51 - 0:33:53).
[12/06 23:11:24   2032s] *** Finished refinePlace (0:33:53 mem=3009.6M) ***
[12/06 23:11:24   2032s] OPERPROF: Finished RefinePlace at level 1, CPU:1.750, REAL:1.756, MEM:3009.6M
[12/06 23:11:24   2033s] *** maximum move = 0.00 um ***
[12/06 23:11:24   2033s] *** Finished re-routing un-routed nets (3009.6M) ***
[12/06 23:11:24   2033s] OPERPROF: Starting DPlace-Init at level 1, MEM:3009.6M
[12/06 23:11:25   2033s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3009.6M
[12/06 23:11:25   2033s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3009.6M
[12/06 23:11:25   2034s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.077, MEM:3009.6M
[12/06 23:11:25   2034s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.078, MEM:3009.6M
[12/06 23:11:25   2034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.192, MEM:3009.6M
[12/06 23:11:25   2034s] 
[12/06 23:11:25   2034s] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=3009.6M) ***
[12/06 23:11:25   2034s] *** Finished Area Reclaim Optimization (cpu=0:00:26, real=0:00:13, mem=2603.52M, totSessionCpu=0:33:55).
[12/06 23:11:26   2035s] ### Creating LA Mngr. totSessionCpu=0:33:56 mem=2608.6M
[12/06 23:11:26   2035s] ### Creating LA Mngr, finished. totSessionCpu=0:33:56 mem=2608.6M
[12/06 23:11:26   2035s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:11:26   2035s] [PSP]     Started earlyGlobalRoute kernel
[12/06 23:11:26   2035s] [PSP]     Initial Peak syMemory usage = 2608.6 MB
[12/06 23:11:26   2035s] (I)       Reading DB...
[12/06 23:11:26   2036s] (I)       before initializing RouteDB syMemory usage = 2687.6 MB
[12/06 23:11:26   2036s] (I)       congestionReportName   : 
[12/06 23:11:26   2036s] (I)       layerRangeFor2DCongestion : 
[12/06 23:11:26   2036s] (I)       buildTerm2TermWires    : 1
[12/06 23:11:26   2036s] (I)       doTrackAssignment      : 1
[12/06 23:11:26   2036s] (I)       dumpBookshelfFiles     : 0
[12/06 23:11:26   2036s] (I)       numThreads             : 4
[12/06 23:11:26   2036s] (I)       bufferingAwareRouting  : false
[12/06 23:11:26   2036s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:11:26   2036s] (I)       honorPin               : false
[12/06 23:11:26   2036s] (I)       honorPinGuide          : true
[12/06 23:11:26   2036s] (I)       honorPartition         : false
[12/06 23:11:26   2036s] (I)       allowPartitionCrossover: false
[12/06 23:11:26   2036s] (I)       honorSingleEntry       : true
[12/06 23:11:26   2036s] (I)       honorSingleEntryStrong : true
[12/06 23:11:26   2036s] (I)       handleViaSpacingRule   : false
[12/06 23:11:26   2036s] (I)       handleEolSpacingRule   : false
[12/06 23:11:26   2036s] (I)       PDConstraint           : none
[12/06 23:11:26   2036s] (I)       expBetterNDRHandling   : false
[12/06 23:11:26   2036s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:11:26   2036s] (I)       routingEffortLevel     : 3
[12/06 23:11:26   2036s] (I)       effortLevel            : standard
[12/06 23:11:26   2036s] [NR-eGR] minRouteLayer          : 2
[12/06 23:11:26   2036s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:11:26   2036s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:11:26   2036s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:11:26   2036s] (I)       numRowsPerGCell        : 1
[12/06 23:11:26   2036s] (I)       speedUpLargeDesign     : 0
[12/06 23:11:26   2036s] (I)       multiThreadingTA       : 1
[12/06 23:11:26   2036s] (I)       blkAwareLayerSwitching : 1
[12/06 23:11:26   2036s] (I)       optimizationMode       : false
[12/06 23:11:26   2036s] (I)       routeSecondPG          : false
[12/06 23:11:26   2036s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:11:26   2036s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:11:26   2036s] (I)       punchThroughDistance   : 500.00
[12/06 23:11:26   2036s] (I)       scenicBound            : 1.15
[12/06 23:11:26   2036s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:11:26   2036s] (I)       source-to-sink ratio   : 0.00
[12/06 23:11:26   2036s] (I)       targetCongestionRatioH : 1.00
[12/06 23:11:26   2036s] (I)       targetCongestionRatioV : 1.00
[12/06 23:11:26   2036s] (I)       layerCongestionRatio   : 0.70
[12/06 23:11:26   2036s] (I)       m1CongestionRatio      : 0.10
[12/06 23:11:26   2036s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:11:26   2036s] (I)       localRouteEffort       : 1.00
[12/06 23:11:26   2036s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:11:26   2036s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:11:26   2036s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:11:26   2036s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:11:26   2036s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:11:26   2036s] (I)       routeVias              : 
[12/06 23:11:26   2036s] (I)       readTROption           : true
[12/06 23:11:26   2036s] (I)       extraSpacingFactor     : 1.00
[12/06 23:11:26   2036s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:11:26   2036s] (I)       routeSelectedNetsOnly  : false
[12/06 23:11:26   2036s] (I)       clkNetUseMaxDemand     : false
[12/06 23:11:26   2036s] (I)       extraDemandForClocks   : 0
[12/06 23:11:26   2036s] (I)       steinerRemoveLayers    : false
[12/06 23:11:26   2036s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:11:26   2036s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:11:26   2036s] (I)       similarTopologyRoutingFast : false
[12/06 23:11:26   2036s] (I)       spanningTreeRefinement : false
[12/06 23:11:26   2036s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:11:26   2036s] (I)       starting read tracks
[12/06 23:11:26   2036s] (I)       build grid graph
[12/06 23:11:26   2036s] (I)       build grid graph start
[12/06 23:11:26   2036s] [NR-eGR] Layer1 has no routable track
[12/06 23:11:26   2036s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:11:26   2036s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:11:26   2036s] (I)       build grid graph end
[12/06 23:11:26   2036s] (I)       numViaLayers=9
[12/06 23:11:26   2036s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:11:26   2036s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:11:26   2036s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:11:26   2036s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:11:26   2036s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:11:26   2036s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:11:26   2036s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:11:26   2036s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:11:26   2036s] (I)       end build via table
[12/06 23:11:26   2036s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:11:26   2036s] [NR-eGR] numPreroutedNet = 275  numPreroutedWires = 99580
[12/06 23:11:26   2036s] (I)       readDataFromPlaceDB
[12/06 23:11:26   2036s] (I)       Read net information..
[12/06 23:11:26   2036s] [NR-eGR] Read numTotalNets=81494  numIgnoredNets=275
[12/06 23:11:26   2036s] (I)       Read testcase time = 0.030 seconds
[12/06 23:11:26   2036s] 
[12/06 23:11:26   2036s] (I)       read default dcut vias
[12/06 23:11:26   2036s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:11:26   2036s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:11:26   2036s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:11:26   2036s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:11:26   2036s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:11:26   2036s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:11:26   2036s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:11:26   2036s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:11:26   2036s] (I)       build grid graph start
[12/06 23:11:26   2036s] (I)       build grid graph end
[12/06 23:11:26   2036s] (I)       Model blockage into capacity
[12/06 23:11:26   2036s] (I)       Read numBlocks=509010  numPreroutedWires=99580  numCapScreens=0
[12/06 23:11:27   2036s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:11:27   2036s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:11:27   2036s] (I)       Modeling time = 0.150 seconds
[12/06 23:11:27   2036s] 
[12/06 23:11:27   2036s] (I)       Number of ignored nets = 275
[12/06 23:11:27   2036s] (I)       Number of fixed nets = 275.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:11:27   2036s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:11:27   2036s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:11:27   2036s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2700.7 MB
[12/06 23:11:27   2036s] (I)       Ndr track 0 does not exist
[12/06 23:11:27   2036s] (I)       Ndr track 0 does not exist
[12/06 23:11:27   2036s] (I)       Layer1  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer2  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer3  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer4  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer5  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer6  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer7  viaCost=200.00
[12/06 23:11:27   2036s] (I)       Layer8  viaCost=300.00
[12/06 23:11:27   2036s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:11:27   2036s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:11:27   2036s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:11:27   2036s] (I)       Site Width          :   320  (dbu)
[12/06 23:11:27   2036s] (I)       Row Height          :  2880  (dbu)
[12/06 23:11:27   2036s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:11:27   2036s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:11:27   2036s] (I)       grid                :   520   520     9
[12/06 23:11:27   2036s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:11:27   2036s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:11:27   2036s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:11:27   2036s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:11:27   2036s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:11:27   2036s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:11:27   2036s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:11:27   2036s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:11:27   2036s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:11:27   2036s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:11:27   2036s] (I)       --------------------------------------------------------
[12/06 23:11:27   2036s] 
[12/06 23:11:27   2036s] [NR-eGR] ============ Routing rule table ============
[12/06 23:11:27   2036s] [NR-eGR] Rule id 0. Nets 0 
[12/06 23:11:27   2036s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:11:27   2036s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:11:27   2036s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:11:27   2036s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:11:27   2036s] [NR-eGR] Rule id 1. Nets 81219 
[12/06 23:11:27   2036s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:11:27   2036s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:11:27   2036s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:11:27   2036s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:11:27   2036s] [NR-eGR] ========================================
[12/06 23:11:27   2036s] [NR-eGR] 
[12/06 23:11:27   2036s] (I)       After initializing earlyGlobalRoute syMemory usage = 2700.7 MB
[12/06 23:11:27   2036s] (I)       Loading and dumping file time : 0.76 seconds
[12/06 23:11:27   2036s] (I)       ============= Initialization =============
[12/06 23:11:27   2036s] (I)       totalPins=298083  totalGlobalPin=297482 (99.80%)
[12/06 23:11:27   2036s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 23:11:27   2036s] [NR-eGR] Layer group 1: route 81219 net(s) in layer range [2, 9]
[12/06 23:11:27   2036s] (I)       ============  Phase 1a Route ============
[12/06 23:11:27   2036s] (I)       Phase 1a runs 0.45 seconds
[12/06 23:11:27   2037s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=3
[12/06 23:11:27   2037s] (I)       Usage: 1944119 = (992277 H, 951842 V) = (11.84% H, 11.90% V) = (2.858e+06um H, 2.741e+06um V)
[12/06 23:11:27   2037s] (I)       
[12/06 23:11:27   2037s] (I)       ============  Phase 1b Route ============
[12/06 23:11:28   2037s] (I)       Phase 1b runs 0.18 seconds
[12/06 23:11:28   2037s] (I)       Usage: 1950661 = (996936 H, 953725 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:28   2037s] (I)       
[12/06 23:11:28   2037s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.90% V. EstWL: 5.617904e+06um
[12/06 23:11:28   2037s] (I)       ============  Phase 1c Route ============
[12/06 23:11:28   2037s] (I)       Level2 Grid: 104 x 104
[12/06 23:11:28   2037s] (I)       Phase 1c runs 0.06 seconds
[12/06 23:11:28   2037s] (I)       Usage: 1950679 = (996953 H, 953726 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:28   2037s] (I)       
[12/06 23:11:28   2037s] (I)       ============  Phase 1d Route ============
[12/06 23:11:28   2037s] (I)       Phase 1d runs 0.09 seconds
[12/06 23:11:28   2037s] (I)       Usage: 1950827 = (997045 H, 953782 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:28   2037s] (I)       
[12/06 23:11:28   2037s] (I)       ============  Phase 1e Route ============
[12/06 23:11:28   2037s] (I)       Phase 1e runs 0.03 seconds
[12/06 23:11:28   2037s] (I)       Usage: 1950827 = (997045 H, 953782 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:28   2037s] (I)       
[12/06 23:11:28   2037s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.81% V. EstWL: 5.618382e+06um
[12/06 23:11:28   2037s] [NR-eGR] 
[12/06 23:11:28   2037s] (I)       ============  Phase 1l Route ============
[12/06 23:11:28   2038s] (I)       Phase 1l runs 0.55 seconds
[12/06 23:11:28   2038s] (I)       
[12/06 23:11:28   2038s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:11:28   2038s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 23:11:28   2038s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 23:11:28   2038s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/06 23:11:28   2038s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:11:28   2038s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:28   2038s] [NR-eGR] Layer2   23407( 8.73%)    4214( 1.57%)     109( 0.04%)   (10.34%) 
[12/06 23:11:28   2038s] [NR-eGR] Layer3      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:28   2038s] [NR-eGR] Layer4    1808( 0.67%)      40( 0.01%)       1( 0.00%)   ( 0.69%) 
[12/06 23:11:28   2038s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:29   2038s] [NR-eGR] Layer6      95( 0.04%)       1( 0.00%)       0( 0.00%)   ( 0.04%) 
[12/06 23:11:29   2038s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:29   2038s] [NR-eGR] Layer8       6( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:29   2038s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:29   2038s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:11:29   2038s] [NR-eGR] Total    25327( 1.22%)    4255( 0.20%)     110( 0.01%)   ( 1.43%) 
[12/06 23:11:29   2038s] [NR-eGR] 
[12/06 23:11:29   2038s] (I)       Total Global Routing Runtime: 1.84 seconds
[12/06 23:11:29   2038s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 23:11:29   2038s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.39% V
[12/06 23:11:29   2038s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.65% V
[12/06 23:11:29   2038s] (I)       ============= track Assignment ============
[12/06 23:11:29   2038s] (I)       extract Global 3D Wires
[12/06 23:11:29   2038s] (I)       Extract Global WL : time=0.04
[12/06 23:11:29   2038s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:11:29   2038s] (I)       Initialization real time=0.00 seconds
[12/06 23:11:29   2038s] (I)       Run Multi-thread track assignment
[12/06 23:11:29   2040s] (I)       merging nets...
[12/06 23:11:29   2040s] (I)       merging nets done
[12/06 23:11:29   2040s] (I)       Kernel real time=0.54 seconds
[12/06 23:11:29   2040s] (I)       End Greedy Track Assignment
[12/06 23:11:30   2040s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:11:30   2040s] [NR-eGR] Layer1(M1)(F) length: 2.256000e+02um, number of vias: 323444
[12/06 23:11:30   2040s] [NR-eGR] Layer2(M2)(V) length: 6.056222e+05um, number of vias: 414189
[12/06 23:11:30   2040s] [NR-eGR] Layer3(M3)(H) length: 1.698318e+06um, number of vias: 151666
[12/06 23:11:30   2040s] [NR-eGR] Layer4(M4)(V) length: 1.066903e+06um, number of vias: 50194
[12/06 23:11:30   2040s] [NR-eGR] Layer5(M5)(H) length: 1.144735e+06um, number of vias: 39062
[12/06 23:11:30   2040s] [NR-eGR] Layer6(M6)(V) length: 9.547773e+05um, number of vias: 6125
[12/06 23:11:30   2040s] [NR-eGR] Layer7(M7)(H) length: 1.690917e+05um, number of vias: 4689
[12/06 23:11:30   2040s] [NR-eGR] Layer8(M8)(V) length: 2.948882e+05um, number of vias: 54
[12/06 23:11:30   2040s] [NR-eGR] Layer9(M9)(H) length: 2.286559e+03um, number of vias: 0
[12/06 23:11:30   2040s] [NR-eGR] Total length: 5.936847e+06um, number of vias: 989423
[12/06 23:11:30   2040s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:11:30   2040s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/06 23:11:30   2040s] [NR-eGR] --------------------------------------------------------------------------
[12/06 23:11:30   2041s] [NR-eGR] End Peak syMemory usage = 2674.9 MB
[12/06 23:11:30   2041s] [NR-eGR] Early Global Router Kernel+IO runtime : 6.32 seconds
[12/06 23:11:30   2041s] Extraction called for design 'NYQ' of instances=81693 and nets=81504 using extraction engine 'preRoute' .
[12/06 23:11:30   2041s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:11:30   2041s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:11:30   2041s] PreRoute RC Extraction called for design NYQ.
[12/06 23:11:30   2041s] RC Extraction called in multi-corner(3) mode.
[12/06 23:11:30   2041s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:11:30   2041s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:11:30   2041s] RCMode: PreRoute
[12/06 23:11:30   2041s]       RC Corner Indexes            0       1       2   
[12/06 23:11:30   2041s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:11:30   2041s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:11:30   2041s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:11:30   2041s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:11:30   2041s] Shrink Factor                : 1.00000
[12/06 23:11:30   2041s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:11:31   2042s] Updating RC grid for preRoute extraction ...
[12/06 23:11:31   2042s] Initializing multi-corner resistance tables ...
[12/06 23:11:31   2042s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2674.852M)
[12/06 23:11:34   2045s] Compute RC Scale Done ...
[12/06 23:11:34   2045s] [hotspot] +------------+---------------+---------------+
[12/06 23:11:34   2045s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:11:34   2045s] [hotspot] +------------+---------------+---------------+
[12/06 23:11:34   2045s] [hotspot] | normalized |          0.35 |          3.30 |
[12/06 23:11:34   2045s] [hotspot] +------------+---------------+---------------+
[12/06 23:11:34   2045s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 3.30 (area is in unit of 4 std-cell row bins)
[12/06 23:11:34   2045s] [hotspot] max/total 0.35/3.30, big hotspot (>10) total 0.00
[12/06 23:11:34   2045s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        0.87   |
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] [hotspot] |  2  |   693.76    48.64   924.16   186.88 |        0.69   |
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] [hotspot] |  3  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] [hotspot] |  4  |  1016.32     2.56  1154.56   140.80 |        0.17   |
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] [hotspot] |  5  |   140.80   325.12   232.96   417.28 |        0.17   |
[12/06 23:11:34   2045s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:34   2045s] Top 5 hotspots total area: 2.25
[12/06 23:11:34   2045s] #################################################################################
[12/06 23:11:34   2045s] # Design Stage: PreRoute
[12/06 23:11:34   2045s] # Design Name: NYQ
[12/06 23:11:34   2045s] # Design Mode: 90nm
[12/06 23:11:34   2045s] # Analysis Mode: MMMC OCV 
[12/06 23:11:34   2045s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:11:34   2045s] # Signoff Settings: SI Off 
[12/06 23:11:34   2045s] #################################################################################
[12/06 23:11:35   2048s] Topological Sorting (REAL = 0:00:00.0, MEM = 2672.8M, InitMEM = 2672.8M)
[12/06 23:11:35   2050s] Calculate early delays in OCV mode...
[12/06 23:11:35   2050s] Calculate late delays in OCV mode...
[12/06 23:11:36   2050s] Start delay calculation (fullDC) (4 T). (MEM=2672.84)
[12/06 23:11:36   2050s] End AAE Lib Interpolated Model. (MEM=2700.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:11:40   2063s] Total number of fetched objects 106329
[12/06 23:11:40   2064s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:11:40   2064s] End delay calculation. (MEM=2872.36 CPU=0:00:10.8 REAL=0:00:03.0)
[12/06 23:11:40   2064s] End delay calculation (fullDC). (MEM=2872.36 CPU=0:00:14.4 REAL=0:00:04.0)
[12/06 23:11:40   2064s] *** CDM Built up (cpu=0:00:19.2  real=0:00:06.0  mem= 2872.4M) ***
[12/06 23:11:41   2069s] Begin: GigaOpt postEco DRV Optimization
[12/06 23:11:41   2069s] Info: 275 nets with fixed/cover wires excluded.
[12/06 23:11:42   2069s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:11:42   2069s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:11:42   2069s] ### Creating PhyDesignMc. totSessionCpu=0:34:30 mem=2840.4M
[12/06 23:11:42   2069s] OPERPROF: Starting DPlace-Init at level 1, MEM:2840.4M
[12/06 23:11:42   2069s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2840.4M
[12/06 23:11:42   2069s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2840.4M
[12/06 23:11:42   2069s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2840.4M
[12/06 23:11:42   2069s] Core basic site is unit
[12/06 23:11:42   2069s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:11:42   2069s] Mark StBox On SiteArr starts
[12/06 23:11:42   2070s] Mark StBox On SiteArr ends
[12/06 23:11:42   2070s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.320, REAL:0.397, MEM:2872.4M
[12/06 23:11:42   2070s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.360, REAL:0.437, MEM:2872.4M
[12/06 23:11:42   2070s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.360, REAL:0.437, MEM:2872.4M
[12/06 23:11:42   2071s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:00.0, mem=2872.4MB).
[12/06 23:11:42   2071s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.480, REAL:0.567, MEM:2872.4M
[12/06 23:11:42   2071s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:31 mem=2872.4M
[12/06 23:11:43   2072s] 
[12/06 23:11:43   2072s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.7824} {7, 0.320, 0.6220} {8, 0.048, 0.3596} {9, 0.048, 0.3596} 
[12/06 23:11:43   2072s] ### Creating LA Mngr. totSessionCpu=0:34:32 mem=2872.4M
[12/06 23:11:43   2072s] ### Creating LA Mngr, finished. totSessionCpu=0:34:32 mem=2872.4M
[12/06 23:11:46   2078s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:11:46   2078s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 23:11:46   2078s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:11:46   2078s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 23:11:46   2078s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:11:46   2078s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 23:11:46   2079s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 23:11:46   2079s] Info: violation cost 5.744995 (cap = 0.000000, tran = 5.744995, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 23:11:46   2079s] |    19|   129|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|       0|       0|       0|  65.62|          |         |
[12/06 23:11:46   2080s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 23:11:46   2080s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 23:11:47   2080s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 23:11:47   2080s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|      19|       0|       1|  65.62| 0:00:01.0|  3115.4M|
[12/06 23:11:47   2080s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 23:11:47   2080s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 23:11:47   2080s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 23:11:47   2080s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.30|     0.00|       0|       0|       0|  65.62| 0:00:00.0|  3115.4M|
[12/06 23:11:47   2080s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:11:47   2080s] **** Begin NDR-Layer Usage Statistics ****
[12/06 23:11:47   2080s] Layer 3 has 275 constrained nets 
[12/06 23:11:47   2080s] **** End NDR-Layer Usage Statistics ****
[12/06 23:11:47   2080s] 
[12/06 23:11:47   2080s] *** Finish DRV Fixing (cpu=0:00:05.5 real=0:00:03.0 mem=3115.4M) ***
[12/06 23:11:47   2080s] 
[12/06 23:11:47   2081s] OPERPROF: Starting DPlace-Init at level 1, MEM:3115.4M
[12/06 23:11:47   2081s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3115.4M
[12/06 23:11:47   2081s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3115.4M
[12/06 23:11:47   2081s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.079, MEM:3115.4M
[12/06 23:11:47   2081s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.080, MEM:3115.4M
[12/06 23:11:47   2081s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.191, MEM:3115.4M
[12/06 23:11:47   2081s] OPERPROF: Starting RefinePlace at level 1, MEM:3115.4M
[12/06 23:11:47   2081s] *** Starting refinePlace (0:34:42 mem=3115.4M) ***
[12/06 23:11:47   2082s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.345e+04)
[12/06 23:11:48   2082s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:11:48   2082s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:11:48   2082s] Starting refinePlace ...
[12/06 23:11:49   2083s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:11:49   2083s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3115.4MB) @(0:34:42 - 0:34:44).
[12/06 23:11:49   2083s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:11:49   2083s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3115.4MB
[12/06 23:11:49   2083s] Statistics of distance of Instance movement in refine placement:
[12/06 23:11:49   2083s]   maximum (X+Y) =         0.00 um
[12/06 23:11:49   2083s]   mean    (X+Y) =         0.00 um
[12/06 23:11:49   2083s] Summary Report:
[12/06 23:11:49   2083s] Instances move: 0 (out of 80416 movable)
[12/06 23:11:49   2083s] Instances flipped: 0
[12/06 23:11:49   2083s] Mean displacement: 0.00 um
[12/06 23:11:49   2083s] Max displacement: 0.00 um 
[12/06 23:11:49   2083s] Total instances moved : 0
[12/06 23:11:49   2083s] Total net bbox length = 4.465e+06 (2.304e+06 2.161e+06) (ext = 2.345e+04)
[12/06 23:11:49   2083s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3115.4MB
[12/06 23:11:49   2083s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=3115.4MB) @(0:34:42 - 0:34:44).
[12/06 23:11:49   2083s] *** Finished refinePlace (0:34:44 mem=3115.4M) ***
[12/06 23:11:49   2083s] OPERPROF: Finished RefinePlace at level 1, CPU:1.710, REAL:1.720, MEM:3115.4M
[12/06 23:11:49   2084s] *** maximum move = 0.00 um ***
[12/06 23:11:49   2084s] *** Finished re-routing un-routed nets (3115.4M) ***
[12/06 23:11:50   2084s] OPERPROF: Starting DPlace-Init at level 1, MEM:3115.4M
[12/06 23:11:50   2084s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3115.4M
[12/06 23:11:50   2084s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3115.4M
[12/06 23:11:50   2084s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.078, MEM:3115.4M
[12/06 23:11:50   2084s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.078, MEM:3115.4M
[12/06 23:11:50   2084s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.193, MEM:3115.4M
[12/06 23:11:50   2084s] 
[12/06 23:11:50   2084s] *** Finish Physical Update (cpu=0:00:04.0 real=0:00:03.0 mem=3115.4M) ***
[12/06 23:11:50   2085s] End: GigaOpt postEco DRV Optimization
[12/06 23:11:50   2085s] **INFO: Flow update: Design timing is met.
[12/06 23:11:50   2085s] **INFO: Flow update: Design timing is met.
[12/06 23:11:50   2085s] **INFO: Flow update: Design timing is met.
[12/06 23:11:50   2085s] *** Steiner Routed Nets: 0.047%; Threshold: 100; Threshold for Hold: 100
[12/06 23:11:50   2085s] ### Creating LA Mngr. totSessionCpu=0:34:46 mem=3005.9M
[12/06 23:11:50   2085s] ### Creating LA Mngr, finished. totSessionCpu=0:34:46 mem=3005.9M
[12/06 23:11:50   2085s] Re-routed 0 nets
[12/06 23:11:50   2085s] #optDebug: fT-D <X 1 0 0 0>
[12/06 23:11:51   2085s] 
[12/06 23:11:51   2085s] Active setup views:
[12/06 23:11:51   2085s]  func_wc
[12/06 23:11:51   2085s]   Dominating endpoints: 0
[12/06 23:11:51   2085s]   Dominating TNS: -0.000
[12/06 23:11:51   2085s] 
[12/06 23:11:51   2085s] *** Enable all active views. ***
[12/06 23:11:51   2086s] Extraction called for design 'NYQ' of instances=81712 and nets=81523 using extraction engine 'preRoute' .
[12/06 23:11:51   2086s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:11:51   2086s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:11:51   2086s] PreRoute RC Extraction called for design NYQ.
[12/06 23:11:51   2086s] RC Extraction called in multi-corner(3) mode.
[12/06 23:11:51   2086s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:11:51   2086s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:11:51   2086s] RCMode: PreRoute
[12/06 23:11:51   2086s]       RC Corner Indexes            0       1       2   
[12/06 23:11:51   2086s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:11:51   2086s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:11:51   2086s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:11:51   2086s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:11:51   2086s] Shrink Factor                : 1.00000
[12/06 23:11:51   2086s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 23:11:51   2086s] Initializing multi-corner resistance tables ...
[12/06 23:11:52   2086s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2496.961M)
[12/06 23:11:52   2086s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:11:52   2086s] [PSP]     Started earlyGlobalRoute kernel
[12/06 23:11:52   2086s] [PSP]     Initial Peak syMemory usage = 2497.0 MB
[12/06 23:11:52   2086s] (I)       Reading DB...
[12/06 23:11:52   2087s] (I)       before initializing RouteDB syMemory usage = 2581.0 MB
[12/06 23:11:52   2087s] (I)       congestionReportName   : 
[12/06 23:11:52   2087s] (I)       layerRangeFor2DCongestion : 
[12/06 23:11:52   2087s] (I)       buildTerm2TermWires    : 0
[12/06 23:11:52   2087s] (I)       doTrackAssignment      : 1
[12/06 23:11:52   2087s] (I)       dumpBookshelfFiles     : 0
[12/06 23:11:52   2087s] (I)       numThreads             : 4
[12/06 23:11:52   2087s] (I)       bufferingAwareRouting  : false
[12/06 23:11:52   2087s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:11:52   2087s] (I)       honorPin               : false
[12/06 23:11:52   2087s] (I)       honorPinGuide          : true
[12/06 23:11:52   2087s] (I)       honorPartition         : false
[12/06 23:11:52   2087s] (I)       allowPartitionCrossover: false
[12/06 23:11:52   2087s] (I)       honorSingleEntry       : true
[12/06 23:11:52   2087s] (I)       honorSingleEntryStrong : true
[12/06 23:11:52   2087s] (I)       handleViaSpacingRule   : false
[12/06 23:11:52   2087s] (I)       handleEolSpacingRule   : false
[12/06 23:11:52   2087s] (I)       PDConstraint           : none
[12/06 23:11:52   2087s] (I)       expBetterNDRHandling   : false
[12/06 23:11:52   2087s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:11:52   2087s] (I)       routingEffortLevel     : 3
[12/06 23:11:52   2087s] (I)       effortLevel            : standard
[12/06 23:11:52   2087s] [NR-eGR] minRouteLayer          : 2
[12/06 23:11:52   2087s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:11:52   2087s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:11:52   2087s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:11:52   2087s] (I)       numRowsPerGCell        : 1
[12/06 23:11:52   2087s] (I)       speedUpLargeDesign     : 0
[12/06 23:11:52   2087s] (I)       multiThreadingTA       : 1
[12/06 23:11:52   2087s] (I)       blkAwareLayerSwitching : 1
[12/06 23:11:52   2087s] (I)       optimizationMode       : false
[12/06 23:11:52   2087s] (I)       routeSecondPG          : false
[12/06 23:11:52   2087s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:11:52   2087s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:11:52   2087s] (I)       punchThroughDistance   : 500.00
[12/06 23:11:52   2087s] (I)       scenicBound            : 1.15
[12/06 23:11:52   2087s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:11:52   2087s] (I)       source-to-sink ratio   : 0.00
[12/06 23:11:52   2087s] (I)       targetCongestionRatioH : 1.00
[12/06 23:11:52   2087s] (I)       targetCongestionRatioV : 1.00
[12/06 23:11:52   2087s] (I)       layerCongestionRatio   : 0.70
[12/06 23:11:52   2087s] (I)       m1CongestionRatio      : 0.10
[12/06 23:11:52   2087s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:11:52   2087s] (I)       localRouteEffort       : 1.00
[12/06 23:11:52   2087s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:11:52   2087s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:11:52   2087s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:11:52   2087s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:11:52   2087s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:11:52   2087s] (I)       routeVias              : 
[12/06 23:11:52   2087s] (I)       readTROption           : true
[12/06 23:11:52   2087s] (I)       extraSpacingFactor     : 1.00
[12/06 23:11:52   2087s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:11:52   2087s] (I)       routeSelectedNetsOnly  : false
[12/06 23:11:52   2087s] (I)       clkNetUseMaxDemand     : false
[12/06 23:11:52   2087s] (I)       extraDemandForClocks   : 0
[12/06 23:11:52   2087s] (I)       steinerRemoveLayers    : false
[12/06 23:11:52   2087s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:11:52   2087s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:11:52   2087s] (I)       similarTopologyRoutingFast : false
[12/06 23:11:52   2087s] (I)       spanningTreeRefinement : false
[12/06 23:11:52   2087s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:11:52   2087s] (I)       starting read tracks
[12/06 23:11:52   2087s] (I)       build grid graph
[12/06 23:11:52   2087s] (I)       build grid graph start
[12/06 23:11:52   2087s] [NR-eGR] Layer1 has no routable track
[12/06 23:11:52   2087s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:11:52   2087s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:11:52   2087s] (I)       build grid graph end
[12/06 23:11:52   2087s] (I)       numViaLayers=9
[12/06 23:11:52   2087s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:11:52   2087s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:11:52   2087s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:11:52   2087s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:11:52   2087s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:11:52   2087s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:11:52   2087s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:11:52   2087s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:11:52   2087s] (I)       end build via table
[12/06 23:11:52   2087s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:11:52   2087s] [NR-eGR] numPreroutedNet = 275  numPreroutedWires = 99580
[12/06 23:11:52   2087s] (I)       readDataFromPlaceDB
[12/06 23:11:52   2087s] (I)       Read net information..
[12/06 23:11:52   2087s] [NR-eGR] Read numTotalNets=81513  numIgnoredNets=275
[12/06 23:11:52   2087s] (I)       Read testcase time = 0.020 seconds
[12/06 23:11:52   2087s] 
[12/06 23:11:52   2087s] (I)       read default dcut vias
[12/06 23:11:52   2087s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:11:52   2087s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:11:52   2087s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:11:52   2087s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:11:52   2087s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:11:52   2087s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:11:52   2087s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:11:52   2087s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:11:52   2087s] (I)       build grid graph start
[12/06 23:11:52   2087s] (I)       build grid graph end
[12/06 23:11:52   2087s] (I)       Model blockage into capacity
[12/06 23:11:52   2087s] (I)       Read numBlocks=509010  numPreroutedWires=99580  numCapScreens=0
[12/06 23:11:53   2087s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:11:53   2087s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:11:53   2087s] (I)       Modeling time = 0.140 seconds
[12/06 23:11:53   2087s] 
[12/06 23:11:53   2087s] (I)       Number of ignored nets = 275
[12/06 23:11:53   2087s] (I)       Number of fixed nets = 275.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:11:53   2087s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:11:53   2087s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:11:53   2087s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2594.0 MB
[12/06 23:11:53   2087s] (I)       Ndr track 0 does not exist
[12/06 23:11:53   2087s] (I)       Ndr track 0 does not exist
[12/06 23:11:53   2087s] (I)       Layer1  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer2  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer3  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer4  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer5  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer6  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer7  viaCost=200.00
[12/06 23:11:53   2087s] (I)       Layer8  viaCost=300.00
[12/06 23:11:53   2087s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:11:53   2087s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:11:53   2087s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:11:53   2087s] (I)       Site Width          :   320  (dbu)
[12/06 23:11:53   2087s] (I)       Row Height          :  2880  (dbu)
[12/06 23:11:53   2087s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:11:53   2087s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:11:53   2087s] (I)       grid                :   520   520     9
[12/06 23:11:53   2087s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:11:53   2087s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:11:53   2087s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:11:53   2087s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:11:53   2087s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:11:53   2087s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:11:53   2087s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:11:53   2087s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:11:53   2087s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:11:53   2087s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:11:53   2087s] (I)       --------------------------------------------------------
[12/06 23:11:53   2087s] 
[12/06 23:11:53   2087s] [NR-eGR] ============ Routing rule table ============
[12/06 23:11:53   2087s] [NR-eGR] Rule id 0. Nets 81238 
[12/06 23:11:53   2087s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:11:53   2087s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:11:53   2087s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:11:53   2087s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:11:53   2087s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:11:53   2087s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:11:53   2087s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:11:53   2087s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:11:53   2087s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:11:53   2087s] [NR-eGR] ========================================
[12/06 23:11:53   2087s] [NR-eGR] 
[12/06 23:11:53   2087s] (I)       After initializing earlyGlobalRoute syMemory usage = 2594.0 MB
[12/06 23:11:53   2087s] (I)       Loading and dumping file time : 0.77 seconds
[12/06 23:11:53   2087s] (I)       ============= Initialization =============
[12/06 23:11:53   2087s] (I)       totalPins=298121  totalGlobalPin=297520 (99.80%)
[12/06 23:11:53   2087s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 23:11:53   2087s] [NR-eGR] Layer group 1: route 81238 net(s) in layer range [2, 9]
[12/06 23:11:53   2087s] (I)       ============  Phase 1a Route ============
[12/06 23:11:53   2088s] (I)       Phase 1a runs 0.45 seconds
[12/06 23:11:53   2088s] (I)       blkAvoiding Routing :  time=0.05  numBlkSegs=3
[12/06 23:11:53   2088s] (I)       Usage: 1944136 = (992285 H, 951851 V) = (11.84% H, 11.90% V) = (2.858e+06um H, 2.741e+06um V)
[12/06 23:11:53   2088s] (I)       
[12/06 23:11:53   2088s] (I)       ============  Phase 1b Route ============
[12/06 23:11:53   2088s] (I)       Phase 1b runs 0.17 seconds
[12/06 23:11:53   2088s] (I)       Usage: 1950679 = (996947 H, 953732 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:53   2088s] (I)       
[12/06 23:11:53   2088s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.90% V. EstWL: 5.617956e+06um
[12/06 23:11:53   2088s] (I)       ============  Phase 1c Route ============
[12/06 23:11:53   2088s] (I)       Level2 Grid: 104 x 104
[12/06 23:11:54   2088s] (I)       Phase 1c runs 0.06 seconds
[12/06 23:11:54   2088s] (I)       Usage: 1950682 = (996949 H, 953733 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:54   2088s] (I)       
[12/06 23:11:54   2088s] (I)       ============  Phase 1d Route ============
[12/06 23:11:54   2088s] (I)       Phase 1d runs 0.08 seconds
[12/06 23:11:54   2088s] (I)       Usage: 1950815 = (997031 H, 953784 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:54   2088s] (I)       
[12/06 23:11:54   2088s] (I)       ============  Phase 1e Route ============
[12/06 23:11:54   2088s] (I)       Phase 1e runs 0.03 seconds
[12/06 23:11:54   2088s] (I)       Usage: 1950815 = (997031 H, 953784 V) = (11.90% H, 11.93% V) = (2.871e+06um H, 2.747e+06um V)
[12/06 23:11:54   2088s] (I)       
[12/06 23:11:54   2088s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.81% V. EstWL: 5.618347e+06um
[12/06 23:11:54   2088s] [NR-eGR] 
[12/06 23:11:54   2088s] (I)       ============  Phase 1l Route ============
[12/06 23:11:54   2089s] (I)       Phase 1l runs 0.55 seconds
[12/06 23:11:54   2089s] (I)       
[12/06 23:11:54   2089s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:11:54   2089s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 23:11:54   2089s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 23:11:54   2089s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/06 23:11:54   2089s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:11:54   2089s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer2   23408( 8.73%)    4217( 1.57%)     111( 0.04%)   (10.35%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer3      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer4    1815( 0.68%)      39( 0.01%)       1( 0.00%)   ( 0.69%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer6      98( 0.04%)       1( 0.00%)       0( 0.00%)   ( 0.04%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer8       7( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:54   2089s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:11:54   2089s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:11:54   2089s] [NR-eGR] Total    25339( 1.22%)    4257( 0.20%)     112( 0.01%)   ( 1.43%) 
[12/06 23:11:54   2089s] [NR-eGR] 
[12/06 23:11:54   2089s] (I)       Total Global Routing Runtime: 1.81 seconds
[12/06 23:11:54   2089s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 23:11:54   2089s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.38% V
[12/06 23:11:54   2089s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.65% V
[12/06 23:11:54   2089s] [NR-eGR] End Peak syMemory usage = 2594.0 MB
[12/06 23:11:54   2089s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.63 seconds
[12/06 23:11:54   2089s] [hotspot] +------------+---------------+---------------+
[12/06 23:11:54   2089s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:11:54   2089s] [hotspot] +------------+---------------+---------------+
[12/06 23:11:54   2089s] [hotspot] | normalized |          0.35 |          3.12 |
[12/06 23:11:54   2089s] [hotspot] +------------+---------------+---------------+
[12/06 23:11:54   2089s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 3.12 (area is in unit of 4 std-cell row bins)
[12/06 23:11:54   2089s] [hotspot] max/total 0.35/3.12, big hotspot (>10) total 0.00
[12/06 23:11:54   2089s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        0.87   |
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] [hotspot] |  2  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] [hotspot] |  3  |   693.76    48.64   924.16   186.88 |        0.52   |
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] [hotspot] |  4  |  1016.32     2.56  1154.56   140.80 |        0.17   |
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] [hotspot] |  5  |   140.80   325.12   232.96   417.28 |        0.17   |
[12/06 23:11:54   2089s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:11:54   2089s] Top 5 hotspots total area: 2.08
[12/06 23:11:55   2089s] #################################################################################
[12/06 23:11:55   2089s] # Design Stage: PreRoute
[12/06 23:11:55   2089s] # Design Name: NYQ
[12/06 23:11:55   2089s] # Design Mode: 90nm
[12/06 23:11:55   2089s] # Analysis Mode: MMMC OCV 
[12/06 23:11:55   2089s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:11:55   2089s] # Signoff Settings: SI Off 
[12/06 23:11:55   2089s] #################################################################################
[12/06 23:11:56   2093s] Topological Sorting (REAL = 0:00:00.0, MEM = 2592.0M, InitMEM = 2592.0M)
[12/06 23:11:56   2094s] Calculate early delays in OCV mode...
[12/06 23:11:56   2094s] Calculate late delays in OCV mode...
[12/06 23:11:56   2094s] Start delay calculation (fullDC) (4 T). (MEM=2591.98)
[12/06 23:11:57   2095s] End AAE Lib Interpolated Model. (MEM=2619.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:12:00   2108s] Total number of fetched objects 106348
[12/06 23:12:00   2108s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:12:00   2108s] End delay calculation. (MEM=2843.8 CPU=0:00:10.6 REAL=0:00:02.0)
[12/06 23:12:00   2108s] End delay calculation (fullDC). (MEM=2843.8 CPU=0:00:14.1 REAL=0:00:04.0)
[12/06 23:12:00   2108s] *** CDM Built up (cpu=0:00:19.0  real=0:00:05.0  mem= 2843.8M) ***
[12/06 23:12:02   2113s] *** Done Building Timing Graph (cpu=0:00:23.6 real=0:00:08.0 totSessionCpu=0:35:13 mem=2811.8M)
[12/06 23:12:02   2113s] Reported timing to dir reports/02_timedesign_ccopt
[12/06 23:12:02   2113s] **optDesign ... cpu = 0:02:58, real = 0:01:21, mem = 1988.0M, totSessionCpu=0:35:13 **
[12/06 23:12:02   2113s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2568.4M
[12/06 23:12:02   2113s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2568.4M
[12/06 23:12:02   2113s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.058, MEM:2568.4M
[12/06 23:12:02   2113s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.058, MEM:2568.4M
[12/06 23:12:09   2120s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.819  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.622%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:05, real = 0:01:28, mem = 1982.6M, totSessionCpu=0:35:20 **
[12/06 23:12:09   2120s] Deleting Cell Server ...
[12/06 23:12:09   2120s] Deleting Lib Analyzer.
[12/06 23:12:09   2120s] *** Finished optDesign ***
[12/06 23:12:09   2120s] 
[12/06 23:12:09   2120s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:23 real=  0:02:01)
[12/06 23:12:09   2120s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:26.6 real=0:00:13.6)
[12/06 23:12:09   2120s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:40.4 real=0:00:16.7)
[12/06 23:12:09   2120s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:12:09   2120s] Info: Destroy the CCOpt slew target map.
[12/06 23:12:09   2120s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 23:12:09   2120s] Set place::cacheFPlanSiteMark to 0
[12/06 23:12:09   2120s] 
[12/06 23:12:09   2120s] *** Summary of all messages that are not suppressed in this session:
[12/06 23:12:09   2120s] Severity  ID               Count  Summary                                  
[12/06 23:12:09   2120s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[12/06 23:12:09   2120s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/06 23:12:09   2120s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/06 23:12:09   2120s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 23:12:09   2120s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 23:12:09   2120s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/06 23:12:09   2120s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[12/06 23:12:09   2120s] *** Message Summary: 29 warning(s), 0 error(s)
[12/06 23:12:09   2120s] 
[12/06 23:12:09   2120s] #% End ccopt_design (date=12/06 23:12:09, total cpu=0:07:16, real=0:04:00, peak res=2165.9M, current mem=1982.7M)
[12/06 23:12:09   2120s] <CMD> report_ccopt_clock_trees -filename reports/clock_trees.rpt
[12/06 23:12:09   2120s] End AAE Lib Interpolated Model. (MEM=2576.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:12:13   2124s] <CMD> report_ccopt_skew_groups -filename reports/skew_groups.rpt
[12/06 23:12:14   2125s] End AAE Lib Interpolated Model. (MEM=2633.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:12:22   2133s] <CMD> timeDesign -postCTS -expandedViews -outDir reports/03_timedesign_postcts
[12/06 23:12:22   2133s] *** Enable all active views. ***
[12/06 23:12:22   2133s] Start to check current routing status for nets...
[12/06 23:12:23   2134s] All nets are already routed correctly.
[12/06 23:12:23   2134s] End to check current routing status for nets (mem=2462.1M)
[12/06 23:12:23   2134s] Effort level <high> specified for reg2reg path_group
[12/06 23:12:25   2138s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2506.1M
[12/06 23:12:25   2138s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2506.1M
[12/06 23:12:25   2138s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2506.1M
[12/06 23:12:25   2139s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.930, REAL:0.289, MEM:2530.1M
[12/06 23:12:25   2139s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.960, REAL:0.320, MEM:2530.1M
[12/06 23:12:25   2139s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.960, REAL:0.320, MEM:2530.1M
[12/06 23:12:25   2140s] #################################################################################
[12/06 23:12:25   2140s] # Design Stage: PreRoute
[12/06 23:12:25   2140s] # Design Name: NYQ
[12/06 23:12:25   2140s] # Design Mode: 90nm
[12/06 23:12:25   2140s] # Analysis Mode: MMMC OCV 
[12/06 23:12:25   2140s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:12:25   2140s] # Signoff Settings: SI Off 
[12/06 23:12:25   2140s] #################################################################################
[12/06 23:12:25   2140s] Topological Sorting (REAL = 0:00:00.0, MEM = 2541.5M, InitMEM = 2528.1M)
[12/06 23:12:25   2140s] Calculate early delays in OCV mode...
[12/06 23:12:25   2140s] Calculate late delays in OCV mode...
[12/06 23:12:26   2140s] Calculate early delays in OCV mode...
[12/06 23:12:26   2140s] Calculate late delays in OCV mode...
[12/06 23:12:26   2140s] Calculate early delays in OCV mode...
[12/06 23:12:26   2140s] Calculate late delays in OCV mode...
[12/06 23:12:26   2140s] Start delay calculation (fullDC) (4 T). (MEM=2541.52)
[12/06 23:12:26   2141s] End AAE Lib Interpolated Model. (MEM=2569.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:12:32   2162s] Total number of fetched objects 106348
[12/06 23:12:34   2172s] Total number of fetched objects 106348
[12/06 23:12:34   2173s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/06 23:12:35   2174s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/06 23:12:35   2174s] End delay calculation. (MEM=2836.42 CPU=0:00:24.6 REAL=0:00:07.0)
[12/06 23:12:35   2174s] End delay calculation (fullDC). (MEM=2836.42 CPU=0:00:33.3 REAL=0:00:09.0)
[12/06 23:12:35   2174s] *** CDM Built up (cpu=0:00:34.2  real=0:00:10.0  mem= 2836.4M) ***
[12/06 23:12:36   2180s] *** Done Building Timing Graph (cpu=0:00:40.3 real=0:00:11.0 totSessionCpu=0:36:20 mem=2804.4M)
[12/06 23:12:51   2201s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.819  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.302  | 45.302  | 54.819  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.699  | 70.699  | 73.396  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.302 | 285.302 | 294.819 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.622%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
Reported timing to dir reports/03_timedesign_postcts
[12/06 23:12:52   2201s] Total CPU time: 68.26 sec
[12/06 23:12:52   2201s] Total Real time: 30.0 sec
[12/06 23:12:52   2201s] Total Memory Usage: 2561.222656 Mbytes
[12/06 23:12:52   2201s] <CMD> timeDesign -hold -postCTS -expandedViews -outDir reports/03_timedesign_postcts
[12/06 23:12:53   2204s] Start to check current routing status for nets...
[12/06 23:12:54   2204s] All nets are already routed correctly.
[12/06 23:12:54   2204s] End to check current routing status for nets (mem=2467.3M)
[12/06 23:12:54   2204s] Effort level <high> specified for reg2reg path_group
[12/06 23:12:56   2208s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2504.9M
[12/06 23:12:56   2208s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2504.9M
[12/06 23:12:56   2208s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2504.9M
[12/06 23:12:56   2210s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.070, REAL:0.337, MEM:2528.9M
[12/06 23:12:56   2210s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.100, REAL:0.369, MEM:2528.9M
[12/06 23:12:56   2210s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.100, REAL:0.369, MEM:2528.9M
[12/06 23:12:56   2210s] #################################################################################
[12/06 23:12:56   2210s] # Design Stage: PreRoute
[12/06 23:12:56   2210s] # Design Name: NYQ
[12/06 23:12:56   2210s] # Design Mode: 90nm
[12/06 23:12:56   2210s] # Analysis Mode: MMMC OCV 
[12/06 23:12:56   2210s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:12:56   2210s] # Signoff Settings: SI Off 
[12/06 23:12:56   2210s] #################################################################################
[12/06 23:12:56   2210s] Topological Sorting (REAL = 0:00:00.0, MEM = 2540.4M, InitMEM = 2526.9M)
[12/06 23:12:56   2210s] Calculate late delays in OCV mode...
[12/06 23:12:57   2210s] Calculate early delays in OCV mode...
[12/06 23:12:57   2210s] Calculate late delays in OCV mode...
[12/06 23:12:57   2210s] Calculate early delays in OCV mode...
[12/06 23:12:57   2211s] Calculate late delays in OCV mode...
[12/06 23:12:57   2211s] Calculate early delays in OCV mode...
[12/06 23:12:57   2211s] Start delay calculation (fullDC) (4 T). (MEM=2540.38)
[12/06 23:12:57   2211s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:12:57   2211s] End AAE Lib Interpolated Model. (MEM=2568.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:13:02   2230s] Total number of fetched objects 106348
[12/06 23:13:05   2240s] Total number of fetched objects 106348
[12/06 23:13:07   2249s] Total number of fetched objects 106348
[12/06 23:13:07   2250s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:13:07   2251s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:13:08   2251s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/06 23:13:08   2251s] End delay calculation. (MEM=2816.21 CPU=0:00:31.2 REAL=0:00:08.0)
[12/06 23:13:08   2251s] End delay calculation (fullDC). (MEM=2816.21 CPU=0:00:40.6 REAL=0:00:11.0)
[12/06 23:13:08   2251s] *** CDM Built up (cpu=0:00:41.4  real=0:00:12.0  mem= 2816.2M) ***
[12/06 23:13:09   2257s] *** Done Building Timing Graph (cpu=0:00:47.1 real=0:00:13.0 totSessionCpu=0:37:37 mem=2784.2M)
[12/06 23:13:15   2269s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.082  |  0.100  | -2.082  |
|           TNS (ns):| -8700.8 |  0.000  | -8700.8 |
|    Violating Paths:|  19323  |    0    |  19323  |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_bc             | -0.412  |  0.100  | -0.412  |
|                    | -2116.8 |  0.000  | -2116.8 |
|                    |  18846  |    0    |  18846  |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_tc             | -0.598  |  0.211  | -0.598  |
|                    | -2120.0 |  0.000  | -2120.0 |
|                    |  14818  |    0    |  14818  |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_wc             | -2.082  |  0.897  | -2.082  |
|                    | -8607.1 |  0.000  | -8607.1 |
|                    |  15933  |    0    |  15933  |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

Density: 65.622%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
Reported timing to dir reports/03_timedesign_postcts
[12/06 23:13:16   2270s] Total CPU time: 68.78 sec
[12/06 23:13:16   2270s] Total Real time: 24.0 sec
[12/06 23:13:16   2270s] Total Memory Usage: 2473.949219 Mbytes
[12/06 23:13:16   2270s] <CMD> optDesign -postCTS -hold
[12/06 23:13:16   2270s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 23:13:16   2270s] GigaOpt running with 4 threads.
[12/06 23:13:16   2270s] Info: 4 threads available for lower-level modules during optimization.
[12/06 23:13:16   2270s] #spOpts: mergeVia=F 
[12/06 23:13:17   2270s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2473.9M
[12/06 23:13:17   2270s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2473.9M
[12/06 23:13:17   2270s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2473.9M
[12/06 23:13:17   2270s] Core basic site is unit
[12/06 23:13:17   2270s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:13:17   2270s] Mark StBox On SiteArr starts
[12/06 23:13:17   2271s] Mark StBox On SiteArr ends
[12/06 23:13:17   2271s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.740, REAL:0.259, MEM:2498.0M
[12/06 23:13:17   2271s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.770, REAL:0.292, MEM:2498.0M
[12/06 23:13:17   2271s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.770, REAL:0.292, MEM:2498.0M
[12/06 23:13:18   2275s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:13:18   2275s] Summary for sequential cells identification: 
[12/06 23:13:18   2275s]   Identified SBFF number: 42
[12/06 23:13:18   2275s]   Identified MBFF number: 0
[12/06 23:13:18   2275s]   Identified SB Latch number: 0
[12/06 23:13:18   2275s]   Identified MB Latch number: 0
[12/06 23:13:18   2275s]   Not identified SBFF number: 0
[12/06 23:13:18   2275s]   Not identified MBFF number: 0
[12/06 23:13:18   2275s]   Not identified SB Latch number: 0
[12/06 23:13:18   2275s]   Not identified MB Latch number: 0
[12/06 23:13:18   2275s]   Number of sequential cells which are not FFs: 14
[12/06 23:13:18   2275s] Creating Cell Server, finished. 
[12/06 23:13:18   2275s] 
[12/06 23:13:18   2275s] #spOpts: mergeVia=F 
[12/06 23:13:18   2275s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2544.6M
[12/06 23:13:18   2275s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2544.6M
[12/06 23:13:18   2275s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.050, MEM:2544.6M
[12/06 23:13:18   2275s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.050, MEM:2544.6M
[12/06 23:13:19   2275s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/06 23:13:19   2275s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/06 23:13:19   2275s] [GPS-MSV] Related mode (msv/opt) setting
[12/06 23:13:19   2275s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/06 23:13:19   2275s] OPERPROF: Starting DPlace-Init at level 1, MEM:2544.6M
[12/06 23:13:19   2275s] #spOpts: mergeVia=F 
[12/06 23:13:19   2275s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2544.6M
[12/06 23:13:19   2275s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2544.6M
[12/06 23:13:19   2275s] OPERPROF:       Starting CMU at level 4, MEM:2544.6M
[12/06 23:13:19   2275s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.008, MEM:2544.6M
[12/06 23:13:19   2275s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.058, MEM:2544.6M
[12/06 23:13:19   2275s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.058, MEM:2544.6M
[12/06 23:13:19   2275s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2544.6MB).
[12/06 23:13:19   2275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.175, MEM:2544.6M
[12/06 23:13:19   2275s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/06 23:13:19   2275s] 	Cell CGLNPRX2, site unit.
[12/06 23:13:19   2275s] 	Cell CGLNPRX8, site unit.
[12/06 23:13:19   2275s] 	Cell CGLNPSX16, site unit.
[12/06 23:13:19   2275s] 	Cell CGLNPSX2, site unit.
[12/06 23:13:19   2275s] 	Cell CGLNPSX4, site unit.
[12/06 23:13:19   2275s] 	Cell CGLNPSX8, site unit.
[12/06 23:13:19   2275s] 	Cell CGLPPRX2, site unit.
[12/06 23:13:19   2275s] 	Cell CGLPPRX8, site unit.
[12/06 23:13:19   2275s] 	Cell CGLPPSX16, site unit.
[12/06 23:13:19   2275s] 	Cell CGLPPSX2, site unit.
[12/06 23:13:19   2275s] 	Cell CGLPPSX4, site unit.
[12/06 23:13:19   2275s] 	Cell CGLPPSX8, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENCLX1, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENCLX2, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENCLX4, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENCLX8, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENX1, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENX2, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENX4, site unit.
[12/06 23:13:19   2275s] 	Cell LSDNENX8, site unit.
[12/06 23:13:19   2275s] 	...
[12/06 23:13:19   2275s] 	Reporting only the 20 first cells found...
[12/06 23:13:19   2275s] .
[12/06 23:13:19   2276s] 
[12/06 23:13:19   2276s] Creating Lib Analyzer ...
[12/06 23:13:19   2276s]  Visiting view : func_wc
[12/06 23:13:19   2276s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:13:19   2276s]  Visiting view : func_tc
[12/06 23:13:19   2276s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:13:19   2276s]  Visiting view : test_wc
[12/06 23:13:19   2276s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:13:19   2276s]  Visiting view : hold_bc
[12/06 23:13:19   2276s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:13:19   2276s]  Visiting view : hold_tc
[12/06 23:13:19   2276s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:13:19   2276s]  Visiting view : hold_wc
[12/06 23:13:19   2276s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:13:19   2276s]  Setting StdDelay to 51.80
[12/06 23:13:19   2276s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:13:19   2276s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:13:19   2276s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:13:19   2276s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:13:19   2276s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:13:19   2276s] 
[12/06 23:13:20   2277s] Creating Lib Analyzer, finished. 
[12/06 23:13:20   2277s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1940.9M, totSessionCpu=0:37:57 **
[12/06 23:13:20   2277s] *** optDesign -postCTS ***
[12/06 23:13:20   2277s] DRC Margin: user margin 0.0
[12/06 23:13:20   2277s] Hold Target Slack: user slack 0
[12/06 23:13:20   2277s] Setup Target Slack: user slack 0;
[12/06 23:13:20   2277s] setUsefulSkewMode -ecoRoute false
[12/06 23:13:20   2277s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2481.9M
[12/06 23:13:20   2277s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2481.9M
[12/06 23:13:20   2277s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.049, MEM:2481.9M
[12/06 23:13:20   2277s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.049, MEM:2481.9M
[12/06 23:13:20   2277s] Deleting Cell Server ...
[12/06 23:13:20   2277s] Deleting Lib Analyzer.
[12/06 23:13:20   2277s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:13:20   2277s] Summary for sequential cells identification: 
[12/06 23:13:20   2277s]   Identified SBFF number: 42
[12/06 23:13:20   2277s]   Identified MBFF number: 0
[12/06 23:13:20   2277s]   Identified SB Latch number: 0
[12/06 23:13:20   2277s]   Identified MB Latch number: 0
[12/06 23:13:20   2277s]   Not identified SBFF number: 0
[12/06 23:13:20   2277s]   Not identified MBFF number: 0
[12/06 23:13:20   2277s]   Not identified SB Latch number: 0
[12/06 23:13:20   2277s]   Not identified MB Latch number: 0
[12/06 23:13:20   2277s]   Number of sequential cells which are not FFs: 14
[12/06 23:13:20   2277s] Creating Cell Server, finished. 
[12/06 23:13:20   2277s] 
[12/06 23:13:20   2277s] Deleting Cell Server ...
[12/06 23:13:20   2277s] Start to check current routing status for nets...
[12/06 23:13:20   2277s] All nets are already routed correctly.
[12/06 23:13:20   2277s] End to check current routing status for nets (mem=2481.9M)
[12/06 23:13:20   2277s] *info: All cells identified as Buffer and Delay cells:
[12/06 23:13:20   2277s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/06 23:13:20   2277s] *info: ------------------------------------------------------------------
[12/06 23:13:20   2277s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/06 23:13:20   2277s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/06 23:13:20   2277s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:13:20   2277s] ### Creating PhyDesignMc. totSessionCpu=0:37:58 mem=2481.9M
[12/06 23:13:20   2277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2481.9M
[12/06 23:13:20   2277s] #spOpts: mergeVia=F 
[12/06 23:13:20   2277s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2481.9M
[12/06 23:13:20   2277s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2481.9M
[12/06 23:13:20   2277s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2481.9M
[12/06 23:13:20   2277s] Core basic site is unit
[12/06 23:13:21   2277s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:13:21   2277s] Mark StBox On SiteArr starts
[12/06 23:13:21   2278s] Mark StBox On SiteArr ends
[12/06 23:13:21   2278s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.130, REAL:0.348, MEM:2481.9M
[12/06 23:13:21   2278s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.160, REAL:0.387, MEM:2481.9M
[12/06 23:13:21   2278s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.160, REAL:0.387, MEM:2481.9M
[12/06 23:13:21   2278s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:01.0, mem=2481.9MB).
[12/06 23:13:21   2278s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.270, REAL:0.493, MEM:2481.9M
[12/06 23:13:21   2279s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:59 mem=2484.9M
[12/06 23:13:21   2279s] GigaOpt Hold Optimizer is used
[12/06 23:13:21   2279s] End AAE Lib Interpolated Model. (MEM=2490.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:13:21   2279s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:38:00 mem=2490.9M ***
[12/06 23:13:22   2280s] Effort level <high> specified for reg2reg path_group
[12/06 23:13:22   2281s] End AAE Lib Interpolated Model. (MEM=2491.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:13:22   2281s] **INFO: Starting Non-Blocking QThread
[12/06 23:13:22   2281s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[12/06 23:13:22   2281s] Non-Blocking console log file: /dev/null
[12/06 23:13:22   2281s] Multi-CPU acceleration using 2 CPU(s).
[12/06 23:13:22   2282s] Info: 2 threads available for lower-level modules during optimization.
[12/06 23:13:24   2283s] #################################################################################
[12/06 23:13:24   2283s] # Design Stage: PreRoute
[12/06 23:13:24   2283s] # Design Name: NYQ
[12/06 23:13:24   2283s] # Design Mode: 90nm
[12/06 23:13:24   2283s] # Analysis Mode: MMMC OCV 
[12/06 23:13:24   2283s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:13:24   2283s] # Signoff Settings: SI Off 
[12/06 23:13:24   2283s] #################################################################################
[12/06 23:13:24   2284s] Topological Sorting (REAL = 0:00:00.0, MEM = 2496.3M, InitMEM = 2482.9M)
[12/06 23:13:24   2284s] Calculate early delays in OCV mode...
[12/06 23:13:24   2284s] Calculate late delays in OCV mode...
[12/06 23:13:24   2284s] Start delay calculation (fullDC) (2 T). (MEM=2496.32)
[12/06 23:13:24   2284s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/06 23:13:24   2284s] End AAE Lib Interpolated Model. (MEM=2524.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:13:31   2297s] Total number of fetched objects 106348
[12/06 23:13:31   2298s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:13:31   2298s] End delay calculation. (MEM=2670.83 CPU=0:00:10.7 REAL=0:00:05.0)
[12/06 23:13:31   2298s] End delay calculation (fullDC). (MEM=2670.83 CPU=0:00:14.2 REAL=0:00:07.0)
[12/06 23:13:31   2298s] *** CDM Built up (cpu=0:00:14.9  real=0:00:07.0  mem= 2670.8M) ***
[12/06 23:13:34   2303s] *** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:11.0 totSessionCpu=0:38:23 mem=2638.8M)
[12/06 23:13:34   2303s] Done building cte setup timing graph (fixHold) cpu=0:00:23.4 real=0:00:13.0 totSessionCpu=0:38:23 mem=2638.8M ***
[12/06 23:13:37   2307s] *info: category slack lower bound [L 0.0] default
[12/06 23:13:37   2307s] *info: category slack lower bound [H 0.0] reg2reg 
[12/06 23:13:37   2307s] --------------------------------------------------- 
[12/06 23:13:37   2307s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/06 23:13:37   2307s] --------------------------------------------------- 
[12/06 23:13:37   2307s]          WNS    reg2regWNS
[12/06 23:13:37   2307s]    45.302 ns     45.302 ns
[12/06 23:13:37   2307s] --------------------------------------------------- 
[12/06 23:13:38   2308s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/06 23:13:22   2281s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[12/06 23:13:22   2281s] Multithreaded Timing Analysis is initialized with 2 threads
[12/06 23:13:22   2281s] 
[12/06 23:13:22   2281s] Info: 2 threads available for lower-level modules during optimization.
[12/06 23:13:22   2281s] #################################################################################
[12/06 23:13:22   2281s] # Design Stage: PreRoute
[12/06 23:13:22   2281s] # Design Name: NYQ
[12/06 23:13:22   2281s] # Design Mode: 90nm
[12/06 23:13:22   2281s] # Analysis Mode: MMMC OCV 
[12/06 23:13:22   2281s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:13:22   2281s] # Signoff Settings: SI Off 
[12/06 23:13:22   2281s] #################################################################################
[12/06 23:13:22   2281s] Topological Sorting (REAL = 0:00:01.0, MEM = 13.8M, InitMEM = 0.3M)
[12/06 23:13:22   2281s] Calculate late delays in OCV mode...
[12/06 23:13:22   2281s] Calculate early delays in OCV mode...
[12/06 23:13:22   2281s] Calculate late delays in OCV mode...
[12/06 23:13:22   2281s] Calculate early delays in OCV mode...
[12/06 23:13:22   2281s] Calculate late delays in OCV mode...
[12/06 23:13:22   2281s] Calculate early delays in OCV mode...
[12/06 23:13:22   2281s] Start delay calculation (fullDC) (2 T). (MEM=0)
[12/06 23:13:22   2281s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:13:22   2281s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:13:22   2281s] Total number of fetched objects 106348
[12/06 23:13:22   2281s] Total number of fetched objects 106348
[12/06 23:13:22   2281s] Total number of fetched objects 106348
[12/06 23:13:22   2281s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/06 23:13:22   2281s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:13:22   2281s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[12/06 23:13:22   2281s] End delay calculation. (MEM=0 CPU=0:00:30.4 REAL=0:00:15.0)
[12/06 23:13:22   2281s] End delay calculation (fullDC). (MEM=0 CPU=0:00:39.1 REAL=0:00:20.0)
[12/06 23:13:22   2281s] *** CDM Built up (cpu=0:00:40.2  real=0:00:21.0  mem= 0.0M) ***
[12/06 23:13:22   2281s] *** Done Building Timing Graph (cpu=0:00:46.1 real=0:00:24.0 totSessionCpu=0:00:50.6 mem=0.0M)
[12/06 23:13:22   2281s] 
[12/06 23:13:22   2281s] Views Dominance Info:
[12/06 23:13:22   2281s]  hold_wc
[12/06 23:13:22   2281s]   Dominating WNS: -2.0815ns
[12/06 23:13:22   2281s]   Dominating TNS: 8594.1078ns
[12/06 23:13:22   2281s]   Dominating nodes: 15671
[12/06 23:13:22   2281s]   Dominating failing nodes: 15522
[12/06 23:13:22   2281s]  hold_tc
[12/06 23:13:22   2281s]   Dominating WNS: 0.0811ns
[12/06 23:13:22   2281s]   Dominating TNS: 0.0000ns
[12/06 23:13:22   2281s]   Dominating nodes: 309
[12/06 23:13:22   2281s]   Dominating failing nodes: 0
[12/06 23:13:22   2281s]  hold_bc
[12/06 23:13:22   2281s]   Dominating WNS: -0.1485ns
[12/06 23:13:22   2281s]   Dominating TNS: 102.6268ns
[12/06 23:13:22   2281s]   Dominating nodes: 33304
[12/06 23:13:22   2281s]   Dominating failing nodes: 3726
[12/06 23:13:22   2281s] 
[12/06 23:13:22   2281s] Active hold views:
[12/06 23:13:22   2281s]  hold_bc
[12/06 23:13:22   2281s]   Dominating endpoints: 33304
[12/06 23:13:22   2281s]   Dominating TNS: -102.627
[12/06 23:13:22   2281s] 
[12/06 23:13:22   2281s]  hold_wc
[12/06 23:13:22   2281s]   Dominating endpoints: 15671
[12/06 23:13:22   2281s]   Dominating TNS: -8594.108
[12/06 23:13:22   2281s] 
[12/06 23:13:22   2281s] Done building cte hold timing graph (fixHold) cpu=0:00:53.0 real=0:00:30.0 totSessionCpu=0:00:53.1 mem=0.0M ***
[12/06 23:13:22   2281s] Done building hold timer [273559 node(s), 364634 edge(s), 2 view(s)] (fixHold) cpu=0:01:11 real=0:00:41.0 totSessionCpu=0:01:11 mem=170.5M ***
[12/06 23:13:22   2281s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:13:22   2281s] *** QThread HoldInit [finish] : cpu/real = 0:01:11.1/0:00:41.0 (1.7), mem = 170.5M
_______________________________________________________________________
[12/06 23:14:03   2377s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:14:04   2377s] Restoring autoHoldViews:  hold_bc hold_wc
[12/06 23:14:04   2377s] Restoring autoViewHoldTargetSlack: 0
[12/06 23:14:04   2378s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2654.8M
[12/06 23:14:04   2378s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2654.8M
[12/06 23:14:04   2378s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.056, MEM:2654.8M
[12/06 23:14:04   2378s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.057, MEM:2654.8M
[12/06 23:14:06   2379s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc hold_tc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.819  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.082  |  0.100  | -2.082  |
|           TNS (ns):| -8700.8 |  0.000  | -8700.8 |
|    Violating Paths:|  19323  |    0    |  19323  |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.622%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:14:06   2379s] Summary for sequential cells identification: 
[12/06 23:14:06   2379s]   Identified SBFF number: 42
[12/06 23:14:06   2379s]   Identified MBFF number: 0
[12/06 23:14:06   2379s]   Identified SB Latch number: 0
[12/06 23:14:06   2379s]   Identified MB Latch number: 0
[12/06 23:14:06   2379s]   Not identified SBFF number: 0
[12/06 23:14:06   2379s]   Not identified MBFF number: 0
[12/06 23:14:06   2379s]   Not identified SB Latch number: 0
[12/06 23:14:06   2379s]   Not identified MB Latch number: 0
[12/06 23:14:06   2379s]   Number of sequential cells which are not FFs: 14
[12/06 23:14:06   2379s] Creating Cell Server, finished. 
[12/06 23:14:06   2379s] 
[12/06 23:14:06   2379s] Deleting Cell Server ...
[12/06 23:14:06   2379s] 
[12/06 23:14:06   2379s] Creating Lib Analyzer ...
[12/06 23:14:06   2379s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:14:06   2379s] Summary for sequential cells identification: 
[12/06 23:14:06   2379s]   Identified SBFF number: 42
[12/06 23:14:06   2379s]   Identified MBFF number: 0
[12/06 23:14:06   2379s]   Identified SB Latch number: 0
[12/06 23:14:06   2379s]   Identified MB Latch number: 0
[12/06 23:14:06   2379s]   Not identified SBFF number: 0
[12/06 23:14:06   2379s]   Not identified MBFF number: 0
[12/06 23:14:06   2379s]   Not identified SB Latch number: 0
[12/06 23:14:06   2379s]   Not identified MB Latch number: 0
[12/06 23:14:06   2379s]   Number of sequential cells which are not FFs: 14
[12/06 23:14:06   2379s] Creating Cell Server, finished. 
[12/06 23:14:06   2379s] 
[12/06 23:14:06   2379s]  Visiting view : func_wc
[12/06 23:14:06   2379s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:14:06   2379s]  Visiting view : hold_bc
[12/06 23:14:06   2379s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:14:06   2379s]  Visiting view : hold_tc
[12/06 23:14:06   2379s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:14:06   2379s]  Visiting view : hold_wc
[12/06 23:14:06   2379s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:14:06   2379s]  Setting StdDelay to 51.80
[12/06 23:14:06   2379s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:14:06   2379s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:14:06   2379s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:14:06   2379s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:14:06   2379s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:14:06   2379s] 
[12/06 23:14:07   2380s] Creating Lib Analyzer, finished. 
[12/06 23:14:07   2380s] 
[12/06 23:14:07   2380s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/06 23:14:07   2380s] *Info: worst delay setup view: func_wc
[12/06 23:14:07   2380s] Footprint list for hold buffering (delay unit: ps)
[12/06 23:14:07   2380s] =================================================================
[12/06 23:14:07   2380s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/06 23:14:07   2380s] ------------------------------------------------------------------
[12/06 23:14:07   2380s] *Info:      150.0       1.07    6.0  21.70 NBUFFX2 (INP,Z)
[12/06 23:14:07   2380s] *Info:      222.6       1.03   11.0  11.75 NBUFFX4 (INP,Z)
[12/06 23:14:07   2380s] *Info:      207.2       1.03   16.0   6.49 NBUFFX8 (INP,Z)
[12/06 23:14:07   2380s] *Info:      825.4       1.01   16.0  24.39 DELLN1X2 (INP,Z)
[12/06 23:14:07   2380s] *Info:     1895.3       1.01   17.0  28.83 DELLN2X2 (INP,Z)
[12/06 23:14:07   2380s] *Info:     2769.5       1.00   24.0  26.74 DELLN3X2 (INP,Z)
[12/06 23:14:07   2380s] *Info:      208.0       1.02   29.0   3.75 NBUFFX16 (INP,Z)
[12/06 23:14:07   2380s] *Info:      398.5       1.00   60.0   2.24 NBUFFX32 (INP,Z)
[12/06 23:14:07   2380s] =================================================================
[12/06 23:14:09   2382s] **optDesign ... cpu = 0:01:45, real = 0:00:49, mem = 2121.1M, totSessionCpu=0:39:42 **
[12/06 23:14:09   2382s] ### Creating LA Mngr. totSessionCpu=0:39:43 mem=2665.2M
[12/06 23:14:09   2382s] ### Creating LA Mngr, finished. totSessionCpu=0:39:43 mem=2665.2M
[12/06 23:14:09   2382s] ### Creating LA Mngr. totSessionCpu=0:39:43 mem=2818.4M
[12/06 23:14:09   2382s] ### Creating LA Mngr, finished. totSessionCpu=0:39:43 mem=2818.4M
[12/06 23:14:09   2382s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/06 23:14:09   2382s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/06 23:14:09   2382s] *info: Run optDesign holdfix with 4 threads.
[12/06 23:14:09   2383s] Info: 275 nets with fixed/cover wires excluded.
[12/06 23:14:09   2383s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:14:10   2383s] --------------------------------------------------- 
[12/06 23:14:10   2383s]    Hold Timing Summary  - Initial 
[12/06 23:14:10   2383s] --------------------------------------------------- 
[12/06 23:14:10   2383s]  Target slack:       0.0000 ns
[12/06 23:14:10   2383s]  View: hold_bc 
[12/06 23:14:10   2383s]    WNS:      -0.4119
[12/06 23:14:10   2383s]    TNS:   -2116.7946
[12/06 23:14:10   2383s]    VP :        18843
[12/06 23:14:10   2383s]    Worst hold path end point: parameter_memory_reg_298__22_/RSTB 
[12/06 23:14:10   2383s]  View: hold_wc 
[12/06 23:14:10   2383s]    WNS:      -2.0815
[12/06 23:14:10   2383s]    TNS:   -8607.0984
[12/06 23:14:10   2383s]    VP :        15933
[12/06 23:14:10   2383s]    Worst hold path end point: parameter_memory_reg_330__2_/RSTB 
[12/06 23:14:10   2383s] --------------------------------------------------- 
[12/06 23:14:10   2383s]    Setup Timing Summary  - Initial 
[12/06 23:14:10   2383s] --------------------------------------------------- 
[12/06 23:14:10   2383s]  Target slack: 0.000 ns
[12/06 23:14:10   2383s]  View: func_wc 
[12/06 23:14:10   2383s]    WNS:      45.3020
[12/06 23:14:10   2383s]    TNS:       0.0000
[12/06 23:14:10   2383s]    VP :            0
[12/06 23:14:10   2383s]    Worst setup path end point:FF_3/Q_DO_reg_23_/D 
[12/06 23:14:10   2383s] --------------------------------------------------- 
[12/06 23:14:10   2383s] Info: Done creating the CCOpt slew target map.
[12/06 23:14:10   2383s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:14:10   2383s] ### Creating PhyDesignMc. totSessionCpu=0:39:44 mem=3125.5M
[12/06 23:14:10   2383s] OPERPROF: Starting DPlace-Init at level 1, MEM:3125.5M
[12/06 23:14:10   2383s] #spOpts: mergeVia=F 
[12/06 23:14:10   2384s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3125.5M
[12/06 23:14:10   2384s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3125.5M
[12/06 23:14:10   2384s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.053, MEM:3125.5M
[12/06 23:14:10   2384s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.053, MEM:3125.5M
[12/06 23:14:10   2384s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3125.5MB).
[12/06 23:14:10   2384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.170, MEM:3125.5M
[12/06 23:14:11   2384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:39:44 mem=3164.5M
[12/06 23:14:11   2384s] 
[12/06 23:14:11   2384s] *** Starting Core Fixing (fixHold) cpu=0:01:45 real=0:00:50.0 totSessionCpu=0:39:45 mem=3164.5M density=65.622% ***
[12/06 23:14:11   2384s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/06 23:14:12   2386s] 
[12/06 23:14:12   2386s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 23:14:12   2386s] 
[12/06 23:14:12   2386s] Phase I ......
[12/06 23:14:12   2386s] *info: Hold Batch Commit is enabled
[12/06 23:14:12   2386s] *info: Levelized Batch Commit is enabled
[12/06 23:14:12   2386s] Executing transform: ECO Safe Resize
[12/06 23:14:12   2386s] +-----------------------------------------------------------------------------------------------+
[12/06 23:14:12   2386s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:14:12   2386s] +-----------------------------------------------------------------------------------------------+
[12/06 23:14:13   2386s] Worst hold path end point:
[12/06 23:14:13   2386s]   parameter_memory_reg_330__2_/RSTB
[12/06 23:14:13   2386s]     net: FE_OFN727_Rst_RBI (nrTerm=23)
[12/06 23:14:13   2386s] |   0|  -2.082| -8700.86|   19320|          0|       0(     0)|    65.62%|   0:00:52.0|  3181.7M|
[12/06 23:14:14   2388s] Worst hold path end point:
[12/06 23:14:14   2388s]   parameter_memory_reg_330__2_/RSTB
[12/06 23:14:14   2388s]     net: FE_OFN727_Rst_RBI (nrTerm=23)
[12/06 23:14:14   2388s] |   1|  -2.082| -8700.86|   19320|          0|       0(     0)|    65.62%|   0:00:53.0|  3201.9M|
[12/06 23:14:14   2388s] +-----------------------------------------------------------------------------------------------+
[12/06 23:14:14   2388s] Executing transform: AddBuffer + LegalResize
[12/06 23:14:14   2388s] +-----------------------------------------------------------------------------------------------+
[12/06 23:14:14   2388s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:14:14   2388s] +-----------------------------------------------------------------------------------------------+
[12/06 23:14:14   2388s] Worst hold path end point:
[12/06 23:14:14   2388s]   parameter_memory_reg_330__2_/RSTB
[12/06 23:14:14   2388s]     net: FE_OFN727_Rst_RBI (nrTerm=23)
[12/06 23:14:14   2388s] |   0|  -2.082| -8700.86|   19320|          0|       0(     0)|    65.62%|   0:00:53.0|  3201.9M|
[12/06 23:14:18   2396s] Worst hold path end point:
[12/06 23:14:18   2396s]   parameter_memory_reg_333__6_/D
[12/06 23:14:18   2396s]     net: n34195 (nrTerm=2)
[12/06 23:14:18   2396s] |   1|  -1.808| -1093.51|    6142|         90|       0(     0)|    65.67%|   0:00:57.0|  3432.5M|
[12/06 23:14:20   2401s] Worst hold path end point:
[12/06 23:14:20   2401s]   parameter_memory_reg_333__6_/D
[12/06 23:14:20   2401s]     net: n34195 (nrTerm=2)
[12/06 23:14:20   2401s] |   2|  -0.228|   -49.93|    1153|         98|       0(     0)|    65.73%|   0:00:59.0|  3432.5M|
[12/06 23:14:21   2403s] Worst hold path end point:
[12/06 23:14:21   2403s]   MAC_1/FF_1/Q_DO_reg_0_/D
[12/06 23:14:21   2403s]     net: MAC_1/FF_1/n1 (nrTerm=2)
[12/06 23:14:21   2403s] |   3|  -0.120|    -0.41|      11|         27|       0(     0)|    65.75%|   0:01:00.0|  3432.5M|
[12/06 23:14:21   2404s] Worst hold path end point:
[12/06 23:14:21   2404s]   MAC_1/FF_1/Q_DO_reg_15_/D
[12/06 23:14:21   2404s]     net: MAC_1/FF_1/n16 (nrTerm=2)
[12/06 23:14:21   2404s] |   4|  -0.018|    -0.06|       5|          5|       0(     0)|    65.75%|   0:01:00.0|  3432.5M|
[12/06 23:14:22   2405s] Worst hold path end point:
[12/06 23:14:22   2405s]   MAC_1/FF_1/Q_DO_reg_18_/D
[12/06 23:14:22   2405s]     net: MAC_1/FF_1/n19 (nrTerm=2)
[12/06 23:14:22   2405s] |   5|  -0.002|    -0.00|       1|          4|       0(     0)|    65.75%|     0:01:01|  3432.5M|
[12/06 23:14:23   2406s] Worst hold path end point:
[12/06 23:14:23   2406s]   MAC_2/FF_1/Q_DO_reg_12_/D
[12/06 23:14:23   2406s]     net: MAC_2/FF_1/n84 (nrTerm=2)
[12/06 23:14:23   2406s] |   6|   0.000|     0.00|       0|          1|       0(     0)|    65.75%|     0:01:02|  3432.5M|
[12/06 23:14:23   2406s] +-----------------------------------------------------------------------------------------------+
[12/06 23:14:23   2406s] 
[12/06 23:14:23   2406s] *info:    Total 225 cells added for Phase I
[12/06 23:14:23   2406s] --------------------------------------------------- 
[12/06 23:14:23   2406s]    Hold Timing Summary  - Phase I 
[12/06 23:14:23   2406s] --------------------------------------------------- 
[12/06 23:14:23   2406s]  Target slack:       0.0000 ns
[12/06 23:14:23   2406s]  View: hold_bc 
[12/06 23:14:23   2406s]    WNS:       0.0002
[12/06 23:14:23   2406s]    TNS:       0.0000
[12/06 23:14:23   2406s]    VP :            0
[12/06 23:14:23   2406s]    Worst hold path end point: MAC_2/FF_1/Q_DO_reg_12_/D 
[12/06 23:14:23   2406s]  View: hold_wc 
[12/06 23:14:23   2406s]    WNS:       0.1679
[12/06 23:14:23   2406s]    TNS:       0.0000
[12/06 23:14:23   2406s]    VP :            0
[12/06 23:14:23   2406s]    Worst hold path end point: parameter_memory_reg_389__0_/D 
[12/06 23:14:23   2406s] --------------------------------------------------- 
[12/06 23:14:23   2406s]    Setup Timing Summary  - Phase I 
[12/06 23:14:23   2406s] --------------------------------------------------- 
[12/06 23:14:23   2406s]  Target slack: 0.000 ns
[12/06 23:14:23   2406s]  View: func_wc 
[12/06 23:14:23   2406s]    WNS:      45.3020
[12/06 23:14:23   2406s]    TNS:       0.0000
[12/06 23:14:23   2406s]    VP :            0
[12/06 23:14:23   2406s]    Worst setup path end point:FF_3/Q_DO_reg_23_/D 
[12/06 23:14:23   2406s] --------------------------------------------------- 
[12/06 23:14:24   2407s] 
[12/06 23:14:24   2407s] *** Finished Core Fixing (fixHold) cpu=0:02:07 real=0:01:03 totSessionCpu=0:40:07 mem=3432.5M density=65.753% ***
[12/06 23:14:24   2407s] 
[12/06 23:14:24   2407s] *info:
[12/06 23:14:24   2407s] *info: Added a total of 225 cells to fix/reduce hold violation
[12/06 23:14:24   2407s] *info:          in which 107 termBuffering
[12/06 23:14:24   2407s] *info:
[12/06 23:14:24   2407s] *info: Summary: 
[12/06 23:14:24   2407s] *info:           49 cells of type 'NBUFFX2' (6.0, 	21.695) used
[12/06 23:14:24   2407s] *info:           22 cells of type 'NBUFFX4' (11.0, 	11.753) used
[12/06 23:14:24   2407s] *info:          110 cells of type 'DELLN1X2' (16.0, 	24.387) used
[12/06 23:14:24   2407s] *info:           38 cells of type 'DELLN2X2' (17.0, 	28.825) used
[12/06 23:14:24   2407s] *info:            6 cells of type 'DELLN3X2' (24.0, 	26.744) used
[12/06 23:14:24   2407s] 
[12/06 23:14:24   2408s] OPERPROF: Starting DPlace-Init at level 1, MEM:3432.5M
[12/06 23:14:24   2408s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3432.5M
[12/06 23:14:24   2408s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3432.5M
[12/06 23:14:24   2408s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.090, REAL:0.081, MEM:3432.5M
[12/06 23:14:24   2408s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.082, MEM:3432.5M
[12/06 23:14:24   2408s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.200, MEM:3432.5M
[12/06 23:14:24   2408s] OPERPROF: Starting RefinePlace at level 1, MEM:3432.5M
[12/06 23:14:24   2408s] *** Starting refinePlace (0:40:08 mem=3432.5M) ***
[12/06 23:14:24   2408s] Total net bbox length = 4.472e+06 (2.308e+06 2.163e+06) (ext = 1.412e+04)
[12/06 23:14:24   2408s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:14:24   2408s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:14:24   2408s] Starting refinePlace ...
[12/06 23:14:24   2408s] powerDomain PD_CORE: bins with density >  0.75 = 21.2 % ( 572 / 2704 )
[12/06 23:14:24   2408s] Density distribution unevenness ratio = 7.803%
[12/06 23:14:25   2408s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 23:14:25   2408s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=3432.5MB) @(0:40:08 - 0:40:09).
[12/06 23:14:25   2408s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:14:25   2408s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:14:26   2410s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:14:26   2410s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3432.5MB) @(0:40:09 - 0:40:10).
[12/06 23:14:26   2410s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:14:26   2410s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3432.5MB
[12/06 23:14:26   2410s] Statistics of distance of Instance movement in refine placement:
[12/06 23:14:26   2410s]   maximum (X+Y) =         0.00 um
[12/06 23:14:26   2410s]   mean    (X+Y) =         0.00 um
[12/06 23:14:26   2410s] Summary Report:
[12/06 23:14:26   2410s] Instances move: 0 (out of 80641 movable)
[12/06 23:14:26   2410s] Instances flipped: 0
[12/06 23:14:26   2410s] Mean displacement: 0.00 um
[12/06 23:14:26   2410s] Max displacement: 0.00 um 
[12/06 23:14:26   2410s] Total instances moved : 0
[12/06 23:14:26   2410s] Total net bbox length = 4.472e+06 (2.308e+06 2.163e+06) (ext = 1.412e+04)
[12/06 23:14:26   2410s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3432.5MB
[12/06 23:14:26   2410s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=3432.5MB) @(0:40:08 - 0:40:10).
[12/06 23:14:26   2410s] *** Finished refinePlace (0:40:10 mem=3432.5M) ***
[12/06 23:14:26   2410s] OPERPROF: Finished RefinePlace at level 1, CPU:2.100, REAL:2.130, MEM:3432.5M
[12/06 23:14:27   2410s] *** maximum move = 0.00 um ***
[12/06 23:14:27   2411s] *** Finished re-routing un-routed nets (3432.5M) ***
[12/06 23:14:27   2411s] OPERPROF: Starting DPlace-Init at level 1, MEM:3432.5M
[12/06 23:14:27   2411s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3432.5M
[12/06 23:14:27   2411s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3432.5M
[12/06 23:14:27   2411s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.080, MEM:3432.5M
[12/06 23:14:27   2411s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.080, MEM:3432.5M
[12/06 23:14:27   2411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.200, MEM:3432.5M
[12/06 23:14:27   2412s] 
[12/06 23:14:27   2412s] *** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=3432.5M) ***
[12/06 23:14:27   2412s] *** Finish Post CTS Hold Fixing (cpu=0:02:12 real=0:01:06 totSessionCpu=0:40:12 mem=3432.5M density=65.753%) ***
[12/06 23:14:27   2412s] **INFO: total 7907 insts, 0 nets marked don't touch
[12/06 23:14:27   2412s] **INFO: total 7907 insts, 0 nets marked don't touch DB property
[12/06 23:14:27   2412s] **INFO: total 7907 insts, 0 nets unmarked don't touch

[12/06 23:14:28   2412s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2758.5M
[12/06 23:14:28   2412s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2758.5M
[12/06 23:14:28   2412s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.055, MEM:2758.5M
[12/06 23:14:28   2412s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.055, MEM:2758.5M
[12/06 23:14:28   2413s] *** Steiner Routed Nets: 0.500%; Threshold: 100; Threshold for Hold: 100
[12/06 23:14:28   2413s] ### Creating LA Mngr. totSessionCpu=0:40:13 mem=2758.5M
[12/06 23:14:28   2413s] ### Creating LA Mngr, finished. totSessionCpu=0:40:13 mem=2758.5M
[12/06 23:14:28   2413s] Re-routed 0 nets
[12/06 23:14:28   2413s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/06 23:14:28   2413s] Deleting Cell Server ...
[12/06 23:14:28   2413s] Deleting Lib Analyzer.
[12/06 23:14:28   2413s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:14:28   2413s] Summary for sequential cells identification: 
[12/06 23:14:28   2413s]   Identified SBFF number: 42
[12/06 23:14:28   2413s]   Identified MBFF number: 0
[12/06 23:14:28   2413s]   Identified SB Latch number: 0
[12/06 23:14:28   2413s]   Identified MB Latch number: 0
[12/06 23:14:28   2413s]   Not identified SBFF number: 0
[12/06 23:14:28   2413s]   Not identified MBFF number: 0
[12/06 23:14:28   2413s]   Not identified SB Latch number: 0
[12/06 23:14:28   2413s]   Not identified MB Latch number: 0
[12/06 23:14:28   2413s]   Number of sequential cells which are not FFs: 14
[12/06 23:14:28   2413s] Creating Cell Server, finished. 
[12/06 23:14:28   2413s] 
[12/06 23:14:28   2413s]  Visiting view : func_wc
[12/06 23:14:28   2413s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:14:28   2413s]  Visiting view : hold_bc
[12/06 23:14:28   2413s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:14:28   2413s]  Visiting view : hold_tc
[12/06 23:14:28   2413s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:14:28   2413s]  Visiting view : hold_wc
[12/06 23:14:28   2413s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:14:28   2413s]  Setting StdDelay to 51.80
[12/06 23:14:28   2413s] Deleting Cell Server ...
[12/06 23:14:29   2413s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:14:29   2413s] Summary for sequential cells identification: 
[12/06 23:14:29   2413s]   Identified SBFF number: 42
[12/06 23:14:29   2413s]   Identified MBFF number: 0
[12/06 23:14:29   2413s]   Identified SB Latch number: 0
[12/06 23:14:29   2413s]   Identified MB Latch number: 0
[12/06 23:14:29   2413s]   Not identified SBFF number: 0
[12/06 23:14:29   2413s]   Not identified MBFF number: 0
[12/06 23:14:29   2413s]   Not identified SB Latch number: 0
[12/06 23:14:29   2413s]   Not identified MB Latch number: 0
[12/06 23:14:29   2413s]   Number of sequential cells which are not FFs: 14
[12/06 23:14:29   2413s] Creating Cell Server, finished. 
[12/06 23:14:29   2413s] 
[12/06 23:14:29   2413s]  Visiting view : func_wc
[12/06 23:14:29   2413s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:14:29   2413s]  Visiting view : hold_bc
[12/06 23:14:29   2413s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:14:29   2413s]  Visiting view : hold_tc
[12/06 23:14:29   2413s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/06 23:14:29   2413s]  Visiting view : hold_wc
[12/06 23:14:29   2413s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:14:29   2413s]  Setting StdDelay to 51.80
[12/06 23:14:29   2413s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/06 23:14:29   2413s] GigaOpt: Skipping postEco optimization
[12/06 23:14:29   2414s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/06 23:14:29   2414s] GigaOpt: Skipping nonLegal postEco optimization
[12/06 23:14:29   2414s] *** Steiner Routed Nets: 0.500%; Threshold: 100; Threshold for Hold: 100
[12/06 23:14:29   2414s] ### Creating LA Mngr. totSessionCpu=0:40:14 mem=2763.6M
[12/06 23:14:29   2414s] ### Creating LA Mngr, finished. totSessionCpu=0:40:14 mem=2763.6M
[12/06 23:14:29   2414s] Re-routed 0 nets
[12/06 23:14:30   2415s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0259)
[12/06 23:14:30   2415s] GigaOpt: Skipping post-eco TNS optimization
[12/06 23:14:30   2415s] 
[12/06 23:14:30   2415s] Active setup views:
[12/06 23:14:30   2415s]  func_wc
[12/06 23:14:30   2415s]   Dominating endpoints: 0
[12/06 23:14:30   2415s]   Dominating TNS: -0.000
[12/06 23:14:30   2415s] 
[12/06 23:14:30   2415s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:14:30   2415s] [PSP]     Started earlyGlobalRoute kernel
[12/06 23:14:30   2415s] [PSP]     Initial Peak syMemory usage = 2763.6 MB
[12/06 23:14:30   2415s] (I)       Reading DB...
[12/06 23:14:31   2415s] (I)       before initializing RouteDB syMemory usage = 2842.6 MB
[12/06 23:14:31   2415s] (I)       congestionReportName   : 
[12/06 23:14:31   2415s] (I)       layerRangeFor2DCongestion : 
[12/06 23:14:31   2415s] (I)       buildTerm2TermWires    : 0
[12/06 23:14:31   2415s] (I)       doTrackAssignment      : 1
[12/06 23:14:31   2415s] (I)       dumpBookshelfFiles     : 0
[12/06 23:14:31   2415s] (I)       numThreads             : 4
[12/06 23:14:31   2415s] (I)       bufferingAwareRouting  : false
[12/06 23:14:31   2415s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:14:31   2415s] (I)       honorPin               : false
[12/06 23:14:31   2415s] (I)       honorPinGuide          : true
[12/06 23:14:31   2415s] (I)       honorPartition         : false
[12/06 23:14:31   2415s] (I)       allowPartitionCrossover: false
[12/06 23:14:31   2415s] (I)       honorSingleEntry       : true
[12/06 23:14:31   2415s] (I)       honorSingleEntryStrong : true
[12/06 23:14:31   2415s] (I)       handleViaSpacingRule   : false
[12/06 23:14:31   2415s] (I)       handleEolSpacingRule   : false
[12/06 23:14:31   2415s] (I)       PDConstraint           : none
[12/06 23:14:31   2415s] (I)       expBetterNDRHandling   : false
[12/06 23:14:31   2415s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:14:31   2415s] (I)       routingEffortLevel     : 3
[12/06 23:14:31   2415s] (I)       effortLevel            : standard
[12/06 23:14:31   2415s] [NR-eGR] minRouteLayer          : 2
[12/06 23:14:31   2415s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:14:31   2415s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:14:31   2415s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:14:31   2415s] (I)       numRowsPerGCell        : 1
[12/06 23:14:31   2415s] (I)       speedUpLargeDesign     : 0
[12/06 23:14:31   2415s] (I)       multiThreadingTA       : 1
[12/06 23:14:31   2415s] (I)       blkAwareLayerSwitching : 1
[12/06 23:14:31   2415s] (I)       optimizationMode       : false
[12/06 23:14:31   2415s] (I)       routeSecondPG          : false
[12/06 23:14:31   2415s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:14:31   2415s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:14:31   2415s] (I)       punchThroughDistance   : 500.00
[12/06 23:14:31   2415s] (I)       scenicBound            : 1.15
[12/06 23:14:31   2415s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:14:31   2415s] (I)       source-to-sink ratio   : 0.00
[12/06 23:14:31   2415s] (I)       targetCongestionRatioH : 1.00
[12/06 23:14:31   2415s] (I)       targetCongestionRatioV : 1.00
[12/06 23:14:31   2415s] (I)       layerCongestionRatio   : 0.70
[12/06 23:14:31   2415s] (I)       m1CongestionRatio      : 0.10
[12/06 23:14:31   2415s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:14:31   2415s] (I)       localRouteEffort       : 1.00
[12/06 23:14:31   2415s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:14:31   2415s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:14:31   2415s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:14:31   2415s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:14:31   2415s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:14:31   2415s] (I)       routeVias              : 
[12/06 23:14:31   2415s] (I)       readTROption           : true
[12/06 23:14:31   2415s] (I)       extraSpacingFactor     : 1.00
[12/06 23:14:31   2415s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:14:31   2415s] (I)       routeSelectedNetsOnly  : false
[12/06 23:14:31   2415s] (I)       clkNetUseMaxDemand     : false
[12/06 23:14:31   2415s] (I)       extraDemandForClocks   : 0
[12/06 23:14:31   2415s] (I)       steinerRemoveLayers    : false
[12/06 23:14:31   2415s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:14:31   2415s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:14:31   2415s] (I)       similarTopologyRoutingFast : false
[12/06 23:14:31   2415s] (I)       spanningTreeRefinement : false
[12/06 23:14:31   2415s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:14:31   2415s] (I)       starting read tracks
[12/06 23:14:31   2415s] (I)       build grid graph
[12/06 23:14:31   2415s] (I)       build grid graph start
[12/06 23:14:31   2415s] [NR-eGR] Layer1 has no routable track
[12/06 23:14:31   2415s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:14:31   2415s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:14:31   2415s] (I)       build grid graph end
[12/06 23:14:31   2415s] (I)       numViaLayers=9
[12/06 23:14:31   2415s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:14:31   2415s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:14:31   2415s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:14:31   2415s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:14:31   2415s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:14:31   2415s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:14:31   2415s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:14:31   2415s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:14:31   2415s] (I)       end build via table
[12/06 23:14:31   2415s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:14:31   2415s] [NR-eGR] numPreroutedNet = 275  numPreroutedWires = 99580
[12/06 23:14:31   2415s] (I)       readDataFromPlaceDB
[12/06 23:14:31   2415s] (I)       Read net information..
[12/06 23:14:31   2415s] [NR-eGR] Read numTotalNets=81738  numIgnoredNets=275
[12/06 23:14:31   2415s] (I)       Read testcase time = 0.030 seconds
[12/06 23:14:31   2415s] 
[12/06 23:14:31   2415s] (I)       read default dcut vias
[12/06 23:14:31   2415s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:14:31   2415s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:14:31   2415s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:14:31   2415s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:14:31   2415s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:14:31   2415s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:14:31   2415s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:14:31   2415s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:14:31   2415s] (I)       build grid graph start
[12/06 23:14:31   2415s] (I)       build grid graph end
[12/06 23:14:31   2415s] (I)       Model blockage into capacity
[12/06 23:14:31   2415s] (I)       Read numBlocks=509010  numPreroutedWires=99580  numCapScreens=0
[12/06 23:14:31   2416s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:14:31   2416s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:14:31   2416s] (I)       Modeling time = 0.160 seconds
[12/06 23:14:31   2416s] 
[12/06 23:14:31   2416s] (I)       Number of ignored nets = 275
[12/06 23:14:31   2416s] (I)       Number of fixed nets = 275.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:14:31   2416s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:14:31   2416s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:14:31   2416s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2855.7 MB
[12/06 23:14:31   2416s] (I)       Ndr track 0 does not exist
[12/06 23:14:31   2416s] (I)       Ndr track 0 does not exist
[12/06 23:14:31   2416s] (I)       Layer1  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer2  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer3  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer4  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer5  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer6  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer7  viaCost=200.00
[12/06 23:14:31   2416s] (I)       Layer8  viaCost=300.00
[12/06 23:14:31   2416s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:14:31   2416s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:14:31   2416s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:14:31   2416s] (I)       Site Width          :   320  (dbu)
[12/06 23:14:31   2416s] (I)       Row Height          :  2880  (dbu)
[12/06 23:14:31   2416s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:14:31   2416s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:14:31   2416s] (I)       grid                :   520   520     9
[12/06 23:14:31   2416s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:14:31   2416s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:14:31   2416s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:14:31   2416s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:14:31   2416s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:14:31   2416s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:14:31   2416s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:14:31   2416s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:14:31   2416s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:14:31   2416s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:14:31   2416s] (I)       --------------------------------------------------------
[12/06 23:14:31   2416s] 
[12/06 23:14:31   2416s] [NR-eGR] ============ Routing rule table ============
[12/06 23:14:31   2416s] [NR-eGR] Rule id 0. Nets 81463 
[12/06 23:14:31   2416s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:14:31   2416s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:14:31   2416s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:14:31   2416s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:14:31   2416s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:14:31   2416s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:14:31   2416s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:14:31   2416s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:14:31   2416s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:14:31   2416s] [NR-eGR] ========================================
[12/06 23:14:31   2416s] [NR-eGR] 
[12/06 23:14:31   2416s] (I)       After initializing earlyGlobalRoute syMemory usage = 2855.7 MB
[12/06 23:14:31   2416s] (I)       Loading and dumping file time : 0.74 seconds
[12/06 23:14:31   2416s] (I)       ============= Initialization =============
[12/06 23:14:31   2416s] (I)       totalPins=298571  totalGlobalPin=297948 (99.79%)
[12/06 23:14:31   2416s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 23:14:31   2416s] [NR-eGR] Layer group 1: route 81463 net(s) in layer range [2, 9]
[12/06 23:14:31   2416s] (I)       ============  Phase 1a Route ============
[12/06 23:14:32   2416s] (I)       Phase 1a runs 0.45 seconds
[12/06 23:14:32   2416s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=3
[12/06 23:14:32   2416s] (I)       Usage: 1946396 = (993625 H, 952771 V) = (11.86% H, 11.91% V) = (2.862e+06um H, 2.744e+06um V)
[12/06 23:14:32   2416s] (I)       
[12/06 23:14:32   2416s] (I)       ============  Phase 1b Route ============
[12/06 23:14:32   2416s] (I)       Phase 1b runs 0.18 seconds
[12/06 23:14:32   2416s] (I)       Usage: 1952938 = (998300 H, 954638 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.749e+06um V)
[12/06 23:14:32   2416s] (I)       
[12/06 23:14:32   2416s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 5.624461e+06um
[12/06 23:14:32   2416s] (I)       ============  Phase 1c Route ============
[12/06 23:14:32   2416s] (I)       Level2 Grid: 104 x 104
[12/06 23:14:32   2417s] (I)       Phase 1c runs 0.05 seconds
[12/06 23:14:32   2417s] (I)       Usage: 1952941 = (998302 H, 954639 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.749e+06um V)
[12/06 23:14:32   2417s] (I)       
[12/06 23:14:32   2417s] (I)       ============  Phase 1d Route ============
[12/06 23:14:32   2417s] (I)       Phase 1d runs 0.09 seconds
[12/06 23:14:32   2417s] (I)       Usage: 1953086 = (998392 H, 954694 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.750e+06um V)
[12/06 23:14:32   2417s] (I)       
[12/06 23:14:32   2417s] (I)       ============  Phase 1e Route ============
[12/06 23:14:32   2417s] (I)       Phase 1e runs 0.04 seconds
[12/06 23:14:32   2417s] (I)       Usage: 1953086 = (998392 H, 954694 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.750e+06um V)
[12/06 23:14:32   2417s] (I)       
[12/06 23:14:32   2417s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.82% V. EstWL: 5.624888e+06um
[12/06 23:14:32   2417s] [NR-eGR] 
[12/06 23:14:32   2417s] (I)       ============  Phase 1l Route ============
[12/06 23:14:33   2417s] (I)       Phase 1l runs 0.55 seconds
[12/06 23:14:33   2417s] (I)       
[12/06 23:14:33   2417s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:14:33   2417s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 23:14:33   2417s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 23:14:33   2417s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/06 23:14:33   2417s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:14:33   2417s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer2   23412( 8.73%)    4231( 1.58%)     113( 0.04%)   (10.35%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer3      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer4    1822( 0.68%)      43( 0.02%)       1( 0.00%)   ( 0.70%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer6      92( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer8       7( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:14:33   2417s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:14:33   2417s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:14:33   2417s] [NR-eGR] Total    25344( 1.22%)    4274( 0.21%)     114( 0.01%)   ( 1.43%) 
[12/06 23:14:33   2417s] [NR-eGR] 
[12/06 23:14:33   2417s] (I)       Total Global Routing Runtime: 1.84 seconds
[12/06 23:14:33   2417s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 23:14:33   2417s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.39% V
[12/06 23:14:33   2417s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.65% V
[12/06 23:14:33   2417s] [NR-eGR] End Peak syMemory usage = 2855.7 MB
[12/06 23:14:33   2417s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.65 seconds
[12/06 23:14:33   2417s] [hotspot] +------------+---------------+---------------+
[12/06 23:14:33   2417s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:14:33   2417s] [hotspot] +------------+---------------+---------------+
[12/06 23:14:33   2418s] [hotspot] | normalized |          0.35 |          3.30 |
[12/06 23:14:33   2418s] [hotspot] +------------+---------------+---------------+
[12/06 23:14:33   2418s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 3.30 (area is in unit of 4 std-cell row bins)
[12/06 23:14:33   2418s] [hotspot] max/total 0.35/3.30, big hotspot (>10) total 0.00
[12/06 23:14:33   2418s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        0.87   |
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] [hotspot] |  2  |   693.76    48.64   924.16   186.88 |        0.69   |
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] [hotspot] |  3  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] [hotspot] |  4  |   140.80    94.72   279.04   232.96 |        0.17   |
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] [hotspot] |  5  |   140.80   325.12   232.96   417.28 |        0.17   |
[12/06 23:14:33   2418s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:14:33   2418s] Top 5 hotspots total area: 2.25
[12/06 23:14:34   2418s] Reported timing to dir ./timingReports
[12/06 23:14:34   2418s] **optDesign ... cpu = 0:02:22, real = 0:01:14, mem = 1972.4M, totSessionCpu=0:40:19 **
[12/06 23:14:34   2418s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2682.9M
[12/06 23:14:34   2418s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2682.9M
[12/06 23:14:34   2418s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.052, MEM:2682.9M
[12/06 23:14:34   2418s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.053, MEM:2682.9M
[12/06 23:14:34   2419s] End AAE Lib Interpolated Model. (MEM=2682.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:14:34   2419s] **INFO: Starting Non-Blocking QThread
[12/06 23:14:34   2419s] **INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
[12/06 23:14:34   2419s] Non-Blocking console log file: /dev/null
[12/06 23:14:34   2419s] Multi-CPU acceleration using 2 CPU(s).
[12/06 23:14:34   2419s] Info: 1 threads available for lower-level modules during optimization.
[12/06 23:14:34   2419s] #################################################################################
[12/06 23:14:34   2419s] # Design Stage: PreRoute
[12/06 23:14:34   2419s] # Design Name: NYQ
[12/06 23:14:34   2419s] # Design Mode: 90nm
[12/06 23:14:34   2419s] # Analysis Mode: MMMC OCV 
[12/06 23:14:34   2419s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:14:34   2419s] # Signoff Settings: SI Off 
[12/06 23:14:34   2419s] #################################################################################
[12/06 23:14:36   2423s] Calculate early delays in OCV mode...
[12/06 23:14:36   2424s] Calculate late delays in OCV mode...
[12/06 23:14:36   2424s] Topological Sorting (REAL = 0:00:00.0, MEM = 2698.7M, InitMEM = 2685.3M)
[12/06 23:14:36   2424s] Start delay calculation (fullDC) (1 T). (MEM=2698.71)
[12/06 23:14:37   2424s] End AAE Lib Interpolated Model. (MEM=2726.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:14:50   2437s] Total number of fetched objects 106573
[12/06 23:14:50   2438s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:14:50   2438s] End delay calculation. (MEM=2793.39 CPU=0:00:10.7 REAL=0:00:10.0)
[12/06 23:14:50   2438s] End delay calculation (fullDC). (MEM=2793.39 CPU=0:00:13.8 REAL=0:00:14.0)
[12/06 23:14:50   2438s] *** CDM Built up (cpu=0:00:18.7  real=0:00:16.0  mem= 2793.4M) ***
[12/06 23:14:52   2442s] *** Done Building Timing Graph (cpu=0:00:23.5 real=0:00:18.0 totSessionCpu=0:40:43 mem=2761.4M)
[12/06 23:14:59   2449s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/06 23:14:34   2419s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[12/06 23:14:34   2419s] Multithreaded Timing Analysis is initialized with 3 threads
[12/06 23:14:34   2419s] 
[12/06 23:14:34   2419s] Info: 3 threads available for lower-level modules during optimization.
[12/06 23:14:34   2419s] #################################################################################
[12/06 23:14:34   2419s] # Design Stage: PreRoute
[12/06 23:14:34   2419s] # Design Name: NYQ
[12/06 23:14:34   2419s] # Design Mode: 90nm
[12/06 23:14:34   2419s] # Analysis Mode: MMMC OCV 
[12/06 23:14:34   2419s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:14:34   2419s] # Signoff Settings: SI Off 
[12/06 23:14:34   2419s] #################################################################################
[12/06 23:14:34   2419s] Topological Sorting (REAL = 0:00:01.0, MEM = 38.7M, InitMEM = 25.3M)
[12/06 23:14:34   2419s] Calculate late delays in OCV mode...
[12/06 23:14:34   2419s] Calculate early delays in OCV mode...
[12/06 23:14:34   2419s] Calculate late delays in OCV mode...
[12/06 23:14:34   2419s] Calculate early delays in OCV mode...
[12/06 23:14:34   2419s] Start delay calculation (fullDC) (3 T). (MEM=0)
[12/06 23:14:34   2419s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:14:34   2419s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:14:34   2419s] Total number of fetched objects 106573
[12/06 23:14:34   2419s] Total number of fetched objects 106573
[12/06 23:14:34   2419s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:14:34   2419s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/06 23:14:34   2419s] End delay calculation. (MEM=0 CPU=0:00:20.8 REAL=0:00:07.0)
[12/06 23:14:34   2419s] End delay calculation (fullDC). (MEM=0 CPU=0:00:27.3 REAL=0:00:10.0)
[12/06 23:14:34   2419s] *** CDM Built up (cpu=0:00:28.2  real=0:00:11.0  mem= 0.0M) ***
[12/06 23:14:34   2419s] *** Done Building Timing Graph (cpu=0:00:33.5 real=0:00:13.0 totSessionCpu=0:01:47 mem=0.0M)
[12/06 23:14:34   2419s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:14:34   2419s] *** QThread HoldRpt [finish] : cpu/real = 0:00:40.9/0:00:16.0 (2.6), mem = 0.0M
_______________________________________________________________________
[12/06 23:14:59   2488s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:14:59   2488s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_bc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.820  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.100  | -0.001  |
|           TNS (ns):| -0.002  |  0.000  | -0.002  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.753%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:10, REAL=0:00:25.0, MEM=2714.1M
[12/06 23:14:59   2488s] **optDesign ... cpu = 0:03:31, real = 0:01:39, mem = 2099.5M, totSessionCpu=0:41:28 **
[12/06 23:14:59   2488s] Deleting Cell Server ...
[12/06 23:14:59   2488s] *** Finished optDesign ***
[12/06 23:14:59   2488s] 
[12/06 23:14:59   2488s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:03:32 real=  0:01:40)
[12/06 23:14:59   2488s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:14:59   2488s] Info: Destroy the CCOpt slew target map.
[12/06 23:14:59   2488s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 23:14:59   2488s] <CMD> optDesign -postCTS -hold
[12/06 23:14:59   2488s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 23:14:59   2488s] GigaOpt running with 4 threads.
[12/06 23:14:59   2488s] Info: 4 threads available for lower-level modules during optimization.
[12/06 23:14:59   2488s] #spOpts: mergeVia=F 
[12/06 23:14:59   2488s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2712.1M
[12/06 23:14:59   2488s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2712.1M
[12/06 23:14:59   2488s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2712.1M
[12/06 23:14:59   2488s] Core basic site is unit
[12/06 23:14:59   2488s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:14:59   2488s] Mark StBox On SiteArr starts
[12/06 23:15:00   2489s] Mark StBox On SiteArr ends
[12/06 23:15:00   2489s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.730, REAL:0.252, MEM:2744.1M
[12/06 23:15:00   2489s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.760, REAL:0.283, MEM:2744.1M
[12/06 23:15:00   2489s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.760, REAL:0.283, MEM:2744.1M
[12/06 23:15:00   2490s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:15:00   2490s] Summary for sequential cells identification: 
[12/06 23:15:00   2490s]   Identified SBFF number: 42
[12/06 23:15:00   2490s]   Identified MBFF number: 0
[12/06 23:15:00   2490s]   Identified SB Latch number: 0
[12/06 23:15:00   2490s]   Identified MB Latch number: 0
[12/06 23:15:00   2490s]   Not identified SBFF number: 0
[12/06 23:15:00   2490s]   Not identified MBFF number: 0
[12/06 23:15:00   2490s]   Not identified SB Latch number: 0
[12/06 23:15:00   2490s]   Not identified MB Latch number: 0
[12/06 23:15:00   2490s]   Number of sequential cells which are not FFs: 14
[12/06 23:15:00   2490s] Creating Cell Server, finished. 
[12/06 23:15:00   2490s] 
[12/06 23:15:00   2490s] #spOpts: mergeVia=F 
[12/06 23:15:00   2490s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2744.1M
[12/06 23:15:00   2490s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2744.1M
[12/06 23:15:00   2490s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.047, MEM:2744.1M
[12/06 23:15:00   2490s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.047, MEM:2744.1M
[12/06 23:15:00   2491s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/06 23:15:00   2491s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/06 23:15:00   2491s] [GPS-MSV] Related mode (msv/opt) setting
[12/06 23:15:00   2491s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/06 23:15:00   2491s] OPERPROF: Starting DPlace-Init at level 1, MEM:2744.1M
[12/06 23:15:00   2491s] #spOpts: mergeVia=F 
[12/06 23:15:01   2491s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2744.1M
[12/06 23:15:01   2491s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2744.1M
[12/06 23:15:01   2491s] OPERPROF:       Starting CMU at level 4, MEM:2744.1M
[12/06 23:15:01   2491s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2744.1M
[12/06 23:15:01   2491s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.051, MEM:2744.1M
[12/06 23:15:01   2491s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.052, MEM:2744.1M
[12/06 23:15:01   2491s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2744.1MB).
[12/06 23:15:01   2491s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.151, MEM:2744.1M
[12/06 23:15:01   2491s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/06 23:15:01   2491s] 	Cell CGLNPRX2, site unit.
[12/06 23:15:01   2491s] 	Cell CGLNPRX8, site unit.
[12/06 23:15:01   2491s] 	Cell CGLNPSX16, site unit.
[12/06 23:15:01   2491s] 	Cell CGLNPSX2, site unit.
[12/06 23:15:01   2491s] 	Cell CGLNPSX4, site unit.
[12/06 23:15:01   2491s] 	Cell CGLNPSX8, site unit.
[12/06 23:15:01   2491s] 	Cell CGLPPRX2, site unit.
[12/06 23:15:01   2491s] 	Cell CGLPPRX8, site unit.
[12/06 23:15:01   2491s] 	Cell CGLPPSX16, site unit.
[12/06 23:15:01   2491s] 	Cell CGLPPSX2, site unit.
[12/06 23:15:01   2491s] 	Cell CGLPPSX4, site unit.
[12/06 23:15:01   2491s] 	Cell CGLPPSX8, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENCLX1, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENCLX2, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENCLX4, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENCLX8, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENX1, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENX2, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENX4, site unit.
[12/06 23:15:01   2491s] 	Cell LSDNENX8, site unit.
[12/06 23:15:01   2491s] 	...
[12/06 23:15:01   2491s] 	Reporting only the 20 first cells found...
[12/06 23:15:01   2491s] .
[12/06 23:15:01   2491s] 
[12/06 23:15:01   2491s] Creating Lib Analyzer ...
[12/06 23:15:01   2491s]  Visiting view : func_wc
[12/06 23:15:01   2491s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:01   2491s]  Visiting view : hold_bc
[12/06 23:15:01   2491s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:15:01   2491s]  Visiting view : hold_tc
[12/06 23:15:01   2491s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:15:01   2491s]  Visiting view : hold_wc
[12/06 23:15:01   2491s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:01   2491s]  Setting StdDelay to 51.80
[12/06 23:15:01   2491s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:15:01   2491s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:15:01   2491s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:15:01   2491s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:15:01   2491s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:15:01   2491s] 
[12/06 23:15:01   2492s] Creating Lib Analyzer, finished. 
[12/06 23:15:01   2492s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2014.8M, totSessionCpu=0:41:32 **
[12/06 23:15:01   2492s] *** optDesign -postCTS ***
[12/06 23:15:01   2492s] DRC Margin: user margin 0.0
[12/06 23:15:01   2492s] Hold Target Slack: user slack 0
[12/06 23:15:01   2492s] Setup Target Slack: user slack 0;
[12/06 23:15:01   2492s] setUsefulSkewMode -ecoRoute false
[12/06 23:15:01   2492s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2681.6M
[12/06 23:15:01   2492s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2681.6M
[12/06 23:15:02   2492s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.040, REAL:0.046, MEM:2681.6M
[12/06 23:15:02   2492s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.046, MEM:2681.6M
[12/06 23:15:02   2492s] Deleting Cell Server ...
[12/06 23:15:02   2492s] Deleting Lib Analyzer.
[12/06 23:15:02   2492s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:15:02   2492s] Summary for sequential cells identification: 
[12/06 23:15:02   2492s]   Identified SBFF number: 42
[12/06 23:15:02   2492s]   Identified MBFF number: 0
[12/06 23:15:02   2492s]   Identified SB Latch number: 0
[12/06 23:15:02   2492s]   Identified MB Latch number: 0
[12/06 23:15:02   2492s]   Not identified SBFF number: 0
[12/06 23:15:02   2492s]   Not identified MBFF number: 0
[12/06 23:15:02   2492s]   Not identified SB Latch number: 0
[12/06 23:15:02   2492s]   Not identified MB Latch number: 0
[12/06 23:15:02   2492s]   Number of sequential cells which are not FFs: 14
[12/06 23:15:02   2492s] Creating Cell Server, finished. 
[12/06 23:15:02   2492s] 
[12/06 23:15:02   2492s] Deleting Cell Server ...
[12/06 23:15:02   2492s] Start to check current routing status for nets...
[12/06 23:15:02   2492s] All nets are already routed correctly.
[12/06 23:15:02   2492s] End to check current routing status for nets (mem=2681.6M)
[12/06 23:15:02   2492s] *info: All cells identified as Buffer and Delay cells:
[12/06 23:15:02   2492s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/06 23:15:02   2492s] *info: ------------------------------------------------------------------
[12/06 23:15:02   2492s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN2X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN3X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) DELLN1X2           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (dly) NBUFFX32           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX2            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX4            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX8            -  saed90nm_max
[12/06 23:15:02   2492s] *info: (buf) NBUFFX16           -  saed90nm_max
[12/06 23:15:02   2492s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:15:02   2492s] ### Creating PhyDesignMc. totSessionCpu=0:41:33 mem=2681.6M
[12/06 23:15:02   2492s] OPERPROF: Starting DPlace-Init at level 1, MEM:2681.6M
[12/06 23:15:02   2492s] #spOpts: mergeVia=F 
[12/06 23:15:02   2492s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2681.6M
[12/06 23:15:02   2492s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2681.6M
[12/06 23:15:02   2492s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2681.6M
[12/06 23:15:02   2492s] Core basic site is unit
[12/06 23:15:02   2492s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:15:02   2492s] Mark StBox On SiteArr starts
[12/06 23:15:02   2493s] Mark StBox On SiteArr ends
[12/06 23:15:02   2493s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.030, REAL:0.315, MEM:2681.6M
[12/06 23:15:02   2493s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.060, REAL:0.349, MEM:2681.6M
[12/06 23:15:02   2493s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.060, REAL:0.349, MEM:2681.6M
[12/06 23:15:02   2494s] [CPU] DPlace-Init (cpu=0:00:01.2, real=0:00:00.0, mem=2681.6MB).
[12/06 23:15:02   2494s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.150, REAL:0.451, MEM:2681.6M
[12/06 23:15:02   2494s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:34 mem=2681.6M
[12/06 23:15:03   2494s] *** Enable all active views. ***
[12/06 23:15:03   2495s] GigaOpt Hold Optimizer is used
[12/06 23:15:03   2495s] End AAE Lib Interpolated Model. (MEM=2681.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:15:03   2495s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:41:36 mem=2681.6M ***
[12/06 23:15:03   2496s] Effort level <high> specified for reg2reg path_group
[12/06 23:15:06   2504s] End AAE Lib Interpolated Model. (MEM=2663.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:15:06   2504s] **INFO: Starting Blocking QThread with 4 CPU
[12/06 23:15:06   2504s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/06 23:15:06   2504s] Multi-CPU acceleration using 4 CPU(s).
[12/06 23:15:06   2504s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[12/06 23:15:06   2504s] Multithreaded Timing Analysis is initialized with 4 threads
[12/06 23:15:06   2504s] 
[12/06 23:15:06   2504s] #################################################################################
[12/06 23:15:06   2504s] # Design Stage: PreRoute
[12/06 23:15:06   2504s] # Design Name: NYQ
[12/06 23:15:06   2504s] # Design Mode: 90nm
[12/06 23:15:06   2504s] # Analysis Mode: MMMC OCV 
[12/06 23:15:06   2504s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:15:06   2504s] # Signoff Settings: SI Off 
[12/06 23:15:06   2504s] #################################################################################
[12/06 23:15:06   2504s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[12/06 23:15:06   2504s] Calculate late delays in OCV mode...
[12/06 23:15:06   2504s] Calculate early delays in OCV mode...
[12/06 23:15:06   2504s] Calculate late delays in OCV mode...
[12/06 23:15:06   2504s] Calculate early delays in OCV mode...
[12/06 23:15:06   2504s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/06 23:15:06   2504s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:15:06   2504s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:15:06   2504s] Total number of fetched objects 106573
[12/06 23:15:06   2504s] Total number of fetched objects 106573
[12/06 23:15:06   2504s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:15:06   2504s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[12/06 23:15:06   2504s] End delay calculation. (MEM=45.9688 CPU=0:00:22.0 REAL=0:00:06.0)
[12/06 23:15:06   2504s] End delay calculation (fullDC). (MEM=45.9688 CPU=0:00:29.2 REAL=0:00:08.0)
[12/06 23:15:06   2504s] *** CDM Built up (cpu=0:00:30.0  real=0:00:09.0  mem= 46.0M) ***
[12/06 23:15:06   2504s] *** Done Building Timing Graph (cpu=0:00:35.7 real=0:00:10.0 totSessionCpu=0:02:29 mem=14.0M)
[12/06 23:15:06   2504s] Done building cte hold timing graph (fixHold) cpu=0:00:42.3 real=0:00:14.0 totSessionCpu=0:02:30 mem=14.0M ***
[12/06 23:15:06   2504s] Done building hold timer [34905 node(s), 41506 edge(s), 1 view(s)] (fixHold) cpu=0:00:49.7 real=0:00:18.0 totSessionCpu=0:02:38 mem=120.8M ***
[12/06 23:15:06   2504s] *** QThread HoldInit [finish] : cpu/real = 0:00:49.7/0:00:18.0 (2.8), mem = 120.8M
[12/06 23:15:24   2551s]  
_______________________________________________________________________
[12/06 23:15:27   2558s] Done building cte setup timing graph (fixHold) cpu=0:01:03 real=0:00:24.0 totSessionCpu=0:42:39 mem=2663.6M ***
[12/06 23:15:29   2563s] *info: category slack lower bound [L 0.0] default
[12/06 23:15:29   2563s] *info: category slack lower bound [H 0.0] reg2reg 
[12/06 23:15:29   2563s] --------------------------------------------------- 
[12/06 23:15:29   2563s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/06 23:15:29   2563s] --------------------------------------------------- 
[12/06 23:15:29   2563s]          WNS    reg2regWNS
[12/06 23:15:29   2563s]    45.302 ns     45.302 ns
[12/06 23:15:29   2563s] --------------------------------------------------- 
[12/06 23:15:30   2564s] Restoring autoViewHoldTargetSlack: 0
[12/06 23:15:30   2564s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2741.1M
[12/06 23:15:30   2564s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2741.1M
[12/06 23:15:30   2564s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.070, REAL:0.066, MEM:2741.1M
[12/06 23:15:30   2564s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.066, MEM:2741.1M
[12/06 23:15:32   2566s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.820  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.100  | -0.001  |
|           TNS (ns):| -0.002  |  0.000  | -0.002  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.753%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:15:32   2566s] Summary for sequential cells identification: 
[12/06 23:15:32   2566s]   Identified SBFF number: 42
[12/06 23:15:32   2566s]   Identified MBFF number: 0
[12/06 23:15:32   2566s]   Identified SB Latch number: 0
[12/06 23:15:32   2566s]   Identified MB Latch number: 0
[12/06 23:15:32   2566s]   Not identified SBFF number: 0
[12/06 23:15:32   2566s]   Not identified MBFF number: 0
[12/06 23:15:32   2566s]   Not identified SB Latch number: 0
[12/06 23:15:32   2566s]   Not identified MB Latch number: 0
[12/06 23:15:32   2566s]   Number of sequential cells which are not FFs: 14
[12/06 23:15:32   2566s] Creating Cell Server, finished. 
[12/06 23:15:32   2566s] 
[12/06 23:15:32   2566s] Deleting Cell Server ...
[12/06 23:15:32   2566s] 
[12/06 23:15:32   2566s] Creating Lib Analyzer ...
[12/06 23:15:32   2566s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:15:32   2566s] Summary for sequential cells identification: 
[12/06 23:15:32   2566s]   Identified SBFF number: 42
[12/06 23:15:32   2566s]   Identified MBFF number: 0
[12/06 23:15:32   2566s]   Identified SB Latch number: 0
[12/06 23:15:32   2566s]   Identified MB Latch number: 0
[12/06 23:15:32   2566s]   Not identified SBFF number: 0
[12/06 23:15:32   2566s]   Not identified MBFF number: 0
[12/06 23:15:32   2566s]   Not identified SB Latch number: 0
[12/06 23:15:32   2566s]   Not identified MB Latch number: 0
[12/06 23:15:32   2566s]   Number of sequential cells which are not FFs: 14
[12/06 23:15:32   2566s] Creating Cell Server, finished. 
[12/06 23:15:32   2566s] 
[12/06 23:15:32   2566s]  Visiting view : func_wc
[12/06 23:15:32   2566s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:32   2566s]  Visiting view : hold_bc
[12/06 23:15:32   2566s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:15:32   2566s]  Visiting view : hold_tc
[12/06 23:15:32   2566s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:15:32   2566s]  Visiting view : hold_wc
[12/06 23:15:32   2566s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:32   2566s]  Setting StdDelay to 51.80
[12/06 23:15:32   2566s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:15:32   2566s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:15:32   2566s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:15:32   2566s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:15:32   2566s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:15:32   2566s] 
[12/06 23:15:32   2567s] Creating Lib Analyzer, finished. 
[12/06 23:15:33   2567s] 
[12/06 23:15:33   2567s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/06 23:15:33   2567s] *Info: worst delay setup view: func_wc
[12/06 23:15:33   2567s] Footprint list for hold buffering (delay unit: ps)
[12/06 23:15:33   2567s] =================================================================
[12/06 23:15:33   2567s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/06 23:15:33   2567s] ------------------------------------------------------------------
[12/06 23:15:33   2567s] *Info:      150.0       1.07    6.0  21.70 NBUFFX2 (INP,Z)
[12/06 23:15:33   2567s] *Info:      222.6       1.03   11.0  11.75 NBUFFX4 (INP,Z)
[12/06 23:15:33   2567s] *Info:      207.2       1.03   16.0   6.49 NBUFFX8 (INP,Z)
[12/06 23:15:33   2567s] *Info:      825.4       1.01   16.0  24.39 DELLN1X2 (INP,Z)
[12/06 23:15:33   2567s] *Info:     1895.3       1.01   17.0  28.83 DELLN2X2 (INP,Z)
[12/06 23:15:33   2567s] *Info:     2769.5       1.00   24.0  26.74 DELLN3X2 (INP,Z)
[12/06 23:15:33   2567s] *Info:      208.0       1.02   29.0   3.75 NBUFFX16 (INP,Z)
[12/06 23:15:33   2567s] *Info:      398.5       1.00   60.0   2.24 NBUFFX32 (INP,Z)
[12/06 23:15:33   2567s] =================================================================
[12/06 23:15:34   2568s] **optDesign ... cpu = 0:01:16, real = 0:00:33, mem = 2062.2M, totSessionCpu=0:42:48 **
[12/06 23:15:34   2568s] ### Creating LA Mngr. totSessionCpu=0:42:48 mem=2703.6M
[12/06 23:15:34   2568s] ### Creating LA Mngr, finished. totSessionCpu=0:42:48 mem=2703.6M
[12/06 23:15:34   2568s] ### Creating LA Mngr. totSessionCpu=0:42:49 mem=2845.8M
[12/06 23:15:34   2568s] ### Creating LA Mngr, finished. totSessionCpu=0:42:49 mem=2845.8M
[12/06 23:15:34   2568s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/06 23:15:34   2568s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/06 23:15:34   2568s] *info: Run optDesign holdfix with 4 threads.
[12/06 23:15:34   2568s] Info: 275 nets with fixed/cover wires excluded.
[12/06 23:15:34   2568s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:15:35   2569s] --------------------------------------------------- 
[12/06 23:15:35   2569s]    Hold Timing Summary  - Initial 
[12/06 23:15:35   2569s] --------------------------------------------------- 
[12/06 23:15:35   2569s]  Target slack:       0.0000 ns
[12/06 23:15:35   2569s]  View: hold_bc 
[12/06 23:15:35   2569s]    WNS:      -0.0008
[12/06 23:15:35   2569s]    TNS:      -0.0016
[12/06 23:15:35   2569s]    VP :            2
[12/06 23:15:35   2569s]    Worst hold path end point: parameter_memory_reg_330__2_/RSTB 
[12/06 23:15:35   2569s] --------------------------------------------------- 
[12/06 23:15:35   2569s]    Setup Timing Summary  - Initial 
[12/06 23:15:35   2569s] --------------------------------------------------- 
[12/06 23:15:35   2569s]  Target slack: 0.000 ns
[12/06 23:15:35   2569s]  View: func_wc 
[12/06 23:15:35   2569s]    WNS:      45.3020
[12/06 23:15:35   2569s]    TNS:       0.0000
[12/06 23:15:35   2569s]    VP :            0
[12/06 23:15:35   2569s]    Worst setup path end point:FF_3/Q_DO_reg_23_/D 
[12/06 23:15:35   2569s] --------------------------------------------------- 
[12/06 23:15:35   2569s] Info: Done creating the CCOpt slew target map.
[12/06 23:15:35   2569s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:15:35   2569s] ### Creating PhyDesignMc. totSessionCpu=0:42:50 mem=3153.0M
[12/06 23:15:35   2569s] OPERPROF: Starting DPlace-Init at level 1, MEM:3153.0M
[12/06 23:15:35   2569s] #spOpts: mergeVia=F 
[12/06 23:15:35   2569s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3153.0M
[12/06 23:15:35   2569s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3153.0M
[12/06 23:15:35   2569s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.062, MEM:3153.0M
[12/06 23:15:35   2569s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.062, MEM:3153.0M
[12/06 23:15:35   2570s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3153.0MB).
[12/06 23:15:35   2570s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.212, MEM:3153.0M
[12/06 23:15:36   2570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:50 mem=3185.0M
[12/06 23:15:36   2570s] 
[12/06 23:15:36   2570s] *** Starting Core Fixing (fixHold) cpu=0:01:15 real=0:00:33.0 totSessionCpu=0:42:51 mem=3185.0M density=65.753% ***
[12/06 23:15:36   2570s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/06 23:15:37   2572s] 
[12/06 23:15:37   2572s] #optDebug: {2, 1.000, 0.8500} {3, 0.864, 0.8500} {4, 0.728, 0.8500} {5, 0.592, 0.8500} {6, 0.456, 0.8500} {7, 0.320, 0.7775} {8, 0.048, 0.4495} {9, 0.048, 0.4495} 
[12/06 23:15:37   2572s] 
[12/06 23:15:37   2572s] Phase I ......
[12/06 23:15:37   2572s] *info: Hold Batch Commit is enabled
[12/06 23:15:37   2572s] *info: Levelized Batch Commit is enabled
[12/06 23:15:37   2572s] Executing transform: ECO Safe Resize
[12/06 23:15:37   2572s] +-----------------------------------------------------------------------------------------------+
[12/06 23:15:37   2572s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:15:37   2572s] +-----------------------------------------------------------------------------------------------+
[12/06 23:15:37   2572s] Worst hold path end point:
[12/06 23:15:37   2572s]   parameter_memory_reg_330__2_/RSTB
[12/06 23:15:37   2572s]     net: FE_OFN727_Rst_RBI (nrTerm=23)
[12/06 23:15:37   2572s] |   0|  -0.001|    -0.00|       2|          0|       0(     0)|    65.75%|   0:00:34.0|  3185.0M|
[12/06 23:15:37   2572s] Worst hold path end point:
[12/06 23:15:37   2572s]   parameter_memory_reg_330__2_/RSTB
[12/06 23:15:37   2572s]     net: FE_OFN727_Rst_RBI (nrTerm=23)
[12/06 23:15:37   2572s] |   1|  -0.001|    -0.00|       2|          0|       0(     0)|    65.75%|   0:00:34.0|  3185.0M|
[12/06 23:15:37   2572s] +-----------------------------------------------------------------------------------------------+
[12/06 23:15:37   2572s] Executing transform: AddBuffer + LegalResize
[12/06 23:15:37   2572s] +-----------------------------------------------------------------------------------------------+
[12/06 23:15:37   2572s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:15:37   2572s] +-----------------------------------------------------------------------------------------------+
[12/06 23:15:38   2572s] Worst hold path end point:
[12/06 23:15:38   2572s]   parameter_memory_reg_330__2_/RSTB
[12/06 23:15:38   2572s]     net: FE_OFN727_Rst_RBI (nrTerm=23)
[12/06 23:15:38   2572s] |   0|  -0.001|    -0.00|       2|          0|       0(     0)|    65.75%|   0:00:35.0|  3185.0M|
[12/06 23:15:38   2573s] Worst hold path end point:
[12/06 23:15:38   2573s]   MAC_2/FF_1/Q_DO_reg_12_/D
[12/06 23:15:38   2573s]     net: MAC_2/FF_1/n84 (nrTerm=2)
[12/06 23:15:38   2573s] |   1|   0.001|     0.00|       0|          1|       0(     0)|    65.75%|   0:00:35.0|  3191.1M|
[12/06 23:15:38   2573s] +-----------------------------------------------------------------------------------------------+
[12/06 23:15:38   2573s] 
[12/06 23:15:38   2573s] *info:    Total 1 cells added for Phase I
[12/06 23:15:38   2573s] --------------------------------------------------- 
[12/06 23:15:38   2573s]    Hold Timing Summary  - Phase I 
[12/06 23:15:38   2573s] --------------------------------------------------- 
[12/06 23:15:38   2573s]  Target slack:       0.0000 ns
[12/06 23:15:38   2573s]  View: hold_bc 
[12/06 23:15:38   2573s]    WNS:       0.0005
[12/06 23:15:38   2573s]    TNS:       0.0000
[12/06 23:15:38   2573s]    VP :            0
[12/06 23:15:38   2573s]    Worst hold path end point: MAC_2/FF_1/Q_DO_reg_12_/D 
[12/06 23:15:38   2573s] --------------------------------------------------- 
[12/06 23:15:38   2573s]    Setup Timing Summary  - Phase I 
[12/06 23:15:38   2573s] --------------------------------------------------- 
[12/06 23:15:38   2573s]  Target slack: 0.000 ns
[12/06 23:15:38   2573s]  View: func_wc 
[12/06 23:15:38   2573s]    WNS:      45.3020
[12/06 23:15:38   2573s]    TNS:       0.0000
[12/06 23:15:38   2573s]    VP :            0
[12/06 23:15:38   2573s]    Worst setup path end point:FF_3/Q_DO_reg_23_/D 
[12/06 23:15:38   2573s] --------------------------------------------------- 
[12/06 23:15:39   2573s] 
[12/06 23:15:39   2573s] *** Finished Core Fixing (fixHold) cpu=0:01:18 real=0:00:36.0 totSessionCpu=0:42:54 mem=3191.1M density=65.754% ***
[12/06 23:15:39   2573s] 
[12/06 23:15:39   2573s] *info:
[12/06 23:15:39   2573s] *info: Added a total of 1 cells to fix/reduce hold violation
[12/06 23:15:39   2573s] *info:          in which 1 termBuffering
[12/06 23:15:39   2573s] *info:
[12/06 23:15:39   2573s] *info: Summary: 
[12/06 23:15:39   2573s] *info:            1 cell  of type 'DELLN1X2' (16.0, 	24.387) used
[12/06 23:15:39   2573s] 
[12/06 23:15:39   2574s] OPERPROF: Starting DPlace-Init at level 1, MEM:3191.1M
[12/06 23:15:39   2574s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3191.1M
[12/06 23:15:39   2574s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3191.1M
[12/06 23:15:39   2574s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.083, MEM:3191.1M
[12/06 23:15:39   2574s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.083, MEM:3191.1M
[12/06 23:15:39   2574s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.205, MEM:3191.1M
[12/06 23:15:39   2574s] OPERPROF: Starting RefinePlace at level 1, MEM:3191.1M
[12/06 23:15:39   2574s] *** Starting refinePlace (0:42:55 mem=3191.1M) ***
[12/06 23:15:39   2574s] Total net bbox length = 4.472e+06 (2.308e+06 2.163e+06) (ext = 1.412e+04)
[12/06 23:15:39   2575s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[12/06 23:15:39   2575s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:15:39   2575s] Starting refinePlace ...
[12/06 23:15:39   2575s] powerDomain PD_CORE: bins with density >  0.75 = 21.2 % ( 572 / 2704 )
[12/06 23:15:39   2575s] Density distribution unevenness ratio = 7.802%
[12/06 23:15:40   2575s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 23:15:40   2575s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=3204.7MB) @(0:42:55 - 0:42:55).
[12/06 23:15:40   2575s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:15:40   2575s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:15:41   2577s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:15:41   2577s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3204.7MB) @(0:42:56 - 0:42:57).
[12/06 23:15:41   2577s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:15:41   2577s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3204.7MB
[12/06 23:15:41   2577s] Statistics of distance of Instance movement in refine placement:
[12/06 23:15:41   2577s]   maximum (X+Y) =         0.00 um
[12/06 23:15:41   2577s]   mean    (X+Y) =         0.00 um
[12/06 23:15:41   2577s] Summary Report:
[12/06 23:15:41   2577s] Instances move: 0 (out of 80642 movable)
[12/06 23:15:41   2577s] Instances flipped: 0
[12/06 23:15:41   2577s] Mean displacement: 0.00 um
[12/06 23:15:41   2577s] Max displacement: 0.00 um 
[12/06 23:15:41   2577s] Total instances moved : 0
[12/06 23:15:42   2577s] Total net bbox length = 4.472e+06 (2.308e+06 2.163e+06) (ext = 1.412e+04)
[12/06 23:15:42   2577s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3204.7MB
[12/06 23:15:42   2577s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=3204.7MB) @(0:42:55 - 0:42:57).
[12/06 23:15:42   2577s] *** Finished refinePlace (0:42:57 mem=3204.7M) ***
[12/06 23:15:42   2577s] OPERPROF: Finished RefinePlace at level 1, CPU:2.430, REAL:2.450, MEM:3204.7M
[12/06 23:15:42   2578s] *** maximum move = 0.00 um ***
[12/06 23:15:42   2578s] *** Finished re-routing un-routed nets (3204.7M) ***
[12/06 23:15:42   2578s] OPERPROF: Starting DPlace-Init at level 1, MEM:3204.7M
[12/06 23:15:42   2578s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3204.7M
[12/06 23:15:42   2578s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3204.7M
[12/06 23:15:42   2578s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.083, MEM:3204.7M
[12/06 23:15:42   2578s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.083, MEM:3204.7M
[12/06 23:15:42   2578s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.213, MEM:3204.7M
[12/06 23:15:43   2579s] 
[12/06 23:15:43   2579s] *** Finish Physical Update (cpu=0:00:05.5 real=0:00:04.0 mem=3204.7M) ***
[12/06 23:15:43   2579s] *** Finish Post CTS Hold Fixing (cpu=0:01:23 real=0:00:40.0 totSessionCpu=0:42:59 mem=3204.7M density=65.754%) ***
[12/06 23:15:43   2579s] **INFO: total 3847 insts, 0 nets marked don't touch
[12/06 23:15:43   2579s] **INFO: total 3847 insts, 0 nets marked don't touch DB property
[12/06 23:15:43   2579s] **INFO: total 3847 insts, 0 nets unmarked don't touch

[12/06 23:15:43   2579s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2779.2M
[12/06 23:15:43   2579s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2779.2M
[12/06 23:15:43   2579s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.059, MEM:2779.2M
[12/06 23:15:43   2579s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.060, MEM:2779.2M
[12/06 23:15:43   2580s] *** Steiner Routed Nets: 0.503%; Threshold: 100; Threshold for Hold: 100
[12/06 23:15:43   2580s] ### Creating LA Mngr. totSessionCpu=0:43:00 mem=2779.2M
[12/06 23:15:43   2580s] ### Creating LA Mngr, finished. totSessionCpu=0:43:00 mem=2779.2M
[12/06 23:15:43   2580s] Re-routed 0 nets
[12/06 23:15:43   2580s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/06 23:15:43   2580s] Deleting Cell Server ...
[12/06 23:15:43   2580s] Deleting Lib Analyzer.
[12/06 23:15:43   2580s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:15:43   2580s] Summary for sequential cells identification: 
[12/06 23:15:43   2580s]   Identified SBFF number: 42
[12/06 23:15:43   2580s]   Identified MBFF number: 0
[12/06 23:15:43   2580s]   Identified SB Latch number: 0
[12/06 23:15:43   2580s]   Identified MB Latch number: 0
[12/06 23:15:43   2580s]   Not identified SBFF number: 0
[12/06 23:15:43   2580s]   Not identified MBFF number: 0
[12/06 23:15:43   2580s]   Not identified SB Latch number: 0
[12/06 23:15:43   2580s]   Not identified MB Latch number: 0
[12/06 23:15:43   2580s]   Number of sequential cells which are not FFs: 14
[12/06 23:15:43   2580s] Creating Cell Server, finished. 
[12/06 23:15:43   2580s] 
[12/06 23:15:43   2580s]  Visiting view : func_wc
[12/06 23:15:43   2580s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:43   2580s]  Visiting view : hold_bc
[12/06 23:15:43   2580s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:15:43   2580s]  Visiting view : hold_tc
[12/06 23:15:43   2580s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:15:43   2580s]  Visiting view : hold_wc
[12/06 23:15:43   2580s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:43   2580s]  Setting StdDelay to 51.80
[12/06 23:15:43   2580s] Deleting Cell Server ...
[12/06 23:15:44   2580s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:15:44   2580s] Summary for sequential cells identification: 
[12/06 23:15:44   2580s]   Identified SBFF number: 42
[12/06 23:15:44   2580s]   Identified MBFF number: 0
[12/06 23:15:44   2580s]   Identified SB Latch number: 0
[12/06 23:15:44   2580s]   Identified MB Latch number: 0
[12/06 23:15:44   2580s]   Not identified SBFF number: 0
[12/06 23:15:44   2580s]   Not identified MBFF number: 0
[12/06 23:15:44   2580s]   Not identified SB Latch number: 0
[12/06 23:15:44   2580s]   Not identified MB Latch number: 0
[12/06 23:15:44   2580s]   Number of sequential cells which are not FFs: 14
[12/06 23:15:44   2580s] Creating Cell Server, finished. 
[12/06 23:15:44   2580s] 
[12/06 23:15:44   2581s]  Visiting view : func_wc
[12/06 23:15:44   2581s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:44   2581s]  Visiting view : hold_bc
[12/06 23:15:44   2581s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:15:44   2581s]  Visiting view : hold_tc
[12/06 23:15:44   2581s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/06 23:15:44   2581s]  Visiting view : hold_wc
[12/06 23:15:44   2581s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:15:44   2581s]  Setting StdDelay to 51.80
[12/06 23:15:44   2581s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/06 23:15:44   2581s] GigaOpt: Skipping postEco optimization
[12/06 23:15:45   2581s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/06 23:15:45   2581s] GigaOpt: Skipping nonLegal postEco optimization
[12/06 23:15:45   2581s] *** Steiner Routed Nets: 0.503%; Threshold: 100; Threshold for Hold: 100
[12/06 23:15:45   2581s] ### Creating LA Mngr. totSessionCpu=0:43:02 mem=2784.4M
[12/06 23:15:45   2581s] ### Creating LA Mngr, finished. totSessionCpu=0:43:02 mem=2784.4M
[12/06 23:15:45   2581s] Re-routed 0 nets
[12/06 23:15:46   2582s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0259)
[12/06 23:15:46   2582s] GigaOpt: Skipping post-eco TNS optimization
[12/06 23:15:46   2583s] 
[12/06 23:15:46   2583s] Active setup views:
[12/06 23:15:46   2583s]  func_wc
[12/06 23:15:46   2583s]   Dominating endpoints: 0
[12/06 23:15:46   2583s]   Dominating TNS: -0.000
[12/06 23:15:46   2583s] 
[12/06 23:15:46   2583s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:15:46   2583s] [PSP]     Started earlyGlobalRoute kernel
[12/06 23:15:46   2583s] [PSP]     Initial Peak syMemory usage = 2784.4 MB
[12/06 23:15:46   2583s] (I)       Reading DB...
[12/06 23:15:47   2583s] (I)       before initializing RouteDB syMemory usage = 2863.4 MB
[12/06 23:15:47   2583s] (I)       congestionReportName   : 
[12/06 23:15:47   2583s] (I)       layerRangeFor2DCongestion : 
[12/06 23:15:47   2583s] (I)       buildTerm2TermWires    : 0
[12/06 23:15:47   2583s] (I)       doTrackAssignment      : 1
[12/06 23:15:47   2583s] (I)       dumpBookshelfFiles     : 0
[12/06 23:15:47   2583s] (I)       numThreads             : 4
[12/06 23:15:47   2583s] (I)       bufferingAwareRouting  : false
[12/06 23:15:47   2583s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:15:47   2583s] (I)       honorPin               : false
[12/06 23:15:47   2583s] (I)       honorPinGuide          : true
[12/06 23:15:47   2583s] (I)       honorPartition         : false
[12/06 23:15:47   2583s] (I)       allowPartitionCrossover: false
[12/06 23:15:47   2583s] (I)       honorSingleEntry       : true
[12/06 23:15:47   2583s] (I)       honorSingleEntryStrong : true
[12/06 23:15:47   2583s] (I)       handleViaSpacingRule   : false
[12/06 23:15:47   2583s] (I)       handleEolSpacingRule   : false
[12/06 23:15:47   2583s] (I)       PDConstraint           : none
[12/06 23:15:47   2583s] (I)       expBetterNDRHandling   : false
[12/06 23:15:47   2583s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:15:47   2583s] (I)       routingEffortLevel     : 3
[12/06 23:15:47   2583s] (I)       effortLevel            : standard
[12/06 23:15:47   2583s] [NR-eGR] minRouteLayer          : 2
[12/06 23:15:47   2583s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:15:47   2583s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:15:47   2583s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:15:47   2583s] (I)       numRowsPerGCell        : 1
[12/06 23:15:47   2583s] (I)       speedUpLargeDesign     : 0
[12/06 23:15:47   2583s] (I)       multiThreadingTA       : 1
[12/06 23:15:47   2583s] (I)       blkAwareLayerSwitching : 1
[12/06 23:15:47   2583s] (I)       optimizationMode       : false
[12/06 23:15:47   2583s] (I)       routeSecondPG          : false
[12/06 23:15:47   2583s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:15:47   2583s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:15:47   2583s] (I)       punchThroughDistance   : 500.00
[12/06 23:15:47   2583s] (I)       scenicBound            : 1.15
[12/06 23:15:47   2583s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:15:47   2583s] (I)       source-to-sink ratio   : 0.00
[12/06 23:15:47   2583s] (I)       targetCongestionRatioH : 1.00
[12/06 23:15:47   2583s] (I)       targetCongestionRatioV : 1.00
[12/06 23:15:47   2583s] (I)       layerCongestionRatio   : 0.70
[12/06 23:15:47   2583s] (I)       m1CongestionRatio      : 0.10
[12/06 23:15:47   2583s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:15:47   2583s] (I)       localRouteEffort       : 1.00
[12/06 23:15:47   2583s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:15:47   2583s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:15:47   2583s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:15:47   2583s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:15:47   2583s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:15:47   2583s] (I)       routeVias              : 
[12/06 23:15:47   2583s] (I)       readTROption           : true
[12/06 23:15:47   2583s] (I)       extraSpacingFactor     : 1.00
[12/06 23:15:47   2583s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:15:47   2583s] (I)       routeSelectedNetsOnly  : false
[12/06 23:15:47   2583s] (I)       clkNetUseMaxDemand     : false
[12/06 23:15:47   2583s] (I)       extraDemandForClocks   : 0
[12/06 23:15:47   2583s] (I)       steinerRemoveLayers    : false
[12/06 23:15:47   2583s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:15:47   2583s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:15:47   2583s] (I)       similarTopologyRoutingFast : false
[12/06 23:15:47   2583s] (I)       spanningTreeRefinement : false
[12/06 23:15:47   2583s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:15:47   2583s] (I)       starting read tracks
[12/06 23:15:47   2583s] (I)       build grid graph
[12/06 23:15:47   2583s] (I)       build grid graph start
[12/06 23:15:47   2583s] [NR-eGR] Layer1 has no routable track
[12/06 23:15:47   2583s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:15:47   2583s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:15:47   2583s] (I)       build grid graph end
[12/06 23:15:47   2583s] (I)       numViaLayers=9
[12/06 23:15:47   2583s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:15:47   2583s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:15:47   2583s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:15:47   2583s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:15:47   2583s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:15:47   2583s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:15:47   2583s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:15:47   2583s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:15:47   2583s] (I)       end build via table
[12/06 23:15:47   2583s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:15:47   2583s] [NR-eGR] numPreroutedNet = 275  numPreroutedWires = 99580
[12/06 23:15:47   2583s] (I)       readDataFromPlaceDB
[12/06 23:15:47   2583s] (I)       Read net information..
[12/06 23:15:47   2583s] [NR-eGR] Read numTotalNets=81739  numIgnoredNets=275
[12/06 23:15:47   2583s] (I)       Read testcase time = 0.020 seconds
[12/06 23:15:47   2583s] 
[12/06 23:15:47   2583s] (I)       read default dcut vias
[12/06 23:15:47   2583s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:15:47   2583s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:15:47   2583s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:15:47   2583s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:15:47   2583s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:15:47   2583s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:15:47   2583s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:15:47   2583s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:15:47   2583s] (I)       build grid graph start
[12/06 23:15:47   2583s] (I)       build grid graph end
[12/06 23:15:47   2583s] (I)       Model blockage into capacity
[12/06 23:15:47   2583s] (I)       Read numBlocks=509010  numPreroutedWires=99580  numCapScreens=0
[12/06 23:15:47   2583s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:15:47   2583s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:15:47   2583s] (I)       Modeling time = 0.150 seconds
[12/06 23:15:47   2583s] 
[12/06 23:15:47   2583s] (I)       Number of ignored nets = 275
[12/06 23:15:47   2583s] (I)       Number of fixed nets = 275.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Number of clock nets = 275.  Ignored: No
[12/06 23:15:47   2583s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:15:47   2583s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:15:47   2583s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2876.4 MB
[12/06 23:15:47   2583s] (I)       Ndr track 0 does not exist
[12/06 23:15:47   2583s] (I)       Ndr track 0 does not exist
[12/06 23:15:47   2583s] (I)       Layer1  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer2  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer3  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer4  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer5  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer6  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer7  viaCost=200.00
[12/06 23:15:47   2583s] (I)       Layer8  viaCost=300.00
[12/06 23:15:47   2583s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:15:47   2583s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:15:47   2583s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:15:47   2583s] (I)       Site Width          :   320  (dbu)
[12/06 23:15:47   2583s] (I)       Row Height          :  2880  (dbu)
[12/06 23:15:47   2583s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:15:47   2583s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:15:47   2583s] (I)       grid                :   520   520     9
[12/06 23:15:47   2583s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:15:47   2583s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:15:47   2583s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:15:47   2583s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:15:47   2583s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:15:47   2583s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:15:47   2583s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:15:47   2583s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:15:47   2583s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:15:47   2583s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:15:47   2583s] (I)       --------------------------------------------------------
[12/06 23:15:47   2583s] 
[12/06 23:15:47   2583s] [NR-eGR] ============ Routing rule table ============
[12/06 23:15:47   2583s] [NR-eGR] Rule id 0. Nets 81464 
[12/06 23:15:47   2583s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:15:47   2583s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:15:47   2583s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:15:47   2583s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:15:47   2583s] [NR-eGR] Rule id 1. Nets 0 
[12/06 23:15:47   2583s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[12/06 23:15:47   2583s] [NR-eGR] Pitch:  L1=560  L2=640  L3=640  L4=640  L5=640  L6=640  L7=640  L8=640  L9=1800
[12/06 23:15:47   2583s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[12/06 23:15:47   2583s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:15:47   2583s] [NR-eGR] ========================================
[12/06 23:15:47   2583s] [NR-eGR] 
[12/06 23:15:47   2583s] (I)       After initializing earlyGlobalRoute syMemory usage = 2876.4 MB
[12/06 23:15:47   2583s] (I)       Loading and dumping file time : 0.90 seconds
[12/06 23:15:47   2583s] (I)       ============= Initialization =============
[12/06 23:15:47   2583s] (I)       totalPins=298573  totalGlobalPin=297950 (99.79%)
[12/06 23:15:47   2584s] (I)       total 2D Cap : 16377697 = (8380984 H, 7996713 V)
[12/06 23:15:48   2584s] [NR-eGR] Layer group 1: route 81464 net(s) in layer range [2, 9]
[12/06 23:15:48   2584s] (I)       ============  Phase 1a Route ============
[12/06 23:15:48   2584s] (I)       Phase 1a runs 0.50 seconds
[12/06 23:15:48   2584s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=3
[12/06 23:15:48   2584s] (I)       Usage: 1946398 = (993629 H, 952769 V) = (11.86% H, 11.91% V) = (2.862e+06um H, 2.744e+06um V)
[12/06 23:15:48   2584s] (I)       
[12/06 23:15:48   2584s] (I)       ============  Phase 1b Route ============
[12/06 23:15:48   2584s] (I)       Phase 1b runs 0.22 seconds
[12/06 23:15:48   2584s] (I)       Usage: 1952942 = (998300 H, 954642 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.749e+06um V)
[12/06 23:15:48   2584s] (I)       
[12/06 23:15:48   2584s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 5.624473e+06um
[12/06 23:15:48   2584s] (I)       ============  Phase 1c Route ============
[12/06 23:15:48   2584s] (I)       Level2 Grid: 104 x 104
[12/06 23:15:48   2585s] (I)       Phase 1c runs 0.07 seconds
[12/06 23:15:48   2585s] (I)       Usage: 1952945 = (998302 H, 954643 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.749e+06um V)
[12/06 23:15:48   2585s] (I)       
[12/06 23:15:48   2585s] (I)       ============  Phase 1d Route ============
[12/06 23:15:49   2585s] (I)       Phase 1d runs 0.11 seconds
[12/06 23:15:49   2585s] (I)       Usage: 1953075 = (998392 H, 954683 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.749e+06um V)
[12/06 23:15:49   2585s] (I)       
[12/06 23:15:49   2585s] (I)       ============  Phase 1e Route ============
[12/06 23:15:49   2585s] (I)       Phase 1e runs 0.05 seconds
[12/06 23:15:49   2585s] (I)       Usage: 1953075 = (998392 H, 954683 V) = (11.91% H, 11.94% V) = (2.875e+06um H, 2.749e+06um V)
[12/06 23:15:49   2585s] (I)       
[12/06 23:15:49   2585s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.82% V. EstWL: 5.624856e+06um
[12/06 23:15:49   2585s] [NR-eGR] 
[12/06 23:15:49   2585s] (I)       ============  Phase 1l Route ============
[12/06 23:15:49   2585s] (I)       Phase 1l runs 0.57 seconds
[12/06 23:15:49   2585s] (I)       
[12/06 23:15:49   2585s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/06 23:15:49   2585s] [NR-eGR]                OverCon         OverCon         OverCon            
[12/06 23:15:49   2585s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[12/06 23:15:49   2585s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)    OverCon 
[12/06 23:15:49   2585s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:15:49   2585s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:15:49   2585s] [NR-eGR] Layer2   23428( 8.74%)    4229( 1.58%)     113( 0.04%)   (10.36%) 
[12/06 23:15:49   2585s] [NR-eGR] Layer3      11( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:15:49   2585s] [NR-eGR] Layer4    1793( 0.67%)      43( 0.02%)       1( 0.00%)   ( 0.69%) 
[12/06 23:15:49   2585s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:15:49   2585s] [NR-eGR] Layer6      91( 0.03%)       1( 0.00%)       0( 0.00%)   ( 0.03%) 
[12/06 23:15:49   2586s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:15:49   2586s] [NR-eGR] Layer8       7( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:15:49   2586s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[12/06 23:15:49   2586s] [NR-eGR] ------------------------------------------------------------------
[12/06 23:15:49   2586s] [NR-eGR] Total    25330( 1.22%)    4273( 0.21%)     114( 0.01%)   ( 1.43%) 
[12/06 23:15:49   2586s] [NR-eGR] 
[12/06 23:15:49   2586s] (I)       Total Global Routing Runtime: 2.05 seconds
[12/06 23:15:49   2586s] (I)       total 2D Cap : 16671784 = (8511546 H, 8160238 V)
[12/06 23:15:49   2586s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.38% V
[12/06 23:15:49   2586s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.65% V
[12/06 23:15:49   2586s] [NR-eGR] End Peak syMemory usage = 2876.4 MB
[12/06 23:15:49   2586s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.02 seconds
[12/06 23:15:49   2586s] [hotspot] +------------+---------------+---------------+
[12/06 23:15:49   2586s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:15:49   2586s] [hotspot] +------------+---------------+---------------+
[12/06 23:15:50   2586s] [hotspot] | normalized |          0.35 |          3.30 |
[12/06 23:15:50   2586s] [hotspot] +------------+---------------+---------------+
[12/06 23:15:50   2586s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 3.30 (area is in unit of 4 std-cell row bins)
[12/06 23:15:50   2586s] [hotspot] max/total 0.35/3.30, big hotspot (>10) total 0.00
[12/06 23:15:50   2586s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        1.04   |
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] [hotspot] |  2  |   693.76    48.64   924.16   186.88 |        0.69   |
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] [hotspot] |  3  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] [hotspot] |  4  |   140.80   325.12   279.04   463.36 |        0.17   |
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] [hotspot] |  5  |  1154.56   509.44  1246.72   601.60 |        0.17   |
[12/06 23:15:50   2586s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:15:50   2586s] Top 5 hotspots total area: 2.43
[12/06 23:15:50   2586s] Reported timing to dir ./timingReports
[12/06 23:15:50   2586s] **optDesign ... cpu = 0:01:34, real = 0:00:49, mem = 2022.1M, totSessionCpu=0:43:07 **
[12/06 23:15:51   2587s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2758.8M
[12/06 23:15:51   2587s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2758.8M
[12/06 23:15:51   2587s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.061, MEM:2758.8M
[12/06 23:15:51   2587s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.061, MEM:2758.8M
[12/06 23:15:51   2587s] End AAE Lib Interpolated Model. (MEM=2758.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:15:51   2587s] **INFO: Starting Non-Blocking QThread
[12/06 23:15:51   2587s] **INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
[12/06 23:15:51   2587s] Non-Blocking console log file: /dev/null
[12/06 23:15:51   2587s] Multi-CPU acceleration using 2 CPU(s).
[12/06 23:15:51   2587s] Info: 1 threads available for lower-level modules during optimization.
[12/06 23:15:51   2587s] #################################################################################
[12/06 23:15:51   2587s] # Design Stage: PreRoute
[12/06 23:15:51   2587s] # Design Name: NYQ
[12/06 23:15:51   2587s] # Design Mode: 90nm
[12/06 23:15:51   2587s] # Analysis Mode: MMMC OCV 
[12/06 23:15:51   2587s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:15:51   2587s] # Signoff Settings: SI Off 
[12/06 23:15:51   2587s] #################################################################################
[12/06 23:15:53   2592s] Calculate early delays in OCV mode...
[12/06 23:15:53   2592s] Calculate late delays in OCV mode...
[12/06 23:15:53   2592s] Topological Sorting (REAL = 0:00:00.0, MEM = 2772.8M, InitMEM = 2759.4M)
[12/06 23:15:53   2592s] Start delay calculation (fullDC) (1 T). (MEM=2772.85)
[12/06 23:15:54   2593s] End AAE Lib Interpolated Model. (MEM=2800.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:16:07   2606s] Total number of fetched objects 106574
[12/06 23:16:08   2607s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/06 23:16:08   2607s] End delay calculation. (MEM=2865.89 CPU=0:00:11.0 REAL=0:00:11.0)
[12/06 23:16:08   2607s] End delay calculation (fullDC). (MEM=2865.89 CPU=0:00:14.3 REAL=0:00:15.0)
[12/06 23:16:08   2607s] *** CDM Built up (cpu=0:00:19.5  real=0:00:17.0  mem= 2865.9M) ***
[12/06 23:16:09   2611s] *** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:18.0 totSessionCpu=0:43:32 mem=2833.9M)
[12/06 23:16:16   2618s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/06 23:15:51   2587s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[12/06 23:15:51   2587s] Multithreaded Timing Analysis is initialized with 3 threads
[12/06 23:15:51   2587s] 
[12/06 23:15:51   2587s] Info: 3 threads available for lower-level modules during optimization.
[12/06 23:15:51   2587s] #################################################################################
[12/06 23:15:51   2587s] # Design Stage: PreRoute
[12/06 23:15:51   2587s] # Design Name: NYQ
[12/06 23:15:51   2587s] # Design Mode: 90nm
[12/06 23:15:51   2587s] # Analysis Mode: MMMC OCV 
[12/06 23:15:51   2587s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:15:51   2587s] # Signoff Settings: SI Off 
[12/06 23:15:51   2587s] #################################################################################
[12/06 23:15:51   2587s] Topological Sorting (REAL = 0:00:00.0, MEM = 46.8M, InitMEM = 33.4M)
[12/06 23:15:51   2587s] Calculate late delays in OCV mode...
[12/06 23:15:51   2587s] Calculate early delays in OCV mode...
[12/06 23:15:51   2587s] Calculate late delays in OCV mode...
[12/06 23:15:51   2587s] Calculate early delays in OCV mode...
[12/06 23:15:51   2587s] Start delay calculation (fullDC) (3 T). (MEM=0)
[12/06 23:15:51   2587s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:15:51   2587s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:15:51   2587s] Total number of fetched objects 106574
[12/06 23:15:51   2587s] Total number of fetched objects 106574
[12/06 23:15:51   2587s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:15:51   2587s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:15:51   2587s] End delay calculation. (MEM=6.23828 CPU=0:00:21.3 REAL=0:00:07.0)
[12/06 23:15:51   2587s] End delay calculation (fullDC). (MEM=6.23828 CPU=0:00:27.6 REAL=0:00:09.0)
[12/06 23:15:51   2587s] *** CDM Built up (cpu=0:00:28.4  real=0:00:10.0  mem= 6.2M) ***
[12/06 23:15:51   2587s] *** Done Building Timing Graph (cpu=0:00:34.0 real=0:00:12.0 totSessionCpu=0:03:14 mem=0.0M)
[12/06 23:15:51   2587s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:15:51   2587s] *** QThread HoldRpt [finish] : cpu/real = 0:00:41.7/0:00:16.0 (2.6), mem = 0.0M
_______________________________________________________________________
[12/06 23:16:16   2658s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:16:16   2658s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_bc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.820  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.100  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:12, REAL=0:00:26.0, MEM=2777.5M
[12/06 23:16:16   2658s] **optDesign ... cpu = 0:02:46, real = 0:01:15, mem = 2146.1M, totSessionCpu=0:44:19 **
[12/06 23:16:16   2658s] Deleting Cell Server ...
[12/06 23:16:16   2658s] *** Finished optDesign ***
[12/06 23:16:16   2658s] 
[12/06 23:16:16   2658s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:47 real=  0:01:16)
[12/06 23:16:16   2658s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:16:17   2658s] Info: Destroy the CCOpt slew target map.
[12/06 23:16:17   2658s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 23:16:17   2658s] <CMD> timeDesign -postCTS -expandedViews -outDir reports/04_timedesign_postctsOpt
[12/06 23:16:17   2659s] *** Enable all active views. ***
[12/06 23:16:18   2659s] Start to check current routing status for nets...
[12/06 23:16:18   2659s] All nets are already routed correctly.
[12/06 23:16:18   2659s] End to check current routing status for nets (mem=2657.4M)
[12/06 23:16:18   2660s] Effort level <high> specified for reg2reg path_group
[12/06 23:16:20   2664s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2687.0M
[12/06 23:16:20   2664s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2687.0M
[12/06 23:16:20   2664s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2687.0M
[12/06 23:16:20   2665s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.940, REAL:0.293, MEM:2719.0M
[12/06 23:16:20   2665s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.970, REAL:0.325, MEM:2719.0M
[12/06 23:16:20   2665s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.970, REAL:0.325, MEM:2719.0M
[12/06 23:16:20   2665s] #################################################################################
[12/06 23:16:20   2665s] # Design Stage: PreRoute
[12/06 23:16:20   2665s] # Design Name: NYQ
[12/06 23:16:20   2665s] # Design Mode: 90nm
[12/06 23:16:20   2665s] # Analysis Mode: MMMC OCV 
[12/06 23:16:20   2665s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:16:20   2665s] # Signoff Settings: SI Off 
[12/06 23:16:20   2665s] #################################################################################
[12/06 23:16:21   2666s] Topological Sorting (REAL = 0:00:01.0, MEM = 2730.5M, InitMEM = 2717.0M)
[12/06 23:16:21   2666s] Calculate early delays in OCV mode...
[12/06 23:16:21   2666s] Calculate late delays in OCV mode...
[12/06 23:16:21   2666s] Calculate early delays in OCV mode...
[12/06 23:16:21   2666s] Calculate late delays in OCV mode...
[12/06 23:16:21   2666s] Calculate early delays in OCV mode...
[12/06 23:16:21   2666s] Calculate late delays in OCV mode...
[12/06 23:16:21   2666s] Start delay calculation (fullDC) (4 T). (MEM=2730.45)
[12/06 23:16:21   2667s] End AAE Lib Interpolated Model. (MEM=2758.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:16:27   2688s] Total number of fetched objects 106574
[12/06 23:16:29   2698s] Total number of fetched objects 106574
[12/06 23:16:30   2699s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/06 23:16:30   2700s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/06 23:16:30   2700s] End delay calculation. (MEM=3013.82 CPU=0:00:25.1 REAL=0:00:06.0)
[12/06 23:16:30   2700s] End delay calculation (fullDC). (MEM=3013.82 CPU=0:00:33.6 REAL=0:00:09.0)
[12/06 23:16:30   2700s] *** CDM Built up (cpu=0:00:34.6  real=0:00:10.0  mem= 3013.8M) ***
[12/06 23:16:32   2706s] *** Done Building Timing Graph (cpu=0:00:40.7 real=0:00:12.0 totSessionCpu=0:45:07 mem=2981.8M)
[12/06 23:16:47   2727s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.302  | 45.302  | 54.820  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.302  | 45.302  | 54.820  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.699  | 70.699  | 73.396  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.302 | 285.302 | 294.820 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
Reported timing to dir reports/04_timedesign_postctsOpt
[12/06 23:16:48   2728s] Total CPU time: 69.14 sec
[12/06 23:16:48   2728s] Total Real time: 31.0 sec
[12/06 23:16:48   2728s] Total Memory Usage: 2721.089844 Mbytes
[12/06 23:16:48   2728s] <CMD> timeDesign -hold -postCTS -expandedViews -outDir reports/04_timedesign_postctsOpt
[12/06 23:16:49   2730s] Start to check current routing status for nets...
[12/06 23:16:50   2731s] All nets are already routed correctly.
[12/06 23:16:50   2731s] End to check current routing status for nets (mem=2667.4M)
[12/06 23:16:50   2731s] Effort level <high> specified for reg2reg path_group
[12/06 23:16:52   2735s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2697.3M
[12/06 23:16:52   2735s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2697.3M
[12/06 23:16:52   2735s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2697.3M
[12/06 23:16:52   2736s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.040, REAL:0.327, MEM:2721.3M
[12/06 23:16:52   2736s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.070, REAL:0.358, MEM:2721.3M
[12/06 23:16:52   2736s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.070, REAL:0.358, MEM:2721.3M
[12/06 23:16:52   2737s] #################################################################################
[12/06 23:16:52   2737s] # Design Stage: PreRoute
[12/06 23:16:52   2737s] # Design Name: NYQ
[12/06 23:16:52   2737s] # Design Mode: 90nm
[12/06 23:16:52   2737s] # Analysis Mode: MMMC OCV 
[12/06 23:16:52   2737s] # Parasitics Mode: No SPEF/RCDB
[12/06 23:16:52   2737s] # Signoff Settings: SI Off 
[12/06 23:16:52   2737s] #################################################################################
[12/06 23:16:52   2737s] Topological Sorting (REAL = 0:00:00.0, MEM = 2732.7M, InitMEM = 2719.3M)
[12/06 23:16:52   2737s] Calculate late delays in OCV mode...
[12/06 23:16:53   2737s] Calculate early delays in OCV mode...
[12/06 23:16:53   2737s] Calculate late delays in OCV mode...
[12/06 23:16:53   2737s] Calculate early delays in OCV mode...
[12/06 23:16:53   2737s] Calculate late delays in OCV mode...
[12/06 23:16:53   2738s] Calculate early delays in OCV mode...
[12/06 23:16:53   2738s] Start delay calculation (fullDC) (4 T). (MEM=2732.74)
[12/06 23:16:53   2738s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:16:53   2738s] End AAE Lib Interpolated Model. (MEM=2760.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:16:58   2757s] Total number of fetched objects 106574
[12/06 23:17:01   2766s] Total number of fetched objects 106574
[12/06 23:17:03   2776s] Total number of fetched objects 106574
[12/06 23:17:03   2777s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:17:03   2778s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:17:04   2778s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[12/06 23:17:04   2778s] End delay calculation. (MEM=3016.11 CPU=0:00:31.3 REAL=0:00:08.0)
[12/06 23:17:04   2778s] End delay calculation (fullDC). (MEM=3016.11 CPU=0:00:40.5 REAL=0:00:11.0)
[12/06 23:17:04   2778s] *** CDM Built up (cpu=0:00:41.5  real=0:00:12.0  mem= 3016.1M) ***
[12/06 23:17:05   2784s] *** Done Building Timing Graph (cpu=0:00:47.2 real=0:00:13.0 totSessionCpu=0:46:24 mem=2984.1M)
[12/06 23:17:11   2796s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.100  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_bc             |  0.001  |  0.100  |  0.001  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_tc             |  0.061  |  0.211  |  0.061  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_wc             |  0.298  |  0.897  |  0.298  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

Density: 65.754%
Routing Overflow: 0.00% H and 0.65% V
------------------------------------------------------------
Reported timing to dir reports/04_timedesign_postctsOpt
[12/06 23:17:12   2796s] Total CPU time: 68.57 sec
[12/06 23:17:12   2796s] Total Real time: 24.0 sec
[12/06 23:17:12   2796s] Total Memory Usage: 2665.863281 Mbytes
[12/06 23:17:12   2796s] <CMD> saveDesign save/NYQ_cts.enc
[12/06 23:17:12   2796s] #% Begin save design ... (date=12/06 23:17:12, mem=1985.4M)
[12/06 23:17:17   2800s] % Begin Save netlist data ... (date=12/06 23:17:17, mem=1986.6M)
[12/06 23:17:17   2800s] Writing Binary DB to save/NYQ_cts.enc.dat.tmp/NYQ.v.bin in single-threaded mode...
[12/06 23:17:17   2801s] % End Save netlist data ... (date=12/06 23:17:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=1991.1M, current mem=1991.1M)
[12/06 23:17:17   2801s] % Begin Save AAE data ... (date=12/06 23:17:17, mem=1991.1M)
[12/06 23:17:17   2801s] Saving AAE Data ...
[12/06 23:17:17   2801s] % End Save AAE data ... (date=12/06 23:17:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1991.1M, current mem=1991.1M)
[12/06 23:17:20   2803s] % Begin Save clock tree data ... (date=12/06 23:17:20, mem=1991.1M)
[12/06 23:17:20   2803s] % End Save clock tree data ... (date=12/06 23:17:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1991.1M, current mem=1991.1M)
[12/06 23:17:20   2803s] Saving preference file save/NYQ_cts.enc.dat.tmp/gui.pref.tcl ...
[12/06 23:17:21   2803s] Saving mode setting ...
[12/06 23:17:21   2803s] Saving global file ...
[12/06 23:17:21   2803s] Saving symbol-table file in separate thread ...
[12/06 23:17:21   2803s] Saving Drc markers ...
[12/06 23:17:21   2803s] ... No Drc file written since there is no markers found.
[12/06 23:17:21   2803s] % Begin Save routing data ... (date=12/06 23:17:21, mem=1991.8M)
[12/06 23:17:21   2803s] Saving route file ...
[12/06 23:17:29   2805s] *** Completed saveRoute (cpu=0:00:02.4 real=0:00:08.0 mem=2671.9M) ***
[12/06 23:17:29   2805s] % End Save routing data ... (date=12/06 23:17:29, total cpu=0:00:02.4, real=0:00:08.0, peak res=1992.8M, current mem=1992.8M)
[12/06 23:17:29   2805s] Saving floorplan file in separate thread ...
[12/06 23:17:29   2805s] Saving PG Conn file in separate thread ...
[12/06 23:17:29   2805s] Saving placement file in separate thread ...
[12/06 23:17:29   2805s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:17:29   2805s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/06 23:17:29   2805s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2695.9M) ***
[12/06 23:17:29   2806s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:17:29   2806s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:17:29   2806s] Saving property file save/NYQ_cts.enc.dat.tmp/NYQ.prop
[12/06 23:17:30   2806s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:01.0 mem=2695.9M) ***
[12/06 23:17:30   2806s] % Begin Save power constraints data ... (date=12/06 23:17:30, mem=1997.6M)
[12/06 23:17:30   2806s] % End Save power constraints data ... (date=12/06 23:17:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.6M, current mem=1997.6M)
[12/06 23:17:30   2806s] Saving rc congestion map save/NYQ_cts.enc.dat.tmp/NYQ.congmap.gz ...
[12/06 23:17:30   2806s] Saving CPF database ...
[12/06 23:17:30   2806s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[12/06 23:17:30   2806s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:17:34   2807s] Generated self-contained design NYQ_cts.enc.dat.tmp
[12/06 23:17:37   2807s] #% End save design ... (date=12/06 23:17:36, total cpu=0:00:10.3, real=0:00:25.0, peak res=1997.6M, current mem=1987.4M)
[12/06 23:17:37   2807s] *** Message Summary: 0 warning(s), 0 error(s)
[12/06 23:17:37   2807s] 
[12/06 23:17:37   2807s] <CMD> addFiller -cell {SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1} -prefix FILLCORE
[12/06 23:17:37   2807s] OPERPROF: Starting DPlace-Init at level 1, MEM:2676.8M
[12/06 23:17:37   2807s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2676.8M
[12/06 23:17:37   2807s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:2676.8M
[12/06 23:17:37   2807s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:2676.8M
[12/06 23:17:37   2807s] Core basic site is unit
[12/06 23:17:37   2807s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:17:37   2807s] Mark StBox On SiteArr starts
[12/06 23:17:38   2809s] Mark StBox On SiteArr ends
[12/06 23:17:38   2809s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.860, REAL:1.043, MEM:2680.8M
[12/06 23:17:38   2809s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.900, REAL:1.086, MEM:2680.8M
[12/06 23:17:38   2809s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.900, REAL:1.087, MEM:2680.8M
[12/06 23:17:38   2809s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:01.0, mem=2680.8MB).
[12/06 23:17:38   2809s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.030, REAL:1.204, MEM:2680.8M
[12/06 23:17:38   2809s]   Signal wire search tree: 141832 elements. (cpu=0:00:00.1, mem=1.0M)
[12/06 23:17:42   2813s] *INFO: Adding fillers to module counter_1.
[12/06 23:17:42   2813s] *INFO:   Added 169 filler insts (cell SHFILL128 / prefix FILLCORE_PD_CORE).
[12/06 23:17:42   2813s] *INFO:   Added 472 filler insts (cell SHFILL64 / prefix FILLCORE_PD_CORE).
[12/06 23:17:42   2813s] *INFO:   Added 226173 filler insts (cell SHFILL3 / prefix FILLCORE_PD_CORE).
[12/06 23:17:42   2813s] *INFO:   Added 23944 filler insts (cell SHFILL2 / prefix FILLCORE_PD_CORE).
[12/06 23:17:42   2813s] *INFO:   Added 24465 filler insts (cell SHFILL1 / prefix FILLCORE_PD_CORE).
[12/06 23:17:42   2813s] *INFO: Total 275223 filler insts added - prefix FILLCORE_PD_CORE (CPU: 0:00:05.9).
[12/06 23:17:42   2813s] For 275223 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/06 23:17:42   2813s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin false
[12/06 23:17:42   2813s] <CMD> routeDesign -globalDetail
[12/06 23:17:42   2813s] #% Begin routeDesign (date=12/06 23:17:42, mem=2310.0M)
[12/06 23:17:42   2813s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2309.97 (MB), peak = 2586.75 (MB)
[12/06 23:17:42   2813s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/06 23:17:42   2813s] #rc_worst has no qx tech file defined
[12/06 23:17:42   2813s] #No active RC corner or QRC tech file is missing.
[12/06 23:17:42   2813s] #**INFO: setDesignMode -flowEffort standard
[12/06 23:17:42   2813s] #**INFO: mulit-cut via swapping is disabled by user.
[12/06 23:17:42   2813s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/06 23:17:42   2813s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/06 23:17:42   2813s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/06 23:17:42   2814s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2862.8M
[12/06 23:17:42   2814s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:2862.8M
[12/06 23:17:42   2814s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:2862.8M
[12/06 23:17:42   2814s] Core basic site is unit
[12/06 23:17:42   2814s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.100, REAL:0.097, MEM:2862.8M
[12/06 23:17:42   2814s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.130, REAL:0.126, MEM:2862.8M
[12/06 23:17:42   2814s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.130, REAL:0.127, MEM:2862.8M
[12/06 23:17:42   2814s] 
[12/06 23:17:42   2814s] Begin checking placement ... (start mem=2862.8M, init mem=2862.8M)
[12/06 23:17:43   2815s] *info: Placed = 357161         (Fixed = 1296)
[12/06 23:17:43   2815s] *info: Unplaced = 0           
[12/06 23:17:43   2815s] Placement Density:100.00%(2160191/2160191)
[12/06 23:17:43   2815s] Placement Density (including fixed std cells):100.00%(2165842/2165842)
[12/06 23:17:43   2815s] Finished checkPlace (total: cpu=0:00:01.4, real=0:00:01.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=2863.8M)
[12/06 23:17:43   2815s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[12/06 23:17:43   2815s] #**INFO: honoring user setting for routeWithSiDriven set to true
[12/06 23:17:43   2815s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/06 23:17:43   2815s] 
[12/06 23:17:43   2815s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/06 23:17:43   2815s] *** Changed status on (275) nets in Clock.
[12/06 23:17:43   2815s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2863.8M) ***
[12/06 23:17:44   2815s] % Begin globalDetailRoute (date=12/06 23:17:43, mem=2311.7M)
[12/06 23:17:44   2815s] 
[12/06 23:17:44   2815s] globalDetailRoute
[12/06 23:17:44   2815s] 
[12/06 23:17:44   2815s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:17:44   2815s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:17:44   2815s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/06 23:17:44   2815s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/06 23:17:44   2815s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/06 23:17:44   2815s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:17:44   2815s] #setNanoRouteMode -routeWithSiDriven true
[12/06 23:17:44   2815s] #setNanoRouteMode -routeWithTimingDriven true
[12/06 23:17:44   2815s] #setNanoRouteMode -routeWithViaInPin "false"
[12/06 23:17:44   2815s] #Start globalDetailRoute on Fri Dec  6 23:17:44 2019
[12/06 23:17:44   2815s] #
[12/06 23:17:44   2815s] #Generating timing data, please wait...
[12/06 23:17:44   2815s] #81739 total nets, 275 already routed, 275 will ignore in trialRoute
[12/06 23:17:44   2815s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/06 23:17:48   2821s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:17:48   2821s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:17:49   2822s] #Dump tif for version 2.1
[12/06 23:17:53   2826s] End AAE Lib Interpolated Model. (MEM=3047.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:17:58   2847s] Total number of fetched objects 106574
[12/06 23:18:01   2857s] Total number of fetched objects 106574
[12/06 23:18:01   2858s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/06 23:18:01   2859s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:18:01   2859s] End delay calculation. (MEM=3217.22 CPU=0:00:24.7 REAL=0:00:06.0)
[12/06 23:18:10   2871s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/06 23:18:10   2871s] #Generating timing data took: cpu time = 00:00:50, elapsed time = 00:00:22, memory = 2455.27 (MB), peak = 2586.75 (MB)
[12/06 23:18:10   2872s] #Done generating timing data.
[12/06 23:18:12   2873s] ### Net info: total nets: 81749
[12/06 23:18:12   2873s] ### Net info: dirty nets: 0
[12/06 23:18:12   2873s] ### Net info: marked as disconnected nets: 0
[12/06 23:18:12   2874s] ### Net info: fully routed nets: 275
[12/06 23:18:12   2874s] ### Net info: trivial (single pin) nets: 0
[12/06 23:18:12   2874s] ### Net info: unrouted nets: 81474
[12/06 23:18:12   2874s] ### Net info: re-extraction nets: 0
[12/06 23:18:12   2874s] ### Net info: ignored nets: 0
[12/06 23:18:12   2874s] ### Net info: skip routing nets: 0
[12/06 23:18:12   2874s] ### import route signature (15) =  219237510
[12/06 23:18:12   2874s] ### import violation signature (13) = 1905142130
[12/06 23:18:13   2875s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:18:13   2875s] #Start reading timing information from file .timing_file_354843.tif.gz ...
[12/06 23:18:14   2876s] #Read in timing information for 87 ports, 80916 instances from timing file .timing_file_354843.tif.gz.
[12/06 23:18:14   2876s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:18:14   2876s] #RTESIG:78da8d90cd8ac24010843def5314a387086bec9ece2493a30b5ea3887a0d0a630c040399
[12/06 23:18:14   2876s] #       f1fdd79fab3af6b53eaaaa6b3cd92f37505ca42c334fa5ad19d5862d311733ce49cfb9a8
[12/06 23:18:14   2876s] #       6fd2ee4ffd8c27abf556b40621692fc1356ef8c5d5bb01de85d05e9ae913c9ade074e8bc
[12/06 23:18:14   2876s] #       4372ecfbee25535a03c3a9a5fb213975fd21bc0499b23ceac62c04b5a8b6cbaa5a28243e
[12/06 23:18:14   2876s] #       0c37f11d6aa13f3fc09c69a873db9c235e19e708c3f563b54cbe604a01a5141fc3b0a08c
[12/06 23:18:14   2876s] #       9437a2a38146cc178c857a2cff7685d13f2d7baa24
[12/06 23:18:14   2876s] #
[12/06 23:18:14   2876s] #RTESIG:78da8d90cd8ac24010843def5314a387086bec9ece2493a30b5ea3887a0d0a630c040399
[12/06 23:18:14   2876s] #       f1fdd79fab3af6b53eaaaa6b3cd92f37505ca42c334fa5ad19d5862d311733ce49cfb9a8
[12/06 23:18:14   2876s] #       6fd2ee4ffd8c27abf556b40621692fc1356ef8c5d5bb01de85d05e9ae913c9ade074e8bc
[12/06 23:18:14   2876s] #       4372ecfbee25535a03c3a9a5fb213975fd21bc0499b23ceac62c04b5a8b6cbaa5a28243e
[12/06 23:18:14   2876s] #       0c37f11d6aa13f3fc09c69a873db9c235e19e708c3f563b54cbe604a01a5141fc3b0a08c
[12/06 23:18:14   2876s] #       9437a2a38146cc178c857a2cff7685d13f2d7baa24
[12/06 23:18:14   2876s] #
[12/06 23:18:14   2876s] #Using multithreading with 4 threads.
[12/06 23:18:15   2876s] #Start routing data preparation on Fri Dec  6 23:18:15 2019
[12/06 23:18:15   2876s] #
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/06 23:18:15   2876s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:18:15   2876s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/06 23:18:15   2876s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:18:15   2876s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:18:15   2876s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:18:15   2876s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:18:15   2876s] #Voltage range [0.000 - 1.320] has 81747 nets.
[12/06 23:18:16   2878s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:18:16   2878s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:18:16   2878s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:18:16   2878s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:18:16   2878s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:18:16   2878s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:18:16   2878s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:18:16   2878s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:18:16   2878s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:18:16   2878s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:18:16   2878s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:18:16   2878s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:18:16   2878s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:18:16   2878s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:18:18   2880s] #Regenerating Ggrids automatically.
[12/06 23:18:18   2880s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:18:18   2880s] #Using automatically generated G-grids.
[12/06 23:18:18   2880s] #Done routing data preparation.
[12/06 23:18:18   2880s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2513.46 (MB), peak = 2645.95 (MB)
[12/06 23:18:18   2880s] #Merging special wires using 4 threads...
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #Finished routing data preparation on Fri Dec  6 23:18:19 2019
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #Cpu time = 00:00:05
[12/06 23:18:19   2881s] #Elapsed time = 00:00:04
[12/06 23:18:19   2881s] #Increased memory = 20.43 (MB)
[12/06 23:18:19   2881s] #Total memory = 2517.68 (MB)
[12/06 23:18:19   2881s] #Peak memory = 2645.95 (MB)
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #Start global routing on Fri Dec  6 23:18:19 2019
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #Number of eco nets is 0
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #Start global routing data preparation on Fri Dec  6 23:18:19 2019
[12/06 23:18:19   2881s] #
[12/06 23:18:19   2881s] #Start routing resource analysis on Fri Dec  6 23:18:19 2019
[12/06 23:18:19   2881s] #
[12/06 23:18:20   2884s] #Routing resource analysis is done on Fri Dec  6 23:18:20 2019
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #  Resource Analysis:
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 23:18:20   2884s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 23:18:20   2884s] #  --------------------------------------------------------------
[12/06 23:18:20   2884s] #  M1             H        4623          64       97344    75.17%
[12/06 23:18:20   2884s] #  M2             V        4006          57       97344     0.00%
[12/06 23:18:20   2884s] #  M3             H        4623          64       97344     0.00%
[12/06 23:18:20   2884s] #  M4             V        4006          57       97344     0.00%
[12/06 23:18:20   2884s] #  M5             H        4623          64       97344     0.00%
[12/06 23:18:20   2884s] #  M6             V        4006          57       97344     0.00%
[12/06 23:18:20   2884s] #  M7             H        4623          64       97344     0.00%
[12/06 23:18:20   2884s] #  M8             V        2778        1285       97344     0.00%
[12/06 23:18:20   2884s] #  M9             H        1563           0       97344     0.00%
[12/06 23:18:20   2884s] #  --------------------------------------------------------------
[12/06 23:18:20   2884s] #  Total                  34851       4.59%      876096     8.35%
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #  275 nets (0.34%) with 1 preferred extra spacing.
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #Global routing data preparation is done on Fri Dec  6 23:18:20 2019
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2533.20 (MB), peak = 2645.95 (MB)
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2536.48 (MB), peak = 2645.95 (MB)
[12/06 23:18:20   2884s] #
[12/06 23:18:20   2884s] #start global routing iteration 1...
[12/06 23:18:24   2894s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2692.87 (MB), peak = 2692.88 (MB)
[12/06 23:18:24   2894s] #
[12/06 23:18:24   2894s] #start global routing iteration 2...
[12/06 23:18:37   2906s] #cpu time = 00:00:13, elapsed time = 00:00:12, memory = 2692.96 (MB), peak = 2692.96 (MB)
[12/06 23:18:37   2906s] #
[12/06 23:18:37   2907s] #start global routing iteration 3...
[12/06 23:20:32   3206s] #cpu time = 00:04:59, elapsed time = 00:01:55, memory = 2728.88 (MB), peak = 2728.89 (MB)
[12/06 23:20:32   3206s] #
[12/06 23:20:32   3206s] #
[12/06 23:20:32   3206s] #Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
[12/06 23:20:32   3206s] #Total number of routable nets = 81739.
[12/06 23:20:32   3206s] #Total number of nets in the design = 81749.
[12/06 23:20:32   3206s] #
[12/06 23:20:32   3206s] #81464 routable nets have only global wires.
[12/06 23:20:32   3206s] #275 routable nets have only detail routed wires.
[12/06 23:20:32   3206s] #275 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 23:20:32   3206s] #
[12/06 23:20:32   3206s] #Routed nets constraints summary:
[12/06 23:20:32   3206s] #-----------------------------
[12/06 23:20:32   3206s] #        Rules   Unconstrained  
[12/06 23:20:32   3206s] #-----------------------------
[12/06 23:20:32   3206s] #      Default           81464  
[12/06 23:20:32   3206s] #-----------------------------
[12/06 23:20:32   3206s] #        Total           81464  
[12/06 23:20:32   3206s] #-----------------------------
[12/06 23:20:32   3206s] #
[12/06 23:20:32   3206s] #Routing constraints summary of the whole design:
[12/06 23:20:32   3206s] #------------------------------------------------
[12/06 23:20:32   3206s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 23:20:32   3206s] #------------------------------------------------
[12/06 23:20:32   3206s] #      Default                275           81464  
[12/06 23:20:32   3206s] #------------------------------------------------
[12/06 23:20:32   3206s] #        Total                275           81464  
[12/06 23:20:32   3206s] #------------------------------------------------
[12/06 23:20:32   3206s] #
[12/06 23:20:33   3207s] #
[12/06 23:20:33   3207s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 23:20:33   3207s] #
[12/06 23:20:33   3207s] #                 OverCon       OverCon       OverCon       OverCon          
[12/06 23:20:33   3207s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/06 23:20:33   3207s] #     Layer         (1-4)         (5-8)        (9-12)       (13-16)   OverCon
[12/06 23:20:33   3207s] #  --------------------------------------------------------------------------
[12/06 23:20:33   3207s] #  M2        28777(29.6%)   7980(8.20%)    531(0.55%)     30(0.03%)   (38.3%)
[12/06 23:20:33   3207s] #  M3           11(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[12/06 23:20:33   3207s] #  M4         4558(4.68%)      0(0.00%)      0(0.00%)      0(0.00%)   (4.68%)
[12/06 23:20:33   3207s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:20:33   3207s] #  M6           84(0.09%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
[12/06 23:20:33   3207s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:20:33   3207s] #  M8           23(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
[12/06 23:20:33   3207s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:20:33   3207s] #  --------------------------------------------------------------------------
[12/06 23:20:33   3207s] #     Total  33453(4.30%)   7980(1.02%)    531(0.07%)     30(0.00%)   (5.39%)
[12/06 23:20:33   3207s] #
[12/06 23:20:33   3207s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 16
[12/06 23:20:33   3207s] #  Overflow after GR: 0.00% H + 5.39% V
[12/06 23:20:33   3207s] #
[12/06 23:20:33   3207s] [hotspot] +------------+---------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:20:33   3207s] [hotspot] +------------+---------------+---------------+
[12/06 23:20:33   3207s] [hotspot] | normalized |          0.35 |          2.78 |
[12/06 23:20:33   3207s] [hotspot] +------------+---------------+---------------+
[12/06 23:20:33   3207s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 2.78 (area is in unit of 4 std-cell row bins)
[12/06 23:20:33   3207s] [hotspot] max/total 0.35/2.78, big hotspot (>10) total 0.00
[12/06 23:20:33   3207s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        1.04   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  2  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  3  |   693.76    48.64   924.16   186.88 |        0.52   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  4  |  1154.56   509.44  1292.80   647.68 |        0.17   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  5  |   601.60   739.84   693.76   832.00 |        0.17   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] Top 5 hotspots total area: 2.25
[12/06 23:20:33   3207s] #Hotspot report including placement blocked areas
[12/06 23:20:33   3207s] [hotspot] +------------+---------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 23:20:33   3207s] [hotspot] +------------+---------------+---------------+
[12/06 23:20:33   3207s] [hotspot] | normalized |          0.35 |          2.95 |
[12/06 23:20:33   3207s] [hotspot] +------------+---------------+---------------+
[12/06 23:20:33   3207s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 2.95 (area is in unit of 4 std-cell row bins)
[12/06 23:20:33   3207s] [hotspot] max/total 0.35/2.95, big hotspot (>10) total 0.00
[12/06 23:20:33   3207s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  1  |  1292.80    48.64  1500.16   279.04 |        1.04   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  2  |   693.76    48.64   924.16   186.88 |        0.69   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  3  |   325.12     2.56   509.44   140.80 |        0.35   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  4  |  1154.56   509.44  1292.80   647.68 |        0.17   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] [hotspot] |  5  |   601.60   739.84   693.76   832.00 |        0.17   |
[12/06 23:20:33   3207s] [hotspot] +-----+-------------------------------------+---------------+
[12/06 23:20:33   3207s] Top 5 hotspots total area: 2.43
[12/06 23:20:33   3207s] #Complete Global Routing.
[12/06 23:20:33   3207s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:20:33   3207s] #Total wire length = 6661682 um.
[12/06 23:20:33   3207s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M1 = 0 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M2 = 442903 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M3 = 1803654 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M4 = 711540 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M5 = 1570072 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M6 = 890357 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M7 = 193613 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M8 = 1001405 um.
[12/06 23:20:33   3207s] #Total wire length on LAYER M9 = 48139 um.
[12/06 23:20:33   3207s] #Total number of vias = 976501
[12/06 23:20:33   3207s] #Up-Via Summary (total 976501):
[12/06 23:20:33   3207s] #           
[12/06 23:20:33   3207s] #-----------------------
[12/06 23:20:33   3207s] # M1             319929
[12/06 23:20:33   3207s] # M2             283161
[12/06 23:20:33   3207s] # M3             196335
[12/06 23:20:33   3207s] # M4              68075
[12/06 23:20:33   3207s] # M5              66504
[12/06 23:20:33   3207s] # M6              20472
[12/06 23:20:33   3207s] # M7              20893
[12/06 23:20:33   3207s] # M8               1132
[12/06 23:20:33   3207s] #-----------------------
[12/06 23:20:33   3207s] #                976501 
[12/06 23:20:33   3207s] #
[12/06 23:20:33   3208s] #Max overcon = 16 tracks.
[12/06 23:20:33   3208s] #Total overcon = 5.39%.
[12/06 23:20:33   3208s] #Worst layer Gcell overcon rate = 4.68%.
[12/06 23:20:34   3208s] #
[12/06 23:20:34   3208s] #Global routing statistics:
[12/06 23:20:34   3208s] #Cpu time = 00:05:26
[12/06 23:20:34   3208s] #Elapsed time = 00:02:15
[12/06 23:20:34   3208s] #Increased memory = 210.67 (MB)
[12/06 23:20:34   3208s] #Total memory = 2728.35 (MB)
[12/06 23:20:34   3208s] #Peak memory = 2730.85 (MB)
[12/06 23:20:34   3208s] #
[12/06 23:20:34   3208s] #Finished global routing on Fri Dec  6 23:20:34 2019
[12/06 23:20:34   3208s] #
[12/06 23:20:34   3208s] #
[12/06 23:20:34   3208s] ### route signature (19) = 1824251782
[12/06 23:20:34   3208s] ### violation signature (16) = 1905142130
[12/06 23:20:35   3209s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2617.51 (MB), peak = 2730.85 (MB)
[12/06 23:20:35   3210s] #Start Track Assignment.
[12/06 23:20:49   3227s] #Done with 249590 horizontal wires in 3 hboxes and 219857 vertical wires in 3 hboxes.
[12/06 23:21:05   3246s] #Done with 48663 horizontal wires in 3 hboxes and 48961 vertical wires in 3 hboxes.
[12/06 23:21:10   3251s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/06 23:21:10   3251s] #
[12/06 23:21:10   3251s] #Track assignment summary:
[12/06 23:21:10   3251s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/06 23:21:10   3251s] #------------------------------------------------------------------------
[12/06 23:21:10   3251s] # M2        437470.14 	  0.09%  	  0.00% 	  0.00%
[12/06 23:21:10   3251s] # M3       1693602.57 	  0.11%  	  0.00% 	  0.01%
[12/06 23:21:10   3251s] # M4        587413.37 	  0.06%  	  0.00% 	  0.01%
[12/06 23:21:10   3251s] # M5       1573868.88 	  0.02%  	  0.00% 	  0.00%
[12/06 23:21:10   3251s] # M6        893958.60 	  0.01%  	  0.00% 	  0.00%
[12/06 23:21:10   3251s] # M7        195000.97 	  0.01%  	  0.00% 	  0.00%
[12/06 23:21:10   3251s] # M8       1003198.77 	  0.00%  	  0.00% 	  0.00%
[12/06 23:21:10   3251s] # M9         48411.57 	  0.01%  	  0.00% 	  0.00%
[12/06 23:21:10   3251s] #------------------------------------------------------------------------
[12/06 23:21:10   3251s] # All     6432924.88  	  0.05% 	  0.00% 	  0.00%
[12/06 23:21:10   3252s] #Complete Track Assignment.
[12/06 23:21:10   3252s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:21:10   3252s] #Total wire length = 6924668 um.
[12/06 23:21:10   3252s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M1 = 144946 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M2 = 445816 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M3 = 1884048 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M4 = 710113 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M5 = 1586977 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M6 = 901003 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M7 = 195898 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M8 = 1007556 um.
[12/06 23:21:10   3252s] #Total wire length on LAYER M9 = 48311 um.
[12/06 23:21:10   3252s] #Total number of vias = 976501
[12/06 23:21:10   3252s] #Up-Via Summary (total 976501):
[12/06 23:21:10   3252s] #           
[12/06 23:21:10   3252s] #-----------------------
[12/06 23:21:10   3252s] # M1             319929
[12/06 23:21:10   3252s] # M2             283161
[12/06 23:21:10   3252s] # M3             196335
[12/06 23:21:10   3252s] # M4              68075
[12/06 23:21:10   3252s] # M5              66504
[12/06 23:21:10   3252s] # M6              20472
[12/06 23:21:10   3252s] # M7              20893
[12/06 23:21:10   3252s] # M8               1132
[12/06 23:21:10   3252s] #-----------------------
[12/06 23:21:10   3252s] #                976501 
[12/06 23:21:10   3252s] #
[12/06 23:21:11   3253s] ### route signature (23) =  810654758
[12/06 23:21:11   3253s] ### violation signature (20) = 1905142130
[12/06 23:21:11   3253s] #cpu time = 00:00:44, elapsed time = 00:00:36, memory = 2718.19 (MB), peak = 2730.85 (MB)
[12/06 23:21:11   3253s] #
[12/06 23:21:11   3253s] #number of short segments in preferred routing layers
[12/06 23:21:11   3253s] #	
[12/06 23:21:11   3253s] #	
[12/06 23:21:11   3253s] #
[12/06 23:21:11   3253s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 23:21:11   3253s] #Cpu time = 00:06:17
[12/06 23:21:11   3253s] #Elapsed time = 00:02:57
[12/06 23:21:11   3253s] #Increased memory = 220.96 (MB)
[12/06 23:21:11   3253s] #Total memory = 2718.20 (MB)
[12/06 23:21:11   3253s] #Peak memory = 2730.85 (MB)
[12/06 23:21:11   3253s] #Using multithreading with 4 threads.
[12/06 23:21:13   3256s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:21:13   3256s] #
[12/06 23:21:13   3256s] #Start Detail Routing..
[12/06 23:21:14   3256s] #start initial detail routing ...
[12/06 23:21:14   3256s] ### For initial detail routing, marked 275 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/06 23:21:35   3338s] #    completing 10% with 124 violations
[12/06 23:21:35   3338s] #    elapsed time = 00:00:21, memory = 2933.46 (MB)
[12/06 23:21:58   3431s] #    completing 20% with 254 violations
[12/06 23:21:58   3431s] #    elapsed time = 00:00:44, memory = 2962.42 (MB)
[12/06 23:22:16   3504s] #    completing 30% with 308 violations
[12/06 23:22:16   3504s] #    elapsed time = 00:01:03, memory = 2963.21 (MB)
[12/06 23:22:38   3589s] #    completing 40% with 337 violations
[12/06 23:22:38   3589s] #    elapsed time = 00:01:24, memory = 2994.29 (MB)
[12/06 23:22:57   3667s] #    completing 50% with 361 violations
[12/06 23:22:57   3667s] #    elapsed time = 00:01:43, memory = 2951.78 (MB)
[12/06 23:23:17   3745s] #    completing 60% with 404 violations
[12/06 23:23:17   3745s] #    elapsed time = 00:02:03, memory = 3002.44 (MB)
[12/06 23:23:39   3833s] #    completing 70% with 477 violations
[12/06 23:23:39   3833s] #    elapsed time = 00:02:25, memory = 2981.26 (MB)
[12/06 23:23:56   3900s] #    completing 80% with 489 violations
[12/06 23:23:56   3900s] #    elapsed time = 00:02:42, memory = 2993.16 (MB)
[12/06 23:24:15   3978s] #    completing 90% with 459 violations
[12/06 23:24:15   3978s] #    elapsed time = 00:03:01, memory = 2989.46 (MB)
[12/06 23:24:32   4046s] #    completing 100% with 443 violations
[12/06 23:24:32   4046s] #    elapsed time = 00:03:18, memory = 2990.33 (MB)
[12/06 23:24:33   4047s] #   number of violations = 443
[12/06 23:24:33   4047s] #
[12/06 23:24:33   4047s] #    By Layer and Type :
[12/06 23:24:33   4047s] #	         MetSpc    NSMet    Short     Loop   Totals
[12/06 23:24:33   4047s] #	M1            0        0        0        0        0
[12/06 23:24:33   4047s] #	M2          298        1      119        3      421
[12/06 23:24:33   4047s] #	M3            0        0        0        0        0
[12/06 23:24:33   4047s] #	M4            0        0        2        0        2
[12/06 23:24:33   4047s] #	M5            0        0        0        0        0
[12/06 23:24:33   4047s] #	M6            3        0        1        0        4
[12/06 23:24:33   4047s] #	M7            0        0        0        0        0
[12/06 23:24:33   4047s] #	M8            9        0        7        0       16
[12/06 23:24:33   4047s] #	Totals      310        1      129        3      443
[12/06 23:24:33   4048s] #275480 out of 357161 instances (77.1%) need to be verified(marked ipoed), dirty area = 34.9%.
[12/06 23:25:02   4162s] #   number of violations = 449
[12/06 23:25:02   4162s] #
[12/06 23:25:02   4162s] #    By Layer and Type :
[12/06 23:25:02   4162s] #	         MetSpc    NSMet    Short     Loop   Totals
[12/06 23:25:02   4162s] #	M1            0        0        0        0        0
[12/06 23:25:02   4162s] #	M2          304        1      119        3      427
[12/06 23:25:02   4162s] #	M3            0        0        0        0        0
[12/06 23:25:02   4162s] #	M4            0        0        2        0        2
[12/06 23:25:02   4162s] #	M5            0        0        0        0        0
[12/06 23:25:02   4162s] #	M6            3        0        1        0        4
[12/06 23:25:02   4162s] #	M7            0        0        0        0        0
[12/06 23:25:02   4162s] #	M8            9        0        7        0       16
[12/06 23:25:02   4162s] #	Totals      316        1      129        3      449
[12/06 23:25:02   4162s] #cpu time = 00:15:06, elapsed time = 00:03:49, memory = 2880.13 (MB), peak = 3014.20 (MB)
[12/06 23:25:02   4163s] #start 1st optimization iteration ...
[12/06 23:25:06   4177s] #   number of violations = 153
[12/06 23:25:06   4177s] #
[12/06 23:25:06   4177s] #    By Layer and Type :
[12/06 23:25:06   4177s] #	         MetSpc    NSMet    Short     Loop   Totals
[12/06 23:25:06   4177s] #	M1            0        0        0        0        0
[12/06 23:25:06   4177s] #	M2           74        1       75        1      151
[12/06 23:25:06   4177s] #	M3            0        0        0        0        0
[12/06 23:25:06   4177s] #	M4            0        0        0        0        0
[12/06 23:25:06   4177s] #	M5            0        0        0        0        0
[12/06 23:25:06   4177s] #	M6            0        0        0        0        0
[12/06 23:25:06   4177s] #	M7            0        0        0        0        0
[12/06 23:25:06   4177s] #	M8            0        0        2        0        2
[12/06 23:25:06   4177s] #	Totals       74        1       77        1      153
[12/06 23:25:06   4177s] #cpu time = 00:00:14, elapsed time = 00:00:04, memory = 2881.43 (MB), peak = 3014.20 (MB)
[12/06 23:25:07   4177s] #start 2nd optimization iteration ...
[12/06 23:25:08   4183s] #   number of violations = 132
[12/06 23:25:08   4183s] #
[12/06 23:25:08   4183s] #    By Layer and Type :
[12/06 23:25:08   4183s] #	         MetSpc    Short   Totals
[12/06 23:25:08   4183s] #	M1            0        0        0
[12/06 23:25:08   4183s] #	M2           80       52      132
[12/06 23:25:08   4183s] #	Totals       80       52      132
[12/06 23:25:08   4183s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2881.07 (MB), peak = 3014.20 (MB)
[12/06 23:25:08   4183s] #start 3rd optimization iteration ...
[12/06 23:25:10   4188s] #   number of violations = 0
[12/06 23:25:10   4188s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2877.83 (MB), peak = 3014.20 (MB)
[12/06 23:25:10   4189s] #Complete Detail Routing.
[12/06 23:25:10   4189s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:25:10   4189s] #Total wire length = 6299637 um.
[12/06 23:25:10   4189s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M1 = 5 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M2 = 721530 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M3 = 1573558 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M4 = 547049 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M5 = 1465984 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M6 = 742030 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M7 = 228187 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M8 = 972631 um.
[12/06 23:25:10   4189s] #Total wire length on LAYER M9 = 48663 um.
[12/06 23:25:10   4189s] #Total number of vias = 916073
[12/06 23:25:10   4189s] #Up-Via Summary (total 916073):
[12/06 23:25:10   4189s] #           
[12/06 23:25:10   4189s] #-----------------------
[12/06 23:25:10   4189s] # M1             324271
[12/06 23:25:10   4189s] # M2             304606
[12/06 23:25:10   4189s] # M3             129884
[12/06 23:25:10   4189s] # M4              62705
[12/06 23:25:10   4189s] # M5              51021
[12/06 23:25:10   4189s] # M6              21412
[12/06 23:25:10   4189s] # M7              20738
[12/06 23:25:10   4189s] # M8               1436
[12/06 23:25:10   4189s] #-----------------------
[12/06 23:25:10   4189s] #                916073 
[12/06 23:25:10   4189s] #
[12/06 23:25:10   4189s] #Total number of DRC violations = 0
[12/06 23:25:10   4190s] ### route signature (36) = 2133867615
[12/06 23:25:10   4190s] ### violation signature (33) = 1905142130
[12/06 23:25:10   4190s] #Cpu time = 00:15:37
[12/06 23:25:10   4190s] #Elapsed time = 00:03:59
[12/06 23:25:10   4190s] #Increased memory = -102.93 (MB)
[12/06 23:25:10   4190s] #Total memory = 2615.27 (MB)
[12/06 23:25:10   4190s] #Peak memory = 3014.20 (MB)
[12/06 23:25:11   4191s] #
[12/06 23:25:11   4191s] #start routing for process antenna violation fix ...
[12/06 23:25:12   4193s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:25:14   4195s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2617.84 (MB), peak = 3014.20 (MB)
[12/06 23:25:14   4195s] #
[12/06 23:25:14   4195s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:25:14   4195s] #Total wire length = 6299637 um.
[12/06 23:25:14   4195s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M1 = 5 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M2 = 721530 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M3 = 1573558 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M4 = 547049 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M5 = 1465984 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M6 = 742030 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M7 = 228187 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M8 = 972631 um.
[12/06 23:25:14   4195s] #Total wire length on LAYER M9 = 48663 um.
[12/06 23:25:14   4195s] #Total number of vias = 916073
[12/06 23:25:14   4195s] #Up-Via Summary (total 916073):
[12/06 23:25:14   4195s] #           
[12/06 23:25:14   4195s] #-----------------------
[12/06 23:25:14   4195s] # M1             324271
[12/06 23:25:14   4195s] # M2             304606
[12/06 23:25:14   4195s] # M3             129884
[12/06 23:25:14   4195s] # M4              62705
[12/06 23:25:14   4195s] # M5              51021
[12/06 23:25:14   4195s] # M6              21412
[12/06 23:25:14   4195s] # M7              20738
[12/06 23:25:14   4195s] # M8               1436
[12/06 23:25:14   4195s] #-----------------------
[12/06 23:25:14   4195s] #                916073 
[12/06 23:25:14   4195s] #
[12/06 23:25:14   4195s] #Total number of DRC violations = 0
[12/06 23:25:14   4195s] #Total number of net violated process antenna rule = 0
[12/06 23:25:14   4195s] #
[12/06 23:25:14   4196s] ### route signature (39) = 2133867615
[12/06 23:25:14   4196s] ### violation signature (36) = 1905142130
[12/06 23:25:16   4202s] #
[12/06 23:25:16   4202s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:25:16   4202s] #Total wire length = 6299637 um.
[12/06 23:25:16   4202s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M1 = 5 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M2 = 721530 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M3 = 1573558 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M4 = 547049 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M5 = 1465984 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M6 = 742030 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M7 = 228187 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M8 = 972631 um.
[12/06 23:25:16   4202s] #Total wire length on LAYER M9 = 48663 um.
[12/06 23:25:16   4202s] #Total number of vias = 916073
[12/06 23:25:16   4202s] #Up-Via Summary (total 916073):
[12/06 23:25:16   4202s] #           
[12/06 23:25:16   4202s] #-----------------------
[12/06 23:25:16   4202s] # M1             324271
[12/06 23:25:16   4202s] # M2             304606
[12/06 23:25:16   4202s] # M3             129884
[12/06 23:25:16   4202s] # M4              62705
[12/06 23:25:16   4202s] # M5              51021
[12/06 23:25:16   4202s] # M6              21412
[12/06 23:25:16   4202s] # M7              20738
[12/06 23:25:16   4202s] # M8               1436
[12/06 23:25:16   4202s] #-----------------------
[12/06 23:25:16   4202s] #                916073 
[12/06 23:25:16   4202s] #
[12/06 23:25:16   4202s] #Total number of DRC violations = 0
[12/06 23:25:16   4202s] #Total number of net violated process antenna rule = 0
[12/06 23:25:16   4202s] #
[12/06 23:25:17   4206s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:25:17   4206s] #
[12/06 23:25:17   4206s] #Start Post Route wire spreading..
[12/06 23:25:18   4207s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:25:18   4207s] #
[12/06 23:25:18   4207s] #Start DRC checking..
[12/06 23:25:43   4305s] #   number of violations = 0
[12/06 23:25:43   4305s] #cpu time = 00:01:37, elapsed time = 00:00:25, memory = 2824.79 (MB), peak = 3014.20 (MB)
[12/06 23:25:43   4305s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:25:43   4305s] #Total number of DRC violations = 0
[12/06 23:25:43   4305s] #Total number of net violated process antenna rule = 0
[12/06 23:25:44   4306s] ### route signature (45) = 2133867615
[12/06 23:25:44   4306s] ### violation signature (42) = 1905142130
[12/06 23:25:44   4306s] #
[12/06 23:25:44   4306s] #Start data preparation for wire spreading...
[12/06 23:25:44   4306s] #
[12/06 23:25:44   4306s] #Data preparation is done on Fri Dec  6 23:25:44 2019
[12/06 23:25:44   4306s] #
[12/06 23:25:45   4309s] #
[12/06 23:25:45   4309s] #Start Post Route Wire Spread.
[12/06 23:25:53   4328s] #Done with 74397 horizontal wires in 5 hboxes and 31773 vertical wires in 5 hboxes.
[12/06 23:25:55   4329s] #Complete Post Route Wire Spread.
[12/06 23:25:55   4329s] #
[12/06 23:25:55   4330s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:25:55   4330s] #Total wire length = 6375755 um.
[12/06 23:25:55   4330s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M1 = 5 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M2 = 726206 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M3 = 1599382 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M4 = 553903 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M5 = 1483600 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M6 = 750615 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M7 = 236168 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M8 = 977191 um.
[12/06 23:25:55   4330s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:25:55   4330s] #Total number of vias = 916073
[12/06 23:25:55   4330s] #Up-Via Summary (total 916073):
[12/06 23:25:55   4330s] #           
[12/06 23:25:55   4330s] #-----------------------
[12/06 23:25:55   4330s] # M1             324271
[12/06 23:25:55   4330s] # M2             304606
[12/06 23:25:55   4330s] # M3             129884
[12/06 23:25:55   4330s] # M4              62705
[12/06 23:25:55   4330s] # M5              51021
[12/06 23:25:55   4330s] # M6              21412
[12/06 23:25:55   4330s] # M7              20738
[12/06 23:25:55   4330s] # M8               1436
[12/06 23:25:55   4330s] #-----------------------
[12/06 23:25:55   4330s] #                916073 
[12/06 23:25:55   4330s] #
[12/06 23:25:55   4331s] ### route signature (48) = 1122213488
[12/06 23:25:55   4331s] ### violation signature (45) = 1905142130
[12/06 23:25:56   4333s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:25:56   4333s] #
[12/06 23:25:56   4333s] #Start DRC checking..
[12/06 23:26:25   4442s] #   number of violations = 0
[12/06 23:26:25   4442s] #cpu time = 00:01:49, elapsed time = 00:00:28, memory = 2850.15 (MB), peak = 3014.20 (MB)
[12/06 23:26:25   4442s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:26:25   4442s] #Total number of DRC violations = 0
[12/06 23:26:25   4442s] #Total number of net violated process antenna rule = 0
[12/06 23:26:25   4444s] ### route signature (53) =  220241418
[12/06 23:26:25   4444s] ### violation signature (50) = 1905142130
[12/06 23:26:26   4447s] #   number of violations = 0
[12/06 23:26:26   4447s] #cpu time = 00:02:22, elapsed time = 00:00:43, memory = 2678.62 (MB), peak = 3014.20 (MB)
[12/06 23:26:26   4447s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:26:26   4447s] #Total number of DRC violations = 0
[12/06 23:26:26   4447s] #Total number of net violated process antenna rule = 0
[12/06 23:26:26   4447s] #Post Route wire spread is done.
[12/06 23:26:27   4448s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:26:27   4448s] #Total wire length = 6375755 um.
[12/06 23:26:27   4448s] #Total half perimeter of net bounding box = 4588758 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M1 = 5 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M2 = 726206 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M3 = 1599382 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M4 = 553903 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M5 = 1483600 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M6 = 750615 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M7 = 236168 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M8 = 977191 um.
[12/06 23:26:27   4448s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:26:27   4448s] #Total number of vias = 916073
[12/06 23:26:27   4448s] #Up-Via Summary (total 916073):
[12/06 23:26:27   4448s] #           
[12/06 23:26:27   4448s] #-----------------------
[12/06 23:26:27   4448s] # M1             324271
[12/06 23:26:27   4448s] # M2             304606
[12/06 23:26:27   4448s] # M3             129884
[12/06 23:26:27   4448s] # M4              62705
[12/06 23:26:27   4448s] # M5              51021
[12/06 23:26:27   4448s] # M6              21412
[12/06 23:26:27   4448s] # M7              20738
[12/06 23:26:27   4448s] # M8               1436
[12/06 23:26:27   4448s] #-----------------------
[12/06 23:26:27   4448s] #                916073 
[12/06 23:26:27   4448s] #
[12/06 23:26:27   4450s] ### route signature (55) =  220241418
[12/06 23:26:27   4450s] ### violation signature (52) = 1905142130
[12/06 23:26:27   4450s] #detailRoute Statistics:
[12/06 23:26:27   4450s] #Cpu time = 00:19:56
[12/06 23:26:27   4450s] #Elapsed time = 00:05:16
[12/06 23:26:27   4450s] #Increased memory = -41.57 (MB)
[12/06 23:26:27   4450s] #Total memory = 2676.62 (MB)
[12/06 23:26:27   4450s] #Peak memory = 3014.20 (MB)
[12/06 23:26:28   4451s] ### export route signature (56) =  220241418
[12/06 23:26:28   4453s] ### export violation signature (53) = 1905142130
[12/06 23:26:31   4456s] #
[12/06 23:26:31   4456s] #globalDetailRoute statistics:
[12/06 23:26:31   4456s] #Cpu time = 00:27:21
[12/06 23:26:31   4456s] #Elapsed time = 00:08:47
[12/06 23:26:31   4456s] #Increased memory = 34.58 (MB)
[12/06 23:26:31   4456s] #Total memory = 2346.30 (MB)
[12/06 23:26:31   4456s] #Peak memory = 3014.20 (MB)
[12/06 23:26:31   4456s] #Number of warnings = 38
[12/06 23:26:31   4456s] #Total number of warnings = 83
[12/06 23:26:31   4456s] #Number of fails = 0
[12/06 23:26:31   4456s] #Total number of fails = 0
[12/06 23:26:31   4456s] #Complete globalDetailRoute on Fri Dec  6 23:26:31 2019
[12/06 23:26:31   4456s] #
[12/06 23:26:31   4456s] % End globalDetailRoute (date=12/06 23:26:31, total cpu=0:27:21, real=0:08:47, peak res=3014.2M, current mem=2342.2M)
[12/06 23:26:31   4456s] #routeDesign: cpu time = 00:27:23, elapsed time = 00:08:49, memory = 2342.24 (MB), peak = 3014.20 (MB)
[12/06 23:26:31   4456s] 
[12/06 23:26:31   4456s] *** Summary of all messages that are not suppressed in this session:
[12/06 23:26:31   4456s] Severity  ID               Count  Summary                                  
[12/06 23:26:31   4456s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/06 23:26:31   4456s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/06 23:26:31   4456s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/06 23:26:31   4456s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/06 23:26:31   4456s] *** Message Summary: 4 warning(s), 0 error(s)
[12/06 23:26:31   4456s] 
[12/06 23:26:31   4456s] ### 
[12/06 23:26:31   4456s] ###   Scalability Statistics
[12/06 23:26:31   4456s] ### 
[12/06 23:26:31   4456s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:26:31   4456s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/06 23:26:31   4456s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:26:31   4456s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 23:26:31   4456s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 23:26:31   4456s] ###   Timing Data Generation        |        00:00:56|        00:00:26|             2.1|
[12/06 23:26:31   4456s] ###   DB Import                     |        00:00:04|        00:00:04|             1.1|
[12/06 23:26:31   4456s] ###   DB Export                     |        00:00:05|        00:00:03|             2.0|
[12/06 23:26:31   4456s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:26:31   4456s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.3|
[12/06 23:26:31   4456s] ###   Global Routing                |        00:05:26|        00:02:15|             2.4|
[12/06 23:26:31   4456s] ###   Track Assignment              |        00:00:42|        00:00:35|             1.2|
[12/06 23:26:31   4456s] ###   Detail Routing                |        00:15:37|        00:03:59|             3.9|
[12/06 23:26:31   4456s] ###   Antenna Fixing                |        00:00:12|        00:00:05|             2.3|
[12/06 23:26:31   4456s] ###   Entire Command                |        00:27:23|        00:08:49|             3.1|
[12/06 23:26:31   4456s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:26:31   4456s] ### 
[12/06 23:26:31   4456s] #% End routeDesign (date=12/06 23:26:31, total cpu=0:27:23, real=0:08:49, peak res=3014.2M, current mem=2342.2M)
[12/06 23:26:31   4456s] <CMD> deleteFiller -prefix FILLCORE
[12/06 23:26:31   4456s] Deleted 275223 physical insts (cell - / prefix FILLCORE).
[12/06 23:26:32   4457s] Did not delete 1022 physical insts as they did not match the given prefix <FILLCORE>.
[12/06 23:26:32   4457s] <CMD> setExtractRCMode -engine postRoute
[12/06 23:26:32   4457s] <CMD> setExtractRCMode -effortLevel low
[12/06 23:26:32   4457s] <CMD> setDelayCalMode -siAware false
[12/06 23:26:32   4457s] <CMD> saveDesign save/NYQ_route.enc
[12/06 23:26:32   4457s] #% Begin save design ... (date=12/06 23:26:32, mem=2344.4M)
[12/06 23:26:38   4461s] % Begin Save netlist data ... (date=12/06 23:26:38, mem=2344.9M)
[12/06 23:26:38   4461s] Writing Binary DB to save/NYQ_route.enc.dat.tmp/NYQ.v.bin in single-threaded mode...
[12/06 23:26:38   4461s] % End Save netlist data ... (date=12/06 23:26:38, total cpu=0:00:00.2, real=0:00:00.0, peak res=2347.3M, current mem=2347.3M)
[12/06 23:26:38   4461s] % Begin Save AAE data ... (date=12/06 23:26:38, mem=2347.3M)
[12/06 23:26:38   4461s] Saving AAE Data ...
[12/06 23:26:39   4461s] % End Save AAE data ... (date=12/06 23:26:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2347.3M, current mem=2347.3M)
[12/06 23:26:41   4463s] % Begin Save clock tree data ... (date=12/06 23:26:41, mem=2347.4M)
[12/06 23:26:41   4463s] % End Save clock tree data ... (date=12/06 23:26:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2347.4M, current mem=2347.4M)
[12/06 23:26:41   4463s] Saving preference file save/NYQ_route.enc.dat.tmp/gui.pref.tcl ...
[12/06 23:26:42   4463s] Saving mode setting ...
[12/06 23:26:42   4463s] Saving global file ...
[12/06 23:26:43   4463s] Saving symbol-table file in separate thread ...
[12/06 23:26:43   4463s] Saving Drc markers ...
[12/06 23:26:43   4463s] ... No Drc file written since there is no markers found.
[12/06 23:26:43   4463s] % Begin Save routing data ... (date=12/06 23:26:43, mem=2348.4M)
[12/06 23:26:43   4463s] Saving route file ...
[12/06 23:26:48   4467s] *** Completed saveRoute (cpu=0:00:03.1 real=0:00:05.0 mem=3348.8M) ***
[12/06 23:26:48   4467s] % End Save routing data ... (date=12/06 23:26:48, total cpu=0:00:03.2, real=0:00:05.0, peak res=2349.4M, current mem=2349.4M)
[12/06 23:26:48   4467s] Saving floorplan file in separate thread ...
[12/06 23:26:48   4467s] Saving PG Conn file in separate thread ...
[12/06 23:26:48   4467s] Saving placement file in separate thread ...
[12/06 23:26:48   4467s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:26:48   4467s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/06 23:26:48   4467s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3348.8M) ***
[12/06 23:26:49   4468s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 1 : MEM = 0.
[12/06 23:26:49   4468s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:26:49   4468s] Saving property file save/NYQ_route.enc.dat.tmp/NYQ.prop
[12/06 23:26:50   4468s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:01.0 mem=3348.8M) ***
[12/06 23:26:50   4468s] #Saving pin access info...
[12/06 23:26:50   4468s] #
[12/06 23:26:50   4468s] % Begin Save power constraints data ... (date=12/06 23:26:50, mem=2351.5M)
[12/06 23:26:50   4468s] % End Save power constraints data ... (date=12/06 23:26:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2351.5M, current mem=2351.5M)
[12/06 23:26:50   4468s] Saving CPF database ...
[12/06 23:26:50   4468s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[12/06 23:26:50   4468s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:27:09   4469s] Generated self-contained design NYQ_route.enc.dat.tmp
[12/06 23:27:12   4469s] #% End save design ... (date=12/06 23:27:11, total cpu=0:00:12.1, real=0:00:40.0, peak res=2351.5M, current mem=2345.7M)
[12/06 23:27:12   4469s] *** Message Summary: 0 warning(s), 0 error(s)
[12/06 23:27:12   4469s] 
[12/06 23:27:12   4469s] <CMD> update_constraint_mode -name func_mode \
                       -sdc_files [list src/constraints/constraints_mode0.sdc \
                                        src/constraints/latencies_mode0_postroute.sdc \
                                  ]
[12/06 23:27:14   4471s] Reading timing constraints file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/.mmmcNmGcDI/modes/test_mode/test_mode.sdc' ...
[12/06 23:27:14   4471s] Current (total cpu=1:14:32, real=0:43:39, peak res=3014.2M, current mem=2223.1M)
[12/06 23:27:14   4471s] INFO (CTE): Constraints read successfully.
[12/06 23:27:14   4471s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2231.0M, current mem=2231.0M)
[12/06 23:27:14   4472s] Current (total cpu=1:14:32, real=0:43:39, peak res=3014.2M, current mem=2231.0M)
[12/06 23:27:14   4472s] Reading timing constraints file 'src/constraints/constraints_mode0.sdc' ...
[12/06 23:27:14   4472s] Current (total cpu=1:14:32, real=0:43:39, peak res=3014.2M, current mem=2231.0M)
[12/06 23:27:15   4472s] INFO (CTE): Constraints read successfully.
[12/06 23:27:15   4472s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2231.0M, current mem=2231.0M)
[12/06 23:27:15   4472s] Current (total cpu=1:14:32, real=0:43:40, peak res=3014.2M, current mem=2231.0M)
[12/06 23:27:15   4472s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 23:27:15   4472s] Current (total cpu=1:14:32, real=0:43:40, peak res=3014.2M, current mem=2231.0M)
[12/06 23:27:15   4472s] INFO (CTE): Constraints read successfully.
[12/06 23:27:15   4472s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2231.3M, current mem=2231.3M)
[12/06 23:27:15   4472s] Current (total cpu=1:14:32, real=0:43:40, peak res=3014.2M, current mem=2231.3M)
[12/06 23:27:15   4472s] Current (total cpu=1:14:32, real=0:43:40, peak res=3014.2M, current mem=2231.3M)
[12/06 23:27:15   4472s] INFO (CTE): Constraints read successfully.
[12/06 23:27:15   4472s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2231.7M, current mem=2231.7M)
[12/06 23:27:15   4472s] Current (total cpu=1:14:32, real=0:43:40, peak res=3014.2M, current mem=2231.7M)
[12/06 23:27:15   4472s] <CMD> update_constraint_mode -name hold_mode \
                       -sdc_files [list src/constraints/constraints_modeH.sdc \
                                        src/constraints/latencies_mode0_postroute.sdc \
                                  ]
[12/06 23:27:17   4474s] Current (total cpu=1:14:34, real=0:43:42, peak res=3014.2M, current mem=2221.5M)
[12/06 23:27:17   4474s] INFO (CTE): Constraints read successfully.
[12/06 23:27:17   4474s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2230.4M, current mem=2230.4M)
[12/06 23:27:17   4474s] Current (total cpu=1:14:35, real=0:43:42, peak res=3014.2M, current mem=2230.4M)
[12/06 23:27:17   4474s] Current (total cpu=1:14:35, real=0:43:42, peak res=3014.2M, current mem=2230.4M)
[12/06 23:27:17   4474s] INFO (CTE): Constraints read successfully.
[12/06 23:27:17   4474s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2230.8M, current mem=2230.8M)
[12/06 23:27:17   4474s] Current (total cpu=1:14:35, real=0:43:42, peak res=3014.2M, current mem=2230.8M)
[12/06 23:27:17   4474s] Current (total cpu=1:14:35, real=0:43:42, peak res=3014.2M, current mem=2230.8M)
[12/06 23:27:17   4474s] INFO (CTE): Constraints read successfully.
[12/06 23:27:18   4474s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2231.2M, current mem=2231.2M)
[12/06 23:27:18   4474s] Current (total cpu=1:14:35, real=0:43:43, peak res=3014.2M, current mem=2231.2M)
[12/06 23:27:18   4474s] Current (total cpu=1:14:35, real=0:43:43, peak res=3014.2M, current mem=2231.2M)
[12/06 23:27:18   4474s] INFO (CTE): Constraints read successfully.
[12/06 23:27:18   4475s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2231.5M, current mem=2231.5M)
[12/06 23:27:18   4475s] Current (total cpu=1:14:35, real=0:43:43, peak res=3014.2M, current mem=2231.5M)
[12/06 23:27:18   4475s] <CMD> update_constraint_mode -name test_mode \
                       -sdc_files [list src/constraints/constraints_modeT.sdc \
                                        src/constraints/latencies_mode0_postroute.sdc \
                                  ]                                                                                                      
[12/06 23:27:20   4476s] Current (total cpu=1:14:37, real=0:43:45, peak res=3014.2M, current mem=2221.2M)
[12/06 23:27:20   4477s] INFO (CTE): Constraints read successfully.
[12/06 23:27:20   4477s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2230.0M, current mem=2230.0M)
[12/06 23:27:20   4477s] Current (total cpu=1:14:37, real=0:43:45, peak res=3014.2M, current mem=2230.0M)
[12/06 23:27:20   4477s] Current (total cpu=1:14:37, real=0:43:45, peak res=3014.2M, current mem=2230.0M)
[12/06 23:27:20   4477s] INFO (CTE): Constraints read successfully.
[12/06 23:27:20   4477s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2230.4M, current mem=2230.4M)
[12/06 23:27:20   4477s] Current (total cpu=1:14:37, real=0:43:45, peak res=3014.2M, current mem=2230.4M)
[12/06 23:27:20   4477s] Current (total cpu=1:14:37, real=0:43:45, peak res=3014.2M, current mem=2230.4M)
[12/06 23:27:20   4477s] INFO (CTE): Constraints read successfully.
[12/06 23:27:20   4477s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2230.8M, current mem=2230.8M)
[12/06 23:27:20   4477s] Current (total cpu=1:14:38, real=0:43:45, peak res=3014.2M, current mem=2230.8M)
[12/06 23:27:20   4477s] Current (total cpu=1:14:38, real=0:43:45, peak res=3014.2M, current mem=2230.8M)
[12/06 23:27:20   4477s] INFO (CTE): Constraints read successfully.
[12/06 23:27:20   4477s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2231.1M, current mem=2231.1M)
[12/06 23:27:21   4477s] Current (total cpu=1:14:38, real=0:43:46, peak res=3014.2M, current mem=2231.1M)
[12/06 23:27:21   4477s] <CMD> set_analysis_view -update_timing
[12/06 23:27:21   4477s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/05_timedesign_postroute
[12/06 23:27:23   4482s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:27:23   4482s] Extraction called for design 'NYQ' of instances=81938 and nets=81749 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:27:23   4482s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:27:23   4482s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:27:23   4482s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:27:23   4482s] RC Extraction called in multi-corner(3) mode.
[12/06 23:27:23   4482s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:27:23   4482s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:27:23   4483s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:27:23   4483s] * Layer Id             : 1 - M1
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.14
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 2 - M2
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 3 - M3
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 4 - M4
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 5 - M5
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 6 - M6
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 7 - M7
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 8 - M8
[12/06 23:27:23   4483s]       Thickness        : 0.6
[12/06 23:27:23   4483s]       Min Width        : 0.16
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] * Layer Id             : 9 - M9
[12/06 23:27:23   4483s]       Thickness        : 1
[12/06 23:27:23   4483s]       Min Width        : 0.45
[12/06 23:27:23   4483s]       Layer Dielectric : 4.1
[12/06 23:27:23   4483s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d  -basic
[12/06 23:27:23   4483s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:27:23   4483s]       RC Corner Indexes            0       1       2   
[12/06 23:27:23   4483s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:27:23   4483s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:27:23   4483s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:27:23   4483s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:27:23   4483s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:27:23   4483s] Shrink Factor                : 1.00000
[12/06 23:27:26   4486s] Initializing multi-corner resistance tables ...
[12/06 23:27:26   4486s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3351.4M)
[12/06 23:27:27   4487s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:27:28   4488s] Extracted 10.0001% (CPU Time= 0:00:02.8  MEM= 3394.1M)
[12/06 23:27:29   4489s] Extracted 20.0001% (CPU Time= 0:00:03.7  MEM= 3398.1M)
[12/06 23:27:31   4491s] Extracted 30.0001% (CPU Time= 0:00:05.7  MEM= 3398.1M)
[12/06 23:27:32   4492s] Extracted 40.0001% (CPU Time= 0:00:06.6  MEM= 3398.1M)
[12/06 23:27:33   4493s] Extracted 50.0001% (CPU Time= 0:00:07.9  MEM= 3398.1M)
[12/06 23:27:35   4495s] Extracted 60.0001% (CPU Time= 0:00:09.8  MEM= 3398.1M)
[12/06 23:27:36   4496s] Extracted 70.0001% (CPU Time= 0:00:10.6  MEM= 3398.1M)
[12/06 23:27:37   4497s] Extracted 80.0001% (CPU Time= 0:00:11.9  MEM= 3402.1M)
[12/06 23:27:39   4499s] Extracted 90.0001% (CPU Time= 0:00:13.9  MEM= 3402.1M)
[12/06 23:27:41   4501s] Extracted 100% (CPU Time= 0:00:16.0  MEM= 3402.1M)
[12/06 23:27:41   4501s] Number of Extracted Resistors     : 2307003
[12/06 23:27:41   4501s] Number of Extracted Ground Cap.   : 2388160
[12/06 23:27:41   4501s] Number of Extracted Coupling Cap. : 0
[12/06 23:27:41   4502s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3386.047M)
[12/06 23:27:41   4502s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:27:41   4502s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:27:42   4502s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3386.047M)
[12/06 23:27:42   4502s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.8  Real Time: 0:00:19.0  MEM: 3386.047M)
[12/06 23:27:42   4502s] Effort level <high> specified for reg2reg path_group
[12/06 23:27:43   4505s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3356.1M
[12/06 23:27:43   4505s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3356.1M
[12/06 23:27:43   4505s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3356.1M
[12/06 23:27:43   4506s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.940, REAL:0.300, MEM:3356.0M
[12/06 23:27:43   4506s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.970, REAL:0.331, MEM:3356.0M
[12/06 23:27:43   4506s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.970, REAL:0.331, MEM:3356.0M
[12/06 23:27:43   4506s] #################################################################################
[12/06 23:27:43   4506s] # Design Stage: PostRoute
[12/06 23:27:43   4506s] # Design Name: NYQ
[12/06 23:27:43   4506s] # Design Mode: 90nm
[12/06 23:27:43   4506s] # Analysis Mode: MMMC OCV 
[12/06 23:27:43   4506s] # Parasitics Mode: SPEF/RCDB
[12/06 23:27:43   4506s] # Signoff Settings: SI Off 
[12/06 23:27:43   4506s] #################################################################################
[12/06 23:27:44   4507s] Topological Sorting (REAL = 0:00:01.0, MEM = 3369.5M, InitMEM = 3356.0M)
[12/06 23:27:44   4507s] Calculate early delays in OCV mode...
[12/06 23:27:44   4507s] Calculate late delays in OCV mode...
[12/06 23:27:44   4507s] Calculate early delays in OCV mode...
[12/06 23:27:44   4507s] Calculate late delays in OCV mode...
[12/06 23:27:44   4507s] Calculate early delays in OCV mode...
[12/06 23:27:44   4507s] Calculate late delays in OCV mode...
[12/06 23:27:44   4507s] Start delay calculation (fullDC) (4 T). (MEM=3369.5)
[12/06 23:27:44   4507s] Initializing multi-corner resistance tables ...
[12/06 23:27:45   4508s] End AAE Lib Interpolated Model. (MEM=3397.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:27:45   4508s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:27:45   4508s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3397.3M)
[12/06 23:27:45   4508s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:27:49   4523s] Total number of fetched objects 106574
[12/06 23:27:51   4534s] Total number of fetched objects 106574
[12/06 23:27:52   4535s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/06 23:27:52   4536s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:27:52   4536s] End delay calculation. (MEM=3654.86 CPU=0:00:25.5 REAL=0:00:06.0)
[12/06 23:27:52   4536s] End delay calculation (fullDC). (MEM=3654.86 CPU=0:00:29.2 REAL=0:00:08.0)
[12/06 23:27:52   4536s] *** CDM Built up (cpu=0:00:30.1  real=0:00:09.0  mem= 3654.9M) ***
[12/06 23:27:54   4542s] *** Done Building Timing Graph (cpu=0:00:36.1 real=0:00:11.0 totSessionCpu=1:15:42 mem=3622.9M)
[12/06 23:28:08   4562s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.609  | 45.609  | 55.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.609  | 45.609  | 55.204  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.852  | 70.852  | 73.500  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.609 | 285.609 | 295.204 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.026   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
------------------------------------------------------------
Reported timing to dir reports/05_timedesign_postroute
[12/06 23:28:08   4562s] Total CPU time: 84.66 sec
[12/06 23:28:08   4562s] Total Real time: 47.0 sec
[12/06 23:28:08   4562s] Total Memory Usage: 3388.464844 Mbytes
[12/06 23:28:08   4562s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/05_timedesign_postroute
[12/06 23:28:09   4564s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:28:10   4565s] Effort level <high> specified for reg2reg path_group
[12/06 23:28:12   4569s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3353.8M
[12/06 23:28:12   4569s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3353.8M
[12/06 23:28:12   4569s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3353.8M
[12/06 23:28:12   4570s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.750, REAL:0.280, MEM:3377.8M
[12/06 23:28:12   4570s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.780, REAL:0.312, MEM:3377.8M
[12/06 23:28:12   4570s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.780, REAL:0.313, MEM:3377.8M
[12/06 23:28:12   4570s] #################################################################################
[12/06 23:28:12   4570s] # Design Stage: PostRoute
[12/06 23:28:12   4570s] # Design Name: NYQ
[12/06 23:28:12   4570s] # Design Mode: 90nm
[12/06 23:28:12   4570s] # Analysis Mode: MMMC OCV 
[12/06 23:28:12   4570s] # Parasitics Mode: SPEF/RCDB
[12/06 23:28:12   4570s] # Signoff Settings: SI Off 
[12/06 23:28:12   4570s] #################################################################################
[12/06 23:28:13   4571s] Topological Sorting (REAL = 0:00:01.0, MEM = 3389.3M, InitMEM = 3375.8M)
[12/06 23:28:13   4571s] Calculate late delays in OCV mode...
[12/06 23:28:13   4571s] Calculate early delays in OCV mode...
[12/06 23:28:13   4571s] Calculate late delays in OCV mode...
[12/06 23:28:13   4571s] Calculate early delays in OCV mode...
[12/06 23:28:13   4571s] Calculate late delays in OCV mode...
[12/06 23:28:13   4571s] Calculate early delays in OCV mode...
[12/06 23:28:13   4571s] Start delay calculation (fullDC) (4 T). (MEM=3389.3)
[12/06 23:28:13   4571s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:28:13   4571s] End AAE Lib Interpolated Model. (MEM=3417.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:28:17   4585s] Total number of fetched objects 106574
[12/06 23:28:19   4595s] Total number of fetched objects 106574
[12/06 23:28:22   4605s] Total number of fetched objects 106574
[12/06 23:28:22   4606s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:28:22   4606s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:28:22   4607s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:28:22   4607s] End delay calculation. (MEM=3663.07 CPU=0:00:31.8 REAL=0:00:08.0)
[12/06 23:28:23   4607s] End delay calculation (fullDC). (MEM=3663.07 CPU=0:00:36.1 REAL=0:00:10.0)
[12/06 23:28:23   4607s] *** CDM Built up (cpu=0:00:36.8  real=0:00:11.0  mem= 3663.1M) ***
[12/06 23:28:24   4613s] *** Done Building Timing Graph (cpu=0:00:42.9 real=0:00:12.0 totSessionCpu=1:16:53 mem=3631.1M)
[12/06 23:28:30   4625s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  |  0.098  | -0.046  |
|           TNS (ns):| -1.486  |  0.000  | -1.486  |
|    Violating Paths:|   125   |    0    |   125   |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_bc             | -0.046  |  0.098  | -0.046  |
|                    | -1.486  |  0.000  | -1.486  |
|                    |   125   |    0    |   125   |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_tc             |  0.014  |  0.208  |  0.014  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_wc             |  0.043  |  0.885  |  0.043  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

Density: 65.754%
------------------------------------------------------------
Reported timing to dir reports/05_timedesign_postroute
[12/06 23:28:31   4626s] Total CPU time: 63.49 sec
[12/06 23:28:31   4626s] Total Real time: 23.0 sec
[12/06 23:28:31   4626s] Total Memory Usage: 3332.214844 Mbytes
[12/06 23:28:31   4626s] <CMD> optDesign -postRoute -setup -hold
[12/06 23:28:32   4626s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 23:28:32   4626s] Enable merging buffers from different footprints for postRoute code for MSV designs
[12/06 23:28:32   4626s] #spOpts: mergeVia=F 
[12/06 23:28:32   4626s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3332.2M
[12/06 23:28:32   4626s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3332.2M
[12/06 23:28:32   4626s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3332.2M
[12/06 23:28:32   4626s] Core basic site is unit
[12/06 23:28:32   4626s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:28:32   4626s] Mark StBox On SiteArr starts
[12/06 23:28:32   4627s] Mark StBox On SiteArr ends
[12/06 23:28:32   4627s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.050, REAL:0.331, MEM:3356.2M
[12/06 23:28:32   4627s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.080, REAL:0.363, MEM:3356.2M
[12/06 23:28:32   4627s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.080, REAL:0.363, MEM:3356.2M
[12/06 23:28:35   4630s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:28:35   4630s] Summary for sequential cells identification: 
[12/06 23:28:35   4630s]   Identified SBFF number: 42
[12/06 23:28:35   4630s]   Identified MBFF number: 0
[12/06 23:28:35   4630s]   Identified SB Latch number: 0
[12/06 23:28:35   4630s]   Identified MB Latch number: 0
[12/06 23:28:35   4630s]   Not identified SBFF number: 0
[12/06 23:28:35   4630s]   Not identified MBFF number: 0
[12/06 23:28:35   4630s]   Not identified SB Latch number: 0
[12/06 23:28:35   4630s]   Not identified MB Latch number: 0
[12/06 23:28:35   4630s]   Number of sequential cells which are not FFs: 14
[12/06 23:28:35   4630s] Creating Cell Server, finished. 
[12/06 23:28:35   4630s] 
[12/06 23:28:35   4630s] #spOpts: mergeVia=F 
[12/06 23:28:35   4630s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.049, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.049, MEM:3372.8M
[12/06 23:28:35   4630s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/06 23:28:35   4630s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/06 23:28:35   4630s] [GPS-MSV] Related mode (msv/opt) setting
[12/06 23:28:35   4630s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/06 23:28:35   4630s] GigaOpt running with 4 threads.
[12/06 23:28:35   4630s] Info: 4 threads available for lower-level modules during optimization.
[12/06 23:28:35   4630s] OPERPROF: Starting DPlace-Init at level 1, MEM:3372.8M
[12/06 23:28:35   4630s] #spOpts: mergeVia=F 
[12/06 23:28:35   4630s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:       Starting CMU at level 4, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.058, MEM:3372.8M
[12/06 23:28:35   4630s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.058, MEM:3372.8M
[12/06 23:28:35   4630s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3372.8MB).
[12/06 23:28:35   4630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.164, MEM:3372.8M
[12/06 23:28:35   4630s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/06 23:28:35   4630s] 	Cell CGLNPRX2, site unit.
[12/06 23:28:35   4630s] 	Cell CGLNPRX8, site unit.
[12/06 23:28:35   4630s] 	Cell CGLNPSX16, site unit.
[12/06 23:28:35   4630s] 	Cell CGLNPSX2, site unit.
[12/06 23:28:35   4630s] 	Cell CGLNPSX4, site unit.
[12/06 23:28:35   4630s] 	Cell CGLNPSX8, site unit.
[12/06 23:28:35   4630s] 	Cell CGLPPRX2, site unit.
[12/06 23:28:35   4630s] 	Cell CGLPPRX8, site unit.
[12/06 23:28:35   4630s] 	Cell CGLPPSX16, site unit.
[12/06 23:28:35   4630s] 	Cell CGLPPSX2, site unit.
[12/06 23:28:35   4630s] 	Cell CGLPPSX4, site unit.
[12/06 23:28:35   4630s] 	Cell CGLPPSX8, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENCLX1, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENCLX2, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENCLX4, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENCLX8, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENX1, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENX2, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENX4, site unit.
[12/06 23:28:35   4630s] 	Cell LSDNENX8, site unit.
[12/06 23:28:35   4630s] 	...
[12/06 23:28:35   4630s] 	Reporting only the 20 first cells found...
[12/06 23:28:35   4630s] .
[12/06 23:28:35   4631s] 
[12/06 23:28:35   4631s] Creating Lib Analyzer ...
[12/06 23:28:35   4631s]  Visiting view : func_wc
[12/06 23:28:35   4631s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:28:35   4631s]  Visiting view : func_tc
[12/06 23:28:35   4631s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:28:35   4631s]  Visiting view : test_wc
[12/06 23:28:35   4631s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:28:35   4631s]  Visiting view : hold_bc
[12/06 23:28:35   4631s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:28:36   4631s]  Visiting view : hold_tc
[12/06 23:28:36   4631s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:28:36   4631s]  Visiting view : hold_wc
[12/06 23:28:36   4631s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:28:36   4631s]  Setting StdDelay to 51.80
[12/06 23:28:36   4631s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:28:36   4631s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:28:36   4631s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:28:36   4631s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:28:36   4631s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:28:36   4631s] 
[12/06 23:28:36   4632s] Creating Lib Analyzer, finished. 
[12/06 23:28:37   4632s] Effort level <high> specified for reg2reg path_group
[12/06 23:28:38   4634s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2858.1M, totSessionCpu=1:17:15 **
[12/06 23:28:38   4634s] #Created 321 library cell signatures
[12/06 23:28:38   4634s] #Created 81749 NETS and 0 SPECIALNETS signatures
[12/06 23:28:38   4634s] #Created 81938 instance signatures
[12/06 23:28:38   4634s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2866.90 (MB), peak = 3014.20 (MB)
[12/06 23:28:38   4635s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2867.09 (MB), peak = 3014.20 (MB)
[12/06 23:28:38   4635s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3378.8M
[12/06 23:28:38   4635s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3378.8M
[12/06 23:28:38   4635s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.056, MEM:3378.8M
[12/06 23:28:38   4635s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.056, MEM:3378.8M
[12/06 23:28:38   4635s] 
[12/06 23:28:38   4635s] Begin checking placement ... (start mem=3378.8M, init mem=3378.8M)
[12/06 23:28:39   4636s] *info: Placed = 81938          (Fixed = 1296)
[12/06 23:28:39   4636s] *info: Unplaced = 0           
[12/06 23:28:39   4636s] Placement Density:65.75%(1420411/2160191)
[12/06 23:28:39   4636s] Placement Density (including fixed std cells):65.84%(1426063/2165842)
[12/06 23:28:39   4636s] Finished checkPlace (total: cpu=0:00:01.3, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3378.8M)
[12/06 23:28:39   4636s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:28:39   4636s] *** optDesign -postRoute ***
[12/06 23:28:39   4636s] DRC Margin: user margin 0.0; extra margin 0
[12/06 23:28:39   4636s] Setup Target Slack: user slack 0
[12/06 23:28:39   4636s] Hold Target Slack: user slack 0
[12/06 23:28:39   4636s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3378.8M
[12/06 23:28:39   4636s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3378.8M
[12/06 23:28:39   4636s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3378.8M
[12/06 23:28:40   4637s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.130, REAL:0.348, MEM:3378.8M
[12/06 23:28:40   4637s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.160, REAL:0.383, MEM:3378.8M
[12/06 23:28:40   4637s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.160, REAL:0.383, MEM:3378.8M
[12/06 23:28:40   4637s] Multi-VT timing optimization disabled based on library information.
[12/06 23:28:40   4637s] Deleting Cell Server ...
[12/06 23:28:40   4637s] Deleting Lib Analyzer.
[12/06 23:28:40   4637s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:28:40   4637s] Summary for sequential cells identification: 
[12/06 23:28:40   4637s]   Identified SBFF number: 42
[12/06 23:28:40   4637s]   Identified MBFF number: 0
[12/06 23:28:40   4637s]   Identified SB Latch number: 0
[12/06 23:28:40   4637s]   Identified MB Latch number: 0
[12/06 23:28:40   4637s]   Not identified SBFF number: 0
[12/06 23:28:40   4637s]   Not identified MBFF number: 0
[12/06 23:28:40   4637s]   Not identified SB Latch number: 0
[12/06 23:28:40   4637s]   Not identified MB Latch number: 0
[12/06 23:28:40   4637s]   Number of sequential cells which are not FFs: 14
[12/06 23:28:40   4637s] Creating Cell Server, finished. 
[12/06 23:28:40   4637s] 
[12/06 23:28:40   4637s]  Visiting view : func_wc
[12/06 23:28:40   4637s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:28:40   4637s]  Visiting view : func_tc
[12/06 23:28:40   4637s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:28:40   4637s]  Visiting view : test_wc
[12/06 23:28:40   4637s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:28:40   4637s]  Visiting view : hold_bc
[12/06 23:28:40   4637s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:28:40   4637s]  Visiting view : hold_tc
[12/06 23:28:40   4637s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:28:40   4637s]  Visiting view : hold_wc
[12/06 23:28:40   4637s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:28:40   4637s]  Setting StdDelay to 51.80
[12/06 23:28:40   4637s] Deleting Cell Server ...
[12/06 23:28:40   4637s] ** INFO : this run is activating 'postRoute' automaton
[12/06 23:28:40   4637s] Set spgFreeCellsHonorFence to 1
[12/06 23:28:40   4638s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 307355 times net's RC data read were performed.
[12/06 23:28:40   4638s] Extraction called for design 'NYQ' of instances=81938 and nets=81749 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:28:40   4638s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:28:40   4638s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:28:40   4638s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:28:40   4638s] RC Extraction called in multi-corner(3) mode.
[12/06 23:28:40   4638s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:28:40   4638s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:28:41   4638s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:28:41   4638s] * Layer Id             : 1 - M1
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.14
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 2 - M2
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 3 - M3
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 4 - M4
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 5 - M5
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 6 - M6
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 7 - M7
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 8 - M8
[12/06 23:28:41   4638s]       Thickness        : 0.6
[12/06 23:28:41   4638s]       Min Width        : 0.16
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] * Layer Id             : 9 - M9
[12/06 23:28:41   4638s]       Thickness        : 1
[12/06 23:28:41   4638s]       Min Width        : 0.45
[12/06 23:28:41   4638s]       Layer Dielectric : 4.1
[12/06 23:28:41   4638s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d -maxResLength 200  -basic
[12/06 23:28:41   4638s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:28:41   4638s]       RC Corner Indexes            0       1       2   
[12/06 23:28:41   4638s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:28:41   4638s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:28:41   4638s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:28:41   4638s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:28:41   4638s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:28:41   4638s] Shrink Factor                : 1.00000
[12/06 23:28:46   4644s] Initializing multi-corner resistance tables ...
[12/06 23:28:47   4645s] Checking LVS Completed (CPU Time= 0:00:00.6  MEM= 3378.8M)
[12/06 23:28:48   4645s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:28:50   4647s] Extracted 10.0001% (CPU Time= 0:00:04.1  MEM= 3430.8M)
[12/06 23:28:51   4648s] Extracted 20.0001% (CPU Time= 0:00:05.3  MEM= 3434.8M)
[12/06 23:28:54   4652s] Extracted 30.0001% (CPU Time= 0:00:08.7  MEM= 3434.8M)
[12/06 23:28:55   4653s] Extracted 40.0001% (CPU Time= 0:00:09.7  MEM= 3434.8M)
[12/06 23:28:57   4655s] Extracted 50.0001% (CPU Time= 0:00:11.6  MEM= 3434.8M)
[12/06 23:29:00   4658s] Extracted 60.0001% (CPU Time= 0:00:14.5  MEM= 3434.8M)
[12/06 23:29:01   4659s] Extracted 70.0001% (CPU Time= 0:00:15.4  MEM= 3434.8M)
[12/06 23:29:02   4660s] Extracted 80.0001% (CPU Time= 0:00:16.9  MEM= 3438.8M)
[12/06 23:29:04   4662s] Extracted 90.0001% (CPU Time= 0:00:18.8  MEM= 3438.8M)
[12/06 23:29:06   4664s] Extracted 100% (CPU Time= 0:00:20.9  MEM= 3438.8M)
[12/06 23:29:07   4664s] Number of Extracted Resistors     : 2307003
[12/06 23:29:07   4664s] Number of Extracted Ground Cap.   : 2388160
[12/06 23:29:07   4664s] Number of Extracted Coupling Cap. : 0
[12/06 23:29:07   4664s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3406.789M)
[12/06 23:29:07   4664s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:29:07   4664s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:29:07   4665s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3406.789M)
[12/06 23:29:07   4665s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:27.5  Real Time: 0:00:27.0  MEM: 3406.789M)
[12/06 23:29:07   4665s] Unfixed 0 ViaPillar Nets
[12/06 23:29:07   4665s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:29:07   4665s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3406.8M)
[12/06 23:29:08   4666s] Initializing multi-corner resistance tables ...
[12/06 23:29:08   4666s] End AAE Lib Interpolated Model. (MEM=3406.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:29:08   4666s] **INFO: Starting Blocking QThread with 4 CPU
[12/06 23:29:08   4666s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/06 23:29:08   4666s] Multi-CPU acceleration using 4 CPU(s).
[12/06 23:29:08   4666s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[12/06 23:29:08   4666s] Multithreaded Timing Analysis is initialized with 4 threads
[12/06 23:29:08   4666s] 
[12/06 23:29:08   4666s] #################################################################################
[12/06 23:29:08   4666s] # Design Stage: PostRoute
[12/06 23:29:08   4666s] # Design Name: NYQ
[12/06 23:29:08   4666s] # Design Mode: 90nm
[12/06 23:29:08   4666s] # Analysis Mode: MMMC OCV 
[12/06 23:29:08   4666s] # Parasitics Mode: SPEF/RCDB
[12/06 23:29:08   4666s] # Signoff Settings: SI Off 
[12/06 23:29:08   4666s] #################################################################################
[12/06 23:29:08   4666s] Topological Sorting (REAL = 0:00:00.0, MEM = 12.2M, InitMEM = 0.0M)
[12/06 23:29:08   4666s] Calculate late delays in OCV mode...
[12/06 23:29:08   4666s] Calculate early delays in OCV mode...
[12/06 23:29:08   4666s] Calculate late delays in OCV mode...
[12/06 23:29:08   4666s] Calculate early delays in OCV mode...
[12/06 23:29:08   4666s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/06 23:29:08   4666s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:29:08   4666s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:29:08   4666s] Total number of fetched objects 106574
[12/06 23:29:08   4666s] Total number of fetched objects 106574
[12/06 23:29:08   4666s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:29:08   4666s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/06 23:29:08   4666s] End delay calculation. (MEM=39.9375 CPU=0:00:22.5 REAL=0:00:06.0)
[12/06 23:29:08   4666s] End delay calculation (fullDC). (MEM=39.9375 CPU=0:00:25.9 REAL=0:00:07.0)
[12/06 23:29:08   4666s] *** CDM Built up (cpu=0:00:26.6  real=0:00:08.0  mem= 39.9M) ***
[12/06 23:29:08   4666s] *** Done Building Timing Graph (cpu=0:00:32.0 real=0:00:09.0 totSessionCpu=0:03:51 mem=7.9M)
[12/06 23:29:08   4666s] Done building cte hold timing graph (HoldAware) cpu=0:00:36.3 real=0:00:11.0 totSessionCpu=0:03:51 mem=7.9M ***
[12/06 23:29:08   4666s] *** QThread HoldInit [finish] : cpu/real = 0:00:40.2/0:00:14.0 (2.9), mem = 114.8M
[12/06 23:29:22   4704s]  
_______________________________________________________________________
[12/06 23:29:23   4706s] #################################################################################
[12/06 23:29:23   4706s] # Design Stage: PostRoute
[12/06 23:29:23   4706s] # Design Name: NYQ
[12/06 23:29:23   4706s] # Design Mode: 90nm
[12/06 23:29:23   4706s] # Analysis Mode: MMMC OCV 
[12/06 23:29:23   4706s] # Parasitics Mode: SPEF/RCDB
[12/06 23:29:23   4706s] # Signoff Settings: SI Off 
[12/06 23:29:23   4706s] #################################################################################
[12/06 23:29:23   4707s] Topological Sorting (REAL = 0:00:00.0, MEM = 3418.2M, InitMEM = 3404.8M)
[12/06 23:29:23   4707s] Calculate early delays in OCV mode...
[12/06 23:29:23   4707s] Calculate late delays in OCV mode...
[12/06 23:29:23   4707s] Calculate early delays in OCV mode...
[12/06 23:29:23   4707s] Calculate late delays in OCV mode...
[12/06 23:29:23   4707s] Calculate early delays in OCV mode...
[12/06 23:29:23   4707s] Calculate late delays in OCV mode...
[12/06 23:29:23   4707s] Start delay calculation (fullDC) (4 T). (MEM=3418.24)
[12/06 23:29:23   4707s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/06 23:29:24   4708s] End AAE Lib Interpolated Model. (MEM=3446.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:29:28   4724s] Total number of fetched objects 106574
[12/06 23:29:31   4734s] Total number of fetched objects 106574
[12/06 23:29:31   4736s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/06 23:29:31   4736s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:29:31   4736s] End delay calculation. (MEM=3684.52 CPU=0:00:25.8 REAL=0:00:06.0)
[12/06 23:29:31   4736s] End delay calculation (fullDC). (MEM=3684.52 CPU=0:00:29.1 REAL=0:00:08.0)
[12/06 23:29:31   4737s] *** CDM Built up (cpu=0:00:30.1  real=0:00:08.0  mem= 3684.5M) ***
[12/06 23:29:33   4743s] *** Done Building Timing Graph (cpu=0:00:37.1 real=0:00:10.0 totSessionCpu=1:19:04 mem=3652.5M)
[12/06 23:29:35   4745s] 
[12/06 23:29:35   4745s] Views Dominance Info:
[12/06 23:29:35   4745s]  func_wc
[12/06 23:29:35   4745s]   Dominating WNS: 0.0000ns
[12/06 23:29:35   4745s]   Dominating TNS: 0.0000ns
[12/06 23:29:35   4745s]   Dominating nodes: 0
[12/06 23:29:35   4745s]   Dominating failing nodes: 0
[12/06 23:29:35   4745s]  func_tc
[12/06 23:29:35   4745s]   Dominating WNS: 0.0000ns
[12/06 23:29:35   4745s]   Dominating TNS: 0.0000ns
[12/06 23:29:35   4745s]   Dominating nodes: 0
[12/06 23:29:35   4745s]   Dominating failing nodes: 0
[12/06 23:29:35   4745s]  test_wc
[12/06 23:29:35   4745s]   Dominating WNS: 0.0000ns
[12/06 23:29:35   4745s]   Dominating TNS: 0.0000ns
[12/06 23:29:35   4745s]   Dominating nodes: 0
[12/06 23:29:35   4745s]   Dominating failing nodes: 0
[12/06 23:29:37   4751s] 
[12/06 23:29:37   4751s] Optimization is working on the following views:
[12/06 23:29:37   4751s]   Setup views: func_wc 
[12/06 23:29:37   4751s]   Hold  views: hold_bc hold_tc hold_wc 
[12/06 23:29:37   4751s] 
[12/06 23:29:37   4751s] Active setup views:
[12/06 23:29:37   4751s]  func_wc
[12/06 23:29:37   4751s]   Dominating endpoints: 0
[12/06 23:29:37   4751s]   Dominating TNS: -0.000
[12/06 23:29:37   4751s] 
[12/06 23:29:37   4752s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3652.5M
[12/06 23:29:37   4752s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3652.5M
[12/06 23:29:37   4752s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.056, MEM:3652.5M
[12/06 23:29:37   4752s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.056, MEM:3652.5M
[12/06 23:29:39   4755s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.609  | 45.609  | 55.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.026   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
------------------------------------------------------------
**optDesign ... cpu = 0:02:01, real = 0:01:01, mem = 2824.2M, totSessionCpu=1:19:16 **
[12/06 23:29:40   4755s] Info: Done creating the CCOpt slew target map.
[12/06 23:29:40   4756s] Running CCOpt-PRO on entire clock network
[12/06 23:29:40   4756s] Net route status summary:
[12/06 23:29:40   4756s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=275, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:29:40   4756s]   Non-clock: 81474 (unrouted=10, trialRouted=0, noStatus=0, routed=81464, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:29:40   4756s] PRO...
[12/06 23:29:40   4756s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/06 23:29:40   4756s] Initializing clock structures...
[12/06 23:29:40   4756s]   Creating own balancer
[12/06 23:29:40   4756s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/06 23:29:40   4756s]   Initializing legalizer
[12/06 23:29:40   4756s]   Using cell based legalization.
[12/06 23:29:40   4756s] OPERPROF: Starting DPlace-Init at level 1, MEM:3391.4M
[12/06 23:29:40   4756s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3391.4M
[12/06 23:29:40   4756s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3391.4M
[12/06 23:29:40   4756s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.100, REAL:0.102, MEM:3391.4M
[12/06 23:29:40   4756s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.100, REAL:0.102, MEM:3391.4M
[12/06 23:29:40   4756s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3391.4MB).
[12/06 23:29:40   4756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.222, MEM:3391.4M
[12/06 23:29:40   4756s]   Validating CTS configuration...
[12/06 23:29:40   4756s]   Non-default CCOpt properties:
[12/06 23:29:40   4756s]   adjacent_rows_legal: 1 (default: false)
[12/06 23:29:40   4756s]   allow_non_fterm_identical_swaps: 0 (default: true)
[12/06 23:29:40   4756s]   buffer_cells is set for at least one key
[12/06 23:29:40   4756s]   cell_density is set for at least one key
[12/06 23:29:40   4756s]   clock_gating_cells is set for at least one key
[12/06 23:29:40   4756s]   clock_nets_detailed_routed: 1 (default: false)
[12/06 23:29:40   4756s]   inverter_cells is set for at least one key
[12/06 23:29:40   4756s]   long_path_removal_cutoff_id is set for at least one key
[12/06 23:29:41   4756s]   preferred_extra_space is set for at least one key
[12/06 23:29:41   4756s]   primary_delay_corner: dc_max (default: )
[12/06 23:29:41   4756s]   route_type is set for at least one key
[12/06 23:29:41   4756s]   source_driver is set for at least one key
[12/06 23:29:41   4756s]   source_max_capacitance is set for at least one key
[12/06 23:29:41   4756s]   target_insertion_delay is set for at least one key
[12/06 23:29:41   4756s]   target_max_trans_sdc is set for at least one key
[12/06 23:29:41   4756s]   target_skew is set for at least one key
[12/06 23:29:41   4756s]   target_skew_wire is set for at least one key
[12/06 23:29:41   4756s]   Route type trimming info:
[12/06 23:29:41   4756s]     No route type modifications were made.
[12/06 23:29:41   4756s] Accumulated time to calculate placeable region: 0.03
[12/06 23:29:41   4756s] Accumulated time to calculate placeable region: 0.04
[12/06 23:29:41   4757s]   Library Trimming...
[12/06 23:29:41   4757s] (I)       Initializing Steiner engine. 
[12/06 23:29:41   4757s] (I)       Reading DB...
[12/06 23:29:41   4757s] (I)       Number of ignored instance 0
[12/06 23:29:41   4757s] (I)       numMoveCells=80916, numMacros=0  numPads=87  numMultiRowHeightInsts=0
[12/06 23:29:41   4757s] (I)       Identified Clock instances: Flop 24869, Clock buffer/inverter 0, Gate 0
[12/06 23:29:41   4757s] (I)       before initializing RouteDB syMemory usage = 3434.3 MB
[12/06 23:29:41   4757s] (I)       congestionReportName   : 
[12/06 23:29:41   4757s] (I)       layerRangeFor2DCongestion : 
[12/06 23:29:41   4757s] (I)       buildTerm2TermWires    : 1
[12/06 23:29:41   4757s] (I)       doTrackAssignment      : 0
[12/06 23:29:41   4757s] (I)       dumpBookshelfFiles     : 0
[12/06 23:29:41   4757s] (I)       numThreads             : 1
[12/06 23:29:41   4757s] (I)       bufferingAwareRouting  : true
[12/06 23:29:41   4757s] [NR-eGR] honorMsvRouteConstraint: false
[12/06 23:29:41   4757s] (I)       honorPin               : false
[12/06 23:29:41   4757s] (I)       honorPinGuide          : true
[12/06 23:29:41   4757s] (I)       honorPartition         : false
[12/06 23:29:41   4757s] (I)       allowPartitionCrossover: false
[12/06 23:29:41   4757s] (I)       honorSingleEntry       : true
[12/06 23:29:41   4757s] (I)       honorSingleEntryStrong : true
[12/06 23:29:41   4757s] (I)       handleViaSpacingRule   : false
[12/06 23:29:41   4757s] (I)       handleEolSpacingRule   : true
[12/06 23:29:41   4757s] (I)       PDConstraint           : none
[12/06 23:29:41   4757s] (I)       expBetterNDRHandling   : true
[12/06 23:29:41   4757s] [NR-eGR] honorClockSpecNDR      : 0
[12/06 23:29:41   4757s] (I)       routingEffortLevel     : 3
[12/06 23:29:41   4757s] (I)       effortLevel            : standard
[12/06 23:29:41   4757s] [NR-eGR] minRouteLayer          : 2
[12/06 23:29:41   4757s] [NR-eGR] maxRouteLayer          : 9
[12/06 23:29:41   4757s] (I)       relaxedTopLayerCeiling : 127
[12/06 23:29:41   4757s] (I)       relaxedBottomLayerFloor: 2
[12/06 23:29:41   4757s] (I)       numRowsPerGCell        : 1
[12/06 23:29:41   4757s] (I)       speedUpLargeDesign     : 0
[12/06 23:29:41   4757s] (I)       multiThreadingTA       : 1
[12/06 23:29:41   4757s] (I)       blkAwareLayerSwitching : 1
[12/06 23:29:41   4757s] (I)       optimizationMode       : false
[12/06 23:29:41   4757s] (I)       routeSecondPG          : false
[12/06 23:29:41   4757s] (I)       scenicRatioForLayerRelax: 0.00
[12/06 23:29:41   4757s] (I)       detourLimitForLayerRelax: 0.00
[12/06 23:29:41   4757s] (I)       punchThroughDistance   : 2147483647.00
[12/06 23:29:41   4757s] (I)       scenicBound            : 1.15
[12/06 23:29:41   4757s] (I)       maxScenicToAvoidBlk    : 100.00
[12/06 23:29:41   4757s] (I)       source-to-sink ratio   : 0.30
[12/06 23:29:41   4757s] (I)       targetCongestionRatioH : 1.00
[12/06 23:29:41   4757s] (I)       targetCongestionRatioV : 1.00
[12/06 23:29:41   4757s] (I)       layerCongestionRatio   : 1.00
[12/06 23:29:41   4757s] (I)       m1CongestionRatio      : 0.10
[12/06 23:29:41   4757s] (I)       m2m3CongestionRatio    : 0.70
[12/06 23:29:41   4757s] (I)       localRouteEffort       : 1.00
[12/06 23:29:41   4757s] (I)       numSitesBlockedByOneVia: 8.00
[12/06 23:29:41   4757s] (I)       supplyScaleFactorH     : 1.00
[12/06 23:29:41   4757s] (I)       supplyScaleFactorV     : 1.00
[12/06 23:29:41   4757s] (I)       highlight3DOverflowFactor: 0.00
[12/06 23:29:41   4757s] (I)       doubleCutViaModelingRatio: 0.00
[12/06 23:29:41   4757s] (I)       routeVias              : 
[12/06 23:29:41   4757s] (I)       readTROption           : true
[12/06 23:29:41   4757s] (I)       extraSpacingFactor     : 1.00
[12/06 23:29:41   4757s] [NR-eGR] numTracksPerClockWire  : 0
[12/06 23:29:41   4757s] (I)       routeSelectedNetsOnly  : false
[12/06 23:29:41   4757s] (I)       clkNetUseMaxDemand     : false
[12/06 23:29:41   4757s] (I)       extraDemandForClocks   : 0
[12/06 23:29:41   4757s] (I)       steinerRemoveLayers    : false
[12/06 23:29:41   4757s] (I)       demoteLayerScenicScale : 1.00
[12/06 23:29:41   4757s] (I)       nonpreferLayerCostScale : 100.00
[12/06 23:29:41   4757s] (I)       similarTopologyRoutingFast : true
[12/06 23:29:41   4757s] (I)       spanningTreeRefinement : false
[12/06 23:29:41   4757s] (I)       spanningTreeRefinementAlpha : 0.50
[12/06 23:29:41   4757s] (I)       starting read tracks
[12/06 23:29:41   4757s] (I)       build grid graph
[12/06 23:29:41   4757s] (I)       build grid graph start
[12/06 23:29:41   4757s] [NR-eGR] Layer1 has no routable track
[12/06 23:29:41   4757s] [NR-eGR] Layer2 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer3 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer4 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer5 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer6 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer7 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer8 has single uniform track structure
[12/06 23:29:41   4757s] [NR-eGR] Layer9 has single uniform track structure
[12/06 23:29:41   4757s] (I)       build grid graph end
[12/06 23:29:41   4757s] (I)       numViaLayers=9
[12/06 23:29:41   4757s] (I)       Reading via VIA12B for layer: 0 
[12/06 23:29:41   4757s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:29:41   4757s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:29:41   4757s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:29:41   4757s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:29:41   4757s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:29:41   4757s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:29:41   4757s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:29:41   4757s] (I)       end build via table
[12/06 23:29:41   4757s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=509010 numBumpBlks=0 numBoundaryFakeBlks=0
[12/06 23:29:41   4757s] (I)       readDataFromPlaceDB
[12/06 23:29:41   4757s] (I)       Read net information..
[12/06 23:29:41   4757s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[12/06 23:29:41   4757s] (I)       Read testcase time = 0.000 seconds
[12/06 23:29:41   4757s] 
[12/06 23:29:41   4757s] (I)       read default dcut vias
[12/06 23:29:41   4757s] (I)       Reading via VIA12A for layer: 0 
[12/06 23:29:41   4757s] (I)       Reading via VIA23 for layer: 1 
[12/06 23:29:41   4757s] (I)       Reading via VIA34 for layer: 2 
[12/06 23:29:41   4757s] (I)       Reading via VIA45 for layer: 3 
[12/06 23:29:41   4757s] (I)       Reading via VIA56 for layer: 4 
[12/06 23:29:41   4757s] (I)       Reading via VIA67 for layer: 5 
[12/06 23:29:41   4757s] (I)       Reading via VIA78 for layer: 6 
[12/06 23:29:41   4757s] (I)       Reading via VIA89 for layer: 7 
[12/06 23:29:41   4757s] (I)       build grid graph start
[12/06 23:29:41   4757s] (I)       build grid graph end
[12/06 23:29:41   4757s] (I)       Model blockage into capacity
[12/06 23:29:41   4757s] (I)       Read numBlocks=509010  numPreroutedWires=0  numCapScreens=0
[12/06 23:29:41   4757s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer2 : 173524480000  (7.74%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer3 : 221705216000  (9.89%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer4 : 185524428800  (8.28%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer5 : 214627328000  (9.57%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer6 : 182680166400  (8.15%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer7 : 1196173465600  (53.36%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer8 : 917823846400  (40.94%)
[12/06 23:29:41   4757s] (I)       blocked area on Layer9 : 0  (0.00%)
[12/06 23:29:41   4757s] (I)       Modeling time = 0.180 seconds
[12/06 23:29:41   4757s] 
[12/06 23:29:41   4757s] (I)       Moved 0 terms for better access 
[12/06 23:29:41   4757s] (I)       Number of ignored nets = 0
[12/06 23:29:41   4757s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Number of clock nets = 0.  Ignored: No
[12/06 23:29:41   4757s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Number of special nets = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/06 23:29:41   4757s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 23:29:41   4757s] (I)       Constructing bin map
[12/06 23:29:41   4757s] (I)       Initialize bin information with width=5760 height=5760
[12/06 23:29:41   4757s] (I)       Done constructing bin map
[12/06 23:29:41   4757s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3434.3 MB
[12/06 23:29:41   4757s] (I)       Ndr track 0 does not exist
[12/06 23:29:41   4757s] (I)       Layer1  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer2  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer3  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer4  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer5  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer6  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer7  viaCost=200.00
[12/06 23:29:41   4757s] (I)       Layer8  viaCost=300.00
[12/06 23:29:41   4757s] (I)       ---------------------Grid Graph Info--------------------
[12/06 23:29:41   4757s] (I)       routing area        :  (2560, 2560) - (1499840, 1499840)
[12/06 23:29:41   4757s] (I)       core area           :  (14080, 14080) - (1485760, 1485760)
[12/06 23:29:41   4757s] (I)       Site Width          :   320  (dbu)
[12/06 23:29:41   4757s] (I)       Row Height          :  2880  (dbu)
[12/06 23:29:41   4757s] (I)       GCell Width         :  2880  (dbu)
[12/06 23:29:41   4757s] (I)       GCell Height        :  2880  (dbu)
[12/06 23:29:41   4757s] (I)       grid                :   520   520     9
[12/06 23:29:41   4757s] (I)       vertical capacity   :     0  2880     0  2880     0  2880     0  2880     0
[12/06 23:29:41   4757s] (I)       horizontal capacity :     0     0  2880     0  2880     0  2880     0  2880
[12/06 23:29:41   4757s] (I)       Default wire width  :   140   160   160   160   160   160   160   160   450
[12/06 23:29:41   4757s] (I)       Default wire space  :   140   160   160   160   160   160   160   160   450
[12/06 23:29:41   4757s] (I)       Default pitch size  :   280   320   320   320   320   320   320   320   900
[12/06 23:29:41   4757s] (I)       First Track Coord   :     0   160   160   160   160   160   160   160   480
[12/06 23:29:41   4757s] (I)       Num tracks per GCell: 10.29  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.20
[12/06 23:29:41   4757s] (I)       Total num of tracks :     0  4687  4687  4687  4687  4687  4687  4687  4685
[12/06 23:29:41   4757s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[12/06 23:29:41   4757s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[12/06 23:29:41   4757s] (I)       --------------------------------------------------------
[12/06 23:29:41   4757s] 
[12/06 23:29:41   4757s] [NR-eGR] ============ Routing rule table ============
[12/06 23:29:41   4757s] [NR-eGR] Rule id 0. Nets 0 
[12/06 23:29:41   4757s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/06 23:29:41   4757s] [NR-eGR] Pitch:  L1=280  L2=320  L3=320  L4=320  L5=320  L6=320  L7=320  L8=320  L9=900
[12/06 23:29:41   4757s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:29:41   4757s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[12/06 23:29:41   4757s] [NR-eGR] ========================================
[12/06 23:29:41   4757s] [NR-eGR] 
[12/06 23:29:41   4757s] (I)       After initializing earlyGlobalRoute syMemory usage = 3445.2 MB
[12/06 23:29:41   4757s] (I)       Loading and dumping file time : 0.43 seconds
[12/06 23:29:41   4757s] (I)       total 2D Cap : 15823714 = (8380984 H, 7442730 V)
[12/06 23:29:41   4757s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[12/06 23:29:42   4757s] End AAE Lib Interpolated Model. (MEM=3445.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:29:42   4757s]     Library trimming buffers in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 5 cells
[12/06 23:29:42   4757s] Original list had 5 cells:
[12/06 23:29:42   4757s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:29:42   4757s] Library trimming was not able to trim any cells:
[12/06 23:29:42   4757s] NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:29:42   4757s]     Library trimming inverters in power domain PD_CORE and half-corner dc_max:setup.late removed 0 of 6 cells
[12/06 23:29:42   4757s] Original list had 6 cells:
[12/06 23:29:42   4757s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:29:42   4757s] Library trimming was not able to trim any cells:
[12/06 23:29:42   4757s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:29:42   4758s]   Library Trimming done.
[12/06 23:29:42   4758s]   Clock tree balancer configuration for clock_tree Clk_clk:
[12/06 23:29:42   4758s]   Non-default CCOpt properties:
[12/06 23:29:42   4758s]     cell_density: 1 (default: 0.75)
[12/06 23:29:42   4758s]     route_type (leaf): default_route_type_leaf (default: default)
[12/06 23:29:42   4758s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 23:29:42   4758s]     route_type (top): default_route_type_nonleaf (default: default)
[12/06 23:29:42   4758s]     source_driver: INVX4/INP INVX4/ZN (default: )
[12/06 23:29:42   4758s]     source_max_capacitance: 3000 (default: auto)
[12/06 23:29:42   4758s]   For power domain PD_CORE:
[12/06 23:29:42   4758s]     Buffers:     NBUFFX32 NBUFFX16 NBUFFX8 NBUFFX4 NBUFFX2 
[12/06 23:29:42   4758s]     Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/06 23:29:42   4758s]     Unblocked area available for placement of any clock cells in power_domain PD_CORE: 2165842.022um^2
[12/06 23:29:42   4758s]   Top Routing info:
[12/06 23:29:42   4758s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:29:42   4758s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 23:29:42   4758s]   Trunk Routing info:
[12/06 23:29:42   4758s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:29:42   4758s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 23:29:42   4758s]   Leaf Routing info:
[12/06 23:29:42   4758s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 23:29:42   4758s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 23:29:42   4758s]   For timing_corner dc_max:setup, late:
[12/06 23:29:42   4758s]     Slew time target (leaf):    0.200ns
[12/06 23:29:42   4758s]     Slew time target (trunk):   0.200ns
[12/06 23:29:42   4758s]     Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[12/06 23:29:42   4758s]     Buffer unit delay for power domain PD_CORE:   0.362ns
[12/06 23:29:42   4758s]     Buffer max distance for power domain PD_CORE: 870.000um
[12/06 23:29:42   4758s]   Fastest wire driving cells and distances for power domain PD_CORE:
[12/06 23:29:42   4758s]     Buffer    : {lib_cell:NBUFFX16, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=596.626um, saturatedSlew=0.179ns, speed=1868.544um per ns, cellArea=44.796um^2 per 1000um}
[12/06 23:29:42   4758s]     Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=dc_max:setup.late, optimalDrivingDistance=527.640um, saturatedSlew=0.174ns, speed=4469.632um per ns, cellArea=89.079um^2 per 1000um}
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   Logic Sizing Table:
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   ----------------------------------------------------------
[12/06 23:29:42   4758s]   Cell    Instance count    Source    Eligible library cells
[12/06 23:29:42   4758s]   ----------------------------------------------------------
[12/06 23:29:42   4758s]     (empty table)
[12/06 23:29:42   4758s]   ----------------------------------------------------------
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/06 23:29:42   4758s]     Sources:                     pin Clk_CI
[12/06 23:29:42   4758s]     Total number of sinks:       24869
[12/06 23:29:42   4758s]     Delay constrained sinks:     24869
[12/06 23:29:42   4758s]     Non-leaf sinks:              0
[12/06 23:29:42   4758s]     Ignore pins:                 0
[12/06 23:29:42   4758s]    Timing corner dc_max:setup.late:
[12/06 23:29:42   4758s]     Skew target:                 0.362ns
[12/06 23:29:42   4758s]   Clock tree balancer configuration for skew_group Clk_clk/hold_mode:
[12/06 23:29:42   4758s]     Sources:                     pin Clk_CI
[12/06 23:29:42   4758s]     Total number of sinks:       24869
[12/06 23:29:42   4758s]     Delay constrained sinks:     24869
[12/06 23:29:42   4758s]     Non-leaf sinks:              0
[12/06 23:29:42   4758s]     Ignore pins:                 0
[12/06 23:29:42   4758s]    Timing corner dc_max:setup.late:
[12/06 23:29:42   4758s]     Skew target:                 0.362ns
[12/06 23:29:42   4758s]   Clock tree balancer configuration for skew_group Clk_clk/test_mode:
[12/06 23:29:42   4758s]     Sources:                     pin Clk_CI
[12/06 23:29:42   4758s]     Total number of sinks:       24869
[12/06 23:29:42   4758s]     Delay constrained sinks:     24869
[12/06 23:29:42   4758s]     Non-leaf sinks:              0
[12/06 23:29:42   4758s]     Ignore pins:                 0
[12/06 23:29:42   4758s]    Timing corner dc_max:setup.late:
[12/06 23:29:42   4758s]     Skew target:                 0.362ns
[12/06 23:29:42   4758s]   Primary reporting skew group is skew_group Clk_clk/func_mode with 24869 clock sinks.
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   Via Selection for Estimated Routes (rule default):
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   ------------------------------------------------------------
[12/06 23:29:42   4758s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/06 23:29:42   4758s]   Range                (Ohm)    (fF)     (fs)     Only
[12/06 23:29:42   4758s]   ------------------------------------------------------------
[12/06 23:29:42   4758s]   M1-M2    VIA12A      1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M2-M3    VIA23       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M3-M4    VIA34       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M4-M5    VIA45       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M5-M6    VIA56       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M6-M7    VIA67       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M7-M8    VIA78       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   M8-M9    VIA89       1.600    0.000    0.000    false
[12/06 23:29:42   4758s]   ------------------------------------------------------------
[12/06 23:29:42   4758s]   
[12/06 23:29:42   4758s]   No ideal or dont_touch nets found in the clock tree
[12/06 23:29:42   4758s]   Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.7)
[12/06 23:29:42   4758s]   Reconstructing clock tree datastructures...
[12/06 23:29:42   4758s]     Validating CTS configuration...
[12/06 23:29:42   4758s]     Non-default CCOpt properties:
[12/06 23:29:42   4758s]     adjacent_rows_legal: 1 (default: false)
[12/06 23:29:42   4758s]     allow_non_fterm_identical_swaps: 0 (default: true)
[12/06 23:29:42   4758s]     buffer_cells is set for at least one key
[12/06 23:29:42   4758s]     cell_density is set for at least one key
[12/06 23:29:42   4758s]     clock_gating_cells is set for at least one key
[12/06 23:29:42   4758s]     clock_nets_detailed_routed: 1 (default: false)
[12/06 23:29:42   4758s]     inverter_cells is set for at least one key
[12/06 23:29:42   4758s]     long_path_removal_cutoff_id is set for at least one key
[12/06 23:29:42   4758s]     preferred_extra_space is set for at least one key
[12/06 23:29:42   4758s]     primary_delay_corner: dc_max (default: )
[12/06 23:29:42   4758s]     route_type is set for at least one key
[12/06 23:29:42   4758s]     source_driver is set for at least one key
[12/06 23:29:42   4758s]     source_max_capacitance is set for at least one key
[12/06 23:29:42   4758s]     target_insertion_delay is set for at least one key
[12/06 23:29:42   4758s]     target_max_trans_sdc is set for at least one key
[12/06 23:29:42   4758s]     target_skew is set for at least one key
[12/06 23:29:42   4758s]     target_skew_wire is set for at least one key
[12/06 23:29:42   4758s]     Route type trimming info:
[12/06 23:29:42   4758s]       No route type modifications were made.
[12/06 23:29:42   4758s]     
[12/06 23:29:42   4758s]     Logic Sizing Table:
[12/06 23:29:42   4758s]     
[12/06 23:29:42   4758s]     ----------------------------------------------------------
[12/06 23:29:42   4758s]     Cell    Instance count    Source    Eligible library cells
[12/06 23:29:42   4758s]     ----------------------------------------------------------
[12/06 23:29:42   4758s]       (empty table)
[12/06 23:29:42   4758s]     ----------------------------------------------------------
[12/06 23:29:42   4758s]     
[12/06 23:29:42   4758s]     
[12/06 23:29:42   4758s]     Clock tree balancer configuration for skew_group Clk_clk/func_mode:
[12/06 23:29:42   4758s]       Sources:                     pin Clk_CI
[12/06 23:29:42   4758s]       Total number of sinks:       24869
[12/06 23:29:42   4758s]       Delay constrained sinks:     24869
[12/06 23:29:42   4758s]       Non-leaf sinks:              0
[12/06 23:29:42   4758s]       Ignore pins:                 0
[12/06 23:29:42   4758s]      Timing corner dc_max:setup.late:
[12/06 23:29:42   4758s]       Skew target:                 0.362ns
[12/06 23:29:42   4758s]     Clock tree balancer configuration for skew_group Clk_clk/hold_mode:
[12/06 23:29:42   4758s]       Sources:                     pin Clk_CI
[12/06 23:29:42   4758s]       Total number of sinks:       24869
[12/06 23:29:42   4758s]       Delay constrained sinks:     24869
[12/06 23:29:42   4758s]       Non-leaf sinks:              0
[12/06 23:29:42   4758s]       Ignore pins:                 0
[12/06 23:29:42   4758s]      Timing corner dc_max:setup.late:
[12/06 23:29:42   4758s]       Skew target:                 0.362ns
[12/06 23:29:42   4758s]     Clock tree balancer configuration for skew_group Clk_clk/test_mode:
[12/06 23:29:42   4758s]       Sources:                     pin Clk_CI
[12/06 23:29:42   4758s]       Total number of sinks:       24869
[12/06 23:29:42   4758s]       Delay constrained sinks:     24869
[12/06 23:29:42   4758s]       Non-leaf sinks:              0
[12/06 23:29:42   4758s]       Ignore pins:                 0
[12/06 23:29:42   4758s]      Timing corner dc_max:setup.late:
[12/06 23:29:42   4758s]       Skew target:                 0.362ns
[12/06 23:29:42   4758s]     Primary reporting skew group is skew_group Clk_clk/func_mode with 24869 clock sinks.
[12/06 23:29:43   4758s]     
[12/06 23:29:43   4758s]     Via Selection for Estimated Routes (rule default):
[12/06 23:29:43   4758s]     
[12/06 23:29:43   4758s]     ------------------------------------------------------------
[12/06 23:29:43   4758s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/06 23:29:43   4758s]     Range                (Ohm)    (fF)     (fs)     Only
[12/06 23:29:43   4758s]     ------------------------------------------------------------
[12/06 23:29:43   4758s]     M1-M2    VIA12A      1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M2-M3    VIA23       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M3-M4    VIA34       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M4-M5    VIA45       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M5-M6    VIA56       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M6-M7    VIA67       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M7-M8    VIA78       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     M8-M9    VIA89       1.600    0.000    0.000    false
[12/06 23:29:43   4758s]     ------------------------------------------------------------
[12/06 23:29:43   4758s]     
[12/06 23:29:43   4758s]     No ideal or dont_touch nets found in the clock tree
[12/06 23:29:43   4758s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/06 23:29:43   4758s]   Reconstructing clock tree datastructures done.
[12/06 23:29:43   4758s] Initializing clock structures done.
[12/06 23:29:43   4758s] PRO...
[12/06 23:29:43   4758s]   PRO active optimizations:
[12/06 23:29:43   4758s]    - DRV fixing with cell sizing
[12/06 23:29:43   4758s]   
[12/06 23:29:43   4758s]   Detected clock skew data from CTS
[12/06 23:29:43   4759s]   Clock DAG stats PRO initial state:
[12/06 23:29:43   4759s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:29:43   4759s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:29:43   4759s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:29:43   4759s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:29:43   4759s]     wire capacitance : top=0.000pF, trunk=2.972pF, leaf=35.047pF, total=38.018pF
[12/06 23:29:43   4759s]     wire lengths     : top=0.000um, trunk=20446.640um, leaf=218200.120um, total=238646.760um
[12/06 23:29:43   4759s]   Clock DAG net violations PRO initial state: none
[12/06 23:29:43   4759s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/06 23:29:43   4759s]     Trunk : target=0.200ns count=25 avg=0.157ns sd=0.025ns min=0.068ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:29:43   4759s]     Leaf  : target=0.200ns count=250 avg=0.183ns sd=0.003ns min=0.175ns max=0.199ns {250 <= 0.200ns}
[12/06 23:29:43   4759s]   Clock DAG library cell distribution PRO initial state {count}:
[12/06 23:29:43   4759s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:29:43   4759s]   Primary reporting skew group PRO initial state:
[12/06 23:29:43   4759s]     skew_group default.Clk_clk/func_mode: unconstrained
[12/06 23:29:44   4759s]   Skew group summary PRO initial state:
[12/06 23:29:44   4759s]     skew_group Clk_clk/func_mode: insertion delay [min=1.853, max=2.223, avg=2.049, sd=0.086], skew [0.369 vs 0.362*], 99.3% {1.857, 2.220} (wid=0.101 ws=0.074) (gid=2.146 gs=0.348)
[12/06 23:29:44   4760s]   Clock network insertion delays are now [1.853ns, 2.223ns] average 2.049ns std.dev 0.086ns
[12/06 23:29:44   4760s]   Recomputing CTS skew targets...
[12/06 23:29:44   4760s]   Resolving skew group constraints...
[12/06 23:29:45   4761s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/06 23:29:45   4761s]   Resolving skew group constraints done.
[12/06 23:29:45   4761s]   Recomputing CTS skew targets done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/06 23:29:45   4761s]   Fixing DRVs...
[12/06 23:29:45   4761s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 23:29:46   4761s]   CCOpt-PRO: considered: 275, tested: 275, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/06 23:29:46   4761s]   
[12/06 23:29:46   4761s]   PRO Statistics: Fix DRVs (cell sizing):
[12/06 23:29:46   4761s]   =======================================
[12/06 23:29:46   4761s]   
[12/06 23:29:46   4761s]   Cell changes by Net Type:
[12/06 23:29:46   4761s]   
[12/06 23:29:46   4761s]   ---------------------------------------------------------------------------------------------------------
[12/06 23:29:46   4761s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 23:29:46   4761s]   ---------------------------------------------------------------------------------------------------------
[12/06 23:29:46   4761s]   top                0            0           0            0                    0                  0
[12/06 23:29:46   4761s]   trunk              0            0           0            0                    0                  0
[12/06 23:29:46   4761s]   leaf               0            0           0            0                    0                  0
[12/06 23:29:46   4761s]   ---------------------------------------------------------------------------------------------------------
[12/06 23:29:46   4761s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[12/06 23:29:46   4761s]   ---------------------------------------------------------------------------------------------------------
[12/06 23:29:46   4761s]   
[12/06 23:29:46   4761s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 23:29:46   4761s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 23:29:46   4761s]   
[12/06 23:29:46   4761s]   Clock DAG stats PRO after DRV fixing:
[12/06 23:29:46   4761s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:29:46   4761s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:29:46   4761s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:29:46   4761s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:29:46   4761s]     wire capacitance : top=0.000pF, trunk=2.972pF, leaf=35.047pF, total=38.018pF
[12/06 23:29:46   4761s]     wire lengths     : top=0.000um, trunk=20446.640um, leaf=218200.120um, total=238646.760um
[12/06 23:29:46   4761s]   Clock DAG net violations PRO after DRV fixing: none
[12/06 23:29:46   4761s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[12/06 23:29:46   4761s]     Trunk : target=0.200ns count=25 avg=0.157ns sd=0.025ns min=0.068ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:29:46   4761s]     Leaf  : target=0.200ns count=250 avg=0.183ns sd=0.003ns min=0.175ns max=0.199ns {250 <= 0.200ns}
[12/06 23:29:46   4761s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[12/06 23:29:46   4761s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:29:46   4761s]   Primary reporting skew group PRO after DRV fixing:
[12/06 23:29:46   4761s]     skew_group default.Clk_clk/func_mode: unconstrained
[12/06 23:29:46   4762s]   Skew group summary PRO after DRV fixing:
[12/06 23:29:46   4762s]     skew_group Clk_clk/func_mode: insertion delay [min=1.853, max=2.223, avg=2.049, sd=0.086], skew [0.369 vs 0.362*], 99.3% {1.857, 2.220} (wid=0.101 ws=0.074) (gid=2.146 gs=0.348)
[12/06 23:29:46   4762s]   Clock network insertion delays are now [1.853ns, 2.223ns] average 2.049ns std.dev 0.086ns
[12/06 23:29:46   4762s]   Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] Slew Diagnostics: After DRV fixing
[12/06 23:29:46   4762s] ==================================
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] Global Causes:
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] -------------------------------------
[12/06 23:29:46   4762s] Cause
[12/06 23:29:46   4762s] -------------------------------------
[12/06 23:29:46   4762s] DRV fixing with buffering is disabled
[12/06 23:29:46   4762s] -------------------------------------
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] Top 5 overslews:
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] ---------------------------------
[12/06 23:29:46   4762s] Overslew    Causes    Driving Pin
[12/06 23:29:46   4762s] ---------------------------------
[12/06 23:29:46   4762s]   (empty table)
[12/06 23:29:46   4762s] ---------------------------------
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] -------------------
[12/06 23:29:46   4762s] Cause    Occurences
[12/06 23:29:46   4762s] -------------------
[12/06 23:29:46   4762s]   (empty table)
[12/06 23:29:46   4762s] -------------------
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] Violation diagnostics counts from the 0 nodes that have violations:
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s] -------------------
[12/06 23:29:46   4762s] Cause    Occurences
[12/06 23:29:46   4762s] -------------------
[12/06 23:29:46   4762s]   (empty table)
[12/06 23:29:46   4762s] -------------------
[12/06 23:29:46   4762s] 
[12/06 23:29:46   4762s]   Reconnecting optimized routes...
[12/06 23:29:47   4762s]   Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 23:29:47   4762s]   Set dirty flag on 0 insts, 0 nets
[12/06 23:29:47   4762s] End AAE Lib Interpolated Model. (MEM=3502.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:29:47   4763s]   Clock DAG stats PRO final:
[12/06 23:29:47   4763s]     cell counts      : b=274, i=0, icg=0, nicg=0, l=0, total=274
[12/06 23:29:47   4763s]     cell areas       : b=14939.136um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14939.136um^2
[12/06 23:29:47   4763s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.640pF
[12/06 23:29:47   4763s]     sink capacitance : count=24869, total=34.261pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 23:29:47   4763s]     wire capacitance : top=0.000pF, trunk=2.972pF, leaf=35.047pF, total=38.018pF
[12/06 23:29:47   4763s]     wire lengths     : top=0.000um, trunk=20446.640um, leaf=218200.120um, total=238646.760um
[12/06 23:29:47   4763s]   Clock DAG net violations PRO final: none
[12/06 23:29:47   4763s]   Clock DAG primary half-corner transition distribution PRO final:
[12/06 23:29:47   4763s]     Trunk : target=0.200ns count=25 avg=0.157ns sd=0.025ns min=0.068ns max=0.197ns {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}
[12/06 23:29:47   4763s]     Leaf  : target=0.200ns count=250 avg=0.183ns sd=0.003ns min=0.175ns max=0.199ns {250 <= 0.200ns}
[12/06 23:29:47   4763s]   Clock DAG library cell distribution PRO final {count}:
[12/06 23:29:47   4763s]      Bufs: NBUFFX32: 267 NBUFFX16: 6 NBUFFX8: 1 
[12/06 23:29:47   4763s]   Primary reporting skew group PRO final:
[12/06 23:29:47   4763s]     skew_group default.Clk_clk/func_mode: unconstrained
[12/06 23:29:48   4763s]   Skew group summary PRO final:
[12/06 23:29:48   4763s]     skew_group Clk_clk/func_mode: insertion delay [min=1.853, max=2.223, avg=2.049, sd=0.086], skew [0.369 vs 0.362*], 99.3% {1.857, 2.220} (wid=0.101 ws=0.074) (gid=2.146 gs=0.348)
[12/06 23:29:48   4764s]   Clock network insertion delays are now [1.853ns, 2.223ns] average 2.049ns std.dev 0.086ns
[12/06 23:29:48   4764s] PRO done.
[12/06 23:29:49   4764s] Net route status summary:
[12/06 23:29:49   4764s]   Clock:       275 (unrouted=0, trialRouted=0, noStatus=0, routed=275, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:29:49   4764s]   Non-clock: 81474 (unrouted=10, trialRouted=0, noStatus=0, routed=81464, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10, (crossesIlmBounday AND tooFewTerms=0)])
[12/06 23:29:49   4764s] Updating delays...
[12/06 23:29:50   4768s] Updating delays done.
[12/06 23:29:50   4768s] PRO done. (took cpu=0:00:12.0 real=0:00:10.0)
[12/06 23:29:52   4772s] **INFO: Start fixing DRV (Mem = 3486.55M) ...
[12/06 23:29:52   4772s] Begin: GigaOpt DRV Optimization
[12/06 23:29:53   4773s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:29:53   4773s] End AAE Lib Interpolated Model. (MEM=3488.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:29:53   4773s] PhyDesignGrid: maxLocalDensity 0.96
[12/06 23:29:53   4773s] ### Creating PhyDesignMc. totSessionCpu=1:19:33 mem=3479.0M
[12/06 23:29:53   4773s] OPERPROF: Starting DPlace-Init at level 1, MEM:3479.0M
[12/06 23:29:53   4773s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3479.0M
[12/06 23:29:53   4773s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3479.0M
[12/06 23:29:53   4773s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.070, REAL:0.073, MEM:3479.0M
[12/06 23:29:53   4773s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.073, MEM:3479.0M
[12/06 23:29:53   4773s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3479.0MB).
[12/06 23:29:53   4773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.226, MEM:3479.0M
[12/06 23:29:53   4774s] ### Creating PhyDesignMc, finished. totSessionCpu=1:19:34 mem=3479.0M
[12/06 23:29:53   4774s] ### Creating LA Mngr. totSessionCpu=1:19:34 mem=3479.0M
[12/06 23:29:54   4774s] ### Creating LA Mngr, finished. totSessionCpu=1:19:35 mem=3479.0M
[12/06 23:29:55   4776s] ### Creating LA Mngr. totSessionCpu=1:19:36 mem=3579.0M
[12/06 23:29:55   4776s] ### Creating LA Mngr, finished. totSessionCpu=1:19:36 mem=3579.0M
[12/06 23:29:55   4776s] 
[12/06 23:29:55   4776s] Creating Lib Analyzer ...
[12/06 23:29:55   4776s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:29:55   4776s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:29:55   4776s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:29:55   4776s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:29:55   4776s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:29:55   4776s] 
[12/06 23:29:56   4776s] Creating Lib Analyzer, finished. 
[12/06 23:29:58   4780s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/06 23:29:59   4781s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:29:59   4781s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 23:29:59   4781s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:29:59   4781s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 23:29:59   4781s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:29:59   4781s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 23:29:59   4781s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 23:29:59   4781s] Info: violation cost 0.079256 (cap = 0.000000, tran = 0.079256, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 23:29:59   4782s] |     1|     1|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|    45.60|     0.00|       0|       0|       0|  65.75|          |         |
[12/06 23:29:59   4782s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 23:29:59   4782s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 23:29:59   4782s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 23:30:00   4782s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.60|     0.00|       1|       0|       0|  65.75| 0:00:00.0|  3918.2M|
[12/06 23:30:00   4782s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/06 23:30:00   4782s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/06 23:30:00   4782s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 23:30:00   4782s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    45.60|     0.00|       0|       0|       0|  65.75| 0:00:00.0|  3918.2M|
[12/06 23:30:00   4782s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 23:30:00   4782s] **** Begin NDR-Layer Usage Statistics ****
[12/06 23:30:00   4782s] Layer 3 has 275 constrained nets 
[12/06 23:30:00   4782s] **** End NDR-Layer Usage Statistics ****
[12/06 23:30:00   4782s] 
[12/06 23:30:00   4782s] *** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=3918.2M) ***
[12/06 23:30:00   4782s] 
[12/06 23:30:00   4783s] OPERPROF: Starting DPlace-Init at level 1, MEM:3808.0M
[12/06 23:30:00   4783s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3808.0M
[12/06 23:30:00   4783s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3808.0M
[12/06 23:30:00   4783s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.080, REAL:0.081, MEM:3808.0M
[12/06 23:30:00   4783s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.080, REAL:0.081, MEM:3808.0M
[12/06 23:30:00   4783s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3808.0MB).
[12/06 23:30:00   4783s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.209, MEM:3808.0M
[12/06 23:30:00   4783s] OPERPROF: Starting RefinePlace at level 1, MEM:3808.0M
[12/06 23:30:00   4783s] *** Starting refinePlace (1:19:44 mem=3808.0M) ***
[12/06 23:30:00   4783s] Total net bbox length = 4.472e+06 (2.308e+06 2.163e+06) (ext = 1.412e+04)
[12/06 23:30:01   4784s] Starting refinePlace ...
[12/06 23:30:01   4784s] powerDomain PD_CORE: bins with density >  0.75 = 21.2 % ( 572 / 2704 )
[12/06 23:30:01   4784s] Density distribution unevenness ratio = 7.802%
[12/06 23:30:01   4784s]   Spread Effort: high, post-route mode, useDDP on.
[12/06 23:30:01   4784s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3808.0MB) @(1:19:44 - 1:19:44).
[12/06 23:30:01   4784s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:30:01   4784s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:30:02   4785s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:30:02   4785s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3808.0MB) @(1:19:45 - 1:19:46).
[12/06 23:30:02   4786s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:30:02   4786s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3808.0MB
[12/06 23:30:02   4786s] Statistics of distance of Instance movement in refine placement:
[12/06 23:30:02   4786s]   maximum (X+Y) =         0.00 um
[12/06 23:30:02   4786s]   mean    (X+Y) =         0.00 um
[12/06 23:30:02   4786s] Summary Report:
[12/06 23:30:02   4786s] Instances move: 0 (out of 80643 movable)
[12/06 23:30:02   4786s] Instances flipped: 0
[12/06 23:30:02   4786s] Mean displacement: 0.00 um
[12/06 23:30:02   4786s] Max displacement: 0.00 um 
[12/06 23:30:02   4786s] Total instances moved : 0
[12/06 23:30:03   4786s] Total net bbox length = 4.472e+06 (2.308e+06 2.163e+06) (ext = 1.412e+04)
[12/06 23:30:03   4786s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3808.0MB
[12/06 23:30:03   4786s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=3808.0MB) @(1:19:44 - 1:19:46).
[12/06 23:30:03   4786s] *** Finished refinePlace (1:19:46 mem=3808.0M) ***
[12/06 23:30:03   4786s] OPERPROF: Finished RefinePlace at level 1, CPU:2.250, REAL:2.268, MEM:3808.0M
[12/06 23:30:03   4786s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3808.0M
[12/06 23:30:03   4786s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3808.0M
[12/06 23:30:03   4787s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.090, REAL:0.093, MEM:3808.0M
[12/06 23:30:03   4787s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.090, REAL:0.093, MEM:3808.0M
[12/06 23:30:03   4787s] powerDomain PD_CORE: bins with density >  0.75 = 22.4 % ( 607 / 2704 )
[12/06 23:30:03   4787s] Density distribution unevenness ratio = 7.689%
[12/06 23:30:03   4787s] End: GigaOpt DRV Optimization
[12/06 23:30:03   4787s] *info:
[12/06 23:30:03   4787s] **INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 3504.91M).
[12/06 23:30:03   4788s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3504.9M
[12/06 23:30:03   4788s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3504.9M
[12/06 23:30:03   4788s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.060, MEM:3504.9M
[12/06 23:30:03   4788s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.060, MEM:3504.9M
[12/06 23:30:07   4793s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.26min real=0.18min mem=3504.9M)                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.604  | 45.604  | 55.201  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
------------------------------------------------------------
**optDesign ... cpu = 0:02:38, real = 0:01:29, mem = 2893.8M, totSessionCpu=1:19:53 **
[12/06 23:30:08   4794s]   DRV Snapshot: (REF)
[12/06 23:30:08   4794s]          Tran DRV: 0
[12/06 23:30:08   4794s]           Cap DRV: 0
[12/06 23:30:08   4794s]        Fanout DRV: 0
[12/06 23:30:08   4794s]            Glitch: 0
[12/06 23:30:08   4794s] *** Timing Is met
[12/06 23:30:08   4794s] *** Check timing (0:00:00.1)
[12/06 23:30:08   4794s] *** Setup timing is met (target slack 0ns)
[12/06 23:30:09   4795s]   Timing Snapshot: (REF)
[12/06 23:30:09   4795s]      Weighted WNS: 0.000
[12/06 23:30:09   4795s]       All  PG WNS: 0.000
[12/06 23:30:09   4795s]       High PG WNS: 0.000
[12/06 23:30:09   4795s]       All  PG TNS: 0.000
[12/06 23:30:09   4795s]       High PG TNS: 0.000
[12/06 23:30:09   4795s]    Category Slack: { [L, 45.604] [H, 45.604] }
[12/06 23:30:09   4795s] 
[12/06 23:30:09   4795s] Deleting Cell Server ...
[12/06 23:30:09   4795s] Deleting Lib Analyzer.
[12/06 23:30:09   4795s] *info: All cells identified as Buffer and Delay cells:
[12/06 23:30:09   4795s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/06 23:30:09   4795s] *info: ------------------------------------------------------------------
[12/06 23:30:09   4795s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/06 23:30:09   4795s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/06 23:30:09   4795s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:30:09   4795s] Summary for sequential cells identification: 
[12/06 23:30:09   4795s]   Identified SBFF number: 42
[12/06 23:30:09   4795s]   Identified MBFF number: 0
[12/06 23:30:09   4795s]   Identified SB Latch number: 0
[12/06 23:30:09   4795s]   Identified MB Latch number: 0
[12/06 23:30:09   4795s]   Not identified SBFF number: 0
[12/06 23:30:09   4795s]   Not identified MBFF number: 0
[12/06 23:30:09   4795s]   Not identified SB Latch number: 0
[12/06 23:30:09   4795s]   Not identified MB Latch number: 0
[12/06 23:30:09   4795s]   Number of sequential cells which are not FFs: 14
[12/06 23:30:09   4795s] Creating Cell Server, finished. 
[12/06 23:30:09   4795s] 
[12/06 23:30:09   4795s] Deleting Cell Server ...
[12/06 23:30:09   4795s] Unfixed 0 ViaPillar Nets
[12/06 23:30:10   4795s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3510.0M
[12/06 23:30:10   4795s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3510.0M
[12/06 23:30:10   4795s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.070, REAL:0.060, MEM:3510.0M
[12/06 23:30:10   4795s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.061, MEM:3510.0M
[12/06 23:30:10   4795s] GigaOpt Hold Optimizer is used
[12/06 23:30:10   4795s] End AAE Lib Interpolated Model. (MEM=3510.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:30:10   4795s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:19:56 mem=3510.0M ***
[12/06 23:30:10   4795s] End AAE Lib Interpolated Model. (MEM=3510.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:30:10   4795s] **INFO: Starting Blocking QThread with 4 CPU
[12/06 23:30:10   4795s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/06 23:30:10   4795s] Multi-CPU acceleration using 4 CPU(s).
[12/06 23:30:10   4795s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[12/06 23:30:10   4795s] Multithreaded Timing Analysis is initialized with 4 threads
[12/06 23:30:10   4795s] 
[12/06 23:30:10   4795s] #################################################################################
[12/06 23:30:10   4795s] # Design Stage: PostRoute
[12/06 23:30:10   4795s] # Design Name: NYQ
[12/06 23:30:10   4795s] # Design Mode: 90nm
[12/06 23:30:10   4795s] # Analysis Mode: MMMC OCV 
[12/06 23:30:10   4795s] # Parasitics Mode: SPEF/RCDB
[12/06 23:30:10   4795s] # Signoff Settings: SI Off 
[12/06 23:30:10   4795s] #################################################################################
[12/06 23:30:10   4795s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[12/06 23:30:10   4795s] Calculate late delays in OCV mode...
[12/06 23:30:10   4795s] Calculate early delays in OCV mode...
[12/06 23:30:10   4795s] Calculate late delays in OCV mode...
[12/06 23:30:10   4795s] Calculate early delays in OCV mode...
[12/06 23:30:10   4795s] Calculate late delays in OCV mode...
[12/06 23:30:10   4795s] Calculate early delays in OCV mode...
[12/06 23:30:10   4795s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/06 23:30:10   4795s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:30:10   4795s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:30:10   4795s] Total number of fetched objects 106575
[12/06 23:30:10   4795s] Total number of fetched objects 106575
[12/06 23:30:10   4795s] Total number of fetched objects 106575
[12/06 23:30:10   4795s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:30:10   4795s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:30:10   4795s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/06 23:30:10   4795s] End delay calculation. (MEM=13.875 CPU=0:00:32.3 REAL=0:00:09.0)
[12/06 23:30:10   4795s] End delay calculation (fullDC). (MEM=13.875 CPU=0:00:36.8 REAL=0:00:10.0)
[12/06 23:30:10   4795s] *** CDM Built up (cpu=0:00:37.6  real=0:00:11.0  mem= 13.9M) ***
[12/06 23:30:10   4795s] *** Done Building Timing Graph (cpu=0:00:44.5 real=0:00:13.0 totSessionCpu=0:04:43 mem=0.0M)
[12/06 23:30:10   4795s] 
[12/06 23:30:10   4795s] Views Dominance Info:
[12/06 23:30:10   4795s]  hold_bc
[12/06 23:30:10   4795s]   Dominating WNS: -0.0464ns
[12/06 23:30:10   4795s]   Dominating TNS: 1.4858ns
[12/06 23:30:10   4795s]   Dominating nodes: 49763
[12/06 23:30:10   4795s]   Dominating failing nodes: 125
[12/06 23:30:10   4795s]  hold_tc
[12/06 23:30:10   4795s]   Dominating WNS: 0.0000ns
[12/06 23:30:10   4795s]   Dominating TNS: 0.0000ns
[12/06 23:30:10   4795s]   Dominating nodes: 0
[12/06 23:30:10   4795s]   Dominating failing nodes: 0
[12/06 23:30:10   4795s]  hold_wc
[12/06 23:30:10   4795s]   Dominating WNS: 0.0000ns
[12/06 23:30:10   4795s]   Dominating TNS: 0.0000ns
[12/06 23:30:10   4795s]   Dominating nodes: 0
[12/06 23:30:10   4795s]   Dominating failing nodes: 0
[12/06 23:30:10   4795s] 
[12/06 23:30:10   4795s] Active hold views:
[12/06 23:30:10   4795s]  hold_bc
[12/06 23:30:10   4795s]   Dominating endpoints: 49763
[12/06 23:30:10   4795s]   Dominating TNS: -1.486
[12/06 23:30:10   4795s] 
[12/06 23:30:10   4795s] Done building cte hold timing graph (fixHold) cpu=0:00:53.5 real=0:00:18.0 totSessionCpu=0:04:47 mem=0.0M ***
[12/06 23:30:10   4795s] Done building hold timer [80583 node(s), 95527 edge(s), 1 view(s)] (fixHold) cpu=0:01:03 real=0:00:23.0 totSessionCpu=0:04:56 mem=121.0M ***
[12/06 23:30:10   4795s] *** QThread HoldInit [finish] : cpu/real = 0:01:03.0/0:00:23.0 (2.7), mem = 121.0M
[12/06 23:30:33   4855s]  
_______________________________________________________________________
[12/06 23:30:33   4856s] Done building cte setup timing graph (fixHold) cpu=0:01:01 real=0:00:23.0 totSessionCpu=1:20:56 mem=3510.0M ***
[12/06 23:30:35   4859s] *info: category slack lower bound [L 0.0] default
[12/06 23:30:35   4859s] *info: category slack lower bound [H 0.0] reg2reg 
[12/06 23:30:35   4859s] --------------------------------------------------- 
[12/06 23:30:35   4859s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/06 23:30:35   4859s] --------------------------------------------------- 
[12/06 23:30:35   4859s]          WNS    reg2regWNS
[12/06 23:30:35   4859s]    45.604 ns     45.604 ns
[12/06 23:30:35   4859s] --------------------------------------------------- 
[12/06 23:30:35   4859s] Restoring autoHoldViews:  hold_bc
[12/06 23:30:35   4859s] Restoring autoViewHoldTargetSlack: 0
[12/06 23:30:36   4859s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3571.5M
[12/06 23:30:36   4859s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3571.5M
[12/06 23:30:36   4859s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.070, REAL:0.063, MEM:3571.5M
[12/06 23:30:36   4859s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.063, MEM:3571.5M
[12/06 23:30:37   4860s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc hold_tc hold_wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.604  | 45.604  | 55.201  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  |  0.098  | -0.046  |
|           TNS (ns):| -1.486  |  0.000  | -1.486  |
|    Violating Paths:|   125   |    0    |   125   |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
------------------------------------------------------------
Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:30:37   4860s] Summary for sequential cells identification: 
[12/06 23:30:37   4860s]   Identified SBFF number: 42
[12/06 23:30:37   4860s]   Identified MBFF number: 0
[12/06 23:30:37   4860s]   Identified SB Latch number: 0
[12/06 23:30:37   4860s]   Identified MB Latch number: 0
[12/06 23:30:37   4860s]   Not identified SBFF number: 0
[12/06 23:30:37   4860s]   Not identified MBFF number: 0
[12/06 23:30:37   4860s]   Not identified SB Latch number: 0
[12/06 23:30:37   4860s]   Not identified MB Latch number: 0
[12/06 23:30:37   4860s]   Number of sequential cells which are not FFs: 14
[12/06 23:30:37   4860s] Creating Cell Server, finished. 
[12/06 23:30:37   4860s] 
[12/06 23:30:37   4860s] Deleting Cell Server ...
[12/06 23:30:37   4860s] 
[12/06 23:30:37   4860s] Creating Lib Analyzer ...
[12/06 23:30:37   4860s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:30:37   4860s] Summary for sequential cells identification: 
[12/06 23:30:37   4860s]   Identified SBFF number: 42
[12/06 23:30:37   4860s]   Identified MBFF number: 0
[12/06 23:30:37   4860s]   Identified SB Latch number: 0
[12/06 23:30:37   4860s]   Identified MB Latch number: 0
[12/06 23:30:37   4860s]   Not identified SBFF number: 0
[12/06 23:30:37   4860s]   Not identified MBFF number: 0
[12/06 23:30:37   4860s]   Not identified SB Latch number: 0
[12/06 23:30:37   4860s]   Not identified MB Latch number: 0
[12/06 23:30:37   4860s]   Number of sequential cells which are not FFs: 14
[12/06 23:30:37   4860s] Creating Cell Server, finished. 
[12/06 23:30:37   4860s] 
[12/06 23:30:37   4860s]  Visiting view : func_wc
[12/06 23:30:37   4860s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:30:37   4860s]  Visiting view : hold_bc
[12/06 23:30:37   4860s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:30:37   4860s]  Visiting view : hold_tc
[12/06 23:30:37   4860s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:30:37   4860s]  Visiting view : hold_wc
[12/06 23:30:37   4860s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:30:37   4860s]  Setting StdDelay to 51.80
[12/06 23:30:37   4860s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:30:37   4860s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:30:37   4860s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:30:37   4860s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:30:37   4860s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:30:37   4860s] 
[12/06 23:30:37   4861s] Creating Lib Analyzer, finished. 
[12/06 23:30:38   4861s] 
[12/06 23:30:38   4861s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/06 23:30:38   4861s] *Info: worst delay setup view: func_wc
[12/06 23:30:38   4861s] Footprint list for hold buffering (delay unit: ps)
[12/06 23:30:38   4861s] =================================================================
[12/06 23:30:38   4861s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/06 23:30:38   4861s] ------------------------------------------------------------------
[12/06 23:30:38   4861s] *Info:       26.1       6.15    6.0  21.70 NBUFFX2 (INP,Z)
[12/06 23:30:38   4861s] *Info:       38.8       5.90   11.0  11.75 NBUFFX4 (INP,Z)
[12/06 23:30:38   4861s] *Info:       36.7       5.80   16.0   6.49 NBUFFX8 (INP,Z)
[12/06 23:30:38   4861s] *Info:       97.8       8.52   16.0  24.39 DELLN1X2 (INP,Z)
[12/06 23:30:38   4861s] *Info:      153.1      12.44   17.0  28.83 DELLN2X2 (INP,Z)
[12/06 23:30:38   4861s] *Info:      233.2      11.91   24.0  26.74 DELLN3X2 (INP,Z)
[12/06 23:30:38   4861s] *Info:       37.4       5.68   29.0   3.75 NBUFFX16 (INP,Z)
[12/06 23:30:38   4861s] *Info:       75.7       5.28   60.0   2.24 NBUFFX32 (INP,Z)
[12/06 23:30:38   4861s] =================================================================
[12/06 23:30:39   4862s] **optDesign ... cpu = 0:03:48, real = 0:02:01, mem = 2914.8M, totSessionCpu=1:21:02 **
[12/06 23:30:39   4862s] ### Creating LA Mngr. totSessionCpu=1:21:02 mem=3523.2M
[12/06 23:30:39   4862s] ### Creating LA Mngr, finished. totSessionCpu=1:21:02 mem=3523.2M
[12/06 23:30:39   4862s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/06 23:30:39   4862s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/06 23:30:39   4862s] *info: Run optDesign holdfix with 4 threads.
[12/06 23:30:39   4863s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:30:40   4863s] --------------------------------------------------- 
[12/06 23:30:40   4863s]    Hold Timing Summary  - Initial 
[12/06 23:30:40   4863s] --------------------------------------------------- 
[12/06 23:30:40   4863s]  Target slack:       0.0000 ns
[12/06 23:30:40   4863s]  View: hold_bc 
[12/06 23:30:40   4863s]    WNS:      -0.0464
[12/06 23:30:40   4863s]    TNS:      -1.4858
[12/06 23:30:40   4863s]    VP :          125
[12/06 23:30:40   4863s]    Worst hold path end point: parameter_memory_reg_550__2_/D 
[12/06 23:30:40   4863s] --------------------------------------------------- 
[12/06 23:30:40   4863s]    Setup Timing Summary  - Initial 
[12/06 23:30:40   4863s] --------------------------------------------------- 
[12/06 23:30:40   4863s]  Target slack: 0.000 ns
[12/06 23:30:40   4863s]  View: func_wc 
[12/06 23:30:40   4863s]    WNS:      45.6036
[12/06 23:30:40   4863s]    TNS:       0.0000
[12/06 23:30:40   4863s]    VP :            0
[12/06 23:30:40   4863s]    Worst setup path end point:FF_2/Q_DO_reg_23_/D 
[12/06 23:30:40   4863s] --------------------------------------------------- 
[12/06 23:30:40   4863s] Info: Do not create the CCOpt slew target map as it already exists.
[12/06 23:30:40   4863s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:30:40   4863s] ### Creating PhyDesignMc. totSessionCpu=1:21:03 mem=3887.6M
[12/06 23:30:40   4863s] OPERPROF: Starting DPlace-Init at level 1, MEM:3887.6M
[12/06 23:30:40   4863s] #spOpts: mergeVia=F 
[12/06 23:30:40   4863s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3887.6M
[12/06 23:30:40   4863s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3887.6M
[12/06 23:30:40   4863s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.064, MEM:3887.6M
[12/06 23:30:40   4863s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.064, MEM:3887.6M
[12/06 23:30:40   4863s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3887.6MB).
[12/06 23:30:40   4863s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.216, MEM:3887.6M
[12/06 23:30:40   4864s] ### Creating PhyDesignMc, finished. totSessionCpu=1:21:04 mem=3919.6M
[12/06 23:30:40   4864s] 
[12/06 23:30:40   4864s] *** Starting Core Fixing (fixHold) cpu=0:01:09 real=0:00:30.0 totSessionCpu=1:21:04 mem=3919.6M density=65.754% ***
[12/06 23:30:40   4864s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/06 23:30:42   4866s] 
[12/06 23:30:42   4866s] Phase I ......
[12/06 23:30:42   4866s] *info: Hold Batch Commit is enabled
[12/06 23:30:42   4866s] *info: Levelized Batch Commit is enabled
[12/06 23:30:42   4866s] Executing transform: ECO Safe Resize
[12/06 23:30:42   4866s] +-----------------------------------------------------------------------------------------------+
[12/06 23:30:42   4866s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:30:42   4866s] +-----------------------------------------------------------------------------------------------+
[12/06 23:30:42   4866s] Worst hold path end point:
[12/06 23:30:42   4866s]   parameter_memory_reg_550__2_/D
[12/06 23:30:42   4866s]     net: n28983 (nrTerm=2)
[12/06 23:30:42   4866s] |   0|  -0.046|    -1.49|     125|          0|       0(     0)|    65.75%|   0:00:32.0|  3919.6M|
[12/06 23:30:42   4866s] Worst hold path end point:
[12/06 23:30:42   4866s]   parameter_memory_reg_550__2_/D
[12/06 23:30:42   4866s]     net: n28983 (nrTerm=2)
[12/06 23:30:42   4866s] |   1|  -0.046|    -1.49|     125|          0|       0(     0)|    65.75%|   0:00:32.0|  3919.6M|
[12/06 23:30:42   4866s] +-----------------------------------------------------------------------------------------------+
[12/06 23:30:42   4866s] Executing transform: AddBuffer + LegalResize
[12/06 23:30:42   4866s] +-----------------------------------------------------------------------------------------------+
[12/06 23:30:42   4866s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:30:42   4866s] +-----------------------------------------------------------------------------------------------+
[12/06 23:30:42   4866s] Worst hold path end point:
[12/06 23:30:42   4866s]   parameter_memory_reg_550__2_/D
[12/06 23:30:42   4866s]     net: n28983 (nrTerm=2)
[12/06 23:30:42   4866s] |   0|  -0.046|    -1.49|     125|          0|       0(     0)|    65.75%|   0:00:32.0|  3919.6M|
[12/06 23:30:44   4869s] Worst hold path end point:
[12/06 23:30:44   4869s]   MAC_3/FF_1/Q_DO_reg_6_/D
[12/06 23:30:44   4869s]     net: MAC_3/FF_1/n88 (nrTerm=2)
[12/06 23:30:44   4869s] |   1|  -0.011|    -0.03|       9|         29|       7(     0)|    65.77%|   0:00:34.0|  4006.4M|
[12/06 23:30:44   4870s] Worst hold path end point:
[12/06 23:30:44   4870s]   MAC_1/FF_1/Q_DO_reg_21_/D
[12/06 23:30:44   4870s]     net: MAC_1/FF_1/n22 (nrTerm=2)
[12/06 23:30:44   4870s] |   2|  -0.001|    -0.00|       1|          3|       1(     0)|    65.77%|   0:00:34.0|  4006.4M|
[12/06 23:30:45   4870s] Worst hold path end point:
[12/06 23:30:45   4870s]   parameter_memory_reg_104__1_/D
[12/06 23:30:45   4870s]     net: n39686 (nrTerm=2)
[12/06 23:30:45   4870s] |   3|   0.001|     0.00|       0|          1|       0(     0)|    65.77%|   0:00:35.0|  4006.4M|
[12/06 23:30:45   4870s] +-----------------------------------------------------------------------------------------------+
[12/06 23:30:45   4870s] 
[12/06 23:30:45   4870s] *info:    Total 33 cells added for Phase I
[12/06 23:30:45   4870s] *info:    Total 8 instances resized for Phase I
[12/06 23:30:45   4870s] *info:        in which 0 FF resizing 
[12/06 23:30:45   4871s] --------------------------------------------------- 
[12/06 23:30:45   4871s]    Hold Timing Summary  - Phase I 
[12/06 23:30:45   4871s] --------------------------------------------------- 
[12/06 23:30:45   4871s]  Target slack:       0.0000 ns
[12/06 23:30:45   4871s]  View: hold_bc 
[12/06 23:30:45   4871s]    WNS:       0.0007
[12/06 23:30:45   4871s]    TNS:       0.0000
[12/06 23:30:45   4871s]    VP :            0
[12/06 23:30:45   4871s]    Worst hold path end point: parameter_memory_reg_104__1_/D 
[12/06 23:30:45   4871s] --------------------------------------------------- 
[12/06 23:30:45   4871s]    Setup Timing Summary  - Phase I 
[12/06 23:30:45   4871s] --------------------------------------------------- 
[12/06 23:30:45   4871s]  Target slack: 0.000 ns
[12/06 23:30:45   4871s]  View: func_wc 
[12/06 23:30:45   4871s]    WNS:      45.6036
[12/06 23:30:45   4871s]    TNS:       0.0000
[12/06 23:30:45   4871s]    VP :            0
[12/06 23:30:45   4871s]    Worst setup path end point:FF_2/Q_DO_reg_23_/D 
[12/06 23:30:45   4871s] --------------------------------------------------- 
[12/06 23:30:45   4871s] 
[12/06 23:30:45   4871s] *** Finished Core Fixing (fixHold) cpu=0:01:16 real=0:00:35.0 totSessionCpu=1:21:11 mem=4006.4M density=65.771% ***
[12/06 23:30:45   4871s] 
[12/06 23:30:45   4871s] *info:
[12/06 23:30:45   4871s] *info: Added a total of 33 cells to fix/reduce hold violation
[12/06 23:30:45   4871s] *info:          in which 18 termBuffering
[12/06 23:30:45   4871s] *info:
[12/06 23:30:45   4871s] *info: Summary: 
[12/06 23:30:45   4871s] *info:           25 cells of type 'NBUFFX2' (6.0, 	21.695) used
[12/06 23:30:45   4871s] *info:            4 cells of type 'NBUFFX4' (11.0, 	11.753) used
[12/06 23:30:45   4871s] *info:            2 cells of type 'NBUFFX16' (29.0, 	3.754) used
[12/06 23:30:45   4871s] *info:            2 cells of type 'NBUFFX32' (60.0, 	2.239) used
[12/06 23:30:45   4871s] *info:
[12/06 23:30:45   4871s] *info: Total 8 instances resized
[12/06 23:30:45   4871s] *info:       in which 0 FF resizing
[12/06 23:30:45   4871s] *info:
[12/06 23:30:45   4871s] 
[12/06 23:30:45   4871s] *** Finish Post Route Hold Fixing (cpu=0:01:16 real=0:00:35.0 totSessionCpu=1:21:11 mem=4006.4M density=65.771%) ***
[12/06 23:30:45   4871s] **INFO: total 7273 insts, 0 nets marked don't touch
[12/06 23:30:45   4871s] **INFO: total 7273 insts, 0 nets marked don't touch DB property
[12/06 23:30:45   4871s] **INFO: total 7273 insts, 0 nets unmarked don't touch

[12/06 23:30:45   4872s] OPERPROF: Starting DPlace-Init at level 1, MEM:3896.2M
[12/06 23:30:45   4872s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3896.2M
[12/06 23:30:45   4872s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3896.2M
[12/06 23:30:46   4872s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.090, REAL:0.086, MEM:3896.2M
[12/06 23:30:46   4872s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.086, MEM:3896.2M
[12/06 23:30:46   4872s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3896.2MB).
[12/06 23:30:46   4872s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.201, MEM:3896.2M
[12/06 23:30:46   4872s] OPERPROF: Starting RefinePlace at level 1, MEM:3896.2M
[12/06 23:30:46   4872s] *** Starting refinePlace (1:21:13 mem=3896.2M) ***
[12/06 23:30:46   4872s] Total net bbox length = 4.472e+06 (2.308e+06 2.164e+06) (ext = 1.305e+04)
[12/06 23:30:46   4872s] Starting refinePlace ...
[12/06 23:30:46   4872s] powerDomain PD_CORE: bins with density >  0.75 = 21.2 % ( 572 / 2704 )
[12/06 23:30:46   4872s] Density distribution unevenness ratio = 7.787%
[12/06 23:30:46   4873s]   Spread Effort: high, post-route mode, useDDP on.
[12/06 23:30:46   4873s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3896.2MB) @(1:21:13 - 1:21:13).
[12/06 23:30:46   4873s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:30:46   4873s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:30:48   4874s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:30:48   4874s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=3896.2MB) @(1:21:13 - 1:21:15).
[12/06 23:30:48   4874s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:30:48   4874s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3896.2MB
[12/06 23:30:48   4874s] Statistics of distance of Instance movement in refine placement:
[12/06 23:30:48   4874s]   maximum (X+Y) =         0.00 um
[12/06 23:30:48   4874s]   mean    (X+Y) =         0.00 um
[12/06 23:30:48   4874s] Summary Report:
[12/06 23:30:48   4874s] Instances move: 0 (out of 80676 movable)
[12/06 23:30:48   4874s] Instances flipped: 0
[12/06 23:30:48   4874s] Mean displacement: 0.00 um
[12/06 23:30:48   4874s] Max displacement: 0.00 um 
[12/06 23:30:48   4874s] Total instances moved : 0
[12/06 23:30:48   4874s] Total net bbox length = 4.472e+06 (2.308e+06 2.164e+06) (ext = 1.305e+04)
[12/06 23:30:48   4874s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3896.2MB
[12/06 23:30:48   4874s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=3896.2MB) @(1:21:13 - 1:21:15).
[12/06 23:30:48   4874s] *** Finished refinePlace (1:21:15 mem=3896.2M) ***
[12/06 23:30:48   4874s] OPERPROF: Finished RefinePlace at level 1, CPU:2.090, REAL:2.111, MEM:3896.2M
[12/06 23:30:48   4875s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3896.2M
[12/06 23:30:48   4875s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3896.2M
[12/06 23:30:48   4875s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.080, REAL:0.081, MEM:3896.2M
[12/06 23:30:48   4875s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.080, REAL:0.081, MEM:3896.2M
[12/06 23:30:48   4875s] powerDomain PD_CORE: bins with density >  0.75 = 22.4 % ( 607 / 2704 )
[12/06 23:30:48   4875s] Density distribution unevenness ratio = 7.674%
[12/06 23:30:48   4876s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3520.1M
[12/06 23:30:48   4876s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3520.1M
[12/06 23:30:48   4876s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.051, MEM:3520.1M
[12/06 23:30:48   4876s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.051, MEM:3520.1M
[12/06 23:30:48   4876s] Deleting Cell Server ...
[12/06 23:30:48   4876s] Deleting Lib Analyzer.
[12/06 23:30:48   4876s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:30:48   4876s] Summary for sequential cells identification: 
[12/06 23:30:49   4876s]   Identified SBFF number: 42
[12/06 23:30:49   4876s]   Identified MBFF number: 0
[12/06 23:30:49   4876s]   Identified SB Latch number: 0
[12/06 23:30:49   4876s]   Identified MB Latch number: 0
[12/06 23:30:49   4876s]   Not identified SBFF number: 0
[12/06 23:30:49   4876s]   Not identified MBFF number: 0
[12/06 23:30:49   4876s]   Not identified SB Latch number: 0
[12/06 23:30:49   4876s]   Not identified MB Latch number: 0
[12/06 23:30:49   4876s]   Number of sequential cells which are not FFs: 14
[12/06 23:30:49   4876s] Creating Cell Server, finished. 
[12/06 23:30:49   4876s] 
[12/06 23:30:49   4876s]  Visiting view : func_wc
[12/06 23:30:49   4876s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:30:49   4876s]  Visiting view : hold_bc
[12/06 23:30:49   4876s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:30:49   4876s]  Visiting view : hold_tc
[12/06 23:30:49   4876s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:30:49   4876s]  Visiting view : hold_wc
[12/06 23:30:49   4876s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:30:49   4876s]  Setting StdDelay to 51.80
[12/06 23:30:49   4876s] Deleting Cell Server ...
[12/06 23:30:49   4876s] Running postRoute recovery in preEcoRoute mode
[12/06 23:30:49   4876s] **optDesign ... cpu = 0:04:02, real = 0:02:11, mem = 2892.0M, totSessionCpu=1:21:17 **
[12/06 23:30:50   4878s]   DRV Snapshot: (TGT)
[12/06 23:30:50   4878s]          Tran DRV: 0
[12/06 23:30:50   4878s]           Cap DRV: 0
[12/06 23:30:50   4878s]        Fanout DRV: 0
[12/06 23:30:50   4878s]            Glitch: 0
[12/06 23:30:50   4878s] 
[12/06 23:30:50   4878s] Creating Lib Analyzer ...
[12/06 23:30:50   4878s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:30:50   4878s] Summary for sequential cells identification: 
[12/06 23:30:50   4878s]   Identified SBFF number: 42
[12/06 23:30:50   4878s]   Identified MBFF number: 0
[12/06 23:30:50   4878s]   Identified SB Latch number: 0
[12/06 23:30:50   4878s]   Identified MB Latch number: 0
[12/06 23:30:50   4878s]   Not identified SBFF number: 0
[12/06 23:30:50   4878s]   Not identified MBFF number: 0
[12/06 23:30:50   4878s]   Not identified SB Latch number: 0
[12/06 23:30:50   4878s]   Not identified MB Latch number: 0
[12/06 23:30:50   4878s]   Number of sequential cells which are not FFs: 14
[12/06 23:30:50   4878s] Creating Cell Server, finished. 
[12/06 23:30:50   4878s] 
[12/06 23:30:50   4878s]  Visiting view : func_wc
[12/06 23:30:50   4878s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:30:50   4878s]  Visiting view : hold_bc
[12/06 23:30:50   4878s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:30:50   4878s]  Visiting view : hold_tc
[12/06 23:30:50   4878s]    : PowerDomain = none : Weighted F : unweighted  = 15.80 (1.000)
[12/06 23:30:50   4878s]  Visiting view : hold_wc
[12/06 23:30:50   4878s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:30:50   4878s]  Setting StdDelay to 51.80
[12/06 23:30:50   4878s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:30:50   4878s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:30:50   4878s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:30:50   4878s] Total number of usable inverters from Lib Analyzer: 10 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:30:50   4878s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:30:50   4878s] 
[12/06 23:30:51   4878s] Creating Lib Analyzer, finished. 
[12/06 23:30:51   4878s] Checking DRV degradation...
[12/06 23:30:51   4878s] 
[12/06 23:30:51   4878s] Recovery Manager:
[12/06 23:30:51   4878s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/06 23:30:51   4878s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/06 23:30:51   4878s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/06 23:30:51   4878s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/06 23:30:51   4878s] 
[12/06 23:30:51   4878s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/06 23:30:51   4878s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3518.04M, totSessionCpu=1:21:19).
[12/06 23:30:51   4878s] **optDesign ... cpu = 0:04:04, real = 0:02:13, mem = 2891.4M, totSessionCpu=1:21:19 **
[12/06 23:30:51   4878s] 
[12/06 23:30:53   4880s]   Timing/DRV Snapshot: (REF)
[12/06 23:30:53   4880s]      Weighted WNS: 0.000
[12/06 23:30:53   4880s]       All  PG WNS: 0.000
[12/06 23:30:53   4880s]       High PG WNS: 0.000
[12/06 23:30:53   4880s]       All  PG TNS: 0.000
[12/06 23:30:53   4880s]       High PG TNS: 0.000
[12/06 23:30:53   4880s]          Tran DRV: 0
[12/06 23:30:53   4880s]           Cap DRV: 0
[12/06 23:30:53   4880s]        Fanout DRV: 0
[12/06 23:30:53   4880s]            Glitch: 0
[12/06 23:30:53   4880s]    Category Slack: { [L, 45.604] [H, 45.604] }
[12/06 23:30:53   4880s] 
[12/06 23:30:53   4881s] ### Creating LA Mngr. totSessionCpu=1:21:21 mem=3523.2M
[12/06 23:30:53   4881s] ### Creating LA Mngr, finished. totSessionCpu=1:21:21 mem=3523.2M
[12/06 23:30:54   4881s] Default Rule : ""
[12/06 23:30:54   4881s] Non Default Rules :
[12/06 23:30:54   4882s] Worst Slack : 45.604 ns
[12/06 23:30:54   4882s] Total 0 nets layer assigned (1.2).
[12/06 23:30:54   4882s] 
[12/06 23:30:54   4882s] Start Assign Priority Nets ...
[12/06 23:30:54   4882s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/06 23:30:54   4882s] Existing Priority Nets 0 (0.0%)
[12/06 23:30:54   4882s] Assigned Priority Nets 0 (0.0%)
[12/06 23:30:54   4882s] ### Creating LA Mngr. totSessionCpu=1:21:22 mem=3580.4M
[12/06 23:30:54   4882s] ### Creating LA Mngr, finished. totSessionCpu=1:21:22 mem=3580.4M
[12/06 23:30:54   4882s] ### Creating LA Mngr. totSessionCpu=1:21:22 mem=3580.4M
[12/06 23:30:54   4882s] ### Creating LA Mngr, finished. totSessionCpu=1:21:22 mem=3580.4M
[12/06 23:30:55   4883s] Default Rule : ""
[12/06 23:30:55   4883s] Non Default Rules :
[12/06 23:30:55   4883s] Worst Slack : 45.604 ns
[12/06 23:30:56   4883s] Total 0 nets layer assigned (1.2).
[12/06 23:30:56   4883s] 
[12/06 23:30:56   4883s] Start Assign Priority Nets ...
[12/06 23:30:56   4883s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/06 23:30:56   4883s] Existing Priority Nets 0 (0.0%)
[12/06 23:30:56   4883s] Assigned Priority Nets 0 (0.0%)
[12/06 23:30:56   4883s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3642.9M
[12/06 23:30:56   4883s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3642.9M
[12/06 23:30:56   4883s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.052, MEM:3642.9M
[12/06 23:30:56   4883s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.053, MEM:3642.9M
[12/06 23:30:59   4888s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.604  | 45.604  | 55.201  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.771%
------------------------------------------------------------
**optDesign ... cpu = 0:04:14, real = 0:02:21, mem = 2812.0M, totSessionCpu=1:21:28 **
[12/06 23:30:59   4888s] Deleting Lib Analyzer.
[12/06 23:30:59   4888s] -routeWithEco false                       # bool, default=false
[12/06 23:30:59   4888s] -routeWithEco true                        # bool, default=false, user setting
[12/06 23:30:59   4888s] -routeSelectedNetOnly false               # bool, default=false
[12/06 23:30:59   4888s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/06 23:30:59   4888s] -routeWithTimingDriven false              # bool, default=false, user setting
[12/06 23:30:59   4888s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/06 23:30:59   4888s] -routeWithSiDriven false                  # bool, default=false, user setting
[12/06 23:30:59   4888s] 
[12/06 23:30:59   4888s] globalDetailRoute
[12/06 23:30:59   4888s] 
[12/06 23:30:59   4888s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:30:59   4888s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:30:59   4888s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/06 23:30:59   4888s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:30:59   4888s] #setNanoRouteMode -routeWithEco true
[12/06 23:30:59   4888s] #setNanoRouteMode -routeWithSiDriven false
[12/06 23:30:59   4888s] #setNanoRouteMode -routeWithTimingDriven false
[12/06 23:30:59   4888s] #setNanoRouteMode -routeWithViaInPin "false"
[12/06 23:30:59   4888s] #Start globalDetailRoute on Fri Dec  6 23:30:59 2019
[12/06 23:30:59   4888s] #
[12/06 23:30:59   4888s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 176146 times net's RC data read were performed.
[12/06 23:31:02   4891s] ### Net info: total nets: 81783
[12/06 23:31:02   4891s] ### Net info: dirty nets: 65
[12/06 23:31:02   4891s] ### Net info: marked as disconnected nets: 0
[12/06 23:31:03   4894s] ### Net info: fully routed nets: 81688
[12/06 23:31:03   4894s] ### Net info: trivial (single pin) nets: 0
[12/06 23:31:03   4894s] ### Net info: unrouted nets: 28
[12/06 23:31:03   4894s] ### Net info: re-extraction nets: 67
[12/06 23:31:03   4894s] ### Net info: ignored nets: 0
[12/06 23:31:03   4894s] ### Net info: skip routing nets: 0
[12/06 23:31:04   4895s] ### import route signature (57) = 1712988802
[12/06 23:31:04   4895s] ### import violation signature (54) = 1905142130
[12/06 23:31:04   4896s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:31:04   4896s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:31:04   4896s] #RTESIG:78da8dd0c10a82401006e0ce3dc5b0763048dbd971d7f568e0d522aaab18ac228882bbbe
[12/06 23:31:04   4896s] #       7f56d76a9bebfff1cf30c1e6569c81611a23459667ba4228cfa839621aa1e2628f69b544
[12/06 23:31:04   4896s] #       d7035b079be3e9a2344153f7d640781fc77e07b3351358e35c37b4dbb7c9b40489b1e6cf
[12/06 23:31:04   4896s] #       81b0e9c7da7d84c813e56d43240e2c2f2f4559e60c42eba625fc46350808bbc199d64c9f
[12/06 23:31:04   4896s] #       0d8904dc34ff5c4952794d827e239120f3dc2305f97b48f8ff2449fe8334b097fafacad5
[12/06 23:31:04   4896s] #       0338859ecd
[12/06 23:31:04   4896s] #
[12/06 23:31:04   4896s] #Loading the last recorded routing design signature
[12/06 23:31:04   4897s] #Created 34 NETS and 0 SPECIALNETS new signatures
[12/06 23:31:05   4897s] #Summary of the placement changes since last routing:
[12/06 23:31:05   4897s] #  Number of instances added (including moved) = 36
[12/06 23:31:05   4897s] #  Number of instances deleted (including moved) = 2
[12/06 23:31:05   4897s] #  Number of instances resized = 6
[12/06 23:31:05   4897s] #  Total number of placement changes (moved instances are counted twice) = 44
[12/06 23:31:05   4897s] #RTESIG:78da8dd0c10a82401006e0ce3dc5b0763048dbd971d7f568e0d522aaab18ac228882bbbe
[12/06 23:31:05   4897s] #       7f56d76a9bebfff1cf30c1e6569c81611a23459667ba4228cfa839621aa1e2628f69b544
[12/06 23:31:05   4897s] #       d7035b079be3e9a2344153f7d640781fc77e07b3351358e35c37b4dbb7c9b40489b1e6cf
[12/06 23:31:05   4897s] #       81b0e9c7da7d84c813e56d43240e2c2f2f4559e60c42eba625fc46350808bbc199d64c9f
[12/06 23:31:05   4897s] #       0d8904dc34ff5c4952794d827e239120f3dc2305f97b48f8ff2449fe8334b097fafacad5
[12/06 23:31:05   4897s] #       0338859ecd
[12/06 23:31:05   4897s] #
[12/06 23:31:05   4897s] #Using multithreading with 4 threads.
[12/06 23:31:05   4897s] #Start routing data preparation on Fri Dec  6 23:31:05 2019
[12/06 23:31:05   4897s] #
[12/06 23:31:05   4898s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:31:05   4898s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:31:05   4898s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:31:05   4898s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:31:05   4898s] #Voltage range [0.000 - 1.320] has 81781 nets.
[12/06 23:31:06   4899s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:31:06   4899s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:31:06   4899s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:31:06   4899s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:31:06   4899s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:31:06   4899s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:31:06   4899s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:31:06   4899s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:31:06   4899s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:31:06   4899s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:31:06   4899s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:31:06   4899s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:31:06   4899s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:31:06   4899s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:31:08   4902s] #Regenerating Ggrids automatically.
[12/06 23:31:08   4902s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:31:08   4902s] #Using automatically generated G-grids.
[12/06 23:31:09   4903s] #Done routing data preparation.
[12/06 23:31:09   4903s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2617.34 (MB), peak = 3136.18 (MB)
[12/06 23:31:09   4903s] #Merging special wires using 4 threads...
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1478.095 1346.055 ) on M1 for NET FE_OFN93_PAR_In_DI_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN4 at ( 826.810 35.985 ) on M1 for NET MAC_2/n1409. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN3 at ( 827.320 36.005 ) on M1 for NET MAC_2/FE_OFN6969_n34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 825.565 35.855 ) on M1 for NET MAC_2/n1435. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 546.055 168.000 ) on M1 for NET FE_OFN1455_NYQ_In_DI_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 506.800 107.675 ) on M1 for NET FE_OFN1455_NYQ_In_DI_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 530.220 47.040 ) on M1 for NET FE_OFN1455_NYQ_In_DI_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1380.100 700.800 ) on M1 for NET FE_OFN430_PAR_In_DI_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 559.175 113.600 ) on M1 for NET FE_OFN1459_NYQ_In_DI_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 525.040 47.205 ) on M1 for NET FE_OFN1459_NYQ_In_DI_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 1478.640 1346.075 ) on M1 for NET FE_PHN7425_PAR_In_DI_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 826.035 35.685 ) on M1 for NET MAC_2/n1410. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN2 at ( 1075.865 995.215 ) on M1 for NET FE_OFN1510_n62282. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN IN1 at ( 1076.295 995.235 ) on M1 for NET FE_OFN1505_n62218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 1376.665 700.955 ) on M1 for NET FE_PHN7431_PAR_In_DI_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 16.655 32.775 ) on M1 for NET FE_PHN7646_NYQ_In_DI_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 1076.215 994.890 ) on M1 for NET n63431. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 569.910 113.400 ) on M1 for NET MAC_1/FE_PHN7645_FE_OFN1459_NYQ_In_DI_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 1235.180 191.040 ) on M1 for NET MAC_3/n1640. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 777.200 21.275 ) on M1 for NET MAC_2/n1532. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:31:10   4904s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[12/06 23:31:10   4904s] #To increase the message display limit, refer to the product command reference manual.
[12/06 23:31:11   4904s] #
[12/06 23:31:11   4904s] #Connectivity extraction summary:
[12/06 23:31:11   4904s] #68 routed nets are extracted.
[12/06 23:31:11   4904s] #    67 (0.08%) extracted nets are partially routed.
[12/06 23:31:11   4904s] #81687 routed net(s) are imported.
[12/06 23:31:11   4904s] #18 (0.02%) nets are without wires.
[12/06 23:31:11   4904s] #10 nets are fixed|skipped|trivial (not extracted).
[12/06 23:31:11   4904s] #Total number of nets = 81783.
[12/06 23:31:11   4904s] #
[12/06 23:31:11   4905s] #
[12/06 23:31:11   4905s] #Finished routing data preparation on Fri Dec  6 23:31:11 2019
[12/06 23:31:11   4905s] #
[12/06 23:31:11   4905s] #Cpu time = 00:00:08
[12/06 23:31:11   4905s] #Elapsed time = 00:00:07
[12/06 23:31:11   4905s] #Increased memory = 2.63 (MB)
[12/06 23:31:11   4905s] #Total memory = 2617.38 (MB)
[12/06 23:31:11   4905s] #Peak memory = 3136.18 (MB)
[12/06 23:31:11   4905s] #
[12/06 23:31:11   4905s] #
[12/06 23:31:11   4905s] #Start global routing on Fri Dec  6 23:31:11 2019
[12/06 23:31:11   4905s] #
[12/06 23:31:11   4905s] #Number of eco nets is 67
[12/06 23:31:11   4905s] #
[12/06 23:31:11   4905s] #Start global routing data preparation on Fri Dec  6 23:31:11 2019
[12/06 23:31:11   4905s] #
[12/06 23:31:12   4906s] #Start routing resource analysis on Fri Dec  6 23:31:12 2019
[12/06 23:31:12   4906s] #
[12/06 23:31:14   4912s] #Routing resource analysis is done on Fri Dec  6 23:31:14 2019
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #  Resource Analysis:
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 23:31:14   4912s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 23:31:14   4912s] #  --------------------------------------------------------------
[12/06 23:31:14   4912s] #  M1             H        4623          64       97344    71.97%
[12/06 23:31:14   4912s] #  M2             V        4006          57       97344     0.00%
[12/06 23:31:14   4912s] #  M3             H        4623          64       97344     0.00%
[12/06 23:31:14   4912s] #  M4             V        4006          57       97344     0.00%
[12/06 23:31:14   4912s] #  M5             H        4623          64       97344     0.00%
[12/06 23:31:14   4912s] #  M6             V        4006          57       97344     0.00%
[12/06 23:31:14   4912s] #  M7             H        4623          64       97344     0.00%
[12/06 23:31:14   4912s] #  M8             V        2778        1285       97344     0.00%
[12/06 23:31:14   4912s] #  M9             H        1562           1       97344     0.00%
[12/06 23:31:14   4912s] #  --------------------------------------------------------------
[12/06 23:31:14   4912s] #  Total                  34850       4.59%      876096     8.00%
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #  275 nets (0.34%) with 1 preferred extra spacing.
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #Global routing data preparation is done on Fri Dec  6 23:31:14 2019
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4912s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2625.94 (MB), peak = 3136.18 (MB)
[12/06 23:31:14   4912s] #
[12/06 23:31:14   4913s] #cpu time = 00:00:08, elapsed time = 00:00:03, memory = 2629.45 (MB), peak = 3136.18 (MB)
[12/06 23:31:14   4913s] #
[12/06 23:31:15   4913s] #start global routing iteration 1...
[12/06 23:31:15   4915s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2666.92 (MB), peak = 3136.18 (MB)
[12/06 23:31:15   4915s] #
[12/06 23:31:15   4915s] #start global routing iteration 2...
[12/06 23:31:17   4917s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2668.62 (MB), peak = 3136.18 (MB)
[12/06 23:31:17   4917s] #
[12/06 23:31:17   4917s] #start global routing iteration 3...
[12/06 23:31:19   4920s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2668.24 (MB), peak = 3136.18 (MB)
[12/06 23:31:19   4920s] #
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
[12/06 23:31:19   4921s] #Total number of routable nets = 81773.
[12/06 23:31:19   4921s] #Total number of nets in the design = 81783.
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #85 routable nets have only global wires.
[12/06 23:31:19   4921s] #81688 routable nets have only detail routed wires.
[12/06 23:31:19   4921s] #275 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #Routed nets constraints summary:
[12/06 23:31:19   4921s] #-----------------------------
[12/06 23:31:19   4921s] #        Rules   Unconstrained  
[12/06 23:31:19   4921s] #-----------------------------
[12/06 23:31:19   4921s] #      Default              85  
[12/06 23:31:19   4921s] #-----------------------------
[12/06 23:31:19   4921s] #        Total              85  
[12/06 23:31:19   4921s] #-----------------------------
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #Routing constraints summary of the whole design:
[12/06 23:31:19   4921s] #------------------------------------------------
[12/06 23:31:19   4921s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 23:31:19   4921s] #------------------------------------------------
[12/06 23:31:19   4921s] #      Default                275           81498  
[12/06 23:31:19   4921s] #------------------------------------------------
[12/06 23:31:19   4921s] #        Total                275           81498  
[12/06 23:31:19   4921s] #------------------------------------------------
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #                 OverCon       OverCon       OverCon          
[12/06 23:31:19   4921s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/06 23:31:19   4921s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[12/06 23:31:19   4921s] #  ------------------------------------------------------------
[12/06 23:31:19   4921s] #  M2            8(0.01%)      2(0.00%)      3(0.00%)   (0.01%)
[12/06 23:31:19   4921s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #  ------------------------------------------------------------
[12/06 23:31:19   4921s] #     Total      8(0.00%)      2(0.00%)      3(0.00%)   (0.00%)
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/06 23:31:19   4921s] #  Overflow after GR: 0.00% H + 0.00% V
[12/06 23:31:19   4921s] #
[12/06 23:31:19   4921s] #Complete Global Routing.
[12/06 23:31:20   4922s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:31:20   4922s] #Total wire length = 6376168 um.
[12/06 23:31:20   4922s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M1 = 5 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M2 = 726376 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M3 = 1599585 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M4 = 553959 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M5 = 1483584 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M6 = 750615 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M7 = 236168 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M8 = 977191 um.
[12/06 23:31:20   4922s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:31:20   4922s] #Total number of vias = 916180
[12/06 23:31:20   4922s] #Up-Via Summary (total 916180):
[12/06 23:31:20   4922s] #           
[12/06 23:31:20   4922s] #-----------------------
[12/06 23:31:20   4922s] # M1             324322
[12/06 23:31:20   4922s] # M2             304650
[12/06 23:31:20   4922s] # M3             129894
[12/06 23:31:20   4922s] # M4              62708
[12/06 23:31:20   4922s] # M5              51020
[12/06 23:31:20   4922s] # M6              21412
[12/06 23:31:20   4922s] # M7              20738
[12/06 23:31:20   4922s] # M8               1436
[12/06 23:31:20   4922s] #-----------------------
[12/06 23:31:20   4922s] #                916180 
[12/06 23:31:20   4922s] #
[12/06 23:31:20   4922s] #Max overcon = 6 tracks.
[12/06 23:31:20   4922s] #Total overcon = 0.00%.
[12/06 23:31:20   4922s] #Worst layer Gcell overcon rate = 0.00%.
[12/06 23:31:20   4922s] #
[12/06 23:31:20   4922s] #Global routing statistics:
[12/06 23:31:20   4922s] #Cpu time = 00:00:17
[12/06 23:31:20   4922s] #Elapsed time = 00:00:09
[12/06 23:31:20   4922s] #Increased memory = 51.57 (MB)
[12/06 23:31:20   4922s] #Total memory = 2668.95 (MB)
[12/06 23:31:20   4922s] #Peak memory = 3136.18 (MB)
[12/06 23:31:20   4922s] #
[12/06 23:31:20   4922s] #Finished global routing on Fri Dec  6 23:31:20 2019
[12/06 23:31:20   4922s] #
[12/06 23:31:20   4922s] #
[12/06 23:31:20   4924s] ### route signature (61) = 2136947358
[12/06 23:31:20   4924s] ### violation signature (57) = 1905142130
[12/06 23:31:22   4925s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2624.16 (MB), peak = 3136.18 (MB)
[12/06 23:31:22   4925s] #Start Track Assignment.
[12/06 23:31:29   4935s] #Done with 26 horizontal wires in 3 hboxes and 27 vertical wires in 3 hboxes.
[12/06 23:31:34   4942s] #Done with 1 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/06 23:31:36   4944s] #Complete Track Assignment.
[12/06 23:31:36   4944s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:31:36   4944s] #Total wire length = 6376193 um.
[12/06 23:31:36   4944s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M1 = 25 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M2 = 726371 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M3 = 1599594 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M4 = 553960 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M5 = 1483585 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M6 = 750615 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M7 = 236168 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M8 = 977191 um.
[12/06 23:31:36   4944s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:31:36   4944s] #Total number of vias = 916173
[12/06 23:31:36   4944s] #Up-Via Summary (total 916173):
[12/06 23:31:36   4944s] #           
[12/06 23:31:36   4944s] #-----------------------
[12/06 23:31:36   4944s] # M1             324319
[12/06 23:31:36   4944s] # M2             304646
[12/06 23:31:36   4944s] # M3             129894
[12/06 23:31:36   4944s] # M4              62708
[12/06 23:31:36   4944s] # M5              51020
[12/06 23:31:36   4944s] # M6              21412
[12/06 23:31:36   4944s] # M7              20738
[12/06 23:31:36   4944s] # M8               1436
[12/06 23:31:36   4944s] #-----------------------
[12/06 23:31:36   4944s] #                916173 
[12/06 23:31:36   4944s] #
[12/06 23:31:36   4946s] ### route signature (65) =   83341685
[12/06 23:31:36   4946s] ### violation signature (61) = 1905142130
[12/06 23:31:36   4946s] #cpu time = 00:00:21, elapsed time = 00:00:15, memory = 2815.18 (MB), peak = 3136.18 (MB)
[12/06 23:31:36   4946s] #
[12/06 23:31:36   4946s] #number of short segments in preferred routing layers
[12/06 23:31:36   4946s] #	
[12/06 23:31:36   4946s] #	
[12/06 23:31:36   4946s] #
[12/06 23:31:37   4947s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 23:31:37   4947s] #Cpu time = 00:00:50
[12/06 23:31:37   4947s] #Elapsed time = 00:00:33
[12/06 23:31:37   4947s] #Increased memory = 202.34 (MB)
[12/06 23:31:37   4947s] #Total memory = 2817.05 (MB)
[12/06 23:31:37   4947s] #Peak memory = 3136.18 (MB)
[12/06 23:31:37   4947s] #Using multithreading with 4 threads.
[12/06 23:31:38   4948s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:31:38   4948s] #
[12/06 23:31:38   4948s] #Start Detail Routing..
[12/06 23:31:39   4949s] #start initial detail routing ...
[12/06 23:31:39   4949s] ### For initial detail routing, marked 81688 dont-route nets (design has 7 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/06 23:31:39   4950s] #   Improving pin accessing ...
[12/06 23:31:39   4950s] #    elapsed time = 00:00:01, memory = 2731.04 (MB)
[12/06 23:31:39   4950s] #    completing 20% with 2 violations
[12/06 23:31:39   4950s] #    elapsed time = 00:00:01, memory = 2743.63 (MB)
[12/06 23:31:39   4950s] #    completing 30% with 3 violations
[12/06 23:31:39   4950s] #    elapsed time = 00:00:01, memory = 2748.60 (MB)
[12/06 23:31:40   4951s] #    completing 40% with 5 violations
[12/06 23:31:40   4951s] #    elapsed time = 00:00:01, memory = 2775.14 (MB)
[12/06 23:31:40   4951s] #    completing 50% with 6 violations
[12/06 23:31:40   4951s] #    elapsed time = 00:00:01, memory = 2775.77 (MB)
[12/06 23:31:40   4951s] #    completing 60% with 6 violations
[12/06 23:31:40   4951s] #    elapsed time = 00:00:01, memory = 2777.41 (MB)
[12/06 23:31:40   4951s] #    completing 70% with 8 violations
[12/06 23:31:40   4951s] #    elapsed time = 00:00:01, memory = 2780.26 (MB)
[12/06 23:31:40   4952s] #    completing 80% with 8 violations
[12/06 23:31:40   4952s] #    elapsed time = 00:00:01, memory = 2799.96 (MB)
[12/06 23:31:40   4952s] #    completing 90% with 7 violations
[12/06 23:31:40   4952s] #    elapsed time = 00:00:01, memory = 2800.93 (MB)
[12/06 23:31:40   4952s] #    completing 100% with 9 violations
[12/06 23:31:40   4952s] #    elapsed time = 00:00:01, memory = 2800.89 (MB)
[12/06 23:31:40   4953s] # ECO: 0.9% of the total area was rechecked for DRC, and 1.4% required routing.
[12/06 23:31:41   4954s] #   number of violations = 9
[12/06 23:31:41   4954s] #
[12/06 23:31:41   4954s] #    By Layer and Type :
[12/06 23:31:41   4954s] #	         MetSpc    Short   Totals
[12/06 23:31:41   4954s] #	M1            0        0        0
[12/06 23:31:41   4954s] #	M2            5        3        8
[12/06 23:31:41   4954s] #	M3            0        1        1
[12/06 23:31:41   4954s] #	Totals        5        4        9
[12/06 23:31:41   4954s] #42 out of 81972 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/06 23:31:41   4954s] #0.9% of the total area is being checked for drcs
[12/06 23:31:41   4956s] #0.9% of the total area was checked
[12/06 23:31:42   4956s] #   number of violations = 9
[12/06 23:31:42   4956s] #
[12/06 23:31:42   4956s] #    By Layer and Type :
[12/06 23:31:42   4956s] #	         MetSpc    Short   Totals
[12/06 23:31:42   4956s] #	M1            0        0        0
[12/06 23:31:42   4956s] #	M2            5        3        8
[12/06 23:31:42   4956s] #	M3            0        1        1
[12/06 23:31:42   4956s] #	Totals        5        4        9
[12/06 23:31:42   4956s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2813.64 (MB), peak = 3136.18 (MB)
[12/06 23:31:42   4956s] #start 1st optimization iteration ...
[12/06 23:31:43   4961s] #   number of violations = 1
[12/06 23:31:43   4961s] #
[12/06 23:31:43   4961s] #    By Layer and Type :
[12/06 23:31:43   4961s] #	         MetSpc   Totals
[12/06 23:31:43   4961s] #	M1            0        0
[12/06 23:31:43   4961s] #	M2            1        1
[12/06 23:31:43   4961s] #	Totals        1        1
[12/06 23:31:43   4961s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2822.01 (MB), peak = 3136.18 (MB)
[12/06 23:31:44   4961s] #start 2nd optimization iteration ...
[12/06 23:31:44   4962s] #   number of violations = 0
[12/06 23:31:44   4962s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2822.28 (MB), peak = 3136.18 (MB)
[12/06 23:31:44   4963s] #Complete Detail Routing.
[12/06 23:31:45   4964s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:31:45   4964s] #Total wire length = 6376129 um.
[12/06 23:31:45   4964s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M2 = 726257 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M3 = 1599623 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M4 = 554021 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M5 = 1483575 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M6 = 750610 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M7 = 236159 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M8 = 977194 um.
[12/06 23:31:45   4964s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:31:45   4964s] #Total number of vias = 916278
[12/06 23:31:45   4964s] #Up-Via Summary (total 916278):
[12/06 23:31:45   4964s] #           
[12/06 23:31:45   4964s] #-----------------------
[12/06 23:31:45   4964s] # M1             324339
[12/06 23:31:45   4964s] # M2             304713
[12/06 23:31:45   4964s] # M3             129913
[12/06 23:31:45   4964s] # M4              62707
[12/06 23:31:45   4964s] # M5              51020
[12/06 23:31:45   4964s] # M6              21412
[12/06 23:31:45   4964s] # M7              20738
[12/06 23:31:45   4964s] # M8               1436
[12/06 23:31:45   4964s] #-----------------------
[12/06 23:31:45   4964s] #                916278 
[12/06 23:31:45   4964s] #
[12/06 23:31:45   4964s] #Total number of DRC violations = 0
[12/06 23:31:45   4965s] ### route signature (76) =  233388210
[12/06 23:31:45   4965s] ### violation signature (72) = 1905142130
[12/06 23:31:45   4965s] #Cpu time = 00:00:19
[12/06 23:31:45   4965s] #Elapsed time = 00:00:08
[12/06 23:31:45   4965s] #Increased memory = -181.73 (MB)
[12/06 23:31:45   4965s] #Total memory = 2635.33 (MB)
[12/06 23:31:45   4965s] #Peak memory = 3136.18 (MB)
[12/06 23:31:45   4966s] #
[12/06 23:31:45   4966s] #start routing for process antenna violation fix ...
[12/06 23:31:46   4968s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:31:47   4968s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2640.04 (MB), peak = 3136.18 (MB)
[12/06 23:31:47   4968s] #
[12/06 23:31:47   4969s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:31:47   4969s] #Total wire length = 6376129 um.
[12/06 23:31:47   4969s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M2 = 726257 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M3 = 1599623 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M4 = 554021 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M5 = 1483575 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M6 = 750610 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M7 = 236159 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M8 = 977194 um.
[12/06 23:31:47   4969s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:31:47   4969s] #Total number of vias = 916278
[12/06 23:31:47   4969s] #Up-Via Summary (total 916278):
[12/06 23:31:47   4969s] #           
[12/06 23:31:47   4969s] #-----------------------
[12/06 23:31:47   4969s] # M1             324339
[12/06 23:31:47   4969s] # M2             304713
[12/06 23:31:47   4969s] # M3             129913
[12/06 23:31:47   4969s] # M4              62707
[12/06 23:31:47   4969s] # M5              51020
[12/06 23:31:47   4969s] # M6              21412
[12/06 23:31:47   4969s] # M7              20738
[12/06 23:31:47   4969s] # M8               1436
[12/06 23:31:47   4969s] #-----------------------
[12/06 23:31:47   4969s] #                916278 
[12/06 23:31:47   4969s] #
[12/06 23:31:47   4969s] #Total number of DRC violations = 0
[12/06 23:31:47   4969s] #Total number of net violated process antenna rule = 0
[12/06 23:31:47   4969s] #
[12/06 23:31:47   4970s] ### route signature (79) =  249381534
[12/06 23:31:47   4970s] ### violation signature (75) = 1905142130
[12/06 23:31:49   4976s] #
[12/06 23:31:49   4977s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:31:49   4977s] #Total wire length = 6376129 um.
[12/06 23:31:49   4977s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M2 = 726257 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M3 = 1599623 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M4 = 554021 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M5 = 1483575 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M6 = 750610 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M7 = 236159 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M8 = 977194 um.
[12/06 23:31:49   4977s] #Total wire length on LAYER M9 = 48684 um.
[12/06 23:31:49   4977s] #Total number of vias = 916278
[12/06 23:31:49   4977s] #Up-Via Summary (total 916278):
[12/06 23:31:49   4977s] #           
[12/06 23:31:49   4977s] #-----------------------
[12/06 23:31:49   4977s] # M1             324339
[12/06 23:31:49   4977s] # M2             304713
[12/06 23:31:49   4977s] # M3             129913
[12/06 23:31:49   4977s] # M4              62707
[12/06 23:31:49   4977s] # M5              51020
[12/06 23:31:49   4977s] # M6              21412
[12/06 23:31:49   4977s] # M7              20738
[12/06 23:31:49   4977s] # M8               1436
[12/06 23:31:49   4977s] #-----------------------
[12/06 23:31:49   4977s] #                916278 
[12/06 23:31:49   4977s] #
[12/06 23:31:49   4977s] #Total number of DRC violations = 0
[12/06 23:31:49   4977s] #Total number of net violated process antenna rule = 0
[12/06 23:31:49   4977s] #
[12/06 23:31:50   4981s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:31:50   4981s] #
[12/06 23:31:50   4981s] #Start Post Route wire spreading..
[12/06 23:31:51   4981s] #
[12/06 23:31:51   4981s] #Start data preparation for wire spreading...
[12/06 23:31:51   4981s] #
[12/06 23:31:51   4981s] #Data preparation is done on Fri Dec  6 23:31:51 2019
[12/06 23:31:51   4981s] #
[12/06 23:31:52   4984s] #
[12/06 23:31:52   4984s] #Start Post Route Wire Spread.
[12/06 23:32:00   5003s] #Done with 11910 horizontal wires in 5 hboxes and 3196 vertical wires in 5 hboxes.
[12/06 23:32:02   5004s] #Complete Post Route Wire Spread.
[12/06 23:32:02   5004s] #
[12/06 23:32:02   5004s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:32:02   5004s] #Total wire length = 6382730 um.
[12/06 23:32:02   5004s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M2 = 726748 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M3 = 1602147 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M5 = 1485524 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M6 = 751076 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M7 = 236585 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:32:02   5004s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:32:02   5004s] #Total number of vias = 916278
[12/06 23:32:02   5004s] #Up-Via Summary (total 916278):
[12/06 23:32:02   5004s] #           
[12/06 23:32:02   5004s] #-----------------------
[12/06 23:32:02   5004s] # M1             324339
[12/06 23:32:02   5004s] # M2             304713
[12/06 23:32:02   5004s] # M3             129913
[12/06 23:32:02   5004s] # M4              62707
[12/06 23:32:02   5004s] # M5              51020
[12/06 23:32:02   5004s] # M6              21412
[12/06 23:32:02   5004s] # M7              20738
[12/06 23:32:02   5004s] # M8               1436
[12/06 23:32:02   5004s] #-----------------------
[12/06 23:32:02   5004s] #                916278 
[12/06 23:32:02   5004s] #
[12/06 23:32:02   5006s] ### route signature (83) = 1059518839
[12/06 23:32:02   5006s] ### violation signature (79) = 1905142130
[12/06 23:32:03   5009s] #   number of violations = 0
[12/06 23:32:03   5009s] #cpu time = 00:00:29, elapsed time = 00:00:13, memory = 2935.09 (MB), peak = 3136.18 (MB)
[12/06 23:32:03   5009s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:32:03   5009s] #Total number of DRC violations = 0
[12/06 23:32:03   5009s] #Total number of net violated process antenna rule = 0
[12/06 23:32:03   5009s] #Post Route wire spread is done.
[12/06 23:32:04   5010s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:32:04   5010s] #Total wire length = 6382730 um.
[12/06 23:32:04   5010s] #Total half perimeter of net bounding box = 4589261 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M2 = 726748 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M3 = 1602147 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M5 = 1485524 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M6 = 751076 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M7 = 236585 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:32:04   5010s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:32:04   5010s] #Total number of vias = 916278
[12/06 23:32:04   5010s] #Up-Via Summary (total 916278):
[12/06 23:32:04   5010s] #           
[12/06 23:32:04   5010s] #-----------------------
[12/06 23:32:04   5010s] # M1             324339
[12/06 23:32:04   5010s] # M2             304713
[12/06 23:32:04   5010s] # M3             129913
[12/06 23:32:04   5010s] # M4              62707
[12/06 23:32:04   5010s] # M5              51020
[12/06 23:32:04   5010s] # M6              21412
[12/06 23:32:04   5010s] # M7              20738
[12/06 23:32:04   5010s] # M8               1436
[12/06 23:32:04   5010s] #-----------------------
[12/06 23:32:04   5010s] #                916278 
[12/06 23:32:04   5010s] #
[12/06 23:32:04   5011s] ### route signature (85) = 1059518839
[12/06 23:32:04   5011s] ### violation signature (81) = 1905142130
[12/06 23:32:04   5011s] #detailRoute Statistics:
[12/06 23:32:04   5011s] #Cpu time = 00:01:05
[12/06 23:32:04   5011s] #Elapsed time = 00:00:27
[12/06 23:32:04   5011s] #Increased memory = -179.47 (MB)
[12/06 23:32:04   5011s] #Total memory = 2637.58 (MB)
[12/06 23:32:04   5011s] #Peak memory = 3136.18 (MB)
[12/06 23:32:04   5011s] #Updating routing design signature
[12/06 23:32:04   5011s] #Created 321 library cell signatures
[12/06 23:32:04   5011s] #Created 81783 NETS and 0 SPECIALNETS signatures
[12/06 23:32:04   5012s] #Created 81972 instance signatures
[12/06 23:32:04   5012s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2639.68 (MB), peak = 3136.18 (MB)
[12/06 23:32:04   5012s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2639.68 (MB), peak = 3136.18 (MB)
[12/06 23:32:05   5013s] ### export route signature (86) = 1059518839
[12/06 23:32:06   5015s] ### export violation signature (82) = 1905142130
[12/06 23:32:09   5019s] #
[12/06 23:32:09   5019s] #globalDetailRoute statistics:
[12/06 23:32:09   5019s] #Cpu time = 00:02:11
[12/06 23:32:09   5019s] #Elapsed time = 00:01:09
[12/06 23:32:09   5019s] #Increased memory = -264.76 (MB)
[12/06 23:32:09   5019s] #Total memory = 2547.21 (MB)
[12/06 23:32:09   5019s] #Peak memory = 3136.18 (MB)
[12/06 23:32:09   5019s] #Number of warnings = 27
[12/06 23:32:09   5019s] #Total number of warnings = 110
[12/06 23:32:09   5019s] #Number of fails = 0
[12/06 23:32:09   5019s] #Total number of fails = 0
[12/06 23:32:09   5019s] #Complete globalDetailRoute on Fri Dec  6 23:32:09 2019
[12/06 23:32:09   5019s] #
[12/06 23:32:09   5019s] ### 
[12/06 23:32:09   5019s] ###   Scalability Statistics
[12/06 23:32:09   5019s] ### 
[12/06 23:32:09   5019s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:32:09   5019s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 23:32:09   5019s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:32:09   5019s] ###   Pre Callback                  |        00:00:01|        00:00:01|             1.0|
[12/06 23:32:09   5019s] ###   Post Callback                 |        00:00:02|        00:00:02|             1.0|
[12/06 23:32:09   5019s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:32:09   5019s] ###   DB Import                     |        00:00:07|        00:00:03|             2.0|
[12/06 23:32:09   5019s] ###   DB Export                     |        00:00:05|        00:00:03|             2.0|
[12/06 23:32:09   5019s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:32:09   5019s] ###   Data Preparation              |        00:00:06|        00:00:05|             1.3|
[12/06 23:32:09   5019s] ###   Global Routing                |        00:00:17|        00:00:09|             2.0|
[12/06 23:32:09   5019s] ###   Track Assignment              |        00:00:19|        00:00:14|             1.4|
[12/06 23:32:09   5019s] ###   Detail Routing                |        00:00:18|        00:00:07|             2.4|
[12/06 23:32:09   5019s] ###   Antenna Fixing                |        00:00:11|        00:00:04|             2.8|
[12/06 23:32:09   5019s] ###   Entire Command                |        00:02:11|        00:01:10|             1.9|
[12/06 23:32:09   5019s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:32:09   5019s] ### 
[12/06 23:32:09   5019s] **optDesign ... cpu = 0:06:25, real = 0:03:31, mem = 2476.9M, totSessionCpu=1:23:40 **
[12/06 23:32:09   5019s] -routeWithEco false                       # bool, default=false
[12/06 23:32:09   5019s] -routeSelectedNetOnly false               # bool, default=false
[12/06 23:32:09   5019s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/06 23:32:09   5019s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/06 23:32:09   5019s] Extraction called for design 'NYQ' of instances=81972 and nets=81783 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:32:09   5019s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:32:09   5019s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:32:09   5019s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:32:09   5019s] RC Extraction called in multi-corner(3) mode.
[12/06 23:32:09   5019s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:32:09   5019s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:32:10   5020s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:32:10   5020s] * Layer Id             : 1 - M1
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.14
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 2 - M2
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 3 - M3
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 4 - M4
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 5 - M5
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 6 - M6
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 7 - M7
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 8 - M8
[12/06 23:32:10   5020s]       Thickness        : 0.6
[12/06 23:32:10   5020s]       Min Width        : 0.16
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] * Layer Id             : 9 - M9
[12/06 23:32:10   5020s]       Thickness        : 1
[12/06 23:32:10   5020s]       Min Width        : 0.45
[12/06 23:32:10   5020s]       Layer Dielectric : 4.1
[12/06 23:32:10   5020s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d -maxResLength 200  -basic
[12/06 23:32:10   5020s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:32:10   5020s]       RC Corner Indexes            0       1       2   
[12/06 23:32:10   5020s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:32:10   5020s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:32:10   5020s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:32:10   5020s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:32:10   5020s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:32:10   5020s] Shrink Factor                : 1.00000
[12/06 23:32:14   5024s] Initializing multi-corner resistance tables ...
[12/06 23:32:15   5025s] Checking LVS Completed (CPU Time= 0:00:00.6  MEM= 3411.3M)
[12/06 23:32:16   5026s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:32:18   5028s] Extracted 10.0001% (CPU Time= 0:00:04.1  MEM= 3451.3M)
[12/06 23:32:19   5029s] Extracted 20.0001% (CPU Time= 0:00:05.3  MEM= 3455.3M)
[12/06 23:32:22   5032s] Extracted 30.0001% (CPU Time= 0:00:08.6  MEM= 3455.3M)
[12/06 23:32:23   5033s] Extracted 40.0001% (CPU Time= 0:00:09.6  MEM= 3455.3M)
[12/06 23:32:25   5035s] Extracted 50.0001% (CPU Time= 0:00:11.4  MEM= 3455.3M)
[12/06 23:32:28   5038s] Extracted 60.0001% (CPU Time= 0:00:14.1  MEM= 3455.3M)
[12/06 23:32:29   5039s] Extracted 70.0001% (CPU Time= 0:00:15.0  MEM= 3455.3M)
[12/06 23:32:31   5040s] Extracted 80.0001% (CPU Time= 0:00:16.9  MEM= 3459.3M)
[12/06 23:32:34   5043s] Extracted 90.0001% (CPU Time= 0:00:19.7  MEM= 3459.3M)
[12/06 23:32:36   5046s] Extracted 100% (CPU Time= 0:00:22.6  MEM= 3459.3M)
[12/06 23:32:37   5047s] Number of Extracted Resistors     : 2343480
[12/06 23:32:37   5047s] Number of Extracted Ground Cap.   : 2424669
[12/06 23:32:37   5047s] Number of Extracted Coupling Cap. : 0
[12/06 23:32:37   5047s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3443.266M)
[12/06 23:32:37   5047s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:32:37   5047s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:32:37   5047s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3443.266M)
[12/06 23:32:37   5047s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:28.3  Real Time: 0:00:28.0  MEM: 3443.266M)
[12/06 23:32:37   5048s] #################################################################################
[12/06 23:32:37   5048s] # Design Stage: PostRoute
[12/06 23:32:37   5048s] # Design Name: NYQ
[12/06 23:32:37   5048s] # Design Mode: 90nm
[12/06 23:32:37   5048s] # Analysis Mode: MMMC OCV 
[12/06 23:32:37   5048s] # Parasitics Mode: SPEF/RCDB
[12/06 23:32:37   5048s] # Signoff Settings: SI Off 
[12/06 23:32:37   5048s] #################################################################################
[12/06 23:32:39   5051s] Topological Sorting (REAL = 0:00:01.0, MEM = 3454.7M, InitMEM = 3441.3M)
[12/06 23:32:39   5052s] Calculate early delays in OCV mode...
[12/06 23:32:39   5053s] Calculate late delays in OCV mode...
[12/06 23:32:39   5053s] Start delay calculation (fullDC) (4 T). (MEM=3454.72)
[12/06 23:32:39   5053s] Initializing multi-corner resistance tables ...
[12/06 23:32:40   5053s] End AAE Lib Interpolated Model. (MEM=3482.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:32:40   5054s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:32:40   5054s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3482.5M)
[12/06 23:32:40   5054s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:32:43   5065s] Total number of fetched objects 106608
[12/06 23:32:43   5066s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:32:43   5066s] End delay calculation. (MEM=3740.07 CPU=0:00:11.1 REAL=0:00:03.0)
[12/06 23:32:43   5066s] End delay calculation (fullDC). (MEM=3740.07 CPU=0:00:13.4 REAL=0:00:04.0)
[12/06 23:32:43   5066s] *** CDM Built up (cpu=0:00:18.2  real=0:00:06.0  mem= 3740.1M) ***
[12/06 23:32:45   5070s] *** Done Building Timing Graph (cpu=0:00:22.9 real=0:00:08.0 totSessionCpu=1:24:31 mem=3708.1M)
[12/06 23:32:45   5070s] **optDesign ... cpu = 0:07:16, real = 0:04:07, mem = 2725.8M, totSessionCpu=1:24:31 **
[12/06 23:32:45   5070s] Executing marking Critical Nets1
[12/06 23:32:45   5071s] *** Enable all active views. ***
[12/06 23:32:45   5071s] Set spgFreeCellsHonorFence to 1
[12/06 23:32:45   5071s] Reported timing to dir ./timingReports
[12/06 23:32:45   5071s] **optDesign ... cpu = 0:07:16, real = 0:04:07, mem = 2709.5M, totSessionCpu=1:24:31 **
[12/06 23:32:45   5071s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3447.2M
[12/06 23:32:45   5071s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3447.2M
[12/06 23:32:45   5071s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.056, MEM:3447.2M
[12/06 23:32:45   5071s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.056, MEM:3447.2M
[12/06 23:32:46   5071s] End AAE Lib Interpolated Model. (MEM=3447.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:32:46   5071s] **INFO: Starting Blocking QThread with 4 CPU
[12/06 23:32:46   5071s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/06 23:32:46   5071s] Multi-CPU acceleration using 4 CPU(s).
[12/06 23:32:46   5071s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[12/06 23:32:46   5071s] Multithreaded Timing Analysis is initialized with 4 threads
[12/06 23:32:46   5071s] 
[12/06 23:32:46   5071s] #################################################################################
[12/06 23:32:46   5071s] # Design Stage: PostRoute
[12/06 23:32:46   5071s] # Design Name: NYQ
[12/06 23:32:46   5071s] # Design Mode: 90nm
[12/06 23:32:46   5071s] # Analysis Mode: MMMC OCV 
[12/06 23:32:46   5071s] # Parasitics Mode: SPEF/RCDB
[12/06 23:32:46   5071s] # Signoff Settings: SI Off 
[12/06 23:32:46   5071s] #################################################################################
[12/06 23:32:46   5071s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/06 23:32:46   5071s] Calculate late delays in OCV mode...
[12/06 23:32:46   5071s] Calculate early delays in OCV mode...
[12/06 23:32:46   5071s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/06 23:32:46   5071s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:32:46   5071s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:32:46   5071s] Total number of fetched objects 106608
[12/06 23:32:46   5071s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:32:46   5071s] End delay calculation. (MEM=44.0547 CPU=0:00:11.3 REAL=0:00:03.0)
[12/06 23:32:46   5071s] End delay calculation (fullDC). (MEM=44.0547 CPU=0:00:13.4 REAL=0:00:04.0)
[12/06 23:32:46   5071s] *** CDM Built up (cpu=0:00:14.0  real=0:00:04.0  mem= 44.1M) ***
[12/06 23:32:46   5071s] *** Done Building Timing Graph (cpu=0:00:18.9 real=0:00:06.0 totSessionCpu=0:05:17 mem=12.1M)
[12/06 23:32:46   5071s] *** QThread HoldRpt [finish] : cpu/real = 0:00:26.9/0:00:09.0 (3.0), mem = 0.0M
[12/06 23:32:55   5096s]  
_______________________________________________________________________
[12/06 23:33:05   5110s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.622  | 45.622  | 55.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.098  | -0.003  |
|           TNS (ns):| -0.011  |  0.000  | -0.011  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.771%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:39.6, REAL=0:00:20.0, MEM=3457.2M
[12/06 23:33:05   5110s] **optDesign ... cpu = 0:07:56, real = 0:04:27, mem = 2725.6M, totSessionCpu=1:25:11 **
[12/06 23:33:05   5110s] Deleting Cell Server ...
[12/06 23:33:05   5110s] *** Finished optDesign ***
[12/06 23:33:05   5110s] 
[12/06 23:33:05   5110s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:05 real=  0:04:33)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:56.1 real=0:00:55.5)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:30 real=0:00:32.2)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:16.5 real=0:00:12.2)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:15.5 real=0:00:11.3)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:01.0 real=0:00:00.9)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:01:25 real=0:00:43.6)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:07.5 real=0:00:06.2)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:11 real=  0:01:10)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:23.0 real=0:00:07.6)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/06 23:33:05   5110s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:33:05   5110s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:33:06   5110s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:33:06   5110s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81773 times net's RC data read were performed.
[12/06 23:33:06   5110s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3479.2M)
[12/06 23:33:06   5111s] Info: Destroy the CCOpt slew target map.
[12/06 23:33:06   5111s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 23:33:06   5111s] <CMD> optDesign -postRoute -hold
[12/06 23:33:06   5111s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 23:33:06   5111s] Enable merging buffers from different footprints for postRoute code for MSV designs
[12/06 23:33:06   5111s] GigaOpt running with 4 threads.
[12/06 23:33:06   5111s] Info: 4 threads available for lower-level modules during optimization.
[12/06 23:33:06   5111s] #spOpts: mergeVia=F 
[12/06 23:33:06   5111s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3479.2M
[12/06 23:33:06   5111s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3479.2M
[12/06 23:33:06   5111s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3479.2M
[12/06 23:33:06   5111s] Core basic site is unit
[12/06 23:33:06   5111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:33:06   5111s] Mark StBox On SiteArr starts
[12/06 23:33:07   5112s] Mark StBox On SiteArr ends
[12/06 23:33:07   5112s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.070, REAL:0.349, MEM:3479.2M
[12/06 23:33:07   5112s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.120, REAL:0.401, MEM:3479.2M
[12/06 23:33:07   5112s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.130, REAL:0.401, MEM:3479.2M
[12/06 23:33:07   5114s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:33:07   5114s] Summary for sequential cells identification: 
[12/06 23:33:07   5114s]   Identified SBFF number: 42
[12/06 23:33:07   5114s]   Identified MBFF number: 0
[12/06 23:33:07   5114s]   Identified SB Latch number: 0
[12/06 23:33:07   5114s]   Identified MB Latch number: 0
[12/06 23:33:07   5114s]   Not identified SBFF number: 0
[12/06 23:33:07   5114s]   Not identified MBFF number: 0
[12/06 23:33:07   5114s]   Not identified SB Latch number: 0
[12/06 23:33:07   5114s]   Not identified MB Latch number: 0
[12/06 23:33:07   5114s]   Number of sequential cells which are not FFs: 14
[12/06 23:33:07   5114s] Creating Cell Server, finished. 
[12/06 23:33:07   5114s] 
[12/06 23:33:07   5114s] #spOpts: mergeVia=F 
[12/06 23:33:07   5114s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3479.2M
[12/06 23:33:07   5114s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3479.2M
[12/06 23:33:07   5114s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.055, MEM:3479.2M
[12/06 23:33:07   5114s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.056, MEM:3479.2M
[12/06 23:33:08   5114s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[12/06 23:33:08   5114s] [GPS-MSV]   Power Domain 'PD_CORE' (tag=1) Default
[12/06 23:33:08   5114s] [GPS-MSV] Related mode (msv/opt) setting
[12/06 23:33:08   5114s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[12/06 23:33:08   5114s] OPERPROF: Starting DPlace-Init at level 1, MEM:3479.2M
[12/06 23:33:08   5114s] #spOpts: mergeVia=F 
[12/06 23:33:08   5114s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3479.2M
[12/06 23:33:08   5114s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3479.2M
[12/06 23:33:08   5114s] OPERPROF:       Starting CMU at level 4, MEM:3479.2M
[12/06 23:33:08   5114s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:3479.2M
[12/06 23:33:08   5115s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.050, REAL:0.057, MEM:3479.2M
[12/06 23:33:08   5115s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.057, MEM:3479.2M
[12/06 23:33:08   5115s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3479.2MB).
[12/06 23:33:08   5115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.182, MEM:3479.2M
[12/06 23:33:08   5115s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[12/06 23:33:08   5115s] 	Cell CGLNPRX2, site unit.
[12/06 23:33:08   5115s] 	Cell CGLNPRX8, site unit.
[12/06 23:33:08   5115s] 	Cell CGLNPSX16, site unit.
[12/06 23:33:08   5115s] 	Cell CGLNPSX2, site unit.
[12/06 23:33:08   5115s] 	Cell CGLNPSX4, site unit.
[12/06 23:33:08   5115s] 	Cell CGLNPSX8, site unit.
[12/06 23:33:08   5115s] 	Cell CGLPPRX2, site unit.
[12/06 23:33:08   5115s] 	Cell CGLPPRX8, site unit.
[12/06 23:33:08   5115s] 	Cell CGLPPSX16, site unit.
[12/06 23:33:08   5115s] 	Cell CGLPPSX2, site unit.
[12/06 23:33:08   5115s] 	Cell CGLPPSX4, site unit.
[12/06 23:33:08   5115s] 	Cell CGLPPSX8, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENCLX1, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENCLX2, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENCLX4, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENCLX8, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENX1, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENX2, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENX4, site unit.
[12/06 23:33:08   5115s] 	Cell LSDNENX8, site unit.
[12/06 23:33:08   5115s] 	...
[12/06 23:33:08   5115s] 	Reporting only the 20 first cells found...
[12/06 23:33:08   5115s] .
[12/06 23:33:08   5115s] 
[12/06 23:33:08   5115s] Creating Lib Analyzer ...
[12/06 23:33:08   5115s]  Visiting view : func_wc
[12/06 23:33:08   5115s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:33:08   5115s]  Visiting view : hold_bc
[12/06 23:33:08   5115s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:33:08   5115s]  Visiting view : hold_tc
[12/06 23:33:08   5115s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:33:08   5115s]  Visiting view : hold_wc
[12/06 23:33:08   5115s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:33:08   5115s]  Setting StdDelay to 51.80
[12/06 23:33:08   5115s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:33:08   5115s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:33:08   5115s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:33:08   5115s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:33:08   5115s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:33:08   5115s] 
[12/06 23:33:09   5116s] Creating Lib Analyzer, finished. 
[12/06 23:33:09   5116s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2599.6M, totSessionCpu=1:25:17 **
[12/06 23:33:09   5116s] #Created 321 library cell signatures
[12/06 23:33:09   5116s] #Created 81783 NETS and 0 SPECIALNETS signatures
[12/06 23:33:09   5117s] #Created 81972 instance signatures
[12/06 23:33:09   5117s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2601.71 (MB), peak = 3136.18 (MB)
[12/06 23:33:10   5117s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2601.71 (MB), peak = 3136.18 (MB)
[12/06 23:33:10   5117s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3473.6M
[12/06 23:33:10   5117s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3473.6M
[12/06 23:33:10   5117s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.040, REAL:0.037, MEM:3473.6M
[12/06 23:33:10   5117s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.040, REAL:0.037, MEM:3473.6M
[12/06 23:33:10   5117s] 
[12/06 23:33:10   5117s] Begin checking placement ... (start mem=3473.6M, init mem=3473.6M)
[12/06 23:33:11   5118s] *info: Placed = 81972          (Fixed = 1296)
[12/06 23:33:11   5118s] *info: Unplaced = 0           
[12/06 23:33:11   5118s] Placement Density:65.77%(1420781/2160191)
[12/06 23:33:11   5118s] Placement Density (including fixed std cells):65.86%(1426432/2165842)
[12/06 23:33:11   5118s] Finished checkPlace (total: cpu=0:00:01.0, real=0:00:01.0; vio checks: cpu=0:00:00.8, real=0:00:01.0; mem=3473.6M)
[12/06 23:33:11   5118s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:33:11   5118s] *** optDesign -postRoute ***
[12/06 23:33:11   5118s] DRC Margin: user margin 0.0; extra margin 0
[12/06 23:33:11   5118s] Setup Target Slack: user slack 0
[12/06 23:33:11   5118s] Hold Target Slack: user slack 0
[12/06 23:33:11   5118s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3473.6M
[12/06 23:33:11   5118s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3473.6M
[12/06 23:33:11   5118s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3473.6M
[12/06 23:33:11   5119s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.730, REAL:0.238, MEM:3473.6M
[12/06 23:33:11   5119s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.760, REAL:0.271, MEM:3473.6M
[12/06 23:33:11   5119s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.760, REAL:0.271, MEM:3473.6M
[12/06 23:33:11   5119s] Deleting Cell Server ...
[12/06 23:33:11   5119s] Deleting Lib Analyzer.
[12/06 23:33:11   5119s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:33:11   5119s] Summary for sequential cells identification: 
[12/06 23:33:11   5119s]   Identified SBFF number: 42
[12/06 23:33:11   5119s]   Identified MBFF number: 0
[12/06 23:33:11   5119s]   Identified SB Latch number: 0
[12/06 23:33:11   5119s]   Identified MB Latch number: 0
[12/06 23:33:11   5119s]   Not identified SBFF number: 0
[12/06 23:33:11   5119s]   Not identified MBFF number: 0
[12/06 23:33:11   5119s]   Not identified SB Latch number: 0
[12/06 23:33:11   5119s]   Not identified MB Latch number: 0
[12/06 23:33:11   5119s]   Number of sequential cells which are not FFs: 14
[12/06 23:33:11   5119s] Creating Cell Server, finished. 
[12/06 23:33:11   5119s] 
[12/06 23:33:11   5119s] Deleting Cell Server ...
[12/06 23:33:11   5119s] ** INFO : this run is activating 'postRoute' automaton
[12/06 23:33:11   5119s] Set spgFreeCellsHonorFence to 1
[12/06 23:33:11   5119s] Extraction called for design 'NYQ' of instances=81972 and nets=81783 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:33:11   5119s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:33:11   5119s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:33:11   5119s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:33:11   5119s] RC Extraction called in multi-corner(3) mode.
[12/06 23:33:11   5119s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:33:11   5119s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:33:12   5119s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:33:12   5119s] * Layer Id             : 1 - M1
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.14
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 2 - M2
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 3 - M3
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 4 - M4
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 5 - M5
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 6 - M6
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 7 - M7
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 8 - M8
[12/06 23:33:12   5119s]       Thickness        : 0.6
[12/06 23:33:12   5119s]       Min Width        : 0.16
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] * Layer Id             : 9 - M9
[12/06 23:33:12   5119s]       Thickness        : 1
[12/06 23:33:12   5119s]       Min Width        : 0.45
[12/06 23:33:12   5119s]       Layer Dielectric : 4.1
[12/06 23:33:12   5119s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d -maxResLength 200  -basic
[12/06 23:33:12   5119s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:33:12   5119s]       RC Corner Indexes            0       1       2   
[12/06 23:33:12   5119s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:33:12   5119s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:33:12   5119s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:33:12   5119s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:33:12   5119s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:33:12   5119s] Shrink Factor                : 1.00000
[12/06 23:33:16   5123s] Initializing multi-corner resistance tables ...
[12/06 23:33:17   5125s] Checking LVS Completed (CPU Time= 0:00:00.6  MEM= 3473.6M)
[12/06 23:33:18   5125s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:33:20   5127s] Extracted 10.0001% (CPU Time= 0:00:04.0  MEM= 3532.3M)
[12/06 23:33:21   5128s] Extracted 20.0001% (CPU Time= 0:00:05.3  MEM= 3536.3M)
[12/06 23:33:24   5132s] Extracted 30.0001% (CPU Time= 0:00:08.6  MEM= 3536.3M)
[12/06 23:33:25   5133s] Extracted 40.0001% (CPU Time= 0:00:09.7  MEM= 3536.3M)
[12/06 23:33:27   5135s] Extracted 50.0001% (CPU Time= 0:00:11.6  MEM= 3536.3M)
[12/06 23:33:30   5137s] Extracted 60.0001% (CPU Time= 0:00:14.5  MEM= 3536.3M)
[12/06 23:33:31   5138s] Extracted 70.0001% (CPU Time= 0:00:15.5  MEM= 3536.3M)
[12/06 23:33:33   5141s] Extracted 80.0001% (CPU Time= 0:00:17.6  MEM= 3540.3M)
[12/06 23:33:36   5144s] Extracted 90.0001% (CPU Time= 0:00:20.7  MEM= 3540.3M)
[12/06 23:33:39   5147s] Extracted 100% (CPU Time= 0:00:24.1  MEM= 3540.3M)
[12/06 23:33:40   5148s] Number of Extracted Resistors     : 2343480
[12/06 23:33:40   5148s] Number of Extracted Ground Cap.   : 2424669
[12/06 23:33:40   5148s] Number of Extracted Coupling Cap. : 0
[12/06 23:33:40   5148s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3508.273M)
[12/06 23:33:40   5148s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:33:40   5148s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:33:40   5148s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=3508.273M)
[12/06 23:33:40   5148s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:29.5  Real Time: 0:00:29.0  MEM: 3508.273M)
[12/06 23:33:41   5149s] Unfixed 0 ViaPillar Nets
[12/06 23:33:41   5149s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3482.5M
[12/06 23:33:41   5149s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3482.5M
[12/06 23:33:41   5149s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.060, MEM:3482.5M
[12/06 23:33:41   5149s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.060, MEM:3482.5M
[12/06 23:33:41   5149s] *** Enable all active views. ***
[12/06 23:33:43   5153s] 
[12/06 23:33:43   5153s] Optimization is working on the following views:
[12/06 23:33:43   5153s]   Setup views: func_wc 
[12/06 23:33:43   5153s]   Hold  views:  hold_bc 
[12/06 23:33:43   5153s] *info: All cells identified as Buffer and Delay cells:
[12/06 23:33:43   5153s] *info:   with footprint "DELLN1X2" or "NBUFFX2": 
[12/06 23:33:43   5153s] *info: ------------------------------------------------------------------
[12/06 23:33:43   5153s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN2X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN3X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) DELLN1X2           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (dly) NBUFFX32           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX2            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX4            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX8            -  saed90nm_min
[12/06 23:33:43   5153s] *info: (buf) NBUFFX16           -  saed90nm_min
[12/06 23:33:43   5153s] Unfixed 0 ViaPillar Nets
[12/06 23:33:43   5154s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3482.5M
[12/06 23:33:43   5154s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3482.5M
[12/06 23:33:43   5154s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.050, MEM:3482.5M
[12/06 23:33:43   5154s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.050, MEM:3482.5M
[12/06 23:33:43   5154s] GigaOpt Hold Optimizer is used
[12/06 23:33:43   5154s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:33:43   5154s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3482.5M)
[12/06 23:33:43   5154s] Initializing multi-corner resistance tables ...
[12/06 23:33:43   5154s] End AAE Lib Interpolated Model. (MEM=3482.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:33:43   5154s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:25:55 mem=3482.5M ***
[12/06 23:33:44   5154s] Effort level <high> specified for reg2reg path_group
[12/06 23:33:44   5156s] End AAE Lib Interpolated Model. (MEM=3482.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:33:44   5156s] **INFO: Starting Non-Blocking QThread
[12/06 23:33:44   5156s] **INFO: Distributing 4 CPU to Master 1 CPU and QThread 3 CPU
[12/06 23:33:44   5156s] Non-Blocking console log file: /dev/null
[12/06 23:33:44   5156s] Multi-CPU acceleration using 2 CPU(s).
[12/06 23:33:44   5156s] Info: 1 threads available for lower-level modules during optimization.
[12/06 23:33:45   5157s] #################################################################################
[12/06 23:33:45   5157s] # Design Stage: PostRoute
[12/06 23:33:45   5157s] # Design Name: NYQ
[12/06 23:33:45   5157s] # Design Mode: 90nm
[12/06 23:33:45   5157s] # Analysis Mode: MMMC OCV 
[12/06 23:33:45   5157s] # Parasitics Mode: SPEF/RCDB
[12/06 23:33:45   5157s] # Signoff Settings: SI Off 
[12/06 23:33:45   5157s] #################################################################################
[12/06 23:33:46   5159s] Calculate early delays in OCV mode...
[12/06 23:33:46   5159s] Calculate late delays in OCV mode...
[12/06 23:33:46   5159s] Topological Sorting (REAL = 0:00:00.0, MEM = 3485.9M, InitMEM = 3472.5M)
[12/06 23:33:46   5159s] Start delay calculation (fullDC) (1 T). (MEM=3485.91)
[12/06 23:33:46   5159s] End AAE Lib Interpolated Model. (MEM=3513.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:33:57   5170s] Total number of fetched objects 106608
[12/06 23:33:58   5171s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[12/06 23:33:58   5171s] End delay calculation. (MEM=3570.95 CPU=0:00:10.3 REAL=0:00:11.0)
[12/06 23:33:58   5171s] End delay calculation (fullDC). (MEM=3570.95 CPU=0:00:12.0 REAL=0:00:12.0)
[12/06 23:33:58   5171s] *** CDM Built up (cpu=0:00:14.4  real=0:00:13.0  mem= 3570.9M) ***
[12/06 23:34:00   5176s] *** Done Building Timing Graph (cpu=0:00:19.3 real=0:00:16.0 totSessionCpu=1:26:16 mem=3538.9M)
[12/06 23:34:00   5176s] Done building cte setup timing graph (fixHold) cpu=0:00:21.8 real=0:00:17.0 totSessionCpu=1:26:17 mem=3538.9M ***
[12/06 23:34:03   5181s] *info: category slack lower bound [L 0.0] default
[12/06 23:34:03   5181s] *info: category slack lower bound [H 0.0] reg2reg 
[12/06 23:34:03   5181s] --------------------------------------------------- 
[12/06 23:34:03   5181s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/06 23:34:03   5181s] --------------------------------------------------- 
[12/06 23:34:03   5181s]          WNS    reg2regWNS
[12/06 23:34:03   5181s]    45.622 ns     45.622 ns
[12/06 23:34:03   5181s] --------------------------------------------------- 
[12/06 23:34:03   5182s]   Timing Snapshot: (REF)
[12/06 23:34:03   5182s]      Weighted WNS: 0.000
[12/06 23:34:03   5182s]       All  PG WNS: 0.000
[12/06 23:34:03   5182s]       High PG WNS: 0.000
[12/06 23:34:03   5182s]       All  PG TNS: 0.000
[12/06 23:34:03   5182s]       High PG TNS: 0.000
[12/06 23:34:03   5182s]    Category Slack: { [L, 45.622] [H, 45.622] }
[12/06 23:34:03   5182s] 
[12/06 23:34:03   5182s] 
[12/06 23:34:03   5182s] Creating Lib Analyzer ...
[12/06 23:34:03   5182s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:34:03   5182s] Summary for sequential cells identification: 
[12/06 23:34:03   5182s]   Identified SBFF number: 42
[12/06 23:34:03   5182s]   Identified MBFF number: 0
[12/06 23:34:03   5182s]   Identified SB Latch number: 0
[12/06 23:34:03   5182s]   Identified MB Latch number: 0
[12/06 23:34:03   5182s]   Not identified SBFF number: 0
[12/06 23:34:03   5182s]   Not identified MBFF number: 0
[12/06 23:34:03   5182s]   Not identified SB Latch number: 0
[12/06 23:34:03   5182s]   Not identified MB Latch number: 0
[12/06 23:34:03   5182s]   Number of sequential cells which are not FFs: 14
[12/06 23:34:03   5182s] Creating Cell Server, finished. 
[12/06 23:34:03   5182s] 
[12/06 23:34:03   5182s]  Visiting view : func_wc
[12/06 23:34:03   5182s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:34:03   5182s]  Visiting view : hold_bc
[12/06 23:34:03   5182s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:34:03   5182s]  Visiting view : hold_tc
[12/06 23:34:03   5182s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:34:03   5182s]  Visiting view : hold_wc
[12/06 23:34:03   5182s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:34:03   5182s]  Setting StdDelay to 51.80
[12/06 23:34:03   5182s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:34:03   5182s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:34:03   5182s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:34:03   5182s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:34:03   5182s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:34:03   5182s] 
[12/06 23:34:04   5182s] Creating Lib Analyzer, finished. 
[12/06 23:34:04   5183s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread

[12/06 23:33:44   5156s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[12/06 23:33:44   5156s] Multithreaded Timing Analysis is initialized with 3 threads
[12/06 23:33:44   5156s] 
[12/06 23:33:44   5156s] Info: 3 threads available for lower-level modules during optimization.
[12/06 23:33:44   5156s] #################################################################################
[12/06 23:33:44   5156s] # Design Stage: PostRoute
[12/06 23:33:44   5156s] # Design Name: NYQ
[12/06 23:33:44   5156s] # Design Mode: 90nm
[12/06 23:33:44   5156s] # Analysis Mode: MMMC OCV 
[12/06 23:33:44   5156s] # Parasitics Mode: SPEF/RCDB
[12/06 23:33:44   5156s] # Signoff Settings: SI Off 
[12/06 23:33:44   5156s] #################################################################################
[12/06 23:33:44   5156s] Topological Sorting (REAL = 0:00:00.0, MEM = 11.9M, InitMEM = 0.0M)
[12/06 23:33:44   5156s] Calculate late delays in OCV mode...
[12/06 23:33:44   5156s] Calculate early delays in OCV mode...
[12/06 23:33:44   5156s] Start delay calculation (fullDC) (3 T). (MEM=0)
[12/06 23:33:44   5156s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:33:44   5156s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:33:44   5156s] Total number of fetched objects 106608
[12/06 23:33:44   5156s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:33:44   5156s] End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:04.0)
[12/06 23:33:44   5156s] End delay calculation (fullDC). (MEM=0 CPU=0:00:13.2 REAL=0:00:05.0)
[12/06 23:33:44   5156s] *** CDM Built up (cpu=0:00:13.9  real=0:00:05.0  mem= 0.0M) ***
[12/06 23:33:44   5156s] *** Done Building Timing Graph (cpu=0:00:18.9 real=0:00:07.0 totSessionCpu=0:05:42 mem=0.0M)
[12/06 23:33:44   5156s] Done building cte hold timing graph (fixHold) cpu=0:00:24.1 real=0:00:11.0 totSessionCpu=0:05:42 mem=0.0M ***
[12/06 23:33:44   5156s] Done building hold timer [48248 node(s), 59002 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.0 real=0:00:15.0 totSessionCpu=0:05:49 mem=28.6M ***
[12/06 23:33:44   5156s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:33:44   5156s] *** QThread HoldInit [finish] : cpu/real = 0:00:31.1/0:00:15.0 (2.1), mem = 28.6M
_______________________________________________________________________
[12/06 23:34:04   5212s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:34:04   5212s] Restoring autoViewHoldTargetSlack: 0
[12/06 23:34:05   5212s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3570.9M
[12/06 23:34:05   5212s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3570.9M
[12/06 23:34:05   5212s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.053, MEM:3570.9M
[12/06 23:34:05   5212s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.053, MEM:3570.9M
[12/06 23:34:06   5213s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_wc
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.622  | 45.622  | 55.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.098  | -0.003  |
|           TNS (ns):| -0.011  |  0.000  | -0.011  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.771%
------------------------------------------------------------
Deleting Cell Server ...
[12/06 23:34:06   5213s] Deleting Lib Analyzer.
[12/06 23:34:06   5213s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:34:06   5213s] Summary for sequential cells identification: 
[12/06 23:34:06   5213s]   Identified SBFF number: 42
[12/06 23:34:06   5213s]   Identified MBFF number: 0
[12/06 23:34:06   5213s]   Identified SB Latch number: 0
[12/06 23:34:06   5213s]   Identified MB Latch number: 0
[12/06 23:34:06   5213s]   Not identified SBFF number: 0
[12/06 23:34:06   5213s]   Not identified MBFF number: 0
[12/06 23:34:06   5213s]   Not identified SB Latch number: 0
[12/06 23:34:06   5213s]   Not identified MB Latch number: 0
[12/06 23:34:06   5213s]   Number of sequential cells which are not FFs: 14
[12/06 23:34:06   5213s] Creating Cell Server, finished. 
[12/06 23:34:06   5213s] 
[12/06 23:34:06   5213s] Deleting Cell Server ...
[12/06 23:34:06   5213s] 
[12/06 23:34:06   5213s] Creating Lib Analyzer ...
[12/06 23:34:06   5213s] Creating Cell Server ...(0, 0, 0, 0)
[12/06 23:34:06   5213s] Summary for sequential cells identification: 
[12/06 23:34:06   5213s]   Identified SBFF number: 42
[12/06 23:34:06   5213s]   Identified MBFF number: 0
[12/06 23:34:06   5213s]   Identified SB Latch number: 0
[12/06 23:34:06   5213s]   Identified MB Latch number: 0
[12/06 23:34:06   5213s]   Not identified SBFF number: 0
[12/06 23:34:06   5213s]   Not identified MBFF number: 0
[12/06 23:34:06   5213s]   Not identified SB Latch number: 0
[12/06 23:34:06   5213s]   Not identified MB Latch number: 0
[12/06 23:34:06   5213s]   Number of sequential cells which are not FFs: 14
[12/06 23:34:06   5213s] Creating Cell Server, finished. 
[12/06 23:34:06   5213s] 
[12/06 23:34:06   5213s]  Visiting view : func_wc
[12/06 23:34:06   5213s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:34:06   5213s]  Visiting view : hold_bc
[12/06 23:34:06   5213s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000)
[12/06 23:34:06   5213s]  Visiting view : hold_tc
[12/06 23:34:06   5213s]    : PowerDomain = none : Weighted F : unweighted  = 15.70 (1.000)
[12/06 23:34:06   5213s]  Visiting view : hold_wc
[12/06 23:34:06   5213s]    : PowerDomain = none : Weighted F : unweighted  = 51.80 (1.000)
[12/06 23:34:06   5213s]  Setting StdDelay to 51.80
[12/06 23:34:06   5213s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/06 23:34:06   5213s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/06 23:34:06   5213s] Total number of usable buffers from Lib Analyzer: 4 ( NBUFFX2 NBUFFX4 NBUFFX8 NBUFFX16)
[12/06 23:34:06   5213s] Total number of usable inverters from Lib Analyzer: 12 ( INVX0 INVX2 INVX1 INVX4 IBUFFX2 IBUFFX4 INVX8 IBUFFX8 INVX16 IBUFFX16 INVX32 IBUFFX32)
[12/06 23:34:06   5213s] Total number of usable delay cells from Lib Analyzer: 4 ( DELLN1X2 DELLN2X2 DELLN3X2 NBUFFX32)
[12/06 23:34:06   5213s] 
[12/06 23:34:07   5214s] Creating Lib Analyzer, finished. 
[12/06 23:34:07   5214s] 
[12/06 23:34:07   5214s] *Info: minBufDelay = 160.5 ps, libStdDelay = 51.8 ps, minBufSize = 5529600 (6.0)
[12/06 23:34:07   5214s] *Info: worst delay setup view: func_wc
[12/06 23:34:07   5214s] Footprint list for hold buffering (delay unit: ps)
[12/06 23:34:07   5214s] =================================================================
[12/06 23:34:07   5214s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/06 23:34:07   5214s] ------------------------------------------------------------------
[12/06 23:34:07   5214s] *Info:       26.1       6.15    6.0  21.70 NBUFFX2 (INP,Z)
[12/06 23:34:07   5214s] *Info:       38.8       5.90   11.0  11.75 NBUFFX4 (INP,Z)
[12/06 23:34:07   5214s] *Info:       36.7       5.80   16.0   6.49 NBUFFX8 (INP,Z)
[12/06 23:34:07   5214s] *Info:       97.8       8.52   16.0  24.39 DELLN1X2 (INP,Z)
[12/06 23:34:07   5214s] *Info:      153.1      12.44   17.0  28.83 DELLN2X2 (INP,Z)
[12/06 23:34:07   5214s] *Info:      233.2      11.91   24.0  26.74 DELLN3X2 (INP,Z)
[12/06 23:34:07   5214s] *Info:       37.4       5.68   29.0   3.75 NBUFFX16 (INP,Z)
[12/06 23:34:07   5214s] *Info:       75.7       5.28   60.0   2.24 NBUFFX32 (INP,Z)
[12/06 23:34:07   5214s] =================================================================
[12/06 23:34:08   5215s] **optDesign ... cpu = 0:01:39, real = 0:00:59, mem = 2763.9M, totSessionCpu=1:26:55 **
[12/06 23:34:08   5215s] ### Creating LA Mngr. totSessionCpu=1:26:56 mem=3496.9M
[12/06 23:34:08   5215s] ### Creating LA Mngr, finished. totSessionCpu=1:26:56 mem=3496.9M
[12/06 23:34:08   5215s] ### Creating LA Mngr. totSessionCpu=1:26:56 mem=3650.1M
[12/06 23:34:08   5215s] ### Creating LA Mngr, finished. totSessionCpu=1:26:56 mem=3650.1M
[12/06 23:34:08   5215s] gigaOpt Hold fixing search radius: 115.200000 Microns (40 stdCellHgt)
[12/06 23:34:08   5215s] gigaOpt Hold fixing search radius on new term: 14.400000 Microns (5 stdCellHgt)
[12/06 23:34:08   5215s] *info: Run optDesign holdfix with 4 threads.
[12/06 23:34:09   5216s] Info: 275 clock nets excluded from IPO operation.
[12/06 23:34:09   5217s] --------------------------------------------------- 
[12/06 23:34:09   5217s]    Hold Timing Summary  - Initial 
[12/06 23:34:09   5217s] --------------------------------------------------- 
[12/06 23:34:09   5217s]  Target slack:       0.0000 ns
[12/06 23:34:09   5217s]  View: hold_bc 
[12/06 23:34:09   5217s]    WNS:      -0.0027
[12/06 23:34:09   5217s]    TNS:      -0.0110
[12/06 23:34:09   5217s]    VP :            7
[12/06 23:34:09   5217s]    Worst hold path end point: MAC_1/FF_1/Q_DO_reg_27_/D 
[12/06 23:34:09   5217s] --------------------------------------------------- 
[12/06 23:34:09   5217s]    Setup Timing Summary  - Initial 
[12/06 23:34:09   5217s] --------------------------------------------------- 
[12/06 23:34:09   5217s]  Target slack: 0.000 ns
[12/06 23:34:09   5217s]  View: func_wc 
[12/06 23:34:09   5217s]    WNS:      45.6220
[12/06 23:34:09   5217s]    TNS:       0.0000
[12/06 23:34:09   5217s]    VP :            0
[12/06 23:34:09   5217s]    Worst setup path end point:FF_2/Q_DO_reg_23_/D 
[12/06 23:34:09   5217s] --------------------------------------------------- 
[12/06 23:34:10   5217s] Info: Done creating the CCOpt slew target map.
[12/06 23:34:10   5217s] PhyDesignGrid: maxLocalDensity 0.98
[12/06 23:34:10   5217s] ### Creating PhyDesignMc. totSessionCpu=1:26:58 mem=3957.2M
[12/06 23:34:10   5217s] OPERPROF: Starting DPlace-Init at level 1, MEM:3957.2M
[12/06 23:34:10   5217s] #spOpts: mergeVia=F 
[12/06 23:34:10   5217s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3957.2M
[12/06 23:34:10   5217s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3957.2M
[12/06 23:34:10   5217s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.060, REAL:0.065, MEM:3957.2M
[12/06 23:34:10   5217s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.066, MEM:3957.2M
[12/06 23:34:10   5217s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3957.2MB).
[12/06 23:34:10   5217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.221, MEM:3957.2M
[12/06 23:34:10   5218s] ### Creating PhyDesignMc, finished. totSessionCpu=1:26:58 mem=3989.2M
[12/06 23:34:11   5218s] 
[12/06 23:34:11   5218s] *** Starting Core Fixing (fixHold) cpu=0:01:04 real=0:00:28.0 totSessionCpu=1:26:58 mem=3989.2M density=65.771% ***
[12/06 23:34:11   5218s] Optimizer Target Slack 0.000 StdDelay is 0.052  
[12/06 23:34:13   5220s] 
[12/06 23:34:13   5220s] Phase I ......
[12/06 23:34:13   5220s] *info: Hold Batch Commit is enabled
[12/06 23:34:13   5220s] *info: Levelized Batch Commit is enabled
[12/06 23:34:13   5220s] Executing transform: ECO Safe Resize
[12/06 23:34:13   5220s] +-----------------------------------------------------------------------------------------------+
[12/06 23:34:13   5220s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:34:13   5220s] +-----------------------------------------------------------------------------------------------+
[12/06 23:34:13   5220s] Worst hold path end point:
[12/06 23:34:13   5220s]   MAC_1/FF_1/Q_DO_reg_27_/D
[12/06 23:34:13   5220s]     net: MAC_1/FF_1/n28 (nrTerm=2)
[12/06 23:34:13   5220s] |   0|  -0.003|    -0.01|       7|          0|       0(     0)|    65.77%|   0:00:30.0|  3989.2M|
[12/06 23:34:13   5221s] Worst hold path end point:
[12/06 23:34:13   5221s]   MAC_1/FF_1/Q_DO_reg_27_/D
[12/06 23:34:13   5221s]     net: MAC_1/FF_1/n28 (nrTerm=2)
[12/06 23:34:13   5221s] |   1|  -0.003|    -0.01|       7|          0|       0(     0)|    65.77%|   0:00:30.0|  3989.2M|
[12/06 23:34:13   5221s] +-----------------------------------------------------------------------------------------------+
[12/06 23:34:13   5221s] Executing transform: AddBuffer + LegalResize
[12/06 23:34:13   5221s] +-----------------------------------------------------------------------------------------------+
[12/06 23:34:13   5221s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[12/06 23:34:13   5221s] +-----------------------------------------------------------------------------------------------+
[12/06 23:34:13   5221s] Worst hold path end point:
[12/06 23:34:13   5221s]   MAC_1/FF_1/Q_DO_reg_27_/D
[12/06 23:34:13   5221s]     net: MAC_1/FF_1/n28 (nrTerm=2)
[12/06 23:34:13   5221s] |   0|  -0.003|    -0.01|       7|          0|       0(     0)|    65.77%|   0:00:30.0|  3989.2M|
[12/06 23:34:14   5222s] Worst hold path end point:
[12/06 23:34:14   5222s]   MAC_1/FF_1/Q_DO_reg_19_/D
[12/06 23:34:14   5222s]     net: MAC_1/FF_1/FE_PHN7499_n20 (nrTerm=2)
[12/06 23:34:14   5222s] |   1|   0.000|     0.00|       0|          3|       0(     0)|    65.77%|   0:00:31.0|  4020.0M|
[12/06 23:34:14   5222s] +-----------------------------------------------------------------------------------------------+
[12/06 23:34:14   5222s] 
[12/06 23:34:14   5222s] *info:    Total 3 cells added for Phase I
[12/06 23:34:14   5222s] --------------------------------------------------- 
[12/06 23:34:14   5222s]    Hold Timing Summary  - Phase I 
[12/06 23:34:14   5222s] --------------------------------------------------- 
[12/06 23:34:14   5222s]  Target slack:       0.0000 ns
[12/06 23:34:14   5222s]  View: hold_bc 
[12/06 23:34:14   5222s]    WNS:       0.0001
[12/06 23:34:14   5222s]    TNS:       0.0000
[12/06 23:34:14   5222s]    VP :            0
[12/06 23:34:14   5222s]    Worst hold path end point: MAC_1/FF_1/Q_DO_reg_19_/D 
[12/06 23:34:14   5222s] --------------------------------------------------- 
[12/06 23:34:14   5222s]    Setup Timing Summary  - Phase I 
[12/06 23:34:14   5222s] --------------------------------------------------- 
[12/06 23:34:14   5222s]  Target slack: 0.000 ns
[12/06 23:34:14   5222s]  View: func_wc 
[12/06 23:34:14   5222s]    WNS:      45.6220
[12/06 23:34:14   5222s]    TNS:       0.0000
[12/06 23:34:14   5222s]    VP :            0
[12/06 23:34:14   5222s]    Worst setup path end point:FF_2/Q_DO_reg_23_/D 
[12/06 23:34:14   5222s] --------------------------------------------------- 
[12/06 23:34:14   5222s] 
[12/06 23:34:14   5222s] *** Finished Core Fixing (fixHold) cpu=0:01:08 real=0:00:31.0 totSessionCpu=1:27:03 mem=4020.0M density=65.772% ***
[12/06 23:34:14   5222s] 
[12/06 23:34:14   5222s] *info:
[12/06 23:34:14   5222s] *info: Added a total of 3 cells to fix/reduce hold violation
[12/06 23:34:14   5222s] *info:          in which 2 termBuffering
[12/06 23:34:14   5222s] *info:
[12/06 23:34:14   5222s] *info: Summary: 
[12/06 23:34:14   5222s] *info:            3 cells of type 'NBUFFX2' (6.0, 	21.695) used
[12/06 23:34:14   5222s] 
[12/06 23:34:14   5222s] *** Finish Post Route Hold Fixing (cpu=0:01:08 real=0:00:31.0 totSessionCpu=1:27:03 mem=4020.0M density=65.772%) ***
[12/06 23:34:14   5222s] **INFO: total 6132 insts, 0 nets marked don't touch
[12/06 23:34:14   5222s] **INFO: total 6132 insts, 0 nets marked don't touch DB property
[12/06 23:34:14   5222s] **INFO: total 6132 insts, 0 nets unmarked don't touch

[12/06 23:34:15   5223s] OPERPROF: Starting DPlace-Init at level 1, MEM:3909.8M
[12/06 23:34:15   5223s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3909.8M
[12/06 23:34:15   5223s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3909.8M
[12/06 23:34:15   5223s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.090, REAL:0.091, MEM:3909.8M
[12/06 23:34:15   5223s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.090, REAL:0.091, MEM:3909.8M
[12/06 23:34:15   5223s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3909.8MB).
[12/06 23:34:15   5223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.218, MEM:3909.8M
[12/06 23:34:15   5223s] OPERPROF: Starting RefinePlace at level 1, MEM:3909.8M
[12/06 23:34:15   5223s] *** Starting refinePlace (1:27:04 mem=3909.8M) ***
[12/06 23:34:15   5224s] Total net bbox length = 4.472e+06 (2.308e+06 2.164e+06) (ext = 1.305e+04)
[12/06 23:34:15   5224s] Starting refinePlace ...
[12/06 23:34:15   5224s] powerDomain PD_CORE: bins with density >  0.75 = 21.2 % ( 572 / 2704 )
[12/06 23:34:15   5224s] Density distribution unevenness ratio = 7.786%
[12/06 23:34:15   5224s]   Spread Effort: high, post-route mode, useDDP on.
[12/06 23:34:15   5224s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3909.8MB) @(1:27:04 - 1:27:05).
[12/06 23:34:15   5224s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:34:15   5224s] wireLenOptFixPriorityInst 24869 inst fixed
[12/06 23:34:17   5226s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:34:17   5226s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:02.0, mem=3909.8MB) @(1:27:05 - 1:27:06).
[12/06 23:34:17   5226s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 23:34:17   5226s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3909.8MB
[12/06 23:34:17   5226s] Statistics of distance of Instance movement in refine placement:
[12/06 23:34:17   5226s]   maximum (X+Y) =         0.00 um
[12/06 23:34:17   5226s]   mean    (X+Y) =         0.00 um
[12/06 23:34:17   5226s] Summary Report:
[12/06 23:34:17   5226s] Instances move: 0 (out of 80679 movable)
[12/06 23:34:17   5226s] Instances flipped: 0
[12/06 23:34:17   5226s] Mean displacement: 0.00 um
[12/06 23:34:17   5226s] Max displacement: 0.00 um 
[12/06 23:34:17   5226s] Total instances moved : 0
[12/06 23:34:17   5226s] Total net bbox length = 4.472e+06 (2.308e+06 2.164e+06) (ext = 1.305e+04)
[12/06 23:34:17   5226s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3909.8MB
[12/06 23:34:17   5226s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=3909.8MB) @(1:27:04 - 1:27:06).
[12/06 23:34:17   5226s] *** Finished refinePlace (1:27:06 mem=3909.8M) ***
[12/06 23:34:17   5226s] OPERPROF: Finished RefinePlace at level 1, CPU:2.460, REAL:2.475, MEM:3909.8M
[12/06 23:34:17   5227s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3909.8M
[12/06 23:34:17   5227s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3909.8M
[12/06 23:34:18   5227s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.090, REAL:0.095, MEM:3909.8M
[12/06 23:34:18   5227s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.090, REAL:0.096, MEM:3909.8M
[12/06 23:34:18   5227s] powerDomain PD_CORE: bins with density >  0.75 = 22.4 % ( 607 / 2704 )
[12/06 23:34:18   5227s] Density distribution unevenness ratio = 7.673%
[12/06 23:34:18   5228s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.050, REAL:0.057, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.057, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.058, MEM:3576.8M
[12/06 23:34:18   5228s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.058, MEM:3576.8M
[12/06 23:34:21   5233s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.622  | 45.622  | 55.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.772%
------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:01:12, mem = 2852.3M, totSessionCpu=1:27:13 **
[12/06 23:34:22   5233s] -routeWithEco false                       # bool, default=false
[12/06 23:34:22   5233s] -routeWithEco true                        # bool, default=false, user setting
[12/06 23:34:22   5233s] -routeSelectedNetOnly false               # bool, default=false
[12/06 23:34:22   5233s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/06 23:34:22   5233s] -routeWithTimingDriven false              # bool, default=false, user setting
[12/06 23:34:22   5233s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/06 23:34:22   5233s] -routeWithSiDriven false                  # bool, default=false, user setting
[12/06 23:34:22   5233s] 
[12/06 23:34:22   5233s] globalDetailRoute
[12/06 23:34:22   5233s] 
[12/06 23:34:22   5233s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[12/06 23:34:22   5233s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:34:22   5233s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:34:22   5233s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/06 23:34:22   5233s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:34:22   5233s] #setNanoRouteMode -routeWithEco true
[12/06 23:34:22   5233s] #setNanoRouteMode -routeWithSiDriven false
[12/06 23:34:22   5233s] #setNanoRouteMode -routeWithTimingDriven false
[12/06 23:34:22   5233s] #setNanoRouteMode -routeWithViaInPin "false"
[12/06 23:34:22   5233s] #Start globalDetailRoute on Fri Dec  6 23:34:22 2019
[12/06 23:34:22   5233s] #
[12/06 23:34:22   5233s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81912 times net's RC data read were performed.
[12/06 23:34:24   5235s] ### Net info: total nets: 81786
[12/06 23:34:24   5235s] ### Net info: dirty nets: 6
[12/06 23:34:24   5235s] ### Net info: marked as disconnected nets: 0
[12/06 23:34:25   5239s] ### Net info: fully routed nets: 81770
[12/06 23:34:25   5239s] ### Net info: trivial (single pin) nets: 0
[12/06 23:34:25   5239s] ### Net info: unrouted nets: 12
[12/06 23:34:25   5239s] ### Net info: re-extraction nets: 4
[12/06 23:34:25   5239s] ### Net info: ignored nets: 0
[12/06 23:34:25   5239s] ### Net info: skip routing nets: 0
[12/06 23:34:26   5240s] ### import route signature (87) =  215822128
[12/06 23:34:26   5240s] ### import violation signature (83) = 1905142130
[12/06 23:34:26   5241s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:34:26   5241s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:34:26   5241s] #RTESIG:78da8dd0410b82401005e0cefd8ac7eac1a06cc775d7f558d0d542aaab18ac124882bbfe
[12/06 23:34:26   5241s] #       ffc4aed636d7f9786f9820bc9f4a30ca62123bcb735d118a923427ca76a478b2a7ac9a56
[12/06 23:34:26   5241s] #       b7235b07e1f972259e83623e0fa2a6eb6bb7c568cd006b9c7bbedacdc7a54a82d5a3eb19
[12/06 23:34:26   5241s] #       22eb8669b1c8941668eace1a448fbeef164dae2524c5dadb493c55de3422c1c10ec5f554
[12/06 23:34:26   5241s] #       1487dfc74d542341f47c39d39a61d908a9e086f167654a7e234920f774c944f87344e2ff
[12/06 23:34:26   5241s] #       8114f21fa4c166f5f54dab374754aaf7
[12/06 23:34:26   5241s] #
[12/06 23:34:26   5241s] #Loading the last recorded routing design signature
[12/06 23:34:26   5241s] #Created 3 NETS and 0 SPECIALNETS new signatures
[12/06 23:34:26   5241s] #Summary of the placement changes since last routing:
[12/06 23:34:26   5241s] #  Number of instances added (including moved) = 3
[12/06 23:34:26   5241s] #  Total number of placement changes (moved instances are counted twice) = 3
[12/06 23:34:27   5241s] #RTESIG:78da8dd0410b82401005e0cefd8ac7eac1a06cc775d7f558d0d542aaab18ac124882bbfe
[12/06 23:34:27   5241s] #       ffc4aed636d7f9786f9820bc9f4a30ca62123bcb735d118a923427ca76a478b2a7ac9a56
[12/06 23:34:27   5241s] #       b7235b07e1f972259e83623e0fa2a6eb6bb7c568cd006b9c7bbedacdc7a54a82d5a3eb19
[12/06 23:34:27   5241s] #       22eb8669b1c8941668eace1a448fbeef164dae2524c5dadb493c55de3422c1c10ec5f554
[12/06 23:34:27   5241s] #       1487dfc74d542341f47c39d39a61d908a9e086f167654a7e234920f774c944f87344e2ff
[12/06 23:34:27   5241s] #       8114f21fa4c166f5f54dab374754aaf7
[12/06 23:34:27   5241s] #
[12/06 23:34:27   5241s] #Using multithreading with 4 threads.
[12/06 23:34:27   5242s] #Start routing data preparation on Fri Dec  6 23:34:27 2019
[12/06 23:34:27   5242s] #
[12/06 23:34:27   5242s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:34:27   5242s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:34:27   5242s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:34:27   5242s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:34:27   5242s] #Voltage range [0.000 - 1.320] has 81784 nets.
[12/06 23:34:28   5243s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:34:28   5243s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:34:28   5243s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:34:28   5243s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:34:28   5243s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:34:28   5243s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:34:28   5243s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:34:28   5243s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:34:28   5243s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:34:28   5243s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:34:28   5243s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:34:28   5243s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:34:28   5243s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:34:28   5243s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:34:30   5246s] #Regenerating Ggrids automatically.
[12/06 23:34:30   5246s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:34:30   5246s] #Using automatically generated G-grids.
[12/06 23:34:31   5247s] #Done routing data preparation.
[12/06 23:34:31   5247s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2798.54 (MB), peak = 3136.18 (MB)
[12/06 23:34:31   5247s] #Merging special wires using 4 threads...
[12/06 23:34:32   5248s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 522.480 52.965 ) on M1 for NET FE_OFN1459_NYQ_In_DI_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:34:32   5248s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 511.280 73.115 ) on M1 for NET FE_OFN1455_NYQ_In_DI_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:34:32   5248s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 510.735 73.095 ) on M1 for NET MAC_1/FE_PHN7671_FE_OFN1455_NYQ_In_DI_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:34:32   5249s] #WARNING (NRDB-1005) Cannot establish connection to PIN INP at ( 728.560 21.275 ) on M1 for NET MAC_2/FF_1/FE_PHN7647_n80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/06 23:34:32   5249s] #
[12/06 23:34:32   5249s] #Connectivity extraction summary:
[12/06 23:34:32   5249s] #4 routed nets are extracted.
[12/06 23:34:32   5249s] #    4 (0.00%) extracted nets are partially routed.
[12/06 23:34:32   5249s] #81770 routed net(s) are imported.
[12/06 23:34:32   5249s] #2 (0.00%) nets are without wires.
[12/06 23:34:32   5249s] #10 nets are fixed|skipped|trivial (not extracted).
[12/06 23:34:32   5249s] #Total number of nets = 81786.
[12/06 23:34:32   5249s] #
[12/06 23:34:33   5249s] #
[12/06 23:34:33   5249s] #Finished routing data preparation on Fri Dec  6 23:34:33 2019
[12/06 23:34:33   5249s] #
[12/06 23:34:33   5249s] #Cpu time = 00:00:08
[12/06 23:34:33   5249s] #Elapsed time = 00:00:07
[12/06 23:34:33   5249s] #Increased memory = 2.50 (MB)
[12/06 23:34:33   5249s] #Total memory = 2798.57 (MB)
[12/06 23:34:33   5249s] #Peak memory = 3136.18 (MB)
[12/06 23:34:33   5249s] #
[12/06 23:34:33   5249s] #
[12/06 23:34:33   5249s] #Start global routing on Fri Dec  6 23:34:33 2019
[12/06 23:34:33   5249s] #
[12/06 23:34:33   5249s] #Number of eco nets is 4
[12/06 23:34:33   5249s] #
[12/06 23:34:33   5249s] #Start global routing data preparation on Fri Dec  6 23:34:33 2019
[12/06 23:34:33   5249s] #
[12/06 23:34:34   5250s] #Start routing resource analysis on Fri Dec  6 23:34:34 2019
[12/06 23:34:34   5250s] #
[12/06 23:34:36   5256s] #Routing resource analysis is done on Fri Dec  6 23:34:36 2019
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #  Resource Analysis:
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 23:34:36   5256s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 23:34:36   5256s] #  --------------------------------------------------------------
[12/06 23:34:36   5256s] #  M1             H        4623          64       97344    71.97%
[12/06 23:34:36   5256s] #  M2             V        4006          57       97344     0.00%
[12/06 23:34:36   5256s] #  M3             H        4623          64       97344     0.00%
[12/06 23:34:36   5256s] #  M4             V        4006          57       97344     0.00%
[12/06 23:34:36   5256s] #  M5             H        4623          64       97344     0.00%
[12/06 23:34:36   5256s] #  M6             V        4006          57       97344     0.00%
[12/06 23:34:36   5256s] #  M7             H        4623          64       97344     0.00%
[12/06 23:34:36   5256s] #  M8             V        2778        1285       97344     0.00%
[12/06 23:34:36   5256s] #  M9             H        1562           1       97344     0.00%
[12/06 23:34:36   5256s] #  --------------------------------------------------------------
[12/06 23:34:36   5256s] #  Total                  34850       4.59%      876096     8.00%
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #  275 nets (0.34%) with 1 preferred extra spacing.
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #Global routing data preparation is done on Fri Dec  6 23:34:36 2019
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5256s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2807.66 (MB), peak = 3136.18 (MB)
[12/06 23:34:36   5256s] #
[12/06 23:34:36   5257s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2811.08 (MB), peak = 3136.18 (MB)
[12/06 23:34:36   5257s] #
[12/06 23:34:36   5257s] #start global routing iteration 1...
[12/06 23:34:37   5258s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2833.84 (MB), peak = 3136.18 (MB)
[12/06 23:34:37   5258s] #
[12/06 23:34:37   5258s] #start global routing iteration 2...
[12/06 23:34:38   5261s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2836.11 (MB), peak = 3136.18 (MB)
[12/06 23:34:38   5261s] #
[12/06 23:34:39   5261s] #start global routing iteration 3...
[12/06 23:34:40   5264s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2836.39 (MB), peak = 3136.18 (MB)
[12/06 23:34:40   5264s] #
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
[12/06 23:34:41   5265s] #Total number of routable nets = 81776.
[12/06 23:34:41   5265s] #Total number of nets in the design = 81786.
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #6 routable nets have only global wires.
[12/06 23:34:41   5265s] #81770 routable nets have only detail routed wires.
[12/06 23:34:41   5265s] #275 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #Routed nets constraints summary:
[12/06 23:34:41   5265s] #-----------------------------
[12/06 23:34:41   5265s] #        Rules   Unconstrained  
[12/06 23:34:41   5265s] #-----------------------------
[12/06 23:34:41   5265s] #      Default               6  
[12/06 23:34:41   5265s] #-----------------------------
[12/06 23:34:41   5265s] #        Total               6  
[12/06 23:34:41   5265s] #-----------------------------
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #Routing constraints summary of the whole design:
[12/06 23:34:41   5265s] #------------------------------------------------
[12/06 23:34:41   5265s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 23:34:41   5265s] #------------------------------------------------
[12/06 23:34:41   5265s] #      Default                275           81501  
[12/06 23:34:41   5265s] #------------------------------------------------
[12/06 23:34:41   5265s] #        Total                275           81501  
[12/06 23:34:41   5265s] #------------------------------------------------
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #                 OverCon       OverCon       OverCon          
[12/06 23:34:41   5265s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/06 23:34:41   5265s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[12/06 23:34:41   5265s] #  ------------------------------------------------------------
[12/06 23:34:41   5265s] #  M2            1(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #  ------------------------------------------------------------
[12/06 23:34:41   5265s] #     Total      1(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/06 23:34:41   5265s] #  Overflow after GR: 0.00% H + 0.00% V
[12/06 23:34:41   5265s] #
[12/06 23:34:41   5265s] #Complete Global Routing.
[12/06 23:34:41   5266s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:34:41   5266s] #Total wire length = 6382743 um.
[12/06 23:34:41   5266s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M2 = 726763 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M3 = 1602147 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M5 = 1485524 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M6 = 751076 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M7 = 236585 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:34:41   5266s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:34:41   5266s] #Total number of vias = 916284
[12/06 23:34:41   5266s] #Up-Via Summary (total 916284):
[12/06 23:34:41   5266s] #           
[12/06 23:34:41   5266s] #-----------------------
[12/06 23:34:41   5266s] # M1             324344
[12/06 23:34:41   5266s] # M2             304714
[12/06 23:34:41   5266s] # M3             129913
[12/06 23:34:41   5266s] # M4              62707
[12/06 23:34:41   5266s] # M5              51020
[12/06 23:34:41   5266s] # M6              21412
[12/06 23:34:41   5266s] # M7              20738
[12/06 23:34:41   5266s] # M8               1436
[12/06 23:34:41   5266s] #-----------------------
[12/06 23:34:41   5266s] #                916284 
[12/06 23:34:41   5266s] #
[12/06 23:34:41   5266s] #Max overcon = 6 tracks.
[12/06 23:34:41   5266s] #Total overcon = 0.00%.
[12/06 23:34:41   5266s] #Worst layer Gcell overcon rate = 0.00%.
[12/06 23:34:41   5266s] #
[12/06 23:34:41   5266s] #Global routing statistics:
[12/06 23:34:41   5266s] #Cpu time = 00:00:17
[12/06 23:34:41   5266s] #Elapsed time = 00:00:08
[12/06 23:34:41   5266s] #Increased memory = 39.73 (MB)
[12/06 23:34:41   5266s] #Total memory = 2838.30 (MB)
[12/06 23:34:41   5266s] #Peak memory = 3136.18 (MB)
[12/06 23:34:41   5266s] #
[12/06 23:34:41   5266s] #Finished global routing on Fri Dec  6 23:34:41 2019
[12/06 23:34:41   5266s] #
[12/06 23:34:41   5266s] #
[12/06 23:34:42   5267s] ### route signature (91) = 1588623980
[12/06 23:34:42   5267s] ### violation signature (86) = 1905142130
[12/06 23:34:43   5269s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2805.61 (MB), peak = 3136.18 (MB)
[12/06 23:34:44   5269s] #Start Track Assignment.
[12/06 23:34:49   5276s] #Done with 0 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/06 23:34:53   5282s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[12/06 23:34:55   5284s] #Complete Track Assignment.
[12/06 23:34:55   5284s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:34:55   5284s] #Total wire length = 6382744 um.
[12/06 23:34:55   5284s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M2 = 726763 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M3 = 1602147 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M5 = 1485524 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M6 = 751076 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M7 = 236585 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:34:55   5284s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:34:55   5284s] #Total number of vias = 916284
[12/06 23:34:55   5284s] #Up-Via Summary (total 916284):
[12/06 23:34:55   5284s] #           
[12/06 23:34:55   5284s] #-----------------------
[12/06 23:34:55   5284s] # M1             324344
[12/06 23:34:55   5284s] # M2             304714
[12/06 23:34:55   5284s] # M3             129913
[12/06 23:34:55   5284s] # M4              62707
[12/06 23:34:55   5284s] # M5              51020
[12/06 23:34:55   5284s] # M6              21412
[12/06 23:34:55   5284s] # M7              20738
[12/06 23:34:55   5284s] # M8               1436
[12/06 23:34:55   5284s] #-----------------------
[12/06 23:34:55   5284s] #                916284 
[12/06 23:34:55   5284s] #
[12/06 23:34:55   5286s] ### route signature (95) =  746109123
[12/06 23:34:55   5286s] ### violation signature (90) = 1905142130
[12/06 23:34:55   5286s] #cpu time = 00:00:17, elapsed time = 00:00:12, memory = 2988.77 (MB), peak = 3136.18 (MB)
[12/06 23:34:55   5286s] #
[12/06 23:34:55   5286s] #number of short segments in preferred routing layers
[12/06 23:34:55   5286s] #	
[12/06 23:34:55   5286s] #	
[12/06 23:34:55   5286s] #
[12/06 23:34:56   5287s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 23:34:56   5287s] #Cpu time = 00:00:45
[12/06 23:34:56   5287s] #Elapsed time = 00:00:30
[12/06 23:34:56   5287s] #Increased memory = 194.74 (MB)
[12/06 23:34:56   5287s] #Total memory = 2990.64 (MB)
[12/06 23:34:56   5287s] #Peak memory = 3136.18 (MB)
[12/06 23:34:56   5287s] #Using multithreading with 4 threads.
[12/06 23:34:58   5289s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:34:58   5289s] #
[12/06 23:34:58   5289s] #Start Detail Routing..
[12/06 23:34:58   5289s] #start initial detail routing ...
[12/06 23:34:59   5290s] ### For initial detail routing, marked 81770 dont-route nets (design has 0 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2817.15 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2817.32 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2817.32 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2827.80 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2842.35 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2848.36 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2864.44 (MB)
[12/06 23:34:59   5290s] #   Improving pin accessing ...
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2872.74 (MB)
[12/06 23:34:59   5290s] #    completing 90% with 1 violations
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2874.29 (MB)
[12/06 23:34:59   5290s] #    completing 100% with 1 violations
[12/06 23:34:59   5290s] #    elapsed time = 00:00:01, memory = 2874.40 (MB)
[12/06 23:34:59   5291s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
[12/06 23:35:00   5292s] #   number of violations = 1
[12/06 23:35:00   5292s] #
[12/06 23:35:00   5292s] #    By Layer and Type :
[12/06 23:35:00   5292s] #	         MetSpc   Totals
[12/06 23:35:00   5292s] #	M1            0        0
[12/06 23:35:00   5292s] #	M2            1        1
[12/06 23:35:00   5292s] #	Totals        1        1
[12/06 23:35:00   5292s] #3 out of 81975 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/06 23:35:00   5292s] #0.1% of the total area is being checked for drcs
[12/06 23:35:00   5293s] #0.1% of the total area was checked
[12/06 23:35:01   5294s] #   number of violations = 1
[12/06 23:35:01   5294s] #
[12/06 23:35:01   5294s] #    By Layer and Type :
[12/06 23:35:01   5294s] #	         MetSpc   Totals
[12/06 23:35:01   5294s] #	M1            0        0
[12/06 23:35:01   5294s] #	M2            1        1
[12/06 23:35:01   5294s] #	Totals        1        1
[12/06 23:35:01   5294s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2882.71 (MB), peak = 3136.18 (MB)
[12/06 23:35:01   5294s] #start 1st optimization iteration ...
[12/06 23:35:02   5298s] #   number of violations = 0
[12/06 23:35:02   5298s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2889.63 (MB), peak = 3136.18 (MB)
[12/06 23:35:03   5299s] #Complete Detail Routing.
[12/06 23:35:03   5300s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:35:03   5300s] #Total wire length = 6382741 um.
[12/06 23:35:03   5300s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:35:03   5300s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:35:03   5300s] #Total number of vias = 916291
[12/06 23:35:03   5300s] #Up-Via Summary (total 916291):
[12/06 23:35:03   5300s] #           
[12/06 23:35:03   5300s] #-----------------------
[12/06 23:35:03   5300s] # M1             324345
[12/06 23:35:03   5300s] # M2             304718
[12/06 23:35:03   5300s] # M3             129915
[12/06 23:35:03   5300s] # M4              62707
[12/06 23:35:03   5300s] # M5              51020
[12/06 23:35:03   5300s] # M6              21412
[12/06 23:35:03   5300s] # M7              20738
[12/06 23:35:03   5300s] # M8               1436
[12/06 23:35:03   5300s] #-----------------------
[12/06 23:35:03   5300s] #                916291 
[12/06 23:35:03   5300s] #
[12/06 23:35:03   5300s] #Total number of DRC violations = 0
[12/06 23:35:03   5301s] ### route signature (104) =  487711762
[12/06 23:35:03   5301s] ### violation signature (99) = 1905142130
[12/06 23:35:03   5301s] #Cpu time = 00:00:14
[12/06 23:35:03   5301s] #Elapsed time = 00:00:07
[12/06 23:35:03   5301s] #Increased memory = -172.80 (MB)
[12/06 23:35:03   5301s] #Total memory = 2817.84 (MB)
[12/06 23:35:03   5301s] #Peak memory = 3136.18 (MB)
[12/06 23:35:03   5302s] #
[12/06 23:35:03   5302s] #start routing for process antenna violation fix ...
[12/06 23:35:05   5303s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:35:05   5304s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2820.33 (MB), peak = 3136.18 (MB)
[12/06 23:35:05   5304s] #
[12/06 23:35:05   5305s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:35:05   5305s] #Total wire length = 6382741 um.
[12/06 23:35:05   5305s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:35:05   5305s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:35:05   5305s] #Total number of vias = 916291
[12/06 23:35:05   5305s] #Up-Via Summary (total 916291):
[12/06 23:35:05   5305s] #           
[12/06 23:35:05   5305s] #-----------------------
[12/06 23:35:05   5305s] # M1             324345
[12/06 23:35:05   5305s] # M2             304718
[12/06 23:35:05   5305s] # M3             129915
[12/06 23:35:05   5305s] # M4              62707
[12/06 23:35:05   5305s] # M5              51020
[12/06 23:35:05   5305s] # M6              21412
[12/06 23:35:05   5305s] # M7              20738
[12/06 23:35:05   5305s] # M8               1436
[12/06 23:35:05   5305s] #-----------------------
[12/06 23:35:05   5305s] #                916291 
[12/06 23:35:05   5305s] #
[12/06 23:35:05   5305s] #Total number of DRC violations = 0
[12/06 23:35:05   5305s] #Total number of net violated process antenna rule = 0
[12/06 23:35:05   5305s] #
[12/06 23:35:06   5306s] ### route signature (107) = 1093334187
[12/06 23:35:06   5306s] ### violation signature (102) = 1905142130
[12/06 23:35:07   5312s] #
[12/06 23:35:07   5313s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:35:07   5313s] #Total wire length = 6382741 um.
[12/06 23:35:07   5313s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:35:07   5313s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:35:07   5313s] #Total number of vias = 916291
[12/06 23:35:07   5313s] #Up-Via Summary (total 916291):
[12/06 23:35:07   5313s] #           
[12/06 23:35:07   5313s] #-----------------------
[12/06 23:35:07   5313s] # M1             324345
[12/06 23:35:07   5313s] # M2             304718
[12/06 23:35:07   5313s] # M3             129915
[12/06 23:35:07   5313s] # M4              62707
[12/06 23:35:07   5313s] # M5              51020
[12/06 23:35:07   5313s] # M6              21412
[12/06 23:35:07   5313s] # M7              20738
[12/06 23:35:07   5313s] # M8               1436
[12/06 23:35:07   5313s] #-----------------------
[12/06 23:35:07   5313s] #                916291 
[12/06 23:35:07   5313s] #
[12/06 23:35:07   5313s] #Total number of DRC violations = 0
[12/06 23:35:07   5313s] #Total number of net violated process antenna rule = 0
[12/06 23:35:07   5313s] #
[12/06 23:35:07   5313s] #detailRoute Statistics:
[12/06 23:35:07   5313s] #Cpu time = 00:00:26
[12/06 23:35:07   5313s] #Elapsed time = 00:00:11
[12/06 23:35:07   5313s] #Increased memory = -156.83 (MB)
[12/06 23:35:07   5313s] #Total memory = 2833.81 (MB)
[12/06 23:35:07   5313s] #Peak memory = 3136.18 (MB)
[12/06 23:35:07   5313s] #Updating routing design signature
[12/06 23:35:07   5313s] #Created 321 library cell signatures
[12/06 23:35:07   5313s] #Created 81786 NETS and 0 SPECIALNETS signatures
[12/06 23:35:08   5313s] #Created 81975 instance signatures
[12/06 23:35:08   5313s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2835.95 (MB), peak = 3136.18 (MB)
[12/06 23:35:08   5313s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2835.95 (MB), peak = 3136.18 (MB)
[12/06 23:35:08   5315s] ### export route signature (108) = 1093334187
[12/06 23:35:09   5316s] ### export violation signature (103) = 1905142130
[12/06 23:35:12   5320s] #
[12/06 23:35:12   5320s] #globalDetailRoute statistics:
[12/06 23:35:12   5320s] #Cpu time = 00:01:27
[12/06 23:35:12   5320s] #Elapsed time = 00:00:51
[12/06 23:35:12   5320s] #Increased memory = -130.00 (MB)
[12/06 23:35:12   5320s] #Total memory = 2722.29 (MB)
[12/06 23:35:12   5320s] #Peak memory = 3136.18 (MB)
[12/06 23:35:12   5320s] #Number of warnings = 10
[12/06 23:35:12   5320s] #Total number of warnings = 120
[12/06 23:35:12   5320s] #Number of fails = 0
[12/06 23:35:12   5320s] #Total number of fails = 0
[12/06 23:35:12   5320s] #Complete globalDetailRoute on Fri Dec  6 23:35:12 2019
[12/06 23:35:12   5320s] #
[12/06 23:35:13   5321s] ### 
[12/06 23:35:13   5321s] ###   Scalability Statistics
[12/06 23:35:13   5321s] ### 
[12/06 23:35:13   5321s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:35:13   5321s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 23:35:13   5321s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:35:13   5321s] ###   Pre Callback                  |        00:00:01|        00:00:01|             1.0|
[12/06 23:35:13   5321s] ###   Post Callback                 |        00:00:02|        00:00:02|             1.0|
[12/06 23:35:13   5321s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:35:13   5321s] ###   DB Import                     |        00:00:07|        00:00:03|             2.0|
[12/06 23:35:13   5321s] ###   DB Export                     |        00:00:05|        00:00:02|             2.0|
[12/06 23:35:13   5321s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:35:13   5321s] ###   Data Preparation              |        00:00:06|        00:00:04|             1.3|
[12/06 23:35:13   5321s] ###   Global Routing                |        00:00:17|        00:00:08|             2.0|
[12/06 23:35:13   5321s] ###   Track Assignment              |        00:00:15|        00:00:11|             1.3|
[12/06 23:35:13   5321s] ###   Detail Routing                |        00:00:14|        00:00:06|             2.2|
[12/06 23:35:13   5321s] ###   Antenna Fixing                |        00:00:12|        00:00:04|             2.8|
[12/06 23:35:13   5321s] ###   Entire Command                |        00:01:28|        00:00:51|             1.7|
[12/06 23:35:13   5321s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:35:13   5321s] ### 
[12/06 23:35:13   5321s] **optDesign ... cpu = 0:03:24, real = 0:02:04, mem = 2604.0M, totSessionCpu=1:28:41 **
[12/06 23:35:13   5321s] -routeWithEco false                       # bool, default=false
[12/06 23:35:13   5321s] -routeSelectedNetOnly false               # bool, default=false
[12/06 23:35:13   5321s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/06 23:35:13   5321s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/06 23:35:13   5321s] Extraction called for design 'NYQ' of instances=81975 and nets=81786 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:35:13   5321s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:35:13   5321s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:35:13   5321s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:35:13   5321s] RC Extraction called in multi-corner(3) mode.
[12/06 23:35:13   5321s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:35:13   5321s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:35:13   5321s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:35:13   5321s] * Layer Id             : 1 - M1
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.14
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 2 - M2
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 3 - M3
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 4 - M4
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 5 - M5
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 6 - M6
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 7 - M7
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 8 - M8
[12/06 23:35:13   5321s]       Thickness        : 0.6
[12/06 23:35:13   5321s]       Min Width        : 0.16
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] * Layer Id             : 9 - M9
[12/06 23:35:13   5321s]       Thickness        : 1
[12/06 23:35:13   5321s]       Min Width        : 0.45
[12/06 23:35:13   5321s]       Layer Dielectric : 4.1
[12/06 23:35:13   5321s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d -maxResLength 200  -basic
[12/06 23:35:13   5321s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:35:13   5321s]       RC Corner Indexes            0       1       2   
[12/06 23:35:13   5321s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:35:13   5321s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:35:13   5321s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:35:13   5321s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:35:13   5321s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:35:13   5321s] Shrink Factor                : 1.00000
[12/06 23:35:18   5326s] Initializing multi-corner resistance tables ...
[12/06 23:35:19   5327s] Checking LVS Completed (CPU Time= 0:00:00.6  MEM= 3513.3M)
[12/06 23:35:20   5327s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:35:22   5329s] Extracted 10.0001% (CPU Time= 0:00:04.4  MEM= 3553.3M)
[12/06 23:35:23   5331s] Extracted 20.0001% (CPU Time= 0:00:05.8  MEM= 3557.3M)
[12/06 23:35:27   5335s] Extracted 30.0001% (CPU Time= 0:00:09.7  MEM= 3557.3M)
[12/06 23:35:28   5336s] Extracted 40.0001% (CPU Time= 0:00:10.8  MEM= 3557.3M)
[12/06 23:35:30   5338s] Extracted 50.0001% (CPU Time= 0:00:12.8  MEM= 3557.3M)
[12/06 23:35:33   5341s] Extracted 60.0001% (CPU Time= 0:00:15.9  MEM= 3557.3M)
[12/06 23:35:34   5342s] Extracted 70.0001% (CPU Time= 0:00:17.0  MEM= 3557.3M)
[12/06 23:35:37   5344s] Extracted 80.0001% (CPU Time= 0:00:19.3  MEM= 3561.3M)
[12/06 23:35:40   5348s] Extracted 90.0001% (CPU Time= 0:00:22.7  MEM= 3561.3M)
[12/06 23:35:44   5352s] Extracted 100% (CPU Time= 0:00:26.4  MEM= 3561.3M)
[12/06 23:35:44   5352s] Number of Extracted Resistors     : 2336568
[12/06 23:35:44   5352s] Number of Extracted Ground Cap.   : 2417760
[12/06 23:35:44   5352s] Number of Extracted Coupling Cap. : 0
[12/06 23:35:44   5352s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3545.312M)
[12/06 23:35:44   5352s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:35:44   5352s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:35:44   5353s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3545.312M)
[12/06 23:35:44   5353s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:32.2  Real Time: 0:00:31.0  MEM: 3545.312M)
[12/06 23:35:45   5353s] #################################################################################
[12/06 23:35:45   5353s] # Design Stage: PostRoute
[12/06 23:35:45   5353s] # Design Name: NYQ
[12/06 23:35:45   5353s] # Design Mode: 90nm
[12/06 23:35:45   5353s] # Analysis Mode: MMMC OCV 
[12/06 23:35:45   5353s] # Parasitics Mode: SPEF/RCDB
[12/06 23:35:45   5353s] # Signoff Settings: SI Off 
[12/06 23:35:45   5353s] #################################################################################
[12/06 23:35:46   5357s] Topological Sorting (REAL = 0:00:00.0, MEM = 3559.8M, InitMEM = 3546.3M)
[12/06 23:35:47   5359s] Calculate early delays in OCV mode...
[12/06 23:35:47   5359s] Calculate late delays in OCV mode...
[12/06 23:35:47   5359s] Start delay calculation (fullDC) (4 T). (MEM=3559.77)
[12/06 23:35:47   5359s] Initializing multi-corner resistance tables ...
[12/06 23:35:48   5360s] End AAE Lib Interpolated Model. (MEM=3587.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:35:48   5360s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:35:48   5360s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3587.6M)
[12/06 23:35:48   5360s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:35:51   5372s] Total number of fetched objects 106611
[12/06 23:35:51   5373s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:35:51   5373s] End delay calculation. (MEM=3826.05 CPU=0:00:11.3 REAL=0:00:03.0)
[12/06 23:35:51   5373s] End delay calculation (fullDC). (MEM=3826.05 CPU=0:00:13.9 REAL=0:00:04.0)
[12/06 23:35:51   5373s] *** CDM Built up (cpu=0:00:19.6  real=0:00:06.0  mem= 3826.1M) ***
[12/06 23:35:53   5378s] *** Done Building Timing Graph (cpu=0:00:24.7 real=0:00:08.0 totSessionCpu=1:29:38 mem=3794.0M)
[12/06 23:35:53   5378s] **optDesign ... cpu = 0:04:21, real = 0:02:44, mem = 2869.5M, totSessionCpu=1:29:38 **
[12/06 23:35:53   5378s] GigaOpt: LEF-safe recovery is disabled in the current flow
[12/06 23:35:53   5378s] Running postRoute recovery in postEcoRoute mode
[12/06 23:35:53   5378s] **optDesign ... cpu = 0:04:21, real = 0:02:44, mem = 2869.5M, totSessionCpu=1:29:38 **
[12/06 23:35:57   5383s]   Timing/DRV Snapshot: (TGT)
[12/06 23:35:57   5383s]      Weighted WNS: 0.000
[12/06 23:35:57   5383s]       All  PG WNS: 0.000
[12/06 23:35:57   5383s]       High PG WNS: 0.000
[12/06 23:35:57   5383s]       All  PG TNS: 0.000
[12/06 23:35:57   5383s]       High PG TNS: 0.000
[12/06 23:35:57   5383s]          Tran DRV: 0
[12/06 23:35:57   5383s]           Cap DRV: 0
[12/06 23:35:57   5383s]        Fanout DRV: 0
[12/06 23:35:57   5383s]            Glitch: 0
[12/06 23:35:57   5383s]    Category Slack: { [L, 45.624] [H, 45.624] }
[12/06 23:35:57   5383s] 
[12/06 23:35:57   5383s] Checking setup slack degradation ...
[12/06 23:35:57   5383s] 
[12/06 23:35:57   5383s] Recovery Manager:
[12/06 23:35:57   5383s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[12/06 23:35:57   5383s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[12/06 23:35:57   5383s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/06 23:35:57   5383s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/06 23:35:57   5383s] 
[12/06 23:35:57   5383s] **INFO: DRV recovery is disabled in current flow
[12/06 23:35:57   5383s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:05, real=0:00:04, mem=3555.16M, totSessionCpu=1:29:43).
[12/06 23:35:57   5383s] **optDesign ... cpu = 0:04:26, real = 0:02:48, mem = 2869.5M, totSessionCpu=1:29:43 **
[12/06 23:35:57   5383s] 
[12/06 23:35:57   5383s] *** Enable all active views. ***
[12/06 23:35:57   5383s] Set spgFreeCellsHonorFence to 1
[12/06 23:35:57   5383s] Reported timing to dir ./timingReports
[12/06 23:35:57   5383s] **optDesign ... cpu = 0:04:26, real = 0:02:48, mem = 2852.6M, totSessionCpu=1:29:43 **
[12/06 23:35:57   5383s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3555.2M
[12/06 23:35:57   5383s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3555.2M
[12/06 23:35:58   5383s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.070, REAL:0.070, MEM:3555.2M
[12/06 23:35:58   5383s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.070, REAL:0.070, MEM:3555.2M
[12/06 23:35:58   5383s] End AAE Lib Interpolated Model. (MEM=3555.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:35:58   5383s] **INFO: Starting Blocking QThread with 4 CPU
[12/06 23:35:58   5383s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/06 23:35:58   5383s] Multi-CPU acceleration using 4 CPU(s).
[12/06 23:35:58   5383s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[12/06 23:35:58   5383s] Multithreaded Timing Analysis is initialized with 4 threads
[12/06 23:35:58   5383s] 
[12/06 23:35:58   5383s] #################################################################################
[12/06 23:35:58   5383s] # Design Stage: PostRoute
[12/06 23:35:58   5383s] # Design Name: NYQ
[12/06 23:35:58   5383s] # Design Mode: 90nm
[12/06 23:35:58   5383s] # Analysis Mode: MMMC OCV 
[12/06 23:35:58   5383s] # Parasitics Mode: SPEF/RCDB
[12/06 23:35:58   5383s] # Signoff Settings: SI Off 
[12/06 23:35:58   5383s] #################################################################################
[12/06 23:35:58   5383s] Topological Sorting (REAL = 0:00:01.0, MEM = 1.8M, InitMEM = 0.0M)
[12/06 23:35:58   5383s] Calculate late delays in OCV mode...
[12/06 23:35:58   5383s] Calculate early delays in OCV mode...
[12/06 23:35:58   5383s] Start delay calculation (fullDC) (4 T). (MEM=0)
[12/06 23:35:58   5383s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:35:58   5383s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:35:58   5383s] Total number of fetched objects 106611
[12/06 23:35:58   5383s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[12/06 23:35:58   5383s] End delay calculation. (MEM=44.0156 CPU=0:00:11.1 REAL=0:00:03.0)
[12/06 23:35:58   5383s] End delay calculation (fullDC). (MEM=44.0156 CPU=0:00:13.0 REAL=0:00:04.0)
[12/06 23:35:58   5383s] *** CDM Built up (cpu=0:00:13.6  real=0:00:05.0  mem= 44.0M) ***
[12/06 23:35:58   5383s] *** Done Building Timing Graph (cpu=0:00:18.6 real=0:00:06.0 totSessionCpu=0:06:11 mem=12.0M)
[12/06 23:35:58   5383s] *** QThread HoldRpt [finish] : cpu/real = 0:00:26.6/0:00:10.0 (2.7), mem = 0.0M
[12/06 23:36:08   5408s]  
_______________________________________________________________________
[12/06 23:36:18   5424s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_wc 
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.624  | 45.624  | 55.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.098  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.772%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:41.3, REAL=0:00:22.0, MEM=3563.2M
[12/06 23:36:19   5424s] **optDesign ... cpu = 0:05:08, real = 0:03:10, mem = 2873.6M, totSessionCpu=1:30:25 **
[12/06 23:36:19   5424s] *** Finished optDesign ***
[12/06 23:36:19   5424s] 
[12/06 23:36:19   5424s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:12 real=  0:03:13)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:02 real=  0:01:02)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.4 real=0:00:01.5)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:01:19 real=0:00:38.9)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:28 real=0:00:51.1)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:24.7 real=0:00:08.4)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.1 real=0:00:04.1)
[12/06 23:36:19   5424s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/06 23:36:19   5424s] Info: pop threads available for lower-level modules during optimization.
[12/06 23:36:19   5424s] Deleting Lib Analyzer.
[12/06 23:36:19   5424s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:36:19   5424s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:36:19   5424s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3585.2M)
[12/06 23:36:19   5424s] Info: Destroy the CCOpt slew target map.
[12/06 23:36:20   5425s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 23:36:20   5425s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/06 23:36:20   5425s] <CMD> checkRoute
[12/06 23:36:22   5427s] All 81776 nets 324065 terms of cell NYQ are properly connected
[12/06 23:36:22   5427s] <CMD> addFiller -cell {SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1} -prefix FILLCORE
[12/06 23:36:22   5427s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/06 23:36:22   5427s] Type 'man IMPSP-5217' for more detail.
[12/06 23:36:22   5427s] OPERPROF: Starting DPlace-Init at level 1, MEM:3585.2M
[12/06 23:36:22   5427s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3585.2M
[12/06 23:36:22   5427s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3585.2M
[12/06 23:36:22   5427s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:3585.2M
[12/06 23:36:22   5427s] Core basic site is unit
[12/06 23:36:22   5427s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:36:22   5427s] Mark StBox On SiteArr starts
[12/06 23:36:24   5430s] Mark StBox On SiteArr ends
[12/06 23:36:24   5430s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:3.140, REAL:1.640, MEM:3585.2M
[12/06 23:36:24   5430s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:3.170, REAL:1.682, MEM:3585.2M
[12/06 23:36:24   5430s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:3.170, REAL:1.682, MEM:3585.2M
[12/06 23:36:24   5430s] [CPU] DPlace-Init (cpu=0:00:03.3, real=0:00:02.0, mem=3585.2MB).
[12/06 23:36:24   5430s] OPERPROF: Finished DPlace-Init at level 1, CPU:3.270, REAL:1.790, MEM:3585.2M
[12/06 23:36:25   5431s]   Signal wire search tree: 2327770 elements. (cpu=0:00:01.0, mem=0.0M)
[12/06 23:36:33   5439s] For 275083 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/06 23:36:33   5440s] *INFO: Adding fillers to module counter_1.
[12/06 23:36:33   5440s] *INFO:   Added 168 filler insts (cell SHFILL128 / prefix FILLCORE_PD_CORE).
[12/06 23:36:33   5440s] *INFO:   Added 471 filler insts (cell SHFILL64 / prefix FILLCORE_PD_CORE).
[12/06 23:36:33   5440s] *INFO:   Added 226089 filler insts (cell SHFILL3 / prefix FILLCORE_PD_CORE).
[12/06 23:36:33   5440s] *INFO:   Added 23949 filler insts (cell SHFILL2 / prefix FILLCORE_PD_CORE).
[12/06 23:36:33   5440s] *INFO:   Added 24480 filler insts (cell SHFILL1 / prefix FILLCORE_PD_CORE).
[12/06 23:36:33   5440s] *INFO: Total 275157 filler insts added - prefix FILLCORE_PD_CORE (CPU: 0:00:12.8).
[12/06 23:36:33   5440s] For 74 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/06 23:36:33   5441s] <CMD> ecoRoute -target
[12/06 23:36:33   5441s] #% Begin globalDetailRoute (date=12/06 23:36:33, mem=2833.0M)
[12/06 23:36:33   5441s] 
[12/06 23:36:33   5441s] globalDetailRoute -target
[12/06 23:36:33   5441s] 
[12/06 23:36:33   5441s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[12/06 23:36:33   5441s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:36:33   5441s] #setNanoRouteMode -routeBottomRoutingLayer 2
[12/06 23:36:33   5441s] #setNanoRouteMode -routeInsertAntennaDiode true
[12/06 23:36:33   5441s] #setNanoRouteMode -routeTopRoutingLayer 9
[12/06 23:36:33   5441s] #setNanoRouteMode -routeWithEco true
[12/06 23:36:33   5441s] #setNanoRouteMode -routeWithSiDriven true
[12/06 23:36:33   5441s] #setNanoRouteMode -routeWithTimingDriven false
[12/06 23:36:33   5441s] #setNanoRouteMode -routeWithViaInPin "false"
[12/06 23:36:33   5441s] #Start globalDetailRoute on Fri Dec  6 23:36:33 2019
[12/06 23:36:33   5441s] #
[12/06 23:36:36   5444s] ### Net info: total nets: 81786
[12/06 23:36:36   5444s] ### Net info: dirty nets: 0
[12/06 23:36:36   5444s] ### Net info: marked as disconnected nets: 0
[12/06 23:36:38   5447s] ### Net info: fully routed nets: 81776
[12/06 23:36:38   5447s] ### Net info: trivial (single pin) nets: 0
[12/06 23:36:38   5447s] ### Net info: unrouted nets: 10
[12/06 23:36:38   5447s] ### Net info: re-extraction nets: 0
[12/06 23:36:38   5447s] ### Net info: ignored nets: 0
[12/06 23:36:38   5447s] ### Net info: skip routing nets: 0
[12/06 23:36:38   5448s] ### import route signature (109) =  904178403
[12/06 23:36:38   5448s] ### import violation signature (104) = 1905142130
[12/06 23:36:39   5450s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:36:39   5450s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:36:39   5450s] #RTESIG:78da8d91c14ec330104439f31523b78720d1e08de3c43e16a9d780aad26be40437aab06a
[12/06 23:36:39   5450s] #       143bff4f544e486dccde56fbbc333b5ead8fbb3d18d539894de05ab584664f8a13d51baa
[12/06 23:36:39   5450s] #       78f142753b8f3e5ed9e36afdf67e2834d8b70fb1ed8d739de9bf803f2d4316e278be0ccf
[12/06 23:36:39   5450s] #       98821d116c8c73f7f4fbbaac10c7c922ebbc773709e21a94f36b213b396fe29d4d12cc4c
[12/06 23:36:39   5450s] #       d12f0b564ae0645c58925432e94a2b0949b94ada223e9f981224121c6cdb1c764db35df6
[12/06 23:36:39   5450s] #       3fa30a05b2f325dac18eb71951ea64ac425760436f9d6b3b13ec6742b6a4f44f4912d009
[12/06 23:36:39   5450s] #       6bb210e93da2f80723d3b1ca392b76a5ee5ef7f003c2fce4c8
[12/06 23:36:39   5450s] #
[12/06 23:36:39   5450s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[12/06 23:36:39   5450s] #RTESIG:78da8d91c14ec330104439f31523b78720d1e08de3c43e16a9d780aad26be40437aab06a
[12/06 23:36:39   5450s] #       143bff4f544e486dccde56fbbc333b5ead8fbb3d18d539894de05ab584664f8a13d51baa
[12/06 23:36:39   5450s] #       78f142753b8f3e5ed9e36afdf67e2834d8b70fb1ed8d739de9bf803f2d4316e278be0ccf
[12/06 23:36:39   5450s] #       98821d116c8c73f7f4fbbaac10c7c922ebbc773709e21a94f36b213b396fe29d4d12cc4c
[12/06 23:36:39   5450s] #       d12f0b564ae0645c58925432e94a2b0949b94ada223e9f981224121c6cdb1c764db35df6
[12/06 23:36:39   5450s] #       3fa30a05b2f325dac18eb71951ea64ac425760436f9d6b3b13ec6742b6a4f44f4912d009
[12/06 23:36:39   5450s] #       6bb210e93da2f80723d3b1ca392b76a5ee5ef7f003c2fce4c8
[12/06 23:36:39   5450s] #
[12/06 23:36:39   5450s] #Using multithreading with 4 threads.
[12/06 23:36:39   5450s] #Start routing data preparation on Fri Dec  6 23:36:39 2019
[12/06 23:36:39   5450s] #
[12/06 23:36:40   5450s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:36:40   5450s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:36:40   5450s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:36:40   5450s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:36:40   5450s] #Voltage range [0.000 - 1.320] has 81784 nets.
[12/06 23:36:40   5452s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:36:40   5452s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:36:40   5452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:36:40   5452s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:36:40   5452s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:36:40   5452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:36:40   5452s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:36:40   5452s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:36:40   5452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:36:40   5452s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:36:40   5452s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:36:40   5452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:36:40   5452s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:36:40   5452s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:36:43   5455s] #Regenerating Ggrids automatically.
[12/06 23:36:43   5455s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:36:43   5455s] #Using automatically generated G-grids.
[12/06 23:36:43   5455s] #Done routing data preparation.
[12/06 23:36:43   5455s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2904.58 (MB), peak = 3136.18 (MB)
[12/06 23:36:43   5455s] #Merging special wires using 4 threads...
[12/06 23:36:45   5457s] #
[12/06 23:36:45   5457s] #Finished routing data preparation on Fri Dec  6 23:36:45 2019
[12/06 23:36:45   5457s] #
[12/06 23:36:45   5457s] #Cpu time = 00:00:07
[12/06 23:36:45   5457s] #Elapsed time = 00:00:06
[12/06 23:36:45   5457s] #Increased memory = 18.15 (MB)
[12/06 23:36:45   5457s] #Total memory = 2908.77 (MB)
[12/06 23:36:45   5457s] #Peak memory = 3136.18 (MB)
[12/06 23:36:45   5457s] #
[12/06 23:36:45   5457s] #
[12/06 23:36:45   5457s] #Start global routing on Fri Dec  6 23:36:45 2019
[12/06 23:36:45   5457s] #
[12/06 23:36:45   5457s] #WARNING (NRGR-22) Design is already detail routed.
[12/06 23:36:45   5459s] ### route signature (112) = 1455258164
[12/06 23:36:45   5459s] ### violation signature (107) = 1905142130
[12/06 23:36:47   5461s] ### route signature (115) =  371488471
[12/06 23:36:47   5461s] ### violation signature (110) = 1905142130
[12/06 23:36:47   5462s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 23:36:47   5462s] #Cpu time = 00:00:12
[12/06 23:36:47   5462s] #Elapsed time = 00:00:08
[12/06 23:36:47   5462s] #Increased memory = 18.29 (MB)
[12/06 23:36:47   5462s] #Total memory = 2908.91 (MB)
[12/06 23:36:47   5462s] #Peak memory = 3136.18 (MB)
[12/06 23:36:47   5462s] #Using multithreading with 4 threads.
[12/06 23:36:48   5463s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:36:49   5464s] #
[12/06 23:36:49   5464s] #Start Detail Routing..
[12/06 23:36:49   5464s] #start initial detail routing ...
[12/06 23:36:49   5464s] ### For initial detail routing, marked 81776 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.48 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.61 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.86 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.87 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.99 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.99 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.99 (MB)
[12/06 23:36:49   5465s] #   Improving pin accessing ...
[12/06 23:36:49   5465s] #    elapsed time = 00:00:01, memory = 2934.99 (MB)
[12/06 23:36:50   5465s] #   Improving pin accessing ...
[12/06 23:36:50   5465s] #    elapsed time = 00:00:01, memory = 2934.99 (MB)
[12/06 23:36:50   5465s] #   Improving pin accessing ...
[12/06 23:36:50   5465s] #    elapsed time = 00:00:01, memory = 2935.00 (MB)
[12/06 23:36:50   5466s] #   number of violations = 0
[12/06 23:36:50   5466s] #74 out of 357132 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/06 23:36:50   5466s] #0.5% of the total area is being checked for drcs
[12/06 23:36:51   5468s] #0.5% of the total area was checked
[12/06 23:36:51   5468s] #   number of violations = 0
[12/06 23:36:51   5468s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2979.27 (MB), peak = 3136.18 (MB)
[12/06 23:36:52   5469s] #start 1st optimization iteration ...
[12/06 23:36:52   5472s] #   number of violations = 0
[12/06 23:36:52   5472s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2979.70 (MB), peak = 3136.18 (MB)
[12/06 23:36:53   5472s] #Complete Detail Routing.
[12/06 23:36:53   5473s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:36:53   5473s] #Total wire length = 6382741 um.
[12/06 23:36:53   5473s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:36:53   5473s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:36:53   5473s] #Total number of vias = 916291
[12/06 23:36:53   5473s] #Up-Via Summary (total 916291):
[12/06 23:36:53   5473s] #           
[12/06 23:36:53   5473s] #-----------------------
[12/06 23:36:53   5473s] # M1             324345
[12/06 23:36:53   5473s] # M2             304718
[12/06 23:36:53   5473s] # M3             129915
[12/06 23:36:53   5473s] # M4              62707
[12/06 23:36:53   5473s] # M5              51020
[12/06 23:36:53   5473s] # M6              21412
[12/06 23:36:53   5473s] # M7              20738
[12/06 23:36:53   5473s] # M8               1436
[12/06 23:36:53   5473s] #-----------------------
[12/06 23:36:53   5473s] #                916291 
[12/06 23:36:53   5473s] #
[12/06 23:36:53   5473s] #Total number of DRC violations = 0
[12/06 23:36:53   5475s] ### route signature (122) =  371488471
[12/06 23:36:53   5475s] ### violation signature (117) = 1905142130
[12/06 23:36:53   5475s] #Cpu time = 00:00:13
[12/06 23:36:53   5475s] #Elapsed time = 00:00:06
[12/06 23:36:53   5475s] #Increased memory = 17.21 (MB)
[12/06 23:36:53   5475s] #Total memory = 2926.12 (MB)
[12/06 23:36:53   5475s] #Peak memory = 3136.18 (MB)
[12/06 23:36:53   5475s] #detailRoute Statistics:
[12/06 23:36:53   5475s] #Cpu time = 00:00:13
[12/06 23:36:53   5475s] #Elapsed time = 00:00:06
[12/06 23:36:53   5475s] #Increased memory = 17.21 (MB)
[12/06 23:36:53   5475s] #Total memory = 2926.12 (MB)
[12/06 23:36:53   5475s] #Peak memory = 3136.18 (MB)
[12/06 23:36:54   5476s] ### export route signature (123) =  371488471
[12/06 23:36:57   5481s] #
[12/06 23:36:57   5481s] #globalDetailRoute statistics:
[12/06 23:36:57   5481s] #Cpu time = 00:00:40
[12/06 23:36:57   5481s] #Elapsed time = 00:00:23
[12/06 23:36:57   5481s] #Increased memory = -189.75 (MB)
[12/06 23:36:57   5481s] #Total memory = 2643.22 (MB)
[12/06 23:36:57   5481s] #Peak memory = 3136.18 (MB)
[12/06 23:36:57   5481s] #Number of warnings = 8
[12/06 23:36:57   5481s] #Total number of warnings = 128
[12/06 23:36:57   5481s] #Number of fails = 0
[12/06 23:36:57   5481s] #Total number of fails = 0
[12/06 23:36:57   5481s] #Complete globalDetailRoute on Fri Dec  6 23:36:57 2019
[12/06 23:36:57   5481s] #
[12/06 23:36:57   5481s] #% End globalDetailRoute (date=12/06 23:36:57, total cpu=0:00:40.4, real=0:00:24.0, peak res=2905.9M, current mem=2535.1M)
[12/06 23:36:57   5481s] ### 
[12/06 23:36:57   5481s] ###   Scalability Statistics
[12/06 23:36:57   5481s] ### 
[12/06 23:36:57   5481s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:36:57   5481s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[12/06 23:36:57   5481s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:36:57   5481s] ###   Pre Callback                  |        00:00:01|        00:00:01|             1.0|
[12/06 23:36:57   5481s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 23:36:57   5481s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:36:57   5481s] ###   DB Import                     |        00:00:08|        00:00:04|             1.8|
[12/06 23:36:57   5481s] ###   DB Export                     |        00:00:05|        00:00:02|             2.0|
[12/06 23:36:57   5481s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:36:57   5481s] ###   Data Preparation              |        00:00:06|        00:00:04|             1.3|
[12/06 23:36:57   5481s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/06 23:36:57   5481s] ###   Detail Routing                |        00:00:12|        00:00:05|             2.2|
[12/06 23:36:57   5481s] ###   Entire Command                |        00:00:40|        00:00:24|             1.7|
[12/06 23:36:57   5481s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:36:57   5481s] ### 
[12/06 23:36:57   5481s] <CMD> checkFiller
[12/06 23:36:57   5481s] OPERPROF: Starting DPlace-Init at level 1, MEM:3477.1M
[12/06 23:36:57   5481s] #spOpts: mergeVia=F 
[12/06 23:36:57   5481s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3477.1M
[12/06 23:36:57   5481s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:3477.1M
[12/06 23:36:57   5481s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:3477.1M
[12/06 23:36:57   5481s] Core basic site is unit
[12/06 23:36:57   5481s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 23:36:57   5481s] Mark StBox On SiteArr starts
[12/06 23:36:58   5482s] Mark StBox On SiteArr ends
[12/06 23:36:58   5482s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:1.090, REAL:0.363, MEM:3477.1M
[12/06 23:36:58   5482s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:1.180, REAL:0.447, MEM:3477.1M
[12/06 23:36:58   5482s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.180, REAL:0.447, MEM:3477.1M
[12/06 23:36:58   5482s] [CPU] DPlace-Init (cpu=0:00:01.4, real=0:00:01.0, mem=3477.1MB).
[12/06 23:36:58   5482s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.430, REAL:0.689, MEM:3477.1M
[12/06 23:36:59   5484s] *INFO: Total number of gaps found: 0
[12/06 23:36:59   5484s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/06_timedesign_postrouteOpt
[12/06 23:36:59   5484s] *** Enable all active views. ***
[12/06 23:36:59   5484s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:36:59   5484s] Extraction called for design 'NYQ' of instances=357132 and nets=81786 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:36:59   5484s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:36:59   5484s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:36:59   5484s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:36:59   5484s] RC Extraction called in multi-corner(3) mode.
[12/06 23:36:59   5484s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:36:59   5484s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:36:59   5484s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:36:59   5484s] * Layer Id             : 1 - M1
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.14
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 2 - M2
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 3 - M3
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 4 - M4
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 5 - M5
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 6 - M6
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 7 - M7
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 8 - M8
[12/06 23:36:59   5484s]       Thickness        : 0.6
[12/06 23:36:59   5484s]       Min Width        : 0.16
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] * Layer Id             : 9 - M9
[12/06 23:36:59   5484s]       Thickness        : 1
[12/06 23:36:59   5484s]       Min Width        : 0.45
[12/06 23:36:59   5484s]       Layer Dielectric : 4.1
[12/06 23:36:59   5484s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d -maxResLength 200  -basic
[12/06 23:36:59   5484s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:36:59   5484s]       RC Corner Indexes            0       1       2   
[12/06 23:36:59   5484s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:36:59   5484s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:36:59   5484s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:36:59   5484s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:36:59   5484s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:36:59   5484s] Shrink Factor                : 1.00000
[12/06 23:37:02   5487s] Initializing multi-corner resistance tables ...
[12/06 23:37:03   5488s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3477.1M)
[12/06 23:37:04   5489s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:37:06   5491s] Extracted 10.0001% (CPU Time= 0:00:04.3  MEM= 3517.1M)
[12/06 23:37:07   5492s] Extracted 20.0001% (CPU Time= 0:00:05.7  MEM= 3521.1M)
[12/06 23:37:11   5496s] Extracted 30.0001% (CPU Time= 0:00:09.1  MEM= 3521.1M)
[12/06 23:37:12   5497s] Extracted 40.0001% (CPU Time= 0:00:10.1  MEM= 3521.1M)
[12/06 23:37:13   5498s] Extracted 50.0001% (CPU Time= 0:00:11.7  MEM= 3521.1M)
[12/06 23:37:16   5501s] Extracted 60.0001% (CPU Time= 0:00:14.3  MEM= 3521.1M)
[12/06 23:37:17   5502s] Extracted 70.0001% (CPU Time= 0:00:15.3  MEM= 3521.1M)
[12/06 23:37:18   5504s] Extracted 80.0001% (CPU Time= 0:00:16.8  MEM= 3525.1M)
[12/06 23:37:20   5506s] Extracted 90.0001% (CPU Time= 0:00:18.9  MEM= 3525.1M)
[12/06 23:37:23   5508s] Extracted 100% (CPU Time= 0:00:21.2  MEM= 3525.1M)
[12/06 23:37:23   5508s] Number of Extracted Resistors     : 2336568
[12/06 23:37:23   5508s] Number of Extracted Ground Cap.   : 2417760
[12/06 23:37:23   5508s] Number of Extracted Coupling Cap. : 0
[12/06 23:37:23   5508s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3509.070M)
[12/06 23:37:23   5508s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:23   5508s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:37:24   5509s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3509.070M)
[12/06 23:37:24   5509s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:25.2  Real Time: 0:00:25.0  MEM: 3509.070M)
[12/06 23:37:24   5509s] Effort level <high> specified for reg2reg path_group
[12/06 23:37:26   5515s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3498.5M
[12/06 23:37:26   5515s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3498.5M
[12/06 23:37:26   5515s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3498.5M
[12/06 23:37:26   5515s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.780, REAL:0.304, MEM:3498.5M
[12/06 23:37:26   5515s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.870, REAL:0.391, MEM:3498.5M
[12/06 23:37:26   5515s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.870, REAL:0.391, MEM:3498.5M
[12/06 23:37:27   5516s] #################################################################################
[12/06 23:37:27   5516s] # Design Stage: PostRoute
[12/06 23:37:27   5516s] # Design Name: NYQ
[12/06 23:37:27   5516s] # Design Mode: 90nm
[12/06 23:37:27   5516s] # Analysis Mode: MMMC OCV 
[12/06 23:37:27   5516s] # Parasitics Mode: SPEF/RCDB
[12/06 23:37:27   5516s] # Signoff Settings: SI Off 
[12/06 23:37:27   5516s] #################################################################################
[12/06 23:37:27   5517s] Topological Sorting (REAL = 0:00:00.0, MEM = 3509.9M, InitMEM = 3496.5M)
[12/06 23:37:27   5517s] Calculate early delays in OCV mode...
[12/06 23:37:27   5517s] Calculate late delays in OCV mode...
[12/06 23:37:27   5517s] Calculate early delays in OCV mode...
[12/06 23:37:27   5517s] Calculate late delays in OCV mode...
[12/06 23:37:27   5517s] Calculate early delays in OCV mode...
[12/06 23:37:27   5517s] Calculate late delays in OCV mode...
[12/06 23:37:27   5517s] Start delay calculation (fullDC) (4 T). (MEM=3509.91)
[12/06 23:37:28   5517s] Initializing multi-corner resistance tables ...
[12/06 23:37:28   5518s] End AAE Lib Interpolated Model. (MEM=3537.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:37:28   5518s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:28   5518s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3537.7M)
[12/06 23:37:28   5518s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:29   5519s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:29   5519s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3575.9M)
[12/06 23:37:29   5519s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:29   5520s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:29   5520s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3585.4M)
[12/06 23:37:29   5520s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:32   5533s] Total number of fetched objects 106611
[12/06 23:37:33   5534s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:33   5534s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:37:33   5534s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3795.3M)
[12/06 23:37:33   5534s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:35   5544s] Total number of fetched objects 106611
[12/06 23:37:36   5545s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/06 23:37:36   5546s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/06 23:37:36   5546s] End delay calculation. (MEM=3795.28 CPU=0:00:25.5 REAL=0:00:07.0)
[12/06 23:37:36   5546s] End delay calculation (fullDC). (MEM=3795.28 CPU=0:00:29.2 REAL=0:00:09.0)
[12/06 23:37:36   5546s] *** CDM Built up (cpu=0:00:30.3  real=0:00:09.0  mem= 3795.3M) ***
[12/06 23:37:38   5552s] *** Done Building Timing Graph (cpu=0:00:36.4 real=0:00:12.0 totSessionCpu=1:32:33 mem=3763.3M)
[12/06 23:37:52   5572s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.624  | 45.624  | 55.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.624  | 45.624  | 55.198  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.856  | 70.856  | 73.498  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.624 | 285.624 | 295.198 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.772%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/06_timedesign_postrouteOpt
[12/06 23:37:53   5572s] Total CPU time: 88.3 sec
[12/06 23:37:53   5572s] Total Real time: 54.0 sec
[12/06 23:37:53   5572s] Total Memory Usage: 3505.269531 Mbytes
[12/06 23:37:53   5572s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/06_timedesign_postrouteOpt
[12/06 23:37:54   5574s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:37:54   5575s] Effort level <high> specified for reg2reg path_group
[12/06 23:37:56   5580s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3479.2M
[12/06 23:37:56   5580s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3479.2M
[12/06 23:37:56   5580s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3479.2M
[12/06 23:37:57   5580s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.770, REAL:0.292, MEM:3503.2M
[12/06 23:37:57   5581s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.860, REAL:0.377, MEM:3503.2M
[12/06 23:37:57   5581s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.860, REAL:0.378, MEM:3503.2M
[12/06 23:37:57   5581s] #################################################################################
[12/06 23:37:57   5581s] # Design Stage: PostRoute
[12/06 23:37:57   5581s] # Design Name: NYQ
[12/06 23:37:57   5581s] # Design Mode: 90nm
[12/06 23:37:57   5581s] # Analysis Mode: MMMC OCV 
[12/06 23:37:57   5581s] # Parasitics Mode: SPEF/RCDB
[12/06 23:37:57   5581s] # Signoff Settings: SI Off 
[12/06 23:37:57   5581s] #################################################################################
[12/06 23:37:57   5581s] Topological Sorting (REAL = 0:00:00.0, MEM = 3514.7M, InitMEM = 3501.2M)
[12/06 23:37:57   5582s] Calculate late delays in OCV mode...
[12/06 23:37:57   5582s] Calculate early delays in OCV mode...
[12/06 23:37:57   5582s] Calculate late delays in OCV mode...
[12/06 23:37:58   5582s] Calculate early delays in OCV mode...
[12/06 23:37:58   5582s] Calculate late delays in OCV mode...
[12/06 23:37:58   5582s] Calculate early delays in OCV mode...
[12/06 23:37:58   5582s] Start delay calculation (fullDC) (4 T). (MEM=3514.66)
[12/06 23:37:58   5582s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/06 23:37:58   5582s] End AAE Lib Interpolated Model. (MEM=3542.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:37:58   5582s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:58   5582s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:37:58   5582s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3542.5M)
[12/06 23:37:58   5582s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:58   5583s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:58   5583s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3580.6M)
[12/06 23:37:58   5583s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:59   5585s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:59   5585s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3590.2M)
[12/06 23:37:59   5585s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:37:59   5586s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:37:59   5586s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3590.2M)
[12/06 23:37:59   5586s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:38:02   5596s] Total number of fetched objects 106611
[12/06 23:38:02   5597s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:38:02   5597s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:38:02   5597s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3800.0M)
[12/06 23:38:02   5597s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:38:05   5607s] Total number of fetched objects 106611
[12/06 23:38:05   5607s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:38:05   5607s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:38:05   5607s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3800.0M)
[12/06 23:38:05   5607s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:38:08   5618s] Total number of fetched objects 106611
[12/06 23:38:08   5618s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:38:08   5619s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/06 23:38:08   5620s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/06 23:38:08   5620s] End delay calculation. (MEM=3786.57 CPU=0:00:33.6 REAL=0:00:09.0)
[12/06 23:38:08   5620s] End delay calculation (fullDC). (MEM=3786.57 CPU=0:00:37.9 REAL=0:00:10.0)
[12/06 23:38:08   5620s] *** CDM Built up (cpu=0:00:38.8  real=0:00:11.0  mem= 3786.6M) ***
[12/06 23:38:10   5625s] *** Done Building Timing Graph (cpu=0:00:44.6 real=0:00:13.0 totSessionCpu=1:33:46 mem=3754.6M)
[12/06 23:38:16   5636s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.098  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_bc             |  0.000  |  0.098  |  0.000  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_tc             |  0.060  |  0.208  |  0.060  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_wc             |  0.216  |  0.885  |  0.216  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

Density: 65.772%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/06_timedesign_postrouteOpt
[12/06 23:38:16   5637s] Total CPU time: 64.85 sec
[12/06 23:38:16   5637s] Total Real time: 23.0 sec
[12/06 23:38:16   5637s] Total Memory Usage: 3452.402344 Mbytes
[12/06 23:38:17   5637s] <CMD> verify_drc -limit 100000
[12/06 23:38:17   5637s] #-limit 100000                           # int, default=100000, user setting
[12/06 23:38:17   5637s]  *** Starting Verify DRC (MEM: 3452.4) ***
[12/06 23:38:17   5637s] 
[12/06 23:38:17   5637s]   VERIFY DRC ...... Starting Verification
[12/06 23:38:17   5637s]   VERIFY DRC ...... Initializing
[12/06 23:38:17   5637s]   VERIFY DRC ...... Deleting Existing Violations
[12/06 23:38:17   5637s]   VERIFY DRC ...... Creating Sub-Areas
[12/06 23:38:17   5637s]   VERIFY DRC ...... Using new threading
[12/06 23:38:17   5638s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 136.800 136.800} 1 of 121  Thread : 1
[12/06 23:38:17   5638s]  VERIFY DRC ...... Sub-Area: {273.600 0.000 410.400 136.800} 3 of 121  Thread : 0
[12/06 23:38:17   5638s]  VERIFY DRC ...... Sub-Area: {820.800 0.000 957.600 136.800} 7 of 121  Thread : 3
[12/06 23:38:17   5638s]  VERIFY DRC ...... Sub-Area: {547.200 0.000 684.000 136.800} 5 of 121  Thread : 2
[12/06 23:38:17   5639s]  VERIFY DRC ...... Sub-Area: {1094.400 0.000 1231.200 136.800} 9 of 121  Thread : 1
[12/06 23:38:17   5639s]  VERIFY DRC ...... Sub-Area: {1368.000 0.000 1499.840 136.800} 11 of 121  Thread : 3
[12/06 23:38:17   5639s]  VERIFY DRC ...... Sub-Area: {136.800 0.000 273.600 136.800} 2 of 121  Thread : 0
[12/06 23:38:17   5640s]  VERIFY DRC ...... Sub-Area: {410.400 0.000 547.200 136.800} 4 of 121  Thread : 2
[12/06 23:38:18   5640s]  VERIFY DRC ...... Sub-Area: {957.600 0.000 1094.400 136.800} 8 of 121  Thread : 3
[12/06 23:38:18   5640s]  VERIFY DRC ...... Sub-Area: {684.000 0.000 820.800 136.800} 6 of 121  Thread : 1
[12/06 23:38:18   5640s]  VERIFY DRC ...... Sub-Area: {1231.200 0.000 1368.000 136.800} 10 of 121  Thread : 0
[12/06 23:38:18   5641s]  VERIFY DRC ...... Sub-Area: {0.000 136.800 136.800 273.600} 12 of 121  Thread : 2
[12/06 23:38:18   5642s]  VERIFY DRC ...... Sub-Area: {547.200 136.800 684.000 273.600} 16 of 121  Thread : 1
[12/06 23:38:18   5642s]  VERIFY DRC ...... Sub-Area: {273.600 136.800 410.400 273.600} 14 of 121  Thread : 3
[12/06 23:38:18   5642s]  VERIFY DRC ...... Sub-Area: {820.800 136.800 957.600 273.600} 18 of 121  Thread : 0
[12/06 23:38:18   5642s]  VERIFY DRC ...... Sub-Area: {1094.400 136.800 1231.200 273.600} 20 of 121  Thread : 2
[12/06 23:38:18   5643s]  VERIFY DRC ...... Sub-Area: {1368.000 136.800 1499.840 273.600} 22 of 121  Thread : 1
[12/06 23:38:18   5643s]  VERIFY DRC ...... Sub-Area: {410.400 136.800 547.200 273.600} 15 of 121  Thread : 0
[12/06 23:38:18   5643s]  VERIFY DRC ...... Sub-Area: {136.800 136.800 273.600 273.600} 13 of 121  Thread : 3
[12/06 23:38:18   5644s]  VERIFY DRC ...... Sub-Area: {684.000 136.800 820.800 273.600} 17 of 121  Thread : 2
[12/06 23:38:19   5644s]  VERIFY DRC ...... Sub-Area: {957.600 136.800 1094.400 273.600} 19 of 121  Thread : 1
[12/06 23:38:19   5644s]  VERIFY DRC ...... Sub-Area: {0.000 273.600 136.800 410.400} 23 of 121  Thread : 3
[12/06 23:38:19   5644s]  VERIFY DRC ...... Sub-Area: {1231.200 136.800 1368.000 273.600} 21 of 121  Thread : 0
[12/06 23:38:19   5645s]  VERIFY DRC ...... Sub-Area: {273.600 273.600 410.400 410.400} 25 of 121  Thread : 2
[12/06 23:38:19   5646s]  VERIFY DRC ...... Sub-Area: {547.200 273.600 684.000 410.400} 27 of 121  Thread : 1
[12/06 23:38:19   5646s]  VERIFY DRC ...... Sub-Area: {820.800 273.600 957.600 410.400} 29 of 121  Thread : 3
[12/06 23:38:19   5646s]  VERIFY DRC ...... Sub-Area: {1094.400 273.600 1231.200 410.400} 31 of 121  Thread : 0
[12/06 23:38:19   5647s]  VERIFY DRC ...... Sub-Area: {136.800 273.600 273.600 410.400} 24 of 121  Thread : 2
[12/06 23:38:19   5647s]  VERIFY DRC ...... Sub-Area: {410.400 273.600 547.200 410.400} 26 of 121  Thread : 1
[12/06 23:38:19   5647s]  VERIFY DRC ...... Sub-Area: {684.000 273.600 820.800 410.400} 28 of 121  Thread : 3
[12/06 23:38:19   5647s]  VERIFY DRC ...... Sub-Area: {957.600 273.600 1094.400 410.400} 30 of 121  Thread : 0
[12/06 23:38:20   5648s]  VERIFY DRC ...... Sub-Area: {1231.200 273.600 1368.000 410.400} 32 of 121  Thread : 2
[12/06 23:38:20   5648s]  VERIFY DRC ...... Sub-Area: {0.000 410.400 136.800 547.200} 34 of 121  Thread : 1
[12/06 23:38:20   5649s]  VERIFY DRC ...... Sub-Area: {1368.000 273.600 1499.840 410.400} 33 of 121  Thread : 2
[12/06 23:38:20   5649s]  VERIFY DRC ...... Sub-Area: {547.200 410.400 684.000 547.200} 38 of 121  Thread : 0
[12/06 23:38:20   5649s]  VERIFY DRC ...... Sub-Area: {273.600 410.400 410.400 547.200} 36 of 121  Thread : 3
[12/06 23:38:20   5650s]  VERIFY DRC ...... Sub-Area: {820.800 410.400 957.600 547.200} 40 of 121  Thread : 1
[12/06 23:38:20   5650s]  VERIFY DRC ...... Sub-Area: {1368.000 410.400 1499.840 547.200} 44 of 121  Thread : 0
[12/06 23:38:20   5650s]  VERIFY DRC ...... Sub-Area: {1094.400 410.400 1231.200 547.200} 42 of 121  Thread : 2
[12/06 23:38:20   5651s]  VERIFY DRC ...... Sub-Area: {136.800 410.400 273.600 547.200} 35 of 121  Thread : 3
[12/06 23:38:20   5651s]  VERIFY DRC ...... Sub-Area: {410.400 410.400 547.200 547.200} 37 of 121  Thread : 1
[12/06 23:38:20   5651s]  VERIFY DRC ...... Sub-Area: {684.000 410.400 820.800 547.200} 39 of 121  Thread : 0
[12/06 23:38:20   5651s]  VERIFY DRC ...... Sub-Area: {957.600 410.400 1094.400 547.200} 41 of 121  Thread : 2
[12/06 23:38:21   5652s]  VERIFY DRC ...... Sub-Area: {1231.200 410.400 1368.000 547.200} 43 of 121  Thread : 3
[12/06 23:38:21   5652s]  VERIFY DRC ...... Sub-Area: {0.000 547.200 136.800 684.000} 45 of 121  Thread : 1
[12/06 23:38:21   5653s]  VERIFY DRC ...... Sub-Area: {547.200 547.200 684.000 684.000} 49 of 121  Thread : 2
[12/06 23:38:21   5653s]  VERIFY DRC ...... Sub-Area: {273.600 547.200 410.400 684.000} 47 of 121  Thread : 0
[12/06 23:38:21   5653s]  VERIFY DRC ...... Sub-Area: {820.800 547.200 957.600 684.000} 51 of 121  Thread : 3
[12/06 23:38:21   5654s]  VERIFY DRC ...... Sub-Area: {1094.400 547.200 1231.200 684.000} 53 of 121  Thread : 1
[12/06 23:38:21   5654s]  VERIFY DRC ...... Sub-Area: {1368.000 547.200 1499.840 684.000} 55 of 121  Thread : 2
[12/06 23:38:21   5654s]  VERIFY DRC ...... Sub-Area: {136.800 547.200 273.600 684.000} 46 of 121  Thread : 0
[12/06 23:38:21   5655s]  VERIFY DRC ...... Sub-Area: {410.400 547.200 547.200 684.000} 48 of 121  Thread : 3
[12/06 23:38:21   5655s]  VERIFY DRC ...... Sub-Area: {684.000 547.200 820.800 684.000} 50 of 121  Thread : 1
[12/06 23:38:21   5656s]  VERIFY DRC ...... Sub-Area: {957.600 547.200 1094.400 684.000} 52 of 121  Thread : 2
[12/06 23:38:22   5656s]  VERIFY DRC ...... Sub-Area: {1231.200 547.200 1368.000 684.000} 54 of 121  Thread : 0
[12/06 23:38:22   5657s]  VERIFY DRC ...... Sub-Area: {0.000 684.000 136.800 820.800} 56 of 121  Thread : 3
[12/06 23:38:22   5657s]  VERIFY DRC ...... Sub-Area: {273.600 684.000 410.400 820.800} 58 of 121  Thread : 1
[12/06 23:38:22   5657s]  VERIFY DRC ...... Sub-Area: {547.200 684.000 684.000 820.800} 60 of 121  Thread : 2
[12/06 23:38:22   5658s]  VERIFY DRC ...... Sub-Area: {820.800 684.000 957.600 820.800} 62 of 121  Thread : 0
[12/06 23:38:22   5658s]  VERIFY DRC ...... Sub-Area: {1094.400 684.000 1231.200 820.800} 64 of 121  Thread : 3
[12/06 23:38:22   5659s]  VERIFY DRC ...... Sub-Area: {410.400 684.000 547.200 820.800} 59 of 121  Thread : 2
[12/06 23:38:22   5659s]  VERIFY DRC ...... Sub-Area: {136.800 684.000 273.600 820.800} 57 of 121  Thread : 1
[12/06 23:38:23   5660s]  VERIFY DRC ...... Sub-Area: {0.000 820.800 136.800 957.600} 67 of 121  Thread : 1
[12/06 23:38:23   5660s]  VERIFY DRC ...... Sub-Area: {684.000 684.000 820.800 820.800} 61 of 121  Thread : 0
[12/06 23:38:23   5660s]  VERIFY DRC ...... Sub-Area: {957.600 684.000 1094.400 820.800} 63 of 121  Thread : 3
[12/06 23:38:23   5660s]  VERIFY DRC ...... Sub-Area: {1231.200 684.000 1368.000 820.800} 65 of 121  Thread : 2
[12/06 23:38:23   5662s]  VERIFY DRC ...... Sub-Area: {1368.000 684.000 1499.840 820.800} 66 of 121  Thread : 2
[12/06 23:38:23   5662s]  VERIFY DRC ...... Sub-Area: {136.800 820.800 273.600 957.600} 68 of 121  Thread : 1
[12/06 23:38:23   5662s]  VERIFY DRC ...... Sub-Area: {410.400 820.800 547.200 957.600} 70 of 121  Thread : 0
[12/06 23:38:23   5662s]  VERIFY DRC ...... Sub-Area: {684.000 820.800 820.800 957.600} 72 of 121  Thread : 3
[12/06 23:38:23   5663s]  VERIFY DRC ...... Sub-Area: {957.600 820.800 1094.400 957.600} 74 of 121  Thread : 2
[12/06 23:38:23   5663s]  VERIFY DRC ...... Sub-Area: {1231.200 820.800 1368.000 957.600} 76 of 121  Thread : 1
[12/06 23:38:23   5663s]  VERIFY DRC ...... Sub-Area: {273.600 820.800 410.400 957.600} 69 of 121  Thread : 0
[12/06 23:38:23   5664s]  VERIFY DRC ...... Sub-Area: {547.200 820.800 684.000 957.600} 71 of 121  Thread : 3
[12/06 23:38:24   5664s]  VERIFY DRC ...... Sub-Area: {820.800 820.800 957.600 957.600} 73 of 121  Thread : 2
[12/06 23:38:24   5664s]  VERIFY DRC ...... Sub-Area: {1368.000 820.800 1499.840 957.600} 77 of 121  Thread : 0
[12/06 23:38:24   5664s]  VERIFY DRC ...... Sub-Area: {1094.400 820.800 1231.200 957.600} 75 of 121  Thread : 1
[12/06 23:38:24   5665s]  VERIFY DRC ...... Sub-Area: {136.800 957.600 273.600 1094.400} 79 of 121  Thread : 3
[12/06 23:38:24   5666s]  VERIFY DRC ...... Sub-Area: {410.400 957.600 547.200 1094.400} 81 of 121  Thread : 2
[12/06 23:38:24   5666s]  VERIFY DRC ...... Sub-Area: {957.600 957.600 1094.400 1094.400} 85 of 121  Thread : 1
[12/06 23:38:24   5666s]  VERIFY DRC ...... Sub-Area: {684.000 957.600 820.800 1094.400} 83 of 121  Thread : 0
[12/06 23:38:24   5666s]  VERIFY DRC ...... Sub-Area: {0.000 957.600 136.800 1094.400} 78 of 121  Thread : 3
[12/06 23:38:24   5667s]  VERIFY DRC ...... Sub-Area: {273.600 957.600 410.400 1094.400} 80 of 121  Thread : 2
[12/06 23:38:24   5667s]  VERIFY DRC ...... Sub-Area: {1094.400 957.600 1231.200 1094.400} 86 of 121  Thread : 1
[12/06 23:38:24   5668s]  VERIFY DRC ...... Sub-Area: {547.200 957.600 684.000 1094.400} 82 of 121  Thread : 0
[12/06 23:38:25   5668s]  VERIFY DRC ...... Sub-Area: {820.800 957.600 957.600 1094.400} 84 of 121  Thread : 3
[12/06 23:38:25   5669s]  VERIFY DRC ...... Sub-Area: {1368.000 957.600 1499.840 1094.400} 88 of 121  Thread : 2
[12/06 23:38:25   5669s]  VERIFY DRC ...... Sub-Area: {136.800 1094.400 273.600 1231.200} 90 of 121  Thread : 1
[12/06 23:38:25   5669s]  VERIFY DRC ...... Sub-Area: {410.400 1094.400 547.200 1231.200} 92 of 121  Thread : 0
[12/06 23:38:25   5670s]  VERIFY DRC ...... Sub-Area: {684.000 1094.400 820.800 1231.200} 94 of 121  Thread : 3
[12/06 23:38:25   5670s]  VERIFY DRC ...... Sub-Area: {1231.200 957.600 1368.000 1094.400} 87 of 121  Thread : 2
[12/06 23:38:25   5670s]  VERIFY DRC ...... Sub-Area: {0.000 1094.400 136.800 1231.200} 89 of 121  Thread : 1
[12/06 23:38:25   5671s]  VERIFY DRC ...... Sub-Area: {273.600 1094.400 410.400 1231.200} 91 of 121  Thread : 0
[12/06 23:38:25   5671s]  VERIFY DRC ...... Sub-Area: {547.200 1094.400 684.000 1231.200} 93 of 121  Thread : 3
[12/06 23:38:25   5671s]  VERIFY DRC ...... Sub-Area: {820.800 1094.400 957.600 1231.200} 95 of 121  Thread : 2
[12/06 23:38:25   5671s]  VERIFY DRC ...... Sub-Area: {1094.400 1094.400 1231.200 1231.200} 97 of 121  Thread : 1
[12/06 23:38:25   5672s]  VERIFY DRC ...... Sub-Area: {1368.000 1094.400 1499.840 1231.200} 99 of 121  Thread : 0
[12/06 23:38:26   5673s]  VERIFY DRC ...... Sub-Area: {410.400 1231.200 547.200 1368.000} 103 of 121  Thread : 2
[12/06 23:38:26   5673s]  VERIFY DRC ...... Sub-Area: {957.600 1094.400 1094.400 1231.200} 96 of 121  Thread : 1
[12/06 23:38:26   5673s]  VERIFY DRC ...... Sub-Area: {136.800 1231.200 273.600 1368.000} 101 of 121  Thread : 3
[12/06 23:38:26   5673s]  VERIFY DRC ...... Sub-Area: {1231.200 1094.400 1368.000 1231.200} 98 of 121  Thread : 0
[12/06 23:38:26   5674s]  VERIFY DRC ...... Sub-Area: {547.200 1231.200 684.000 1368.000} 104 of 121  Thread : 2
[12/06 23:38:26   5674s]  VERIFY DRC ...... Sub-Area: {820.800 1231.200 957.600 1368.000} 106 of 121  Thread : 1
[12/06 23:38:26   5674s]  VERIFY DRC ...... Sub-Area: {0.000 1231.200 136.800 1368.000} 100 of 121  Thread : 3
[12/06 23:38:26   5675s]  VERIFY DRC ...... Sub-Area: {273.600 1231.200 410.400 1368.000} 102 of 121  Thread : 0
[12/06 23:38:26   5675s]  VERIFY DRC ...... Sub-Area: {1094.400 1231.200 1231.200 1368.000} 108 of 121  Thread : 2
[12/06 23:38:26   5675s]  VERIFY DRC ...... Sub-Area: {1368.000 1231.200 1499.840 1368.000} 110 of 121  Thread : 3
[12/06 23:38:26   5676s]  VERIFY DRC ...... Sub-Area: {684.000 1231.200 820.800 1368.000} 105 of 121  Thread : 1
[12/06 23:38:27   5676s]  VERIFY DRC ...... Sub-Area: {136.800 1368.000 273.600 1499.840} 112 of 121  Thread : 0
[12/06 23:38:27   5676s]  VERIFY DRC ...... Sub-Area: {0.000 1368.000 136.800 1499.840} 111 of 121  Thread : 0
[12/06 23:38:27   5677s]  VERIFY DRC ...... Sub-Area: {410.400 1368.000 547.200 1499.840} 114 of 121  Thread : 1
[12/06 23:38:27   5677s]  VERIFY DRC ...... Sub-Area: {957.600 1231.200 1094.400 1368.000} 107 of 121  Thread : 2
[12/06 23:38:27   5677s]  VERIFY DRC ...... Sub-Area: {1231.200 1231.200 1368.000 1368.000} 109 of 121  Thread : 3
[12/06 23:38:27   5678s]  VERIFY DRC ...... Sub-Area: {957.600 1368.000 1094.400 1499.840} 118 of 121  Thread : 2
[12/06 23:38:27   5678s]  VERIFY DRC ...... Sub-Area: {273.600 1368.000 410.400 1499.840} 113 of 121  Thread : 1
[12/06 23:38:27   5678s]  VERIFY DRC ...... Sub-Area: {684.000 1368.000 820.800 1499.840} 116 of 121  Thread : 0
[12/06 23:38:27   5678s]  VERIFY DRC ...... Sub-Area: {1231.200 1368.000 1368.000 1499.840} 120 of 121  Thread : 3
[12/06 23:38:27   5679s]  VERIFY DRC ...... Sub-Area: {547.200 1368.000 684.000 1499.840} 115 of 121  Thread : 0
[12/06 23:38:27   5679s]  VERIFY DRC ...... Thread : 0 finished.
[12/06 23:38:27   5679s]  VERIFY DRC ...... Sub-Area: {820.800 1368.000 957.600 1499.840} 117 of 121  Thread : 1
[12/06 23:38:27   5679s]  VERIFY DRC ...... Thread : 1 finished.
[12/06 23:38:27   5679s]  VERIFY DRC ...... Sub-Area: {1368.000 1368.000 1499.840 1499.840} 121 of 121  Thread : 2
[12/06 23:38:27   5679s]  VERIFY DRC ...... Thread : 2 finished.
[12/06 23:38:27   5679s]  VERIFY DRC ...... Sub-Area: {1094.400 1368.000 1231.200 1499.840} 119 of 121  Thread : 3
[12/06 23:38:27   5679s]  VERIFY DRC ...... Thread : 3 finished.
[12/06 23:38:27   5679s] 
[12/06 23:38:27   5679s]   Verification Complete : 0 Viols.
[12/06 23:38:27   5679s] 
[12/06 23:38:27   5679s]  *** End Verify DRC (CPU: 0:00:41.6  ELAPSED TIME: 10.00  MEM: 24.0M) ***
[12/06 23:38:27   5679s] 
[12/06 23:38:27   5679s] <CMD> setNanoRouteMode -reset
[12/06 23:38:27   5679s] -routeAntennaCellName ""
[12/06 23:38:27   5679s] -routeBottomRoutingLayer 0
[12/06 23:38:27   5679s] -routeInsertAntennaDiode false
[12/06 23:38:27   5679s] -routeTopRoutingLayer 0
[12/06 23:38:27   5679s] -routeWithSiDriven false
[12/06 23:38:27   5679s] <CMD> setNanoRouteMode -routeWithECO true
[12/06 23:38:27   5679s] <CMD> setNanoRouteMode -drouteFixAntenna true
[12/06 23:38:27   5679s] <CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
[12/06 23:38:27   5679s] <CMD> globalDetailRoute
[12/06 23:38:28   5679s] #% Begin globalDetailRoute (date=12/06 23:38:27, mem=2841.4M)
[12/06 23:38:28   5679s] 
[12/06 23:38:28   5679s] globalDetailRoute
[12/06 23:38:28   5679s] 
[12/06 23:38:28   5679s] #setNanoRouteMode -drouteFixAntenna true
[12/06 23:38:28   5679s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:38:28   5679s] #setNanoRouteMode -routeWithEco true
[12/06 23:38:28   5679s] #Start globalDetailRoute on Fri Dec  6 23:38:28 2019
[12/06 23:38:28   5679s] #
[12/06 23:38:28   5679s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:38:32   5683s] ### Net info: total nets: 81786
[12/06 23:38:32   5683s] ### Net info: dirty nets: 0
[12/06 23:38:32   5683s] ### Net info: marked as disconnected nets: 0
[12/06 23:38:33   5687s] ### Net info: fully routed nets: 81776
[12/06 23:38:33   5687s] ### Net info: trivial (single pin) nets: 0
[12/06 23:38:33   5687s] ### Net info: unrouted nets: 10
[12/06 23:38:33   5687s] ### Net info: re-extraction nets: 0
[12/06 23:38:33   5687s] ### Net info: ignored nets: 0
[12/06 23:38:33   5687s] ### Net info: skip routing nets: 0
[12/06 23:38:34   5688s] ### import route signature (124) =  904178403
[12/06 23:38:34   5688s] ### import violation signature (118) = 1905142130
[12/06 23:38:34   5689s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:38:34   5689s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:38:34   5689s] #RTESIG:78da535609730d52503234d73334d62d36b0b4883754f00b32b430303434d735343330d2
[12/06 23:38:34   5689s] #       37348f074a853a297129abf807849818982b941495a62a6824e5e7e7e8289416a7162914
[12/06 23:38:34   5689s] #       a7969464e6a56b4294181a989829a425e614e35564686ca0a0e4e817e2eae7e7a8a4a051
[12/06 23:38:34   5689s] #       5c520494c4aed4d4c8188f9d0c003b1137d1
[12/06 23:38:34   5689s] #
[12/06 23:38:34   5690s] #RTESIG:78da535609730d52503234d73334d62d36b0b4883754f00b32b430303434d735343330d2
[12/06 23:38:34   5690s] #       37348f074a853a297129abf807849818982b941495a62a6824e5e7e7e8289416a7162914
[12/06 23:38:34   5690s] #       a7969464e6a56b4294181a989829a425e614e35564686ca0a0e4e817e2eae7e7a8a4a051
[12/06 23:38:34   5690s] #       5c520494c4aed4d4c8188f9d0c003b1137d1
[12/06 23:38:34   5690s] #
[12/06 23:38:34   5690s] #Using multithreading with 4 threads.
[12/06 23:38:35   5690s] #Start routing data preparation on Fri Dec  6 23:38:35 2019
[12/06 23:38:35   5690s] #
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.140.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/06 23:38:35   5690s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.160.
[12/06 23:38:35   5690s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.450.
[12/06 23:38:35   5690s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:38:35   5690s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:38:35   5690s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:38:35   5690s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:38:35   5690s] #Voltage range [0.000 - 1.320] has 81784 nets.
[12/06 23:38:36   5692s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:38:36   5692s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:38:36   5692s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:38:36   5692s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:38:36   5692s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:38:36   5692s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:38:36   5692s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:38:36   5692s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:38:36   5692s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:38:36   5692s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:38:36   5692s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:38:36   5692s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:38:36   5692s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:38:36   5692s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:38:39   5696s] #Regenerating Ggrids automatically.
[12/06 23:38:39   5696s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:38:39   5696s] #Using automatically generated G-grids.
[12/06 23:38:40   5696s] #Done routing data preparation.
[12/06 23:38:40   5696s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2850.36 (MB), peak = 3136.18 (MB)
[12/06 23:38:40   5696s] #Merging special wires using 4 threads...
[12/06 23:38:41   5698s] #
[12/06 23:38:41   5698s] #Finished routing data preparation on Fri Dec  6 23:38:41 2019
[12/06 23:38:41   5698s] #
[12/06 23:38:41   5698s] #Cpu time = 00:00:09
[12/06 23:38:41   5698s] #Elapsed time = 00:00:07
[12/06 23:38:41   5698s] #Increased memory = 20.70 (MB)
[12/06 23:38:41   5698s] #Total memory = 2854.54 (MB)
[12/06 23:38:41   5698s] #Peak memory = 3136.18 (MB)
[12/06 23:38:41   5698s] #
[12/06 23:38:41   5698s] #
[12/06 23:38:41   5698s] #Start global routing on Fri Dec  6 23:38:41 2019
[12/06 23:38:41   5698s] #
[12/06 23:38:41   5698s] #WARNING (NRGR-22) Design is already detail routed.
[12/06 23:38:42   5700s] ### route signature (127) = 1455258164
[12/06 23:38:42   5700s] ### violation signature (121) = 1905142130
[12/06 23:38:44   5703s] ### route signature (130) =  371488471
[12/06 23:38:44   5703s] ### violation signature (124) = 1905142130
[12/06 23:38:45   5704s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 23:38:45   5704s] #Cpu time = 00:00:14
[12/06 23:38:45   5704s] #Elapsed time = 00:00:10
[12/06 23:38:45   5704s] #Increased memory = 20.80 (MB)
[12/06 23:38:45   5704s] #Total memory = 2854.64 (MB)
[12/06 23:38:45   5704s] #Peak memory = 3136.18 (MB)
[12/06 23:38:45   5704s] #Using multithreading with 4 threads.
[12/06 23:38:46   5706s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:38:46   5706s] #
[12/06 23:38:46   5706s] #Start Detail Routing..
[12/06 23:38:47   5706s] #start initial detail routing ...
[12/06 23:38:48   5707s] ### For initial detail routing, marked 81776 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[12/06 23:38:48   5707s] #   Improving pin accessing ...
[12/06 23:38:48   5707s] #    elapsed time = 00:00:01, memory = 2875.29 (MB)
[12/06 23:38:48   5707s] #   Improving pin accessing ...
[12/06 23:38:48   5707s] #    elapsed time = 00:00:01, memory = 2875.40 (MB)
[12/06 23:38:48   5707s] #   Improving pin accessing ...
[12/06 23:38:48   5707s] #    elapsed time = 00:00:01, memory = 2875.52 (MB)
[12/06 23:38:48   5707s] #   Improving pin accessing ...
[12/06 23:38:48   5707s] #    elapsed time = 00:00:01, memory = 2875.52 (MB)
[12/06 23:38:48   5708s] #   Improving pin accessing ...
[12/06 23:38:48   5708s] #    elapsed time = 00:00:01, memory = 2875.52 (MB)
[12/06 23:38:48   5708s] #   Improving pin accessing ...
[12/06 23:38:48   5708s] #    elapsed time = 00:00:01, memory = 2875.64 (MB)
[12/06 23:38:48   5708s] #   Improving pin accessing ...
[12/06 23:38:48   5708s] #    elapsed time = 00:00:01, memory = 2875.77 (MB)
[12/06 23:38:48   5708s] #   Improving pin accessing ...
[12/06 23:38:48   5708s] #    elapsed time = 00:00:01, memory = 2875.77 (MB)
[12/06 23:38:48   5708s] #   Improving pin accessing ...
[12/06 23:38:48   5708s] #    elapsed time = 00:00:01, memory = 2875.78 (MB)
[12/06 23:38:48   5708s] #   Improving pin accessing ...
[12/06 23:38:48   5708s] #    elapsed time = 00:00:01, memory = 2875.73 (MB)
[12/06 23:38:49   5709s] #   number of violations = 0
[12/06 23:38:49   5709s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2875.84 (MB), peak = 3136.18 (MB)
[12/06 23:38:49   5710s] #start 1st optimization iteration ...
[12/06 23:38:50   5713s] #   number of violations = 0
[12/06 23:38:50   5713s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2884.07 (MB), peak = 3136.18 (MB)
[12/06 23:38:50   5714s] #Complete Detail Routing.
[12/06 23:38:50   5714s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:38:50   5714s] #Total wire length = 6382741 um.
[12/06 23:38:50   5714s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:38:50   5714s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:38:50   5714s] #Total number of vias = 916291
[12/06 23:38:50   5714s] #Up-Via Summary (total 916291):
[12/06 23:38:50   5714s] #           
[12/06 23:38:50   5714s] #-----------------------
[12/06 23:38:50   5714s] # M1             324345
[12/06 23:38:50   5714s] # M2             304718
[12/06 23:38:50   5714s] # M3             129915
[12/06 23:38:50   5714s] # M4              62707
[12/06 23:38:50   5714s] # M5              51020
[12/06 23:38:50   5714s] # M6              21412
[12/06 23:38:50   5714s] # M7              20738
[12/06 23:38:50   5714s] # M8               1436
[12/06 23:38:50   5714s] #-----------------------
[12/06 23:38:50   5714s] #                916291 
[12/06 23:38:50   5714s] #
[12/06 23:38:50   5714s] #Total number of DRC violations = 0
[12/06 23:38:51   5716s] ### route signature (135) =  371488471
[12/06 23:38:51   5716s] ### violation signature (129) = 1905142130
[12/06 23:38:51   5716s] #Cpu time = 00:00:12
[12/06 23:38:51   5716s] #Elapsed time = 00:00:06
[12/06 23:38:51   5716s] #Increased memory = 16.02 (MB)
[12/06 23:38:51   5716s] #Total memory = 2870.66 (MB)
[12/06 23:38:51   5716s] #Peak memory = 3136.18 (MB)
[12/06 23:38:51   5717s] #
[12/06 23:38:51   5717s] #start routing for process antenna violation fix ...
[12/06 23:38:52   5718s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:38:52   5719s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2875.57 (MB), peak = 3136.18 (MB)
[12/06 23:38:52   5719s] #
[12/06 23:38:52   5719s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:38:52   5719s] #Total wire length = 6382741 um.
[12/06 23:38:52   5719s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:38:52   5719s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:38:52   5719s] #Total number of vias = 916291
[12/06 23:38:52   5719s] #Up-Via Summary (total 916291):
[12/06 23:38:52   5719s] #           
[12/06 23:38:52   5719s] #-----------------------
[12/06 23:38:52   5719s] # M1             324345
[12/06 23:38:52   5719s] # M2             304718
[12/06 23:38:52   5719s] # M3             129915
[12/06 23:38:52   5719s] # M4              62707
[12/06 23:38:52   5719s] # M5              51020
[12/06 23:38:52   5719s] # M6              21412
[12/06 23:38:52   5719s] # M7              20738
[12/06 23:38:52   5719s] # M8               1436
[12/06 23:38:52   5719s] #-----------------------
[12/06 23:38:52   5719s] #                916291 
[12/06 23:38:52   5719s] #
[12/06 23:38:52   5719s] #Total number of DRC violations = 0
[12/06 23:38:52   5719s] #Total number of net violated process antenna rule = 0
[12/06 23:38:52   5719s] #
[12/06 23:38:53   5721s] ### route signature (138) =  371488471
[12/06 23:38:53   5721s] ### violation signature (132) = 1905142130
[12/06 23:38:54   5724s] #
[12/06 23:38:54   5724s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:38:54   5724s] #Total wire length = 6382741 um.
[12/06 23:38:54   5724s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M2 = 726762 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M3 = 1602144 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M4 = 554580 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M5 = 1485526 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M6 = 751075 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M8 = 977375 um.
[12/06 23:38:54   5724s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:38:54   5724s] #Total number of vias = 916291
[12/06 23:38:54   5724s] #Up-Via Summary (total 916291):
[12/06 23:38:54   5724s] #           
[12/06 23:38:54   5724s] #-----------------------
[12/06 23:38:54   5724s] # M1             324345
[12/06 23:38:54   5724s] # M2             304718
[12/06 23:38:54   5724s] # M3             129915
[12/06 23:38:54   5724s] # M4              62707
[12/06 23:38:54   5724s] # M5              51020
[12/06 23:38:54   5724s] # M6              21412
[12/06 23:38:54   5724s] # M7              20738
[12/06 23:38:54   5724s] # M8               1436
[12/06 23:38:54   5724s] #-----------------------
[12/06 23:38:54   5724s] #                916291 
[12/06 23:38:54   5724s] #
[12/06 23:38:54   5724s] #Total number of DRC violations = 0
[12/06 23:38:54   5724s] #Total number of net violated process antenna rule = 0
[12/06 23:38:54   5724s] #
[12/06 23:38:55   5728s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:38:55   5729s] #
[12/06 23:38:55   5729s] #Start Post Route wire spreading..
[12/06 23:38:56   5729s] #
[12/06 23:38:56   5729s] #Start data preparation for wire spreading...
[12/06 23:38:56   5729s] #
[12/06 23:38:56   5729s] #Data preparation is done on Fri Dec  6 23:38:56 2019
[12/06 23:38:56   5729s] #
[12/06 23:38:57   5732s] #
[12/06 23:38:57   5732s] #Start Post Route Wire Spread.
[12/06 23:39:06   5752s] #Done with 3476 horizontal wires in 5 hboxes and 344 vertical wires in 5 hboxes.
[12/06 23:39:08   5754s] #Complete Post Route Wire Spread.
[12/06 23:39:08   5754s] #
[12/06 23:39:08   5754s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:39:08   5754s] #Total wire length = 6383179 um.
[12/06 23:39:08   5754s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M2 = 726765 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M3 = 1602297 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M5 = 1485783 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M8 = 977392 um.
[12/06 23:39:08   5754s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:39:08   5754s] #Total number of vias = 916291
[12/06 23:39:08   5754s] #Up-Via Summary (total 916291):
[12/06 23:39:08   5754s] #           
[12/06 23:39:08   5754s] #-----------------------
[12/06 23:39:08   5754s] # M1             324345
[12/06 23:39:08   5754s] # M2             304718
[12/06 23:39:08   5754s] # M3             129915
[12/06 23:39:08   5754s] # M4              62707
[12/06 23:39:08   5754s] # M5              51020
[12/06 23:39:08   5754s] # M6              21412
[12/06 23:39:08   5754s] # M7              20738
[12/06 23:39:08   5754s] # M8               1436
[12/06 23:39:08   5754s] #-----------------------
[12/06 23:39:08   5754s] #                916291 
[12/06 23:39:08   5754s] #
[12/06 23:39:08   5756s] ### route signature (142) = 2036316320
[12/06 23:39:08   5756s] ### violation signature (136) = 1905142130
[12/06 23:39:09   5759s] #   number of violations = 0
[12/06 23:39:09   5759s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 3205.02 (MB), peak = 3223.02 (MB)
[12/06 23:39:09   5759s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:39:09   5759s] #Total number of DRC violations = 0
[12/06 23:39:09   5759s] #Total number of net violated process antenna rule = 0
[12/06 23:39:09   5759s] #Post Route wire spread is done.
[12/06 23:39:10   5760s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:39:10   5760s] #Total wire length = 6383179 um.
[12/06 23:39:10   5760s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M2 = 726765 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M3 = 1602297 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M5 = 1485783 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M8 = 977392 um.
[12/06 23:39:10   5760s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:39:10   5760s] #Total number of vias = 916291
[12/06 23:39:10   5760s] #Up-Via Summary (total 916291):
[12/06 23:39:10   5760s] #           
[12/06 23:39:10   5760s] #-----------------------
[12/06 23:39:10   5760s] # M1             324345
[12/06 23:39:10   5760s] # M2             304718
[12/06 23:39:10   5760s] # M3             129915
[12/06 23:39:10   5760s] # M4              62707
[12/06 23:39:10   5760s] # M5              51020
[12/06 23:39:10   5760s] # M6              21412
[12/06 23:39:10   5760s] # M7              20738
[12/06 23:39:10   5760s] # M8               1436
[12/06 23:39:10   5760s] #-----------------------
[12/06 23:39:10   5760s] #                916291 
[12/06 23:39:10   5760s] #
[12/06 23:39:10   5762s] ### route signature (144) = 2036316320
[12/06 23:39:10   5762s] ### violation signature (138) = 1905142130
[12/06 23:39:10   5762s] #detailRoute Statistics:
[12/06 23:39:10   5762s] #Cpu time = 00:00:58
[12/06 23:39:10   5762s] #Elapsed time = 00:00:25
[12/06 23:39:10   5762s] #Increased memory = 17.24 (MB)
[12/06 23:39:10   5762s] #Total memory = 2871.88 (MB)
[12/06 23:39:10   5762s] #Peak memory = 3223.02 (MB)
[12/06 23:39:11   5763s] ### export route signature (145) = 2036316320
[12/06 23:39:14   5768s] #
[12/06 23:39:14   5768s] #globalDetailRoute statistics:
[12/06 23:39:14   5768s] #Cpu time = 00:01:30
[12/06 23:39:14   5768s] #Elapsed time = 00:00:47
[12/06 23:39:14   5768s] #Increased memory = -280.19 (MB)
[12/06 23:39:14   5768s] #Total memory = 2561.16 (MB)
[12/06 23:39:14   5768s] #Peak memory = 3223.02 (MB)
[12/06 23:39:14   5768s] #Number of warnings = 39
[12/06 23:39:14   5768s] #Total number of warnings = 167
[12/06 23:39:14   5768s] #Number of fails = 0
[12/06 23:39:14   5768s] #Total number of fails = 0
[12/06 23:39:14   5768s] #Complete globalDetailRoute on Fri Dec  6 23:39:14 2019
[12/06 23:39:14   5768s] #
[12/06 23:39:15   5769s] ### 
[12/06 23:39:15   5769s] ###   Scalability Statistics
[12/06 23:39:15   5769s] ### 
[12/06 23:39:15   5769s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:39:15   5769s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 23:39:15   5769s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:39:15   5769s] ###   Pre Callback                  |        00:00:02|        00:00:02|             1.0|
[12/06 23:39:15   5769s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 23:39:15   5769s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:39:15   5769s] ###   DB Import                     |        00:00:09|        00:00:05|             1.7|
[12/06 23:39:15   5769s] ###   DB Export                     |        00:00:06|        00:00:03|             2.0|
[12/06 23:39:15   5769s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:39:15   5769s] ###   Data Preparation              |        00:00:07|        00:00:05|             1.3|
[12/06 23:39:15   5769s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/06 23:39:15   5769s] ###   Detail Routing                |        00:00:11|        00:00:05|             2.1|
[12/06 23:39:15   5769s] ###   Antenna Fixing                |        00:00:08|        00:00:03|             2.9|
[12/06 23:39:15   5769s] ###   Entire Command                |        00:01:30|        00:00:47|             1.9|
[12/06 23:39:15   5769s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:39:15   5769s] ### 
[12/06 23:39:15   5769s] #% End globalDetailRoute (date=12/06 23:39:15, total cpu=0:01:30, real=0:00:47.0, peak res=3223.0M, current mem=2561.4M)
[12/06 23:39:15   5769s] <CMD> verify_drc -limit 100000
[12/06 23:39:15   5769s] #-limit 100000                           # int, default=100000, user setting
[12/06 23:39:15   5769s]  *** Starting Verify DRC (MEM: 3524.5) ***
[12/06 23:39:15   5769s] 
[12/06 23:39:15   5769s]   VERIFY DRC ...... Starting Verification
[12/06 23:39:15   5769s]   VERIFY DRC ...... Initializing
[12/06 23:39:15   5769s]   VERIFY DRC ...... Deleting Existing Violations
[12/06 23:39:15   5769s]   VERIFY DRC ...... Creating Sub-Areas
[12/06 23:39:15   5769s]   VERIFY DRC ...... Using new threading
[12/06 23:39:15   5770s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 136.800 136.800} 1 of 121  Thread : 0
[12/06 23:39:15   5770s]  VERIFY DRC ...... Sub-Area: {273.600 0.000 410.400 136.800} 3 of 121  Thread : 3
[12/06 23:39:15   5770s]  VERIFY DRC ...... Sub-Area: {820.800 0.000 957.600 136.800} 7 of 121  Thread : 2
[12/06 23:39:15   5770s]  VERIFY DRC ...... Sub-Area: {547.200 0.000 684.000 136.800} 5 of 121  Thread : 1
[12/06 23:39:15   5771s]  VERIFY DRC ...... Sub-Area: {1094.400 0.000 1231.200 136.800} 9 of 121  Thread : 0
[12/06 23:39:15   5771s]  VERIFY DRC ...... Sub-Area: {1368.000 0.000 1499.840 136.800} 11 of 121  Thread : 2
[12/06 23:39:15   5771s]  VERIFY DRC ...... Sub-Area: {136.800 0.000 273.600 136.800} 2 of 121  Thread : 3
[12/06 23:39:15   5772s]  VERIFY DRC ...... Sub-Area: {410.400 0.000 547.200 136.800} 4 of 121  Thread : 1
[12/06 23:39:16   5772s]  VERIFY DRC ...... Sub-Area: {684.000 0.000 820.800 136.800} 6 of 121  Thread : 0
[12/06 23:39:16   5772s]  VERIFY DRC ...... Sub-Area: {957.600 0.000 1094.400 136.800} 8 of 121  Thread : 2
[12/06 23:39:16   5772s]  VERIFY DRC ...... Sub-Area: {1231.200 0.000 1368.000 136.800} 10 of 121  Thread : 3
[12/06 23:39:16   5773s]  VERIFY DRC ...... Sub-Area: {0.000 136.800 136.800 273.600} 12 of 121  Thread : 1
[12/06 23:39:16   5773s]  VERIFY DRC ...... Sub-Area: {547.200 136.800 684.000 273.600} 16 of 121  Thread : 2
[12/06 23:39:16   5774s]  VERIFY DRC ...... Sub-Area: {273.600 136.800 410.400 273.600} 14 of 121  Thread : 0
[12/06 23:39:16   5774s]  VERIFY DRC ...... Sub-Area: {820.800 136.800 957.600 273.600} 18 of 121  Thread : 3
[12/06 23:39:16   5774s]  VERIFY DRC ...... Sub-Area: {1094.400 136.800 1231.200 273.600} 20 of 121  Thread : 1
[12/06 23:39:16   5774s]  VERIFY DRC ...... Sub-Area: {1368.000 136.800 1499.840 273.600} 22 of 121  Thread : 2
[12/06 23:39:16   5775s]  VERIFY DRC ...... Sub-Area: {410.400 136.800 547.200 273.600} 15 of 121  Thread : 3
[12/06 23:39:16   5775s]  VERIFY DRC ...... Sub-Area: {136.800 136.800 273.600 273.600} 13 of 121  Thread : 0
[12/06 23:39:16   5775s]  VERIFY DRC ...... Sub-Area: {684.000 136.800 820.800 273.600} 17 of 121  Thread : 1
[12/06 23:39:17   5776s]  VERIFY DRC ...... Sub-Area: {957.600 136.800 1094.400 273.600} 19 of 121  Thread : 2
[12/06 23:39:17   5776s]  VERIFY DRC ...... Sub-Area: {1231.200 136.800 1368.000 273.600} 21 of 121  Thread : 3
[12/06 23:39:17   5777s]  VERIFY DRC ...... Sub-Area: {0.000 273.600 136.800 410.400} 23 of 121  Thread : 0
[12/06 23:39:17   5777s]  VERIFY DRC ...... Sub-Area: {273.600 273.600 410.400 410.400} 25 of 121  Thread : 1
[12/06 23:39:17   5777s]  VERIFY DRC ...... Sub-Area: {547.200 273.600 684.000 410.400} 27 of 121  Thread : 2
[12/06 23:39:17   5778s]  VERIFY DRC ...... Sub-Area: {820.800 273.600 957.600 410.400} 29 of 121  Thread : 3
[12/06 23:39:17   5778s]  VERIFY DRC ...... Sub-Area: {1094.400 273.600 1231.200 410.400} 31 of 121  Thread : 0
[12/06 23:39:17   5779s]  VERIFY DRC ...... Sub-Area: {136.800 273.600 273.600 410.400} 24 of 121  Thread : 1
[12/06 23:39:17   5779s]  VERIFY DRC ...... Sub-Area: {410.400 273.600 547.200 410.400} 26 of 121  Thread : 2
[12/06 23:39:17   5779s]  VERIFY DRC ...... Sub-Area: {684.000 273.600 820.800 410.400} 28 of 121  Thread : 3
[12/06 23:39:17   5780s]  VERIFY DRC ...... Sub-Area: {957.600 273.600 1094.400 410.400} 30 of 121  Thread : 0
[12/06 23:39:18   5780s]  VERIFY DRC ...... Sub-Area: {1231.200 273.600 1368.000 410.400} 32 of 121  Thread : 1
[12/06 23:39:18   5780s]  VERIFY DRC ...... Sub-Area: {0.000 410.400 136.800 547.200} 34 of 121  Thread : 2
[12/06 23:39:18   5781s]  VERIFY DRC ...... Sub-Area: {547.200 410.400 684.000 547.200} 38 of 121  Thread : 0
[12/06 23:39:18   5781s]  VERIFY DRC ...... Sub-Area: {273.600 410.400 410.400 547.200} 36 of 121  Thread : 3
[12/06 23:39:18   5781s]  VERIFY DRC ...... Sub-Area: {1368.000 273.600 1499.840 410.400} 33 of 121  Thread : 1
[12/06 23:39:18   5782s]  VERIFY DRC ...... Sub-Area: {820.800 410.400 957.600 547.200} 40 of 121  Thread : 2
[12/06 23:39:18   5782s]  VERIFY DRC ...... Sub-Area: {1094.400 410.400 1231.200 547.200} 42 of 121  Thread : 0
[12/06 23:39:18   5782s]  VERIFY DRC ...... Sub-Area: {136.800 410.400 273.600 547.200} 35 of 121  Thread : 3
[12/06 23:39:18   5783s]  VERIFY DRC ...... Sub-Area: {410.400 410.400 547.200 547.200} 37 of 121  Thread : 1
[12/06 23:39:18   5783s]  VERIFY DRC ...... Sub-Area: {684.000 410.400 820.800 547.200} 39 of 121  Thread : 2
[12/06 23:39:19   5784s]  VERIFY DRC ...... Sub-Area: {957.600 410.400 1094.400 547.200} 41 of 121  Thread : 0
[12/06 23:39:19   5784s]  VERIFY DRC ...... Sub-Area: {1231.200 410.400 1368.000 547.200} 43 of 121  Thread : 3
[12/06 23:39:19   5784s]  VERIFY DRC ...... Sub-Area: {0.000 547.200 136.800 684.000} 45 of 121  Thread : 1
[12/06 23:39:19   5785s]  VERIFY DRC ...... Sub-Area: {1368.000 410.400 1499.840 547.200} 44 of 121  Thread : 3
[12/06 23:39:19   5785s]  VERIFY DRC ...... Sub-Area: {273.600 547.200 410.400 684.000} 47 of 121  Thread : 2
[12/06 23:39:19   5786s]  VERIFY DRC ...... Sub-Area: {547.200 547.200 684.000 684.000} 49 of 121  Thread : 0
[12/06 23:39:19   5786s]  VERIFY DRC ...... Sub-Area: {820.800 547.200 957.600 684.000} 51 of 121  Thread : 1
[12/06 23:39:19   5787s]  VERIFY DRC ...... Sub-Area: {1094.400 547.200 1231.200 684.000} 53 of 121  Thread : 3
[12/06 23:39:19   5787s]  VERIFY DRC ...... Sub-Area: {410.400 547.200 547.200 684.000} 48 of 121  Thread : 0
[12/06 23:39:19   5787s]  VERIFY DRC ...... Sub-Area: {136.800 547.200 273.600 684.000} 46 of 121  Thread : 2
[12/06 23:39:19   5787s]  VERIFY DRC ...... Sub-Area: {684.000 547.200 820.800 684.000} 50 of 121  Thread : 1
[12/06 23:39:20   5788s]  VERIFY DRC ...... Sub-Area: {957.600 547.200 1094.400 684.000} 52 of 121  Thread : 3
[12/06 23:39:20   5788s]  VERIFY DRC ...... Sub-Area: {0.000 684.000 136.800 820.800} 56 of 121  Thread : 2
[12/06 23:39:20   5788s]  VERIFY DRC ...... Sub-Area: {1231.200 547.200 1368.000 684.000} 54 of 121  Thread : 0
[12/06 23:39:20   5789s]  VERIFY DRC ...... Sub-Area: {273.600 684.000 410.400 820.800} 58 of 121  Thread : 1
[12/06 23:39:20   5789s]  VERIFY DRC ...... Sub-Area: {1368.000 547.200 1499.840 684.000} 55 of 121  Thread : 0
[12/06 23:39:20   5790s]  VERIFY DRC ...... Sub-Area: {547.200 684.000 684.000 820.800} 60 of 121  Thread : 3
[12/06 23:39:20   5790s]  VERIFY DRC ...... Sub-Area: {820.800 684.000 957.600 820.800} 62 of 121  Thread : 2
[12/06 23:39:20   5791s]  VERIFY DRC ...... Sub-Area: {136.800 684.000 273.600 820.800} 57 of 121  Thread : 1
[12/06 23:39:20   5791s]  VERIFY DRC ...... Sub-Area: {1094.400 684.000 1231.200 820.800} 64 of 121  Thread : 0
[12/06 23:39:20   5791s]  VERIFY DRC ...... Sub-Area: {410.400 684.000 547.200 820.800} 59 of 121  Thread : 3
[12/06 23:39:20   5791s]  VERIFY DRC ...... Sub-Area: {684.000 684.000 820.800 820.800} 61 of 121  Thread : 2
[12/06 23:39:20   5792s]  VERIFY DRC ...... Sub-Area: {1368.000 684.000 1499.840 820.800} 66 of 121  Thread : 1
[12/06 23:39:21   5792s]  VERIFY DRC ...... Sub-Area: {957.600 684.000 1094.400 820.800} 63 of 121  Thread : 0
[12/06 23:39:21   5793s]  VERIFY DRC ...... Sub-Area: {136.800 820.800 273.600 957.600} 68 of 121  Thread : 3
[12/06 23:39:21   5793s]  VERIFY DRC ...... Sub-Area: {410.400 820.800 547.200 957.600} 70 of 121  Thread : 2
[12/06 23:39:21   5793s]  VERIFY DRC ...... Sub-Area: {1231.200 684.000 1368.000 820.800} 65 of 121  Thread : 1
[12/06 23:39:21   5794s]  VERIFY DRC ...... Sub-Area: {0.000 820.800 136.800 957.600} 67 of 121  Thread : 3
[12/06 23:39:21   5794s]  VERIFY DRC ...... Sub-Area: {684.000 820.800 820.800 957.600} 72 of 121  Thread : 0
[12/06 23:39:21   5794s]  VERIFY DRC ...... Sub-Area: {273.600 820.800 410.400 957.600} 69 of 121  Thread : 2
[12/06 23:39:21   5795s]  VERIFY DRC ...... Sub-Area: {957.600 820.800 1094.400 957.600} 74 of 121  Thread : 1
[12/06 23:39:21   5795s]  VERIFY DRC ...... Sub-Area: {547.200 820.800 684.000 957.600} 71 of 121  Thread : 0
[12/06 23:39:21   5795s]  VERIFY DRC ...... Sub-Area: {1231.200 820.800 1368.000 957.600} 76 of 121  Thread : 3
[12/06 23:39:21   5796s]  VERIFY DRC ...... Sub-Area: {0.000 957.600 136.800 1094.400} 78 of 121  Thread : 2
[12/06 23:39:22   5796s]  VERIFY DRC ...... Sub-Area: {820.800 820.800 957.600 957.600} 73 of 121  Thread : 1
[12/06 23:39:22   5796s]  VERIFY DRC ...... Sub-Area: {1368.000 820.800 1499.840 957.600} 77 of 121  Thread : 2
[12/06 23:39:22   5797s]  VERIFY DRC ...... Sub-Area: {273.600 957.600 410.400 1094.400} 80 of 121  Thread : 0
[12/06 23:39:22   5797s]  VERIFY DRC ...... Sub-Area: {1094.400 820.800 1231.200 957.600} 75 of 121  Thread : 3
[12/06 23:39:22   5798s]  VERIFY DRC ...... Sub-Area: {547.200 957.600 684.000 1094.400} 82 of 121  Thread : 1
[12/06 23:39:22   5798s]  VERIFY DRC ...... Sub-Area: {136.800 957.600 273.600 1094.400} 79 of 121  Thread : 0
[12/06 23:39:22   5798s]  VERIFY DRC ...... Sub-Area: {820.800 957.600 957.600 1094.400} 84 of 121  Thread : 2
[12/06 23:39:22   5798s]  VERIFY DRC ...... Sub-Area: {1094.400 957.600 1231.200 1094.400} 86 of 121  Thread : 3
[12/06 23:39:22   5799s]  VERIFY DRC ...... Sub-Area: {1368.000 957.600 1499.840 1094.400} 88 of 121  Thread : 0
[12/06 23:39:22   5799s]  VERIFY DRC ...... Sub-Area: {410.400 957.600 547.200 1094.400} 81 of 121  Thread : 1
[12/06 23:39:22   5800s]  VERIFY DRC ...... Sub-Area: {684.000 957.600 820.800 1094.400} 83 of 121  Thread : 2
[12/06 23:39:23   5800s]  VERIFY DRC ...... Sub-Area: {957.600 957.600 1094.400 1094.400} 85 of 121  Thread : 3
[12/06 23:39:23   5800s]  VERIFY DRC ...... Sub-Area: {1231.200 957.600 1368.000 1094.400} 87 of 121  Thread : 0
[12/06 23:39:23   5800s]  VERIFY DRC ...... Sub-Area: {0.000 1094.400 136.800 1231.200} 89 of 121  Thread : 1
[12/06 23:39:23   5801s]  VERIFY DRC ...... Sub-Area: {547.200 1094.400 684.000 1231.200} 93 of 121  Thread : 3
[12/06 23:39:23   5801s]  VERIFY DRC ...... Sub-Area: {273.600 1094.400 410.400 1231.200} 91 of 121  Thread : 2
[12/06 23:39:23   5802s]  VERIFY DRC ...... Sub-Area: {820.800 1094.400 957.600 1231.200} 95 of 121  Thread : 0
[12/06 23:39:23   5802s]  VERIFY DRC ...... Sub-Area: {1094.400 1094.400 1231.200 1231.200} 97 of 121  Thread : 1
[12/06 23:39:23   5802s]  VERIFY DRC ...... Sub-Area: {1368.000 1094.400 1499.840 1231.200} 99 of 121  Thread : 3
[12/06 23:39:23   5803s]  VERIFY DRC ...... Sub-Area: {136.800 1094.400 273.600 1231.200} 90 of 121  Thread : 2
[12/06 23:39:23   5803s]  VERIFY DRC ...... Sub-Area: {410.400 1094.400 547.200 1231.200} 92 of 121  Thread : 0
[12/06 23:39:23   5803s]  VERIFY DRC ...... Sub-Area: {684.000 1094.400 820.800 1231.200} 94 of 121  Thread : 1
[12/06 23:39:23   5804s]  VERIFY DRC ...... Sub-Area: {957.600 1094.400 1094.400 1231.200} 96 of 121  Thread : 3
[12/06 23:39:24   5804s]  VERIFY DRC ...... Sub-Area: {1231.200 1094.400 1368.000 1231.200} 98 of 121  Thread : 2
[12/06 23:39:24   5804s]  VERIFY DRC ...... Sub-Area: {0.000 1231.200 136.800 1368.000} 100 of 121  Thread : 0
[12/06 23:39:24   5805s]  VERIFY DRC ...... Sub-Area: {273.600 1231.200 410.400 1368.000} 102 of 121  Thread : 1
[12/06 23:39:24   5805s]  VERIFY DRC ...... Sub-Area: {547.200 1231.200 684.000 1368.000} 104 of 121  Thread : 3
[12/06 23:39:24   5806s]  VERIFY DRC ...... Sub-Area: {1094.400 1231.200 1231.200 1368.000} 108 of 121  Thread : 0
[12/06 23:39:24   5806s]  VERIFY DRC ...... Sub-Area: {820.800 1231.200 957.600 1368.000} 106 of 121  Thread : 2
[12/06 23:39:24   5806s]  VERIFY DRC ...... Sub-Area: {136.800 1231.200 273.600 1368.000} 101 of 121  Thread : 1
[12/06 23:39:24   5806s]  VERIFY DRC ...... Sub-Area: {410.400 1231.200 547.200 1368.000} 103 of 121  Thread : 3
[12/06 23:39:24   5807s]  VERIFY DRC ...... Sub-Area: {1231.200 1231.200 1368.000 1368.000} 109 of 121  Thread : 0
[12/06 23:39:24   5807s]  VERIFY DRC ...... Sub-Area: {0.000 1368.000 136.800 1499.840} 111 of 121  Thread : 3
[12/06 23:39:24   5807s]  VERIFY DRC ...... Sub-Area: {684.000 1231.200 820.800 1368.000} 105 of 121  Thread : 2
[12/06 23:39:24   5807s]  VERIFY DRC ...... Sub-Area: {957.600 1231.200 1094.400 1368.000} 107 of 121  Thread : 1
[12/06 23:39:25   5808s]  VERIFY DRC ...... Sub-Area: {1368.000 1231.200 1499.840 1368.000} 110 of 121  Thread : 0
[12/06 23:39:25   5808s]  VERIFY DRC ...... Sub-Area: {410.400 1368.000 547.200 1499.840} 114 of 121  Thread : 2
[12/06 23:39:25   5808s]  VERIFY DRC ...... Sub-Area: {136.800 1368.000 273.600 1499.840} 112 of 121  Thread : 3
[12/06 23:39:25   5809s]  VERIFY DRC ...... Sub-Area: {684.000 1368.000 820.800 1499.840} 116 of 121  Thread : 1
[12/06 23:39:25   5809s]  VERIFY DRC ...... Sub-Area: {957.600 1368.000 1094.400 1499.840} 118 of 121  Thread : 0
[12/06 23:39:25   5809s]  VERIFY DRC ...... Sub-Area: {273.600 1368.000 410.400 1499.840} 113 of 121  Thread : 3
[12/06 23:39:25   5809s]  VERIFY DRC ...... Sub-Area: {1231.200 1368.000 1368.000 1499.840} 120 of 121  Thread : 2
[12/06 23:39:25   5810s]  VERIFY DRC ...... Sub-Area: {547.200 1368.000 684.000 1499.840} 115 of 121  Thread : 1
[12/06 23:39:25   5810s]  VERIFY DRC ...... Thread : 1 finished.
[12/06 23:39:25   5810s]  VERIFY DRC ...... Sub-Area: {820.800 1368.000 957.600 1499.840} 117 of 121  Thread : 0
[12/06 23:39:25   5810s]  VERIFY DRC ...... Thread : 0 finished.
[12/06 23:39:25   5810s]  VERIFY DRC ...... Sub-Area: {1368.000 1368.000 1499.840 1499.840} 121 of 121  Thread : 3
[12/06 23:39:25   5810s]  VERIFY DRC ...... Thread : 3 finished.
[12/06 23:39:25   5810s]  VERIFY DRC ...... Sub-Area: {1094.400 1368.000 1231.200 1499.840} 119 of 121  Thread : 2
[12/06 23:39:25   5810s]  VERIFY DRC ...... Thread : 2 finished.
[12/06 23:39:25   5810s] 
[12/06 23:39:25   5810s]   Verification Complete : 0 Viols.
[12/06 23:39:25   5810s] 
[12/06 23:39:25   5810s]  *** End Verify DRC (CPU: 0:00:41.0  ELAPSED TIME: 10.00  MEM: 0.0M) ***
[12/06 23:39:25   5810s] 
[12/06 23:39:25   5810s] <CMD> ecoRoute -fix_drc
[12/06 23:39:25   5810s] #% Begin detailRoute (date=12/06 23:39:25, mem=2768.4M)
[12/06 23:39:25   5810s] 
[12/06 23:39:25   5810s] detailRoute -fix_drc
[12/06 23:39:25   5810s] 
[12/06 23:39:25   5810s] #setNanoRouteMode -drouteFixAntenna true
[12/06 23:39:25   5810s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[12/06 23:39:25   5810s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:39:25   5810s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/06 23:39:25   5810s] #setNanoRouteMode -routeWithEco true
[12/06 23:39:25   5810s] #Start detailRoute on Fri Dec  6 23:39:25 2019
[12/06 23:39:25   5810s] #
[12/06 23:39:30   5815s] ### Net info: total nets: 81786
[12/06 23:39:30   5815s] ### Net info: dirty nets: 0
[12/06 23:39:30   5815s] ### Net info: marked as disconnected nets: 0
[12/06 23:39:31   5819s] ### Net info: fully routed nets: 81776
[12/06 23:39:31   5819s] ### Net info: trivial (single pin) nets: 0
[12/06 23:39:31   5819s] ### Net info: unrouted nets: 10
[12/06 23:39:31   5819s] ### Net info: re-extraction nets: 0
[12/06 23:39:31   5819s] ### Net info: ignored nets: 0
[12/06 23:39:31   5819s] ### Net info: skip routing nets: 0
[12/06 23:39:31   5819s] ### import route signature (146) = 1830461839
[12/06 23:39:31   5819s] ### import violation signature (139) = 1905142130
[12/06 23:39:32   5821s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:39:32   5821s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:39:32   5821s] #RTESIG:78da8590b16ac33010863bf7297e940c2e34a9ce92656b4c21ab1b429ad5c8ae124a4554
[12/06 23:39:32   5821s] #       2479e8db37a4430918ebb69ffbeebee316cbe3760f46f59ac42a72dd7484764f0d27aa57
[12/06 23:39:32   5821s] #       a478f94275776dbdbfb2c7c5f26d772835d8b78fa91b8c73bd19be80bbc850c4143e2fe7
[12/06 23:39:32   5821s] #       678cd106449bd2353dfd4d13d7a035bf158a93f3264d7292d74861b4287aefdd34a22a30
[12/06 23:39:32   5821s] #       33263f6f94fa1f4b365c4cf899e49a4ae58cc4a5c2c9b8380b91e0609bf6b06ddb4de619
[12/06 23:39:32   5821s] #       42eaac536805761eac735d6fa2fdc8ac949500bbdd9801ab52ccb81f7e013f63a303
[12/06 23:39:32   5821s] #
[12/06 23:39:32   5821s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[12/06 23:39:32   5821s] #Using multithreading with 4 threads.
[12/06 23:39:32   5821s] #Start routing data preparation on Fri Dec  6 23:39:32 2019
[12/06 23:39:32   5821s] #
[12/06 23:39:33   5821s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:39:33   5821s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:39:33   5821s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:39:33   5821s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:39:33   5821s] #Voltage range [0.000 - 1.320] has 81784 nets.
[12/06 23:39:34   5823s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:39:34   5823s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:39:34   5823s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:39:34   5823s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:39:34   5823s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:39:34   5823s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:39:34   5823s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:39:34   5823s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:39:34   5823s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:39:34   5823s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:39:34   5823s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:39:34   5823s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:39:34   5823s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:39:34   5823s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:39:37   5827s] #Regenerating Ggrids automatically.
[12/06 23:39:37   5827s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:39:37   5827s] #Using automatically generated G-grids.
[12/06 23:39:37   5827s] #Done routing data preparation.
[12/06 23:39:37   5827s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2848.77 (MB), peak = 3223.02 (MB)
[12/06 23:39:38   5828s] #Merging special wires using 4 threads...
[12/06 23:39:40   5830s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:39:40   5830s] #
[12/06 23:39:40   5830s] #Start Detail Routing..
[12/06 23:39:40   5831s] #start fixing drc iteration ...
[12/06 23:39:41   5834s] #   number of violations = 0
[12/06 23:39:41   5834s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2885.15 (MB), peak = 3223.02 (MB)
[12/06 23:39:41   5835s] #Complete Detail Routing.
[12/06 23:39:42   5836s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:39:42   5836s] #Total wire length = 6383179 um.
[12/06 23:39:42   5836s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M2 = 726765 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M3 = 1602297 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M5 = 1485783 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M8 = 977392 um.
[12/06 23:39:42   5836s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:39:42   5836s] #Total number of vias = 916291
[12/06 23:39:42   5836s] #Up-Via Summary (total 916291):
[12/06 23:39:42   5836s] #           
[12/06 23:39:42   5836s] #-----------------------
[12/06 23:39:42   5836s] # M1             324345
[12/06 23:39:42   5836s] # M2             304718
[12/06 23:39:42   5836s] # M3             129915
[12/06 23:39:42   5836s] # M4              62707
[12/06 23:39:42   5836s] # M5              51020
[12/06 23:39:42   5836s] # M6              21412
[12/06 23:39:42   5836s] # M7              20738
[12/06 23:39:42   5836s] # M8               1436
[12/06 23:39:42   5836s] #-----------------------
[12/06 23:39:42   5836s] #                916291 
[12/06 23:39:42   5836s] #
[12/06 23:39:42   5836s] #Total number of DRC violations = 0
[12/06 23:39:42   5837s] ### route signature (149) = 1957694923
[12/06 23:39:42   5837s] ### violation signature (142) = 1905142130
[12/06 23:39:42   5837s] #Cpu time = 00:00:16
[12/06 23:39:42   5837s] #Elapsed time = 00:00:10
[12/06 23:39:42   5837s] #Increased memory = 31.23 (MB)
[12/06 23:39:42   5837s] #Total memory = 2874.82 (MB)
[12/06 23:39:42   5837s] #Peak memory = 3223.02 (MB)
[12/06 23:39:42   5839s] ### export route signature (150) = 1957694923
[12/06 23:39:46   5844s] #
[12/06 23:39:46   5844s] #detailRoute statistics:
[12/06 23:39:46   5844s] #Cpu time = 00:00:34
[12/06 23:39:46   5844s] #Elapsed time = 00:00:20
[12/06 23:39:46   5844s] #Increased memory = -200.94 (MB)
[12/06 23:39:46   5844s] #Total memory = 2567.41 (MB)
[12/06 23:39:46   5844s] #Peak memory = 3223.02 (MB)
[12/06 23:39:46   5844s] #Number of warnings = 7
[12/06 23:39:46   5844s] #Total number of warnings = 174
[12/06 23:39:46   5844s] #Number of fails = 0
[12/06 23:39:46   5844s] #Total number of fails = 0
[12/06 23:39:46   5844s] #Complete detailRoute on Fri Dec  6 23:39:46 2019
[12/06 23:39:46   5844s] #
[12/06 23:39:46   5844s] #% End detailRoute (date=12/06 23:39:46, total cpu=0:00:34.1, real=0:00:21.0, peak res=2866.4M, current mem=2559.7M)
[12/06 23:39:46   5844s] ### 
[12/06 23:39:46   5844s] ###   Scalability Statistics
[12/06 23:39:46   5844s] ### 
[12/06 23:39:46   5844s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:39:46   5844s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[12/06 23:39:46   5844s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:39:46   5844s] ###   Pre Callback                  |        00:00:02|        00:00:02|             1.0|
[12/06 23:39:46   5844s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 23:39:46   5844s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:39:46   5844s] ###   DB Import                     |        00:00:09|        00:00:05|             1.7|
[12/06 23:39:46   5844s] ###   DB Export                     |        00:00:05|        00:00:03|             2.0|
[12/06 23:39:46   5844s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:39:46   5844s] ###   Data Preparation              |        00:00:07|        00:00:05|             1.3|
[12/06 23:39:46   5844s] ###   Detail Routing                |        00:00:09|        00:00:03|             2.5|
[12/06 23:39:46   5844s] ###   Entire Command                |        00:00:34|        00:00:21|             1.6|
[12/06 23:39:46   5844s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:39:46   5844s] ### 
[12/06 23:39:46   5844s] <CMD> saveDesign save/NYQ_fixdrc.enc
[12/06 23:39:46   5844s] #% Begin save design ... (date=12/06 23:39:46, mem=2559.7M)
[12/06 23:39:51   5848s] % Begin Save netlist data ... (date=12/06 23:39:51, mem=2560.4M)
[12/06 23:39:51   5848s] Writing Binary DB to save/NYQ_fixdrc.enc.dat.tmp/NYQ.v.bin in single-threaded mode...
[12/06 23:39:51   5848s] % End Save netlist data ... (date=12/06 23:39:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=2563.0M, current mem=2563.0M)
[12/06 23:39:51   5848s] % Begin Save AAE data ... (date=12/06 23:39:51, mem=2563.0M)
[12/06 23:39:51   5848s] Saving AAE Data ...
[12/06 23:39:51   5849s] % End Save AAE data ... (date=12/06 23:39:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2563.0M, current mem=2563.0M)
[12/06 23:39:54   5851s] % Begin Save clock tree data ... (date=12/06 23:39:54, mem=2563.0M)
[12/06 23:39:54   5851s] % End Save clock tree data ... (date=12/06 23:39:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2563.0M, current mem=2563.0M)
[12/06 23:39:54   5851s] Saving preference file save/NYQ_fixdrc.enc.dat.tmp/gui.pref.tcl ...
[12/06 23:39:55   5851s] Saving mode setting ...
[12/06 23:39:55   5851s] Saving global file ...
[12/06 23:39:55   5851s] Saving symbol-table file in separate thread ...
[12/06 23:39:55   5851s] Saving Drc markers ...
[12/06 23:39:55   5851s] ... No Drc file written since there is no markers found.
[12/06 23:39:56   5851s] % Begin Save routing data ... (date=12/06 23:39:55, mem=2564.9M)
[12/06 23:39:56   5851s] Saving route file ...
[12/06 23:40:07   5855s] *** Completed saveRoute (cpu=0:00:04.4 real=0:00:11.0 mem=3531.6M) ***
[12/06 23:40:07   5855s] % End Save routing data ... (date=12/06 23:40:07, total cpu=0:00:04.5, real=0:00:11.0, peak res=2565.8M, current mem=2565.8M)
[12/06 23:40:07   5855s] Saving floorplan file in separate thread ...
[12/06 23:40:07   5855s] Saving PG Conn file in separate thread ...
[12/06 23:40:07   5855s] Saving placement file in separate thread ...
[12/06 23:40:07   5855s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:40:07   5855s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/06 23:40:07   5856s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3531.6M) ***
[12/06 23:40:08   5857s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 1 : MEM = 0.
[12/06 23:40:08   5857s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:40:08   5857s] Saving property file save/NYQ_fixdrc.enc.dat.tmp/NYQ.prop
[12/06 23:40:09   5857s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:01.0 mem=3531.6M) ***
[12/06 23:40:09   5857s] #Saving pin access info...
[12/06 23:40:09   5857s] #
[12/06 23:40:09   5857s] % Begin Save power constraints data ... (date=12/06 23:40:09, mem=2570.4M)
[12/06 23:40:09   5857s] % End Save power constraints data ... (date=12/06 23:40:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2570.4M, current mem=2570.4M)
[12/06 23:40:09   5857s] Saving CPF database ...
[12/06 23:40:09   5857s] *** End saving CPF database: cpu=0:00:00.04 real=0:00:00.00 ***
[12/06 23:40:09   5857s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/06 23:40:28   5858s] Generated self-contained design NYQ_fixdrc.enc.dat.tmp
[12/06 23:40:31   5858s] #% End save design ... (date=12/06 23:40:31, total cpu=0:00:13.8, real=0:00:45.0, peak res=2570.4M, current mem=2564.7M)
[12/06 23:40:31   5858s] *** Message Summary: 0 warning(s), 0 error(s)
[12/06 23:40:31   5858s] 
[12/06 23:50:39   5951s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire true
[12/06 23:50:51   5953s] <CMD> routeDesign -wireOpt
[12/06 23:50:52   5953s] #% Begin routeDesign (date=12/06 23:50:51, mem=2568.6M)
[12/06 23:50:52   5953s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2568.59 (MB), peak = 3223.02 (MB)
[12/06 23:50:52   5953s] #rc_worst has no qx tech file defined
[12/06 23:50:52   5953s] #No active RC corner or QRC tech file is missing.
[12/06 23:50:52   5953s] #**INFO: setDesignMode -flowEffort standard
[12/06 23:50:52   5953s] #**INFO: mulit-cut via swapping is disabled by user.
[12/06 23:50:52   5953s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/06 23:50:52   5953s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/06 23:50:52   5953s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/06 23:50:52   5954s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3529.6M
[12/06 23:50:52   5954s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3529.6M
[12/06 23:50:52   5954s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3529.6M
[12/06 23:50:52   5954s] Core basic site is unit
[12/06 23:50:52   5954s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.130, REAL:0.132, MEM:3529.6M
[12/06 23:50:52   5954s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.160, REAL:0.167, MEM:3529.6M
[12/06 23:50:52   5954s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.160, REAL:0.167, MEM:3529.6M
[12/06 23:50:52   5954s] 
[12/06 23:50:52   5954s] Begin checking placement ... (start mem=3529.6M, init mem=3529.6M)
[12/06 23:50:53   5955s] *info: Placed = 357132         (Fixed = 1296)
[12/06 23:50:53   5955s] *info: Unplaced = 0           
[12/06 23:50:53   5955s] Placement Density:100.00%(2160191/2160191)
[12/06 23:50:53   5955s] Placement Density (including fixed std cells):100.00%(2165842/2165842)
[12/06 23:50:53   5955s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3529.6M)
[12/06 23:50:53   5955s] #**INFO: auto set of routeWithTimingDriven to false
[12/06 23:50:53   5955s] #**INFO: auto set of routeWithSiDriven to true
[12/06 23:50:53   5955s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/06 23:50:53   5955s] 
[12/06 23:50:53   5955s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/06 23:50:53   5955s] *** Changed status on (0) nets in Clock.
[12/06 23:50:53   5955s] *** End changeUseClockNetStatus (cpu=0:00:00.1, real=0:00:00.0, mem=3529.6M) ***
[12/06 23:50:53   5955s] % Begin detailRoute (date=12/06 23:50:53, mem=2654.6M)
[12/06 23:50:53   5955s] 
[12/06 23:50:53   5955s] detailRoute
[12/06 23:50:53   5955s] 
[12/06 23:50:53   5955s] #setNanoRouteMode -drouteFixAntenna true
[12/06 23:50:53   5955s] #setNanoRouteMode -droutePostRouteSpreadWire "true"
[12/06 23:50:53   5955s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:50:53   5955s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/06 23:50:53   5955s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/06 23:50:53   5955s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/06 23:50:53   5955s] #setNanoRouteMode -routeWithEco true
[12/06 23:50:53   5955s] #Start detailRoute on Fri Dec  6 23:50:53 2019
[12/06 23:50:53   5955s] #
[12/06 23:50:58   5960s] ### Net info: total nets: 81786
[12/06 23:50:58   5960s] ### Net info: dirty nets: 0
[12/06 23:50:58   5960s] ### Net info: marked as disconnected nets: 0
[12/06 23:50:59   5964s] ### Net info: fully routed nets: 81776
[12/06 23:50:59   5964s] ### Net info: trivial (single pin) nets: 0
[12/06 23:50:59   5964s] ### Net info: unrouted nets: 10
[12/06 23:50:59   5964s] ### Net info: re-extraction nets: 0
[12/06 23:50:59   5964s] ### Net info: ignored nets: 0
[12/06 23:50:59   5964s] ### Net info: skip routing nets: 0
[12/06 23:51:00   5964s] ### import route signature (151) = 2048025042
[12/06 23:51:00   5964s] ### import violation signature (143) = 1905142130
[12/06 23:51:00   5966s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:51:00   5966s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:51:00   5966s] #RTESIG:78da85cf3d0b83301006e0cefd154774b0506d2e895fa305575ba4ed2a16e20788421287
[12/06 23:51:00   5966s] #       fefba67615bdf51edef7ce715f790904e300b9af699a5408458909458c7d8c28bb605cd9
[12/06 23:51:00   5966s] #       d5f34a8e8e7bbb3f90a680015d06bc66986a7386594b055a1ad38fede9ef386360413f1a
[12/06 23:51:00   5966s] #       d94ab54a048dc1a85982f79ea6619d4421909f21e069a3ec629da596d5b3992c33528db5
[12/06 23:51:00   5966s] #       faac3aa42282a61ef4562722a740b2e2911745b6dd8b281890ae6fbb1d2778b4f72a8a90
[12/06 23:51:00   5966s] #       03598edb090b19df083b7c0146dd8ab5
[12/06 23:51:00   5966s] #
[12/06 23:51:00   5966s] #Merging special wires using 4 threads...
[12/06 23:51:01   5967s] #Start routing data preparation on Fri Dec  6 23:51:01 2019
[12/06 23:51:01   5967s] #
[12/06 23:51:02   5967s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:51:02   5967s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:51:02   5967s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:51:02   5967s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:51:02   5967s] #Voltage range [0.000 - 1.320] has 81784 nets.
[12/06 23:51:03   5969s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:51:03   5969s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:51:03   5969s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:51:03   5969s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:51:03   5969s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:51:03   5969s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:51:03   5969s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:51:03   5969s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:51:03   5969s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:51:03   5969s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:51:03   5969s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:51:03   5969s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:51:03   5969s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:51:03   5969s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:51:05   5973s] #Regenerating Ggrids automatically.
[12/06 23:51:05   5973s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:51:05   5973s] #Using automatically generated G-grids.
[12/06 23:51:06   5973s] #Done routing data preparation.
[12/06 23:51:06   5973s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2859.66 (MB), peak = 3223.02 (MB)
[12/06 23:51:08   5979s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:51:08   5979s] #
[12/06 23:51:08   5979s] #Start Post Route wire spreading..
[12/06 23:51:08   5979s] #
[12/06 23:51:08   5979s] #Start data preparation for wire spreading...
[12/06 23:51:08   5979s] #
[12/06 23:51:08   5979s] #Data preparation is done on Fri Dec  6 23:51:08 2019
[12/06 23:51:08   5979s] #
[12/06 23:51:10   5982s] #
[12/06 23:51:10   5982s] #Start Post Route Wire Spread.
[12/06 23:51:19   6004s] #Done with 2769 horizontal wires in 5 hboxes and 290 vertical wires in 5 hboxes.
[12/06 23:51:21   6005s] #Complete Post Route Wire Spread.
[12/06 23:51:21   6005s] #
[12/06 23:51:21   6006s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:51:21   6006s] #Total wire length = 6383204 um.
[12/06 23:51:21   6006s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M2 = 726766 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M3 = 1602304 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M5 = 1485800 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M8 = 977394 um.
[12/06 23:51:21   6006s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:51:21   6006s] #Total number of vias = 916291
[12/06 23:51:21   6006s] #Up-Via Summary (total 916291):
[12/06 23:51:21   6006s] #           
[12/06 23:51:21   6006s] #-----------------------
[12/06 23:51:21   6006s] # M1             324345
[12/06 23:51:21   6006s] # M2             304718
[12/06 23:51:21   6006s] # M3             129915
[12/06 23:51:21   6006s] # M4              62707
[12/06 23:51:21   6006s] # M5              51020
[12/06 23:51:21   6006s] # M6              21412
[12/06 23:51:21   6006s] # M7              20738
[12/06 23:51:21   6006s] # M8               1436
[12/06 23:51:21   6006s] #-----------------------
[12/06 23:51:21   6006s] #                916291 
[12/06 23:51:21   6006s] #
[12/06 23:51:22   6008s] ### route signature (155) =  621116374
[12/06 23:51:22   6008s] ### violation signature (147) = 1905142130
[12/06 23:51:23   6011s] #   number of violations = 0
[12/06 23:51:23   6011s] #cpu time = 00:00:32, elapsed time = 00:00:15, memory = 3226.12 (MB), peak = 3239.65 (MB)
[12/06 23:51:23   6011s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:51:23   6011s] #Total number of DRC violations = 0
[12/06 23:51:23   6011s] #Total number of net violated process antenna rule = 0
[12/06 23:51:23   6011s] #Post Route wire spread is done.
[12/06 23:51:23   6012s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:51:23   6012s] #Total wire length = 6383204 um.
[12/06 23:51:23   6012s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M2 = 726766 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M3 = 1602304 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M5 = 1485800 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M8 = 977394 um.
[12/06 23:51:23   6012s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:51:23   6012s] #Total number of vias = 916291
[12/06 23:51:23   6012s] #Up-Via Summary (total 916291):
[12/06 23:51:23   6012s] #           
[12/06 23:51:23   6012s] #-----------------------
[12/06 23:51:23   6012s] # M1             324345
[12/06 23:51:23   6012s] # M2             304718
[12/06 23:51:23   6012s] # M3             129915
[12/06 23:51:23   6012s] # M4              62707
[12/06 23:51:23   6012s] # M5              51020
[12/06 23:51:23   6012s] # M6              21412
[12/06 23:51:23   6012s] # M7              20738
[12/06 23:51:23   6012s] # M8               1436
[12/06 23:51:23   6012s] #-----------------------
[12/06 23:51:23   6012s] #                916291 
[12/06 23:51:23   6012s] #
[12/06 23:51:24   6013s] ### route signature (157) =  621116374
[12/06 23:51:24   6013s] ### violation signature (149) = 1905142130
[12/06 23:51:24   6015s] ### export route signature (158) =  621116374
[12/06 23:51:28   6020s] #
[12/06 23:51:28   6020s] #detailRoute statistics:
[12/06 23:51:28   6020s] #Cpu time = 00:01:05
[12/06 23:51:28   6020s] #Elapsed time = 00:00:34
[12/06 23:51:28   6020s] #Increased memory = -83.98 (MB)
[12/06 23:51:28   6020s] #Total memory = 2570.66 (MB)
[12/06 23:51:28   6020s] #Peak memory = 3239.65 (MB)
[12/06 23:51:28   6020s] #Number of warnings = 6
[12/06 23:51:28   6020s] #Total number of warnings = 180
[12/06 23:51:28   6020s] #Number of fails = 0
[12/06 23:51:28   6020s] #Total number of fails = 0
[12/06 23:51:28   6020s] #Complete detailRoute on Fri Dec  6 23:51:28 2019
[12/06 23:51:28   6020s] #
[12/06 23:51:29   6021s] % End detailRoute (date=12/06 23:51:28, total cpu=0:01:06, real=0:00:36.0, peak res=3239.7M, current mem=3239.7M)
[12/06 23:51:29   6021s] #routeDesign: cpu time = 00:01:08, elapsed time = 00:00:37, memory = 2570.90 (MB), peak = 3239.65 (MB)
[12/06 23:51:29   6021s] 
[12/06 23:51:29   6021s] *** Summary of all messages that are not suppressed in this session:
[12/06 23:51:29   6021s] Severity  ID               Count  Summary                                  
[12/06 23:51:29   6021s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/06 23:51:29   6021s] *** Message Summary: 1 warning(s), 0 error(s)
[12/06 23:51:29   6021s] 
[12/06 23:51:29   6021s] ### 
[12/06 23:51:29   6021s] ###   Scalability Statistics
[12/06 23:51:29   6021s] ### 
[12/06 23:51:29   6021s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:51:29   6021s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/06 23:51:29   6021s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:51:29   6021s] ###   Pre Callback                  |        00:00:02|        00:00:02|             1.0|
[12/06 23:51:29   6021s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 23:51:29   6021s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:51:29   6021s] ###   DB Import                     |        00:00:09|        00:00:05|             1.7|
[12/06 23:51:29   6021s] ###   DB Export                     |        00:00:06|        00:00:03|             1.9|
[12/06 23:51:29   6021s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:51:29   6021s] ###   Data Preparation              |        00:00:07|        00:00:05|             1.3|
[12/06 23:51:29   6021s] ###   Entire Command                |        00:01:08|        00:00:37|             1.8|
[12/06 23:51:29   6021s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:51:29   6021s] ### 
[12/06 23:51:29   6021s] #% End routeDesign (date=12/06 23:51:29, total cpu=0:01:08, real=0:00:37.0, peak res=3239.7M, current mem=2570.9M)
[12/06 23:52:01   6027s] <CMD> verify_drc -limit 100000
[12/06 23:52:01   6027s] #-limit 100000                           # int, default=100000, user setting
[12/06 23:52:01   6027s]  *** Starting Verify DRC (MEM: 3554.3) ***
[12/06 23:52:01   6027s] 
[12/06 23:52:01   6027s]   VERIFY DRC ...... Starting Verification
[12/06 23:52:01   6027s]   VERIFY DRC ...... Initializing
[12/06 23:52:01   6027s]   VERIFY DRC ...... Deleting Existing Violations
[12/06 23:52:01   6027s]   VERIFY DRC ...... Creating Sub-Areas
[12/06 23:52:01   6027s]   VERIFY DRC ...... Using new threading
[12/06 23:52:01   6027s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 136.800 136.800} 1 of 121  Thread : 3
[12/06 23:52:01   6028s]  VERIFY DRC ...... Sub-Area: {273.600 0.000 410.400 136.800} 3 of 121  Thread : 1
[12/06 23:52:01   6028s]  VERIFY DRC ...... Sub-Area: {820.800 0.000 957.600 136.800} 7 of 121  Thread : 2
[12/06 23:52:02   6028s]  VERIFY DRC ...... Sub-Area: {547.200 0.000 684.000 136.800} 5 of 121  Thread : 0
[12/06 23:52:02   6029s]  VERIFY DRC ...... Sub-Area: {1094.400 0.000 1231.200 136.800} 9 of 121  Thread : 3
[12/06 23:52:02   6029s]  VERIFY DRC ...... Sub-Area: {1368.000 0.000 1499.840 136.800} 11 of 121  Thread : 2
[12/06 23:52:02   6029s]  VERIFY DRC ...... Sub-Area: {136.800 0.000 273.600 136.800} 2 of 121  Thread : 1
[12/06 23:52:02   6029s]  VERIFY DRC ...... Sub-Area: {410.400 0.000 547.200 136.800} 4 of 121  Thread : 0
[12/06 23:52:02   6030s]  VERIFY DRC ...... Sub-Area: {957.600 0.000 1094.400 136.800} 8 of 121  Thread : 2
[12/06 23:52:02   6030s]  VERIFY DRC ...... Sub-Area: {684.000 0.000 820.800 136.800} 6 of 121  Thread : 3
[12/06 23:52:02   6030s]  VERIFY DRC ...... Sub-Area: {1231.200 0.000 1368.000 136.800} 10 of 121  Thread : 1
[12/06 23:52:02   6030s]  VERIFY DRC ...... Sub-Area: {0.000 136.800 136.800 273.600} 12 of 121  Thread : 0
[12/06 23:52:02   6031s]  VERIFY DRC ...... Sub-Area: {547.200 136.800 684.000 273.600} 16 of 121  Thread : 3
[12/06 23:52:02   6031s]  VERIFY DRC ...... Sub-Area: {273.600 136.800 410.400 273.600} 14 of 121  Thread : 2
[12/06 23:52:02   6031s]  VERIFY DRC ...... Sub-Area: {820.800 136.800 957.600 273.600} 18 of 121  Thread : 1
[12/06 23:52:02   6032s]  VERIFY DRC ...... Sub-Area: {1094.400 136.800 1231.200 273.600} 20 of 121  Thread : 0
[12/06 23:52:03   6032s]  VERIFY DRC ...... Sub-Area: {1368.000 136.800 1499.840 273.600} 22 of 121  Thread : 3
[12/06 23:52:03   6033s]  VERIFY DRC ...... Sub-Area: {410.400 136.800 547.200 273.600} 15 of 121  Thread : 1
[12/06 23:52:03   6033s]  VERIFY DRC ...... Sub-Area: {136.800 136.800 273.600 273.600} 13 of 121  Thread : 2
[12/06 23:52:03   6033s]  VERIFY DRC ...... Sub-Area: {684.000 136.800 820.800 273.600} 17 of 121  Thread : 0
[12/06 23:52:03   6033s]  VERIFY DRC ...... Sub-Area: {957.600 136.800 1094.400 273.600} 19 of 121  Thread : 3
[12/06 23:52:03   6034s]  VERIFY DRC ...... Sub-Area: {1231.200 136.800 1368.000 273.600} 21 of 121  Thread : 1
[12/06 23:52:03   6034s]  VERIFY DRC ...... Sub-Area: {0.000 273.600 136.800 410.400} 23 of 121  Thread : 2
[12/06 23:52:03   6035s]  VERIFY DRC ...... Sub-Area: {273.600 273.600 410.400 410.400} 25 of 121  Thread : 0
[12/06 23:52:03   6035s]  VERIFY DRC ...... Sub-Area: {547.200 273.600 684.000 410.400} 27 of 121  Thread : 3
[12/06 23:52:03   6035s]  VERIFY DRC ...... Sub-Area: {820.800 273.600 957.600 410.400} 29 of 121  Thread : 1
[12/06 23:52:03   6035s]  VERIFY DRC ...... Sub-Area: {1094.400 273.600 1231.200 410.400} 31 of 121  Thread : 2
[12/06 23:52:04   6036s]  VERIFY DRC ...... Sub-Area: {136.800 273.600 273.600 410.400} 24 of 121  Thread : 0
[12/06 23:52:04   6036s]  VERIFY DRC ...... Sub-Area: {410.400 273.600 547.200 410.400} 26 of 121  Thread : 3
[12/06 23:52:04   6037s]  VERIFY DRC ...... Sub-Area: {957.600 273.600 1094.400 410.400} 30 of 121  Thread : 2
[12/06 23:52:04   6037s]  VERIFY DRC ...... Sub-Area: {684.000 273.600 820.800 410.400} 28 of 121  Thread : 1
[12/06 23:52:04   6038s]  VERIFY DRC ...... Sub-Area: {1231.200 273.600 1368.000 410.400} 32 of 121  Thread : 0
[12/06 23:52:04   6038s]  VERIFY DRC ...... Sub-Area: {0.000 410.400 136.800 547.200} 34 of 121  Thread : 3
[12/06 23:52:04   6038s]  VERIFY DRC ...... Sub-Area: {547.200 410.400 684.000 547.200} 38 of 121  Thread : 1
[12/06 23:52:04   6038s]  VERIFY DRC ...... Sub-Area: {273.600 410.400 410.400 547.200} 36 of 121  Thread : 2
[12/06 23:52:04   6038s]  VERIFY DRC ...... Sub-Area: {1368.000 273.600 1499.840 410.400} 33 of 121  Thread : 0
[12/06 23:52:04   6039s]  VERIFY DRC ...... Sub-Area: {820.800 410.400 957.600 547.200} 40 of 121  Thread : 3
[12/06 23:52:04   6040s]  VERIFY DRC ...... Sub-Area: {1094.400 410.400 1231.200 547.200} 42 of 121  Thread : 1
[12/06 23:52:05   6040s]  VERIFY DRC ...... Sub-Area: {136.800 410.400 273.600 547.200} 35 of 121  Thread : 2
[12/06 23:52:05   6040s]  VERIFY DRC ...... Sub-Area: {410.400 410.400 547.200 547.200} 37 of 121  Thread : 0
[12/06 23:52:05   6041s]  VERIFY DRC ...... Sub-Area: {684.000 410.400 820.800 547.200} 39 of 121  Thread : 3
[12/06 23:52:05   6041s]  VERIFY DRC ...... Sub-Area: {0.000 547.200 136.800 684.000} 45 of 121  Thread : 0
[12/06 23:52:05   6041s]  VERIFY DRC ...... Sub-Area: {957.600 410.400 1094.400 547.200} 41 of 121  Thread : 1
[12/06 23:52:05   6042s]  VERIFY DRC ...... Sub-Area: {1231.200 410.400 1368.000 547.200} 43 of 121  Thread : 2
[12/06 23:52:05   6042s]  VERIFY DRC ...... Sub-Area: {273.600 547.200 410.400 684.000} 47 of 121  Thread : 3
[12/06 23:52:05   6043s]  VERIFY DRC ...... Sub-Area: {820.800 547.200 957.600 684.000} 51 of 121  Thread : 1
[12/06 23:52:05   6043s]  VERIFY DRC ...... Sub-Area: {1368.000 410.400 1499.840 547.200} 44 of 121  Thread : 2
[12/06 23:52:05   6043s]  VERIFY DRC ...... Sub-Area: {547.200 547.200 684.000 684.000} 49 of 121  Thread : 0
[12/06 23:52:06   6044s]  VERIFY DRC ...... Sub-Area: {957.600 547.200 1094.400 684.000} 52 of 121  Thread : 1
[12/06 23:52:06   6044s]  VERIFY DRC ...... Sub-Area: {136.800 547.200 273.600 684.000} 46 of 121  Thread : 3
[12/06 23:52:06   6044s]  VERIFY DRC ...... Sub-Area: {410.400 547.200 547.200 684.000} 48 of 121  Thread : 0
[12/06 23:52:06   6044s]  VERIFY DRC ...... Sub-Area: {1231.200 547.200 1368.000 684.000} 54 of 121  Thread : 2
[12/06 23:52:06   6045s]  VERIFY DRC ...... Sub-Area: {0.000 684.000 136.800 820.800} 56 of 121  Thread : 3
[12/06 23:52:06   6046s]  VERIFY DRC ...... Sub-Area: {684.000 547.200 820.800 684.000} 50 of 121  Thread : 1
[12/06 23:52:06   6046s]  VERIFY DRC ...... Sub-Area: {273.600 684.000 410.400 820.800} 58 of 121  Thread : 0
[12/06 23:52:06   6046s]  VERIFY DRC ...... Sub-Area: {1094.400 547.200 1231.200 684.000} 53 of 121  Thread : 2
[12/06 23:52:06   6047s]  VERIFY DRC ...... Sub-Area: {1368.000 547.200 1499.840 684.000} 55 of 121  Thread : 3
[12/06 23:52:06   6047s]  VERIFY DRC ...... Sub-Area: {547.200 684.000 684.000 820.800} 60 of 121  Thread : 1
[12/06 23:52:06   6047s]  VERIFY DRC ...... Sub-Area: {136.800 684.000 273.600 820.800} 57 of 121  Thread : 0
[12/06 23:52:06   6048s]  VERIFY DRC ...... Sub-Area: {820.800 684.000 957.600 820.800} 62 of 121  Thread : 2
[12/06 23:52:07   6048s]  VERIFY DRC ...... Sub-Area: {1094.400 684.000 1231.200 820.800} 64 of 121  Thread : 3
[12/06 23:52:07   6048s]  VERIFY DRC ...... Sub-Area: {410.400 684.000 547.200 820.800} 59 of 121  Thread : 1
[12/06 23:52:07   6049s]  VERIFY DRC ...... Sub-Area: {1368.000 684.000 1499.840 820.800} 66 of 121  Thread : 0
[12/06 23:52:07   6050s]  VERIFY DRC ...... Sub-Area: {684.000 684.000 820.800 820.800} 61 of 121  Thread : 2
[12/06 23:52:07   6050s]  VERIFY DRC ...... Sub-Area: {136.800 820.800 273.600 957.600} 68 of 121  Thread : 1
[12/06 23:52:07   6050s]  VERIFY DRC ...... Sub-Area: {957.600 684.000 1094.400 820.800} 63 of 121  Thread : 3
[12/06 23:52:07   6050s]  VERIFY DRC ...... Sub-Area: {1231.200 684.000 1368.000 820.800} 65 of 121  Thread : 0
[12/06 23:52:07   6051s]  VERIFY DRC ...... Sub-Area: {0.000 820.800 136.800 957.600} 67 of 121  Thread : 1
[12/06 23:52:07   6051s]  VERIFY DRC ...... Sub-Area: {410.400 820.800 547.200 957.600} 70 of 121  Thread : 2
[12/06 23:52:07   6052s]  VERIFY DRC ...... Sub-Area: {684.000 820.800 820.800 957.600} 72 of 121  Thread : 3
[12/06 23:52:07   6052s]  VERIFY DRC ...... Sub-Area: {957.600 820.800 1094.400 957.600} 74 of 121  Thread : 0
[12/06 23:52:08   6052s]  VERIFY DRC ...... Sub-Area: {1231.200 820.800 1368.000 957.600} 76 of 121  Thread : 1
[12/06 23:52:08   6053s]  VERIFY DRC ...... Sub-Area: {273.600 820.800 410.400 957.600} 69 of 121  Thread : 2
[12/06 23:52:08   6053s]  VERIFY DRC ...... Sub-Area: {547.200 820.800 684.000 957.600} 71 of 121  Thread : 3
[12/06 23:52:08   6053s]  VERIFY DRC ...... Sub-Area: {820.800 820.800 957.600 957.600} 73 of 121  Thread : 0
[12/06 23:52:08   6054s]  VERIFY DRC ...... Sub-Area: {1094.400 820.800 1231.200 957.600} 75 of 121  Thread : 1
[12/06 23:52:08   6054s]  VERIFY DRC ...... Sub-Area: {1368.000 820.800 1499.840 957.600} 77 of 121  Thread : 2
[12/06 23:52:08   6055s]  VERIFY DRC ...... Sub-Area: {136.800 957.600 273.600 1094.400} 79 of 121  Thread : 3
[12/06 23:52:08   6055s]  VERIFY DRC ...... Sub-Area: {410.400 957.600 547.200 1094.400} 81 of 121  Thread : 0
[12/06 23:52:08   6055s]  VERIFY DRC ...... Sub-Area: {684.000 957.600 820.800 1094.400} 83 of 121  Thread : 1
[12/06 23:52:08   6056s]  VERIFY DRC ...... Sub-Area: {957.600 957.600 1094.400 1094.400} 85 of 121  Thread : 2
[12/06 23:52:08   6056s]  VERIFY DRC ...... Sub-Area: {0.000 957.600 136.800 1094.400} 78 of 121  Thread : 3
[12/06 23:52:09   6056s]  VERIFY DRC ...... Sub-Area: {273.600 957.600 410.400 1094.400} 80 of 121  Thread : 0
[12/06 23:52:09   6057s]  VERIFY DRC ...... Sub-Area: {547.200 957.600 684.000 1094.400} 82 of 121  Thread : 1
[12/06 23:52:09   6057s]  VERIFY DRC ...... Sub-Area: {820.800 957.600 957.600 1094.400} 84 of 121  Thread : 2
[12/06 23:52:09   6057s]  VERIFY DRC ...... Sub-Area: {1094.400 957.600 1231.200 1094.400} 86 of 121  Thread : 3
[12/06 23:52:09   6057s]  VERIFY DRC ...... Sub-Area: {1368.000 957.600 1499.840 1094.400} 88 of 121  Thread : 0
[12/06 23:52:09   6058s]  VERIFY DRC ...... Sub-Area: {136.800 1094.400 273.600 1231.200} 90 of 121  Thread : 1
[12/06 23:52:09   6059s]  VERIFY DRC ...... Sub-Area: {410.400 1094.400 547.200 1231.200} 92 of 121  Thread : 2
[12/06 23:52:09   6059s]  VERIFY DRC ...... Sub-Area: {1231.200 957.600 1368.000 1094.400} 87 of 121  Thread : 0
[12/06 23:52:09   6059s]  VERIFY DRC ...... Sub-Area: {684.000 1094.400 820.800 1231.200} 94 of 121  Thread : 3
[12/06 23:52:09   6059s]  VERIFY DRC ...... Sub-Area: {0.000 1094.400 136.800 1231.200} 89 of 121  Thread : 1
[12/06 23:52:10   6060s]  VERIFY DRC ...... Sub-Area: {273.600 1094.400 410.400 1231.200} 91 of 121  Thread : 2
[12/06 23:52:10   6060s]  VERIFY DRC ...... Sub-Area: {957.600 1094.400 1094.400 1231.200} 96 of 121  Thread : 0
[12/06 23:52:10   6060s]  VERIFY DRC ...... Sub-Area: {547.200 1094.400 684.000 1231.200} 93 of 121  Thread : 3
[12/06 23:52:10   6061s]  VERIFY DRC ...... Sub-Area: {1231.200 1094.400 1368.000 1231.200} 98 of 121  Thread : 1
[12/06 23:52:10   6061s]  VERIFY DRC ...... Sub-Area: {0.000 1231.200 136.800 1368.000} 100 of 121  Thread : 2
[12/06 23:52:10   6062s]  VERIFY DRC ...... Sub-Area: {820.800 1094.400 957.600 1231.200} 95 of 121  Thread : 0
[12/06 23:52:10   6062s]  VERIFY DRC ...... Sub-Area: {273.600 1231.200 410.400 1368.000} 102 of 121  Thread : 3
[12/06 23:52:10   6062s]  VERIFY DRC ...... Sub-Area: {1094.400 1094.400 1231.200 1231.200} 97 of 121  Thread : 1
[12/06 23:52:10   6062s]  VERIFY DRC ...... Sub-Area: {1368.000 1094.400 1499.840 1231.200} 99 of 121  Thread : 2
[12/06 23:52:10   6063s]  VERIFY DRC ...... Sub-Area: {547.200 1231.200 684.000 1368.000} 104 of 121  Thread : 0
[12/06 23:52:10   6063s]  VERIFY DRC ...... Sub-Area: {136.800 1231.200 273.600 1368.000} 101 of 121  Thread : 3
[12/06 23:52:10   6064s]  VERIFY DRC ...... Sub-Area: {820.800 1231.200 957.600 1368.000} 106 of 121  Thread : 1
[12/06 23:52:11   6064s]  VERIFY DRC ...... Sub-Area: {1094.400 1231.200 1231.200 1368.000} 108 of 121  Thread : 2
[12/06 23:52:11   6064s]  VERIFY DRC ...... Sub-Area: {410.400 1231.200 547.200 1368.000} 103 of 121  Thread : 0
[12/06 23:52:11   6064s]  VERIFY DRC ...... Sub-Area: {1368.000 1231.200 1499.840 1368.000} 110 of 121  Thread : 3
[12/06 23:52:11   6065s]  VERIFY DRC ...... Sub-Area: {684.000 1231.200 820.800 1368.000} 105 of 121  Thread : 1
[12/06 23:52:11   6065s]  VERIFY DRC ...... Sub-Area: {957.600 1231.200 1094.400 1368.000} 107 of 121  Thread : 2
[12/06 23:52:11   6066s]  VERIFY DRC ...... Sub-Area: {136.800 1368.000 273.600 1499.840} 112 of 121  Thread : 0
[12/06 23:52:11   6066s]  VERIFY DRC ...... Sub-Area: {410.400 1368.000 547.200 1499.840} 114 of 121  Thread : 1
[12/06 23:52:11   6066s]  VERIFY DRC ...... Sub-Area: {1231.200 1231.200 1368.000 1368.000} 109 of 121  Thread : 3
[12/06 23:52:11   6066s]  VERIFY DRC ...... Sub-Area: {0.000 1368.000 136.800 1499.840} 111 of 121  Thread : 0
[12/06 23:52:11   6066s]  VERIFY DRC ...... Sub-Area: {684.000 1368.000 820.800 1499.840} 116 of 121  Thread : 2
[12/06 23:52:11   6067s]  VERIFY DRC ...... Sub-Area: {957.600 1368.000 1094.400 1499.840} 118 of 121  Thread : 3
[12/06 23:52:11   6067s]  VERIFY DRC ...... Sub-Area: {273.600 1368.000 410.400 1499.840} 113 of 121  Thread : 1
[12/06 23:52:11   6067s]  VERIFY DRC ...... Sub-Area: {547.200 1368.000 684.000 1499.840} 115 of 121  Thread : 2
[12/06 23:52:11   6067s]  VERIFY DRC ...... Sub-Area: {1231.200 1368.000 1368.000 1499.840} 120 of 121  Thread : 0
[12/06 23:52:11   6067s]  VERIFY DRC ...... Thread : 1 finished.
[12/06 23:52:12   6068s]  VERIFY DRC ...... Sub-Area: {820.800 1368.000 957.600 1499.840} 117 of 121  Thread : 3
[12/06 23:52:12   6068s]  VERIFY DRC ...... Thread : 3 finished.
[12/06 23:52:12   6068s]  VERIFY DRC ...... Sub-Area: {1368.000 1368.000 1499.840 1499.840} 121 of 121  Thread : 2
[12/06 23:52:12   6068s]  VERIFY DRC ...... Thread : 2 finished.
[12/06 23:52:12   6068s]  VERIFY DRC ...... Sub-Area: {1094.400 1368.000 1231.200 1499.840} 119 of 121  Thread : 0
[12/06 23:52:12   6068s]  VERIFY DRC ...... Thread : 0 finished.
[12/06 23:52:12   6068s] 
[12/06 23:52:12   6068s]   Verification Complete : 0 Viols.
[12/06 23:52:12   6068s] 
[12/06 23:52:12   6068s]  *** End Verify DRC (CPU: 0:00:41.3  ELAPSED TIME: 11.00  MEM: 0.0M) ***
[12/06 23:52:12   6068s] 
[12/06 23:57:43   6120s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire true
[12/06 23:57:43   6120s] <CMD> routeDesign -wireOpt
[12/06 23:57:43   6120s] #% Begin routeDesign (date=12/06 23:57:43, mem=2776.3M)
[12/06 23:57:43   6120s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2776.34 (MB), peak = 3239.65 (MB)
[12/06 23:57:43   6120s] #rc_worst has no qx tech file defined
[12/06 23:57:43   6120s] #No active RC corner or QRC tech file is missing.
[12/06 23:57:43   6120s] #**INFO: setDesignMode -flowEffort standard
[12/06 23:57:43   6120s] #**INFO: mulit-cut via swapping is disabled by user.
[12/06 23:57:43   6120s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/06 23:57:43   6120s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/06 23:57:43   6120s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/06 23:57:43   6121s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3554.3M
[12/06 23:57:43   6121s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3554.3M
[12/06 23:57:43   6121s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3554.3M
[12/06 23:57:43   6121s] Core basic site is unit
[12/06 23:57:43   6121s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.140, REAL:0.134, MEM:3554.3M
[12/06 23:57:43   6121s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.170, REAL:0.171, MEM:3554.3M
[12/06 23:57:43   6121s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.170, REAL:0.171, MEM:3554.3M
[12/06 23:57:43   6121s] 
[12/06 23:57:43   6121s] Begin checking placement ... (start mem=3554.3M, init mem=3554.3M)
[12/06 23:57:44   6122s] *info: Placed = 357132         (Fixed = 1296)
[12/06 23:57:44   6122s] *info: Unplaced = 0           
[12/06 23:57:44   6122s] Placement Density:100.00%(2160191/2160191)
[12/06 23:57:44   6122s] Placement Density (including fixed std cells):100.00%(2165842/2165842)
[12/06 23:57:45   6122s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:02.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3554.3M)
[12/06 23:57:45   6122s] #**INFO: auto set of routeWithTimingDriven to false
[12/06 23:57:45   6122s] #**INFO: auto set of routeWithSiDriven to true
[12/06 23:57:45   6122s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/06 23:57:45   6122s] 
[12/06 23:57:45   6122s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/06 23:57:45   6122s] *** Changed status on (0) nets in Clock.
[12/06 23:57:45   6122s] *** End changeUseClockNetStatus (cpu=0:00:00.1, real=0:00:00.0, mem=3554.3M) ***
[12/06 23:57:45   6122s] % Begin detailRoute (date=12/06 23:57:45, mem=2776.4M)
[12/06 23:57:45   6122s] 
[12/06 23:57:45   6122s] detailRoute
[12/06 23:57:45   6122s] 
[12/06 23:57:45   6122s] #setNanoRouteMode -drouteFixAntenna true
[12/06 23:57:45   6122s] #setNanoRouteMode -droutePostRouteSpreadWire "true"
[12/06 23:57:45   6122s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[12/06 23:57:45   6122s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/06 23:57:45   6122s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/06 23:57:45   6122s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[12/06 23:57:45   6122s] #setNanoRouteMode -routeWithEco true
[12/06 23:57:45   6122s] #Start detailRoute on Fri Dec  6 23:57:45 2019
[12/06 23:57:45   6122s] #
[12/06 23:57:49   6127s] ### Net info: total nets: 81786
[12/06 23:57:49   6127s] ### Net info: dirty nets: 0
[12/06 23:57:49   6127s] ### Net info: marked as disconnected nets: 0
[12/06 23:57:51   6131s] ### Net info: fully routed nets: 81776
[12/06 23:57:51   6131s] ### Net info: trivial (single pin) nets: 0
[12/06 23:57:51   6131s] ### Net info: unrouted nets: 10
[12/06 23:57:51   6131s] ### Net info: re-extraction nets: 0
[12/06 23:57:51   6131s] ### Net info: ignored nets: 0
[12/06 23:57:51   6131s] ### Net info: skip routing nets: 0
[12/06 23:57:51   6132s] ### import route signature (159) =  310873828
[12/06 23:57:51   6132s] ### import violation signature (150) = 1905142130
[12/06 23:57:52   6133s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 0.9000 for LAYER M9. This will cause routability problems for NanoRoute.
[12/06 23:57:52   6133s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[12/06 23:57:52   6133s] #RTESIG:78da85cf3d0b83301006e0cefd154774b0506d2e895fa305575ba4ed2a16e20788421287
[12/06 23:57:52   6133s] #       fefba67615bdf51edef7ce715f790904e300b9af699a5408458909458c7d8c28bb605cd9
[12/06 23:57:52   6133s] #       d5f34a8e8e7bbb3f90a680015d06bc66986a7386594b055a1ad38fede9ef386360413f1a
[12/06 23:57:52   6133s] #       d94ab54a048dc1a85982f79ea6619d4421909f21e069a3ec629da596d5b3992c33528db5
[12/06 23:57:52   6133s] #       faac3aa42282a61ef4562722a740b2e2911745b6dd8b281890ae6fbb1d2778b4f72a8a90
[12/06 23:57:52   6133s] #       03598edb090b19df083b7c0146dd8ab5
[12/06 23:57:52   6133s] #
[12/06 23:57:52   6133s] #Merging special wires using 4 threads...
[12/06 23:57:53   6134s] #Start routing data preparation on Fri Dec  6 23:57:53 2019
[12/06 23:57:53   6134s] #
[12/06 23:57:53   6135s] #Minimum voltage of a net in the design = 0.000.
[12/06 23:57:53   6135s] #Maximum voltage of a net in the design = 1.320.
[12/06 23:57:53   6135s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 23:57:53   6135s] #Voltage range [0.700 - 1.320] has 1 net.
[12/06 23:57:53   6135s] #Voltage range [0.000 - 1.320] has 81784 nets.
[12/06 23:57:54   6136s] # M1           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.290
[12/06 23:57:54   6136s] # M2           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:57:54   6136s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:57:54   6136s] # M3           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:57:54   6136s] # M4           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:57:54   6136s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:57:54   6136s] # M5           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:57:54   6136s] # M6           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:57:54   6136s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:57:54   6136s] # M7           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.320
[12/06 23:57:54   6136s] # M8           V   Track-Pitch = 0.320    Line-2-Via Pitch = 0.360
[12/06 23:57:54   6136s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:57:54   6136s] # M9           H   Track-Pitch = 0.320    Line-2-Via Pitch = 0.935
[12/06 23:57:54   6136s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[12/06 23:57:57   6140s] #Regenerating Ggrids automatically.
[12/06 23:57:57   6141s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.320.
[12/06 23:57:57   6141s] #Using automatically generated G-grids.
[12/06 23:57:58   6141s] #Done routing data preparation.
[12/06 23:57:58   6141s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 2863.63 (MB), peak = 3239.65 (MB)
[12/06 23:58:00   6147s] ### max drc and si pitch = 1575 (   1.575 um) MT-safe pitch = 970 (   0.970 um) patch pitch = 1520 (   1.520 um)
[12/06 23:58:00   6147s] #
[12/06 23:58:00   6147s] #Start Post Route wire spreading..
[12/06 23:58:01   6147s] #
[12/06 23:58:01   6147s] #Start data preparation for wire spreading...
[12/06 23:58:01   6147s] #
[12/06 23:58:01   6147s] #Data preparation is done on Fri Dec  6 23:58:01 2019
[12/06 23:58:01   6147s] #
[12/06 23:58:02   6151s] #
[12/06 23:58:02   6151s] #Start Post Route Wire Spread.
[12/06 23:58:11   6171s] #Done with 11 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
[12/06 23:58:12   6172s] #Complete Post Route Wire Spread.
[12/06 23:58:12   6172s] #
[12/06 23:58:12   6173s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:58:12   6173s] #Total wire length = 6383207 um.
[12/06 23:58:12   6173s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M2 = 726766 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M3 = 1602306 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M5 = 1485801 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M8 = 977394 um.
[12/06 23:58:12   6173s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:58:12   6173s] #Total number of vias = 916291
[12/06 23:58:12   6173s] #Up-Via Summary (total 916291):
[12/06 23:58:12   6173s] #           
[12/06 23:58:12   6173s] #-----------------------
[12/06 23:58:12   6173s] # M1             324345
[12/06 23:58:12   6173s] # M2             304718
[12/06 23:58:12   6173s] # M3             129915
[12/06 23:58:12   6173s] # M4              62707
[12/06 23:58:12   6173s] # M5              51020
[12/06 23:58:12   6173s] # M6              21412
[12/06 23:58:12   6173s] # M7              20738
[12/06 23:58:12   6173s] # M8               1436
[12/06 23:58:12   6173s] #-----------------------
[12/06 23:58:12   6173s] #                916291 
[12/06 23:58:12   6173s] #
[12/06 23:58:13   6175s] ### route signature (163) =  550560516
[12/06 23:58:13   6175s] ### violation signature (154) = 1905142130
[12/06 23:58:14   6178s] #   number of violations = 0
[12/06 23:58:14   6178s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 3238.95 (MB), peak = 3249.28 (MB)
[12/06 23:58:14   6178s] #CELL_VIEW NYQ,init has no DRC violation.
[12/06 23:58:14   6178s] #Total number of DRC violations = 0
[12/06 23:58:14   6178s] #Total number of net violated process antenna rule = 0
[12/06 23:58:14   6178s] #Post Route wire spread is done.
[12/06 23:58:14   6179s] #Total number of nets with non-default rule or having extra spacing = 275
[12/06 23:58:14   6179s] #Total wire length = 6383207 um.
[12/06 23:58:14   6179s] #Total half perimeter of net bounding box = 4589306 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M1 = 6 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M2 = 726766 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M3 = 1602306 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M4 = 554582 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M5 = 1485801 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M6 = 751078 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M7 = 236588 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M8 = 977394 um.
[12/06 23:58:14   6179s] #Total wire length on LAYER M9 = 48687 um.
[12/06 23:58:14   6179s] #Total number of vias = 916291
[12/06 23:58:14   6179s] #Up-Via Summary (total 916291):
[12/06 23:58:14   6179s] #           
[12/06 23:58:14   6179s] #-----------------------
[12/06 23:58:14   6179s] # M1             324345
[12/06 23:58:14   6179s] # M2             304718
[12/06 23:58:14   6179s] # M3             129915
[12/06 23:58:14   6179s] # M4              62707
[12/06 23:58:14   6179s] # M5              51020
[12/06 23:58:14   6179s] # M6              21412
[12/06 23:58:14   6179s] # M7              20738
[12/06 23:58:14   6179s] # M8               1436
[12/06 23:58:14   6179s] #-----------------------
[12/06 23:58:14   6179s] #                916291 
[12/06 23:58:14   6179s] #
[12/06 23:58:15   6180s] ### route signature (165) =  550560516
[12/06 23:58:15   6180s] ### violation signature (156) = 1905142130
[12/06 23:58:15   6182s] ### export route signature (166) =  550560516
[12/06 23:58:19   6187s] #
[12/06 23:58:19   6187s] #detailRoute statistics:
[12/06 23:58:19   6187s] #Cpu time = 00:01:05
[12/06 23:58:19   6187s] #Elapsed time = 00:00:34
[12/06 23:58:19   6187s] #Increased memory = -197.08 (MB)
[12/06 23:58:19   6187s] #Total memory = 2579.34 (MB)
[12/06 23:58:19   6187s] #Peak memory = 3249.28 (MB)
[12/06 23:58:19   6187s] #Number of warnings = 6
[12/06 23:58:19   6187s] #Total number of warnings = 186
[12/06 23:58:19   6187s] #Number of fails = 0
[12/06 23:58:19   6187s] #Total number of fails = 0
[12/06 23:58:19   6187s] #Complete detailRoute on Fri Dec  6 23:58:19 2019
[12/06 23:58:19   6187s] #
[12/06 23:58:19   6187s] % End detailRoute (date=12/06 23:58:19, total cpu=0:01:05, real=0:00:34.0, peak res=3249.3M, current mem=2579.6M)
[12/06 23:58:19   6187s] #routeDesign: cpu time = 00:01:07, elapsed time = 00:00:36, memory = 2579.56 (MB), peak = 3249.28 (MB)
[12/06 23:58:19   6187s] 
[12/06 23:58:19   6187s] *** Summary of all messages that are not suppressed in this session:
[12/06 23:58:19   6187s] Severity  ID               Count  Summary                                  
[12/06 23:58:19   6187s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/06 23:58:19   6187s] *** Message Summary: 1 warning(s), 0 error(s)
[12/06 23:58:19   6187s] 
[12/06 23:58:19   6187s] ### 
[12/06 23:58:19   6187s] ###   Scalability Statistics
[12/06 23:58:19   6187s] ### 
[12/06 23:58:19   6187s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:58:19   6187s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/06 23:58:19   6187s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:58:19   6187s] ###   Pre Callback                  |        00:00:02|        00:00:02|             1.0|
[12/06 23:58:19   6187s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/06 23:58:19   6187s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 23:58:19   6187s] ###   DB Import                     |        00:00:09|        00:00:05|             1.7|
[12/06 23:58:19   6187s] ###   DB Export                     |        00:00:05|        00:00:03|             2.0|
[12/06 23:58:19   6187s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[12/06 23:58:19   6187s] ###   Data Preparation              |        00:00:07|        00:00:06|             1.3|
[12/06 23:58:19   6187s] ###   Entire Command                |        00:01:07|        00:00:37|             1.8|
[12/06 23:58:19   6187s] ### --------------------------------+----------------+----------------+----------------+
[12/06 23:58:19   6187s] ### 
[12/06 23:58:19   6188s] #% End routeDesign (date=12/06 23:58:19, total cpu=0:01:07, real=0:00:36.0, peak res=3249.3M, current mem=2579.6M)
[12/06 23:58:19   6188s] <CMD> saveDesign save/NYQ_postRouteOpt.enc
[12/06 23:58:19   6188s] #% Begin save design ... (date=12/06 23:58:19, mem=2579.6M)
[12/06 23:58:24   6192s] % Begin Save netlist data ... (date=12/06 23:58:24, mem=2580.3M)
[12/06 23:58:24   6192s] Writing Binary DB to save/NYQ_postRouteOpt.enc.dat/NYQ.v.bin in single-threaded mode...
[12/06 23:58:24   6192s] % End Save netlist data ... (date=12/06 23:58:24, total cpu=0:00:00.2, real=0:00:00.0, peak res=2582.9M, current mem=2582.9M)
[12/06 23:58:24   6192s] % Begin Save AAE data ... (date=12/06 23:58:24, mem=2582.9M)
[12/06 23:58:24   6192s] Saving AAE Data ...
[12/06 23:58:24   6192s] % End Save AAE data ... (date=12/06 23:58:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=2582.9M, current mem=2582.9M)
[12/06 23:58:27   6194s] % Begin Save clock tree data ... (date=12/06 23:58:27, mem=2583.0M)
[12/06 23:58:28   6194s] % End Save clock tree data ... (date=12/06 23:58:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=2583.0M, current mem=2583.0M)
[12/06 23:58:28   6194s] Saving preference file save/NYQ_postRouteOpt.enc.dat/gui.pref.tcl ...
[12/06 23:58:28   6194s] Saving mode setting ...
[12/06 23:58:28   6194s] Saving global file ...
[12/06 23:58:29   6194s] Saving symbol-table file in separate thread ...
[12/06 23:58:29   6194s] Saving Drc markers ...
[12/06 23:58:29   6194s] ... No Drc file written since there is no markers found.
[12/06 23:58:29   6194s] % Begin Save routing data ... (date=12/06 23:58:29, mem=2584.4M)
[12/06 23:58:29   6194s] Saving route file ...
[12/06 23:58:40   6199s] *** Completed saveRoute (cpu=0:00:04.3 real=0:00:11.0 mem=3547.5M) ***
[12/06 23:58:40   6199s] % End Save routing data ... (date=12/06 23:58:40, total cpu=0:00:04.3, real=0:00:11.0, peak res=2585.4M, current mem=2585.4M)
[12/06 23:58:40   6199s] Saving floorplan file in separate thread ...
[12/06 23:58:40   6199s] Saving PG Conn file in separate thread ...
[12/06 23:58:40   6199s] Saving placement file in separate thread ...
[12/06 23:58:40   6199s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:58:40   6199s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/06 23:58:40   6199s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3547.5M) ***
[12/06 23:58:41   6200s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 1 : MEM = 0.
[12/06 23:58:41   6200s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:58:41   6200s] Saving property file save/NYQ_postRouteOpt.enc.dat/NYQ.prop
[12/06 23:58:42   6200s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:01.0 mem=3547.5M) ***
[12/06 23:58:42   6200s] #Saving pin access info...
[12/06 23:58:42   6200s] #
[12/06 23:58:42   6200s] % Begin Save power constraints data ... (date=12/06 23:58:42, mem=2590.0M)
[12/06 23:58:42   6200s] % End Save power constraints data ... (date=12/06 23:58:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2590.0M, current mem=2590.0M)
[12/06 23:58:42   6200s] Saving CPF database ...
[12/06 23:58:42   6200s] *** End saving CPF database: cpu=0:00:00.04 real=0:00:00.00 ***
[12/06 23:58:42   6201s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/06 23:59:01   6201s] Generated self-contained design NYQ_postRouteOpt.enc.dat
[12/06 23:59:01   6201s] #% End save design ... (date=12/06 23:59:01, total cpu=0:00:13.8, real=0:00:42.0, peak res=2590.0M, current mem=2583.3M)
[12/06 23:59:01   6201s] *** Message Summary: 0 warning(s), 0 error(s)
[12/06 23:59:01   6201s] 
[12/06 23:59:01   6201s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/07_timedesign_final
[12/06 23:59:03   6206s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:59:03   6206s] Extraction called for design 'NYQ' of instances=357132 and nets=81786 using extraction engine 'postRoute' at effort level 'low' .
[12/06 23:59:03   6206s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 23:59:03   6206s] Type 'man IMPEXT-3530' for more detail.
[12/06 23:59:03   6206s] PostRoute (effortLevel low) RC Extraction called for design NYQ.
[12/06 23:59:03   6206s] RC Extraction called in multi-corner(3) mode.
[12/06 23:59:03   6206s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/06 23:59:03   6206s] Type 'man IMPEXT-6197' for more detail.
[12/06 23:59:04   6207s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/06 23:59:04   6207s] * Layer Id             : 1 - M1
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.14
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 2 - M2
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 3 - M3
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 4 - M4
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 5 - M5
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 6 - M6
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 7 - M7
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 8 - M8
[12/06 23:59:04   6207s]       Thickness        : 0.6
[12/06 23:59:04   6207s]       Min Width        : 0.16
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] * Layer Id             : 9 - M9
[12/06 23:59:04   6207s]       Thickness        : 1
[12/06 23:59:04   6207s]       Min Width        : 0.45
[12/06 23:59:04   6207s]       Layer Dielectric : 4.1
[12/06 23:59:04   6207s] extractDetailRC Option : -outfile /tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d -maxResLength 200  -basic
[12/06 23:59:04   6207s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/06 23:59:04   6207s]       RC Corner Indexes            0       1       2   
[12/06 23:59:04   6207s] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[12/06 23:59:04   6207s] Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
[12/06 23:59:04   6207s] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:59:04   6207s] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:59:04   6207s] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[12/06 23:59:04   6207s] Shrink Factor                : 1.00000
[12/06 23:59:07   6209s] Initializing multi-corner resistance tables ...
[12/06 23:59:08   6210s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3565.6M)
[12/06 23:59:08   6211s] Creating parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for storing RC.
[12/06 23:59:11   6213s] Extracted 10.0001% (CPU Time= 0:00:04.3  MEM= 3608.2M)
[12/06 23:59:12   6215s] Extracted 20.0001% (CPU Time= 0:00:05.7  MEM= 3612.3M)
[12/06 23:59:15   6218s] Extracted 30.0001% (CPU Time= 0:00:09.3  MEM= 3612.3M)
[12/06 23:59:16   6220s] Extracted 40.0001% (CPU Time= 0:00:10.4  MEM= 3612.3M)
[12/06 23:59:18   6221s] Extracted 50.0001% (CPU Time= 0:00:12.1  MEM= 3612.3M)
[12/06 23:59:20   6223s] Extracted 60.0001% (CPU Time= 0:00:14.2  MEM= 3612.3M)
[12/06 23:59:21   6224s] Extracted 70.0001% (CPU Time= 0:00:15.1  MEM= 3612.3M)
[12/06 23:59:23   6226s] Extracted 80.0001% (CPU Time= 0:00:16.6  MEM= 3616.3M)
[12/06 23:59:25   6228s] Extracted 90.0001% (CPU Time= 0:00:18.8  MEM= 3616.3M)
[12/06 23:59:27   6230s] Extracted 100% (CPU Time= 0:00:21.2  MEM= 3616.3M)
[12/06 23:59:28   6231s] Number of Extracted Resistors     : 2338911
[12/06 23:59:28   6231s] Number of Extracted Ground Cap.   : 2420103
[12/06 23:59:28   6231s] Number of Extracted Coupling Cap. : 0
[12/06 23:59:28   6231s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3600.234M)
[12/06 23:59:28   6231s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:59:28   6231s] processing rcdb (/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d) for hinst (top) of cell (NYQ);
[12/06 23:59:28   6232s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3600.234M)
[12/06 23:59:28   6232s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:25.5  Real Time: 0:00:25.0  MEM: 3600.234M)
[12/06 23:59:28   6232s] Effort level <high> specified for reg2reg path_group
[12/06 23:59:29   6234s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3567.6M
[12/06 23:59:29   6234s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3567.6M
[12/06 23:59:29   6234s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3567.6M
[12/06 23:59:30   6235s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.950, REAL:0.316, MEM:3567.6M
[12/06 23:59:30   6235s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.030, REAL:0.397, MEM:3567.6M
[12/06 23:59:30   6235s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.030, REAL:0.397, MEM:3567.6M
[12/06 23:59:30   6235s] #################################################################################
[12/06 23:59:30   6235s] # Design Stage: PostRoute
[12/06 23:59:30   6235s] # Design Name: NYQ
[12/06 23:59:30   6235s] # Design Mode: 90nm
[12/06 23:59:30   6235s] # Analysis Mode: MMMC OCV 
[12/06 23:59:30   6235s] # Parasitics Mode: SPEF/RCDB
[12/06 23:59:30   6235s] # Signoff Settings: SI Off 
[12/06 23:59:30   6235s] #################################################################################
[12/06 23:59:31   6236s] Topological Sorting (REAL = 0:00:01.0, MEM = 3579.0M, InitMEM = 3565.6M)
[12/06 23:59:31   6236s] Calculate early delays in OCV mode...
[12/06 23:59:31   6236s] Calculate late delays in OCV mode...
[12/06 23:59:31   6236s] Calculate early delays in OCV mode...
[12/06 23:59:31   6236s] Calculate late delays in OCV mode...
[12/06 23:59:31   6236s] Calculate early delays in OCV mode...
[12/06 23:59:31   6236s] Calculate late delays in OCV mode...
[12/06 23:59:31   6236s] Start delay calculation (fullDC) (4 T). (MEM=3579.01)
[12/06 23:59:31   6236s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/06 23:59:31   6237s] Initializing multi-corner resistance tables ...
[12/06 23:59:32   6237s] End AAE Lib Interpolated Model. (MEM=3606.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 23:59:32   6237s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:59:32   6237s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3606.8M)
[12/06 23:59:32   6237s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:59:32   6239s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:59:32   6239s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3645.0M)
[12/06 23:59:32   6239s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:59:33   6240s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:59:33   6240s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3654.5M)
[12/06 23:59:33   6240s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:59:36   6254s] Total number of fetched objects 106611
[12/06 23:59:36   6254s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/06 23:59:36   6254s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/06 23:59:36   6254s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3883.5M)
[12/06 23:59:36   6254s] AAE_INFO: 4 threads acquired from CTE.
[12/06 23:59:39   6264s] Total number of fetched objects 106611
[12/06 23:59:39   6266s] End Timing Check Calculation. (CPU Time=0:00:01.4, Real Time=0:00:00.0)
[12/06 23:59:40   6266s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/06 23:59:40   6266s] End delay calculation. (MEM=3883.45 CPU=0:00:26.4 REAL=0:00:07.0)
[12/06 23:59:40   6266s] End delay calculation (fullDC). (MEM=3883.45 CPU=0:00:30.3 REAL=0:00:09.0)
[12/06 23:59:40   6267s] *** CDM Built up (cpu=0:00:31.3  real=0:00:10.0  mem= 3883.4M) ***
[12/06 23:59:42   6272s] *** Done Building Timing Graph (cpu=0:00:37.4 real=0:00:12.0 totSessionCpu=1:44:33 mem=3851.4M)
[12/06 23:59:57   6293s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.625  | 45.625  | 55.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.625  | 45.625  | 55.198  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.856  | 70.856  | 73.498  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.625 | 285.625 | 295.198 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.772%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/07_timedesign_final
[12/06 23:59:57   6293s] Total CPU time: 92.02 sec
[12/06 23:59:57   6293s] Total Real time: 56.0 sec
[12/06 23:59:57   6293s] Total Memory Usage: 3565.410156 Mbytes
[12/06 23:59:58   6294s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/07_timedesign_final
[12/06 23:59:59   6296s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/06 23:59:59   6296s] Effort level <high> specified for reg2reg path_group
[12/07 00:00:01   6301s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3541.6M
[12/07 00:00:01   6301s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3541.6M
[12/07 00:00:01   6301s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3541.6M
[12/07 00:00:02   6302s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.140, REAL:0.413, MEM:3565.6M
[12/07 00:00:02   6302s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.240, REAL:0.509, MEM:3565.6M
[12/07 00:00:02   6302s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.240, REAL:0.509, MEM:3565.6M
[12/07 00:00:02   6303s] #################################################################################
[12/07 00:00:02   6303s] # Design Stage: PostRoute
[12/07 00:00:02   6303s] # Design Name: NYQ
[12/07 00:00:02   6303s] # Design Mode: 90nm
[12/07 00:00:02   6303s] # Analysis Mode: MMMC OCV 
[12/07 00:00:02   6303s] # Parasitics Mode: SPEF/RCDB
[12/07 00:00:02   6303s] # Signoff Settings: SI Off 
[12/07 00:00:02   6303s] #################################################################################
[12/07 00:00:03   6303s] Topological Sorting (REAL = 0:00:01.0, MEM = 3577.1M, InitMEM = 3563.6M)
[12/07 00:00:03   6303s] Calculate late delays in OCV mode...
[12/07 00:00:03   6304s] Calculate early delays in OCV mode...
[12/07 00:00:03   6304s] Calculate late delays in OCV mode...
[12/07 00:00:03   6304s] Calculate early delays in OCV mode...
[12/07 00:00:03   6304s] Calculate late delays in OCV mode...
[12/07 00:00:03   6304s] Calculate early delays in OCV mode...
[12/07 00:00:03   6304s] Start delay calculation (fullDC) (4 T). (MEM=3577.06)
[12/07 00:00:03   6304s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/07 00:00:03   6304s] End AAE Lib Interpolated Model. (MEM=3604.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 00:00:03   6304s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:03   6304s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:00:03   6304s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3604.9M)
[12/07 00:00:03   6304s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:04   6305s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:04   6305s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3643.0M)
[12/07 00:00:04   6305s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:04   6307s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:04   6307s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3652.6M)
[12/07 00:00:04   6307s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:05   6308s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:05   6308s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3652.6M)
[12/07 00:00:05   6308s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:07   6318s] Total number of fetched objects 106611
[12/07 00:00:07   6318s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:07   6318s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:00:07   6319s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3881.5M)
[12/07 00:00:07   6319s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:10   6329s] Total number of fetched objects 106611
[12/07 00:00:10   6329s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:10   6329s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:00:10   6329s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3881.5M)
[12/07 00:00:10   6329s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:13   6339s] Total number of fetched objects 106611
[12/07 00:00:13   6340s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/07 00:00:13   6341s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/07 00:00:13   6341s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/07 00:00:13   6341s] End delay calculation. (MEM=3871.95 CPU=0:00:33.1 REAL=0:00:08.0)
[12/07 00:00:13   6341s] End delay calculation (fullDC). (MEM=3871.95 CPU=0:00:37.5 REAL=0:00:10.0)
[12/07 00:00:13   6341s] *** CDM Built up (cpu=0:00:38.5  real=0:00:11.0  mem= 3871.9M) ***
[12/07 00:00:15   6347s] *** Done Building Timing Graph (cpu=0:00:44.3 real=0:00:13.0 totSessionCpu=1:45:47 mem=3839.9M)
[12/07 00:00:21   6358s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.098  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_bc             |  0.000  |  0.098  |  0.000  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_tc             |  0.060  |  0.208  |  0.060  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_wc             |  0.216  |  0.885  |  0.216  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

Density: 65.772%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/07_timedesign_final
[12/07 00:00:22   6359s] Total CPU time: 65.31 sec
[12/07 00:00:22   6359s] Total Real time: 24.0 sec
[12/07 00:00:22   6359s] Total Memory Usage: 3513.402344 Mbytes
[12/07 00:00:22   6359s] <CMD> deleteEmptyModule
[12/07 00:00:25   6362s] Current (total cpu=1:46:02, real=1:16:50, peak res=3249.3M, current mem=2576.1M)
[12/07 00:00:25   6362s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=2584.6M, current mem=2584.6M)
[12/07 00:00:26   6362s] Current (total cpu=1:46:03, real=1:16:51, peak res=3249.3M, current mem=2584.6M)
[12/07 00:00:26   6362s] Current (total cpu=1:46:03, real=1:16:51, peak res=3249.3M, current mem=2584.6M)
[12/07 00:00:26   6362s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.0M, current mem=2585.0M)
[12/07 00:00:26   6362s] Current (total cpu=1:46:03, real=1:16:51, peak res=3249.3M, current mem=2585.0M)
[12/07 00:00:26   6362s] Current (total cpu=1:46:03, real=1:16:51, peak res=3249.3M, current mem=2585.0M)
[12/07 00:00:26   6362s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.4M, current mem=2585.4M)
[12/07 00:00:26   6363s] Current (total cpu=1:46:03, real=1:16:51, peak res=3249.3M, current mem=2585.4M)
[12/07 00:00:26   6363s] <CMD> update_constraint_mode -name func_mode \
                       -sdc_files [list src/constraints/constraints_mode0.sdc \
                                        src/constraints/latencies_mode0_signoff.sdc \
                                  ]
[12/07 00:00:28   6364s] Current (total cpu=1:46:05, real=1:16:53, peak res=3249.3M, current mem=2572.4M)
[12/07 00:00:28   6365s] INFO (CTE): Constraints read successfully.
[12/07 00:00:28   6365s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2581.1M, current mem=2581.1M)
[12/07 00:00:28   6365s] Current (total cpu=1:46:05, real=1:16:53, peak res=3249.3M, current mem=2581.1M)
[12/07 00:00:28   6365s] Current (total cpu=1:46:05, real=1:16:53, peak res=3249.3M, current mem=2581.1M)
[12/07 00:00:28   6365s] INFO (CTE): Constraints read successfully.
[12/07 00:00:29   6365s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2581.5M, current mem=2581.5M)
[12/07 00:00:29   6365s] Current (total cpu=1:46:05, real=1:16:54, peak res=3249.3M, current mem=2581.5M)
[12/07 00:00:29   6365s] Current (total cpu=1:46:05, real=1:16:54, peak res=3249.3M, current mem=2581.5M)
[12/07 00:00:29   6365s] INFO (CTE): Constraints read successfully.
[12/07 00:00:29   6365s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2581.9M, current mem=2581.9M)
[12/07 00:00:29   6365s] Current (total cpu=1:46:06, real=1:16:54, peak res=3249.3M, current mem=2581.9M)
[12/07 00:00:29   6365s] Current (total cpu=1:46:06, real=1:16:54, peak res=3249.3M, current mem=2581.9M)
[12/07 00:00:29   6365s] INFO (CTE): Constraints read successfully.
[12/07 00:00:29   6365s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2582.4M, current mem=2582.4M)
[12/07 00:00:29   6365s] Current (total cpu=1:46:06, real=1:16:54, peak res=3249.3M, current mem=2582.4M)
[12/07 00:00:29   6365s] <CMD> update_constraint_mode -name hold_mode \
                       -sdc_files [list src/constraints/constraints_modeH.sdc \
                                        src/constraints/latencies_mode0_signoff.sdc \
                                  ]
[12/07 00:00:31   6367s] Current (total cpu=1:46:08, real=1:16:56, peak res=3249.3M, current mem=2574.1M)
[12/07 00:00:31   6367s] INFO (CTE): Constraints read successfully.
[12/07 00:00:31   6367s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2582.8M, current mem=2582.8M)
[12/07 00:00:32   6367s] Current (total cpu=1:46:08, real=1:16:57, peak res=3249.3M, current mem=2582.8M)
[12/07 00:00:32   6368s] Current (total cpu=1:46:08, real=1:16:57, peak res=3249.3M, current mem=2582.8M)
[12/07 00:00:32   6368s] INFO (CTE): Constraints read successfully.
[12/07 00:00:32   6368s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.2M, current mem=2583.2M)
[12/07 00:00:32   6368s] Current (total cpu=1:46:08, real=1:16:57, peak res=3249.3M, current mem=2583.2M)
[12/07 00:00:32   6368s] Current (total cpu=1:46:08, real=1:16:57, peak res=3249.3M, current mem=2583.2M)
[12/07 00:00:32   6368s] INFO (CTE): Constraints read successfully.
[12/07 00:00:32   6368s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.7M, current mem=2583.7M)
[12/07 00:00:32   6368s] Current (total cpu=1:46:08, real=1:16:57, peak res=3249.3M, current mem=2583.7M)
[12/07 00:00:32   6368s] Current (total cpu=1:46:08, real=1:16:57, peak res=3249.3M, current mem=2583.7M)
[12/07 00:00:32   6368s] INFO (CTE): Constraints read successfully.
[12/07 00:00:32   6368s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2584.0M, current mem=2584.0M)
[12/07 00:00:32   6368s] Current (total cpu=1:46:09, real=1:16:57, peak res=3249.3M, current mem=2584.0M)
[12/07 00:00:32   6368s] <CMD> update_constraint_mode -name test_mode \
                       -sdc_files [list src/constraints/constraints_modeT.sdc \
                                        src/constraints/latencies_mode0_signoff.sdc \
                                  ]                                                                                                      
[12/07 00:00:34   6370s] Current (total cpu=1:46:10, real=1:16:59, peak res=3249.3M, current mem=2576.1M)
[12/07 00:00:34   6370s] INFO (CTE): Constraints read successfully.
[12/07 00:00:34   6370s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2584.9M, current mem=2584.9M)
[12/07 00:00:34   6370s] Current (total cpu=1:46:11, real=1:16:59, peak res=3249.3M, current mem=2584.9M)
[12/07 00:00:34   6370s] Current (total cpu=1:46:11, real=1:16:59, peak res=3249.3M, current mem=2584.9M)
[12/07 00:00:34   6370s] INFO (CTE): Constraints read successfully.
[12/07 00:00:35   6370s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2585.2M, current mem=2585.2M)
[12/07 00:00:35   6370s] Current (total cpu=1:46:11, real=1:17:00, peak res=3249.3M, current mem=2585.2M)
[12/07 00:00:35   6370s] Current (total cpu=1:46:11, real=1:17:00, peak res=3249.3M, current mem=2585.2M)
[12/07 00:00:35   6370s] INFO (CTE): Constraints read successfully.
[12/07 00:00:35   6371s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.6M, current mem=2585.6M)
[12/07 00:00:35   6371s] Current (total cpu=1:46:11, real=1:17:00, peak res=3249.3M, current mem=2585.6M)
[12/07 00:00:35   6371s] Current (total cpu=1:46:11, real=1:17:00, peak res=3249.3M, current mem=2585.6M)
[12/07 00:00:35   6371s] INFO (CTE): Constraints read successfully.
[12/07 00:00:35   6371s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2586.1M, current mem=2586.1M)
[12/07 00:00:35   6371s] Current (total cpu=1:46:11, real=1:17:00, peak res=3249.3M, current mem=2586.1M)
[12/07 00:00:35   6371s] <CMD> set_analysis_view -update_timing
[12/07 00:00:35   6371s] <CMD> timeDesign -postRoute -expandedViews -outDir reports/08_timedesign_final
[12/07 00:00:37   6375s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/07 00:00:37   6375s] Effort level <high> specified for reg2reg path_group
[12/07 00:00:38   6377s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3517.6M
[12/07 00:00:38   6377s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3517.6M
[12/07 00:00:38   6377s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3517.6M
[12/07 00:00:38   6378s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.090, REAL:0.390, MEM:3541.6M
[12/07 00:00:38   6378s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.180, REAL:0.482, MEM:3541.6M
[12/07 00:00:38   6378s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.180, REAL:0.482, MEM:3541.6M
[12/07 00:00:39   6379s] #################################################################################
[12/07 00:00:39   6379s] # Design Stage: PostRoute
[12/07 00:00:39   6379s] # Design Name: NYQ
[12/07 00:00:39   6379s] # Design Mode: 90nm
[12/07 00:00:39   6379s] # Analysis Mode: MMMC OCV 
[12/07 00:00:39   6379s] # Parasitics Mode: SPEF/RCDB
[12/07 00:00:39   6379s] # Signoff Settings: SI Off 
[12/07 00:00:39   6379s] #################################################################################
[12/07 00:00:39   6379s] Topological Sorting (REAL = 0:00:00.0, MEM = 3555.1M, InitMEM = 3541.6M)
[12/07 00:00:39   6380s] Calculate early delays in OCV mode...
[12/07 00:00:39   6380s] Calculate late delays in OCV mode...
[12/07 00:00:39   6380s] Calculate early delays in OCV mode...
[12/07 00:00:39   6380s] Calculate late delays in OCV mode...
[12/07 00:00:39   6380s] Calculate early delays in OCV mode...
[12/07 00:00:39   6380s] Calculate late delays in OCV mode...
[12/07 00:00:39   6380s] Start delay calculation (fullDC) (4 T). (MEM=3555.09)
[12/07 00:00:39   6380s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/07 00:00:40   6380s] End AAE Lib Interpolated Model. (MEM=3582.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 00:00:40   6380s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:40   6380s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:00:40   6380s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3582.9M)
[12/07 00:00:40   6380s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:40   6382s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:40   6382s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3621.1M)
[12/07 00:00:40   6382s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:41   6383s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:41   6383s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3621.1M)
[12/07 00:00:41   6383s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:44   6396s] Total number of fetched objects 106611
[12/07 00:00:44   6397s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:00:44   6397s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:00:44   6397s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3790.9M)
[12/07 00:00:44   6397s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:00:47   6407s] Total number of fetched objects 106611
[12/07 00:00:48   6409s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/07 00:00:48   6409s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/07 00:00:48   6409s] End delay calculation. (MEM=3829 CPU=0:00:26.2 REAL=0:00:07.0)
[12/07 00:00:48   6409s] End delay calculation (fullDC). (MEM=3829 CPU=0:00:29.8 REAL=0:00:09.0)
[12/07 00:00:48   6410s] *** CDM Built up (cpu=0:00:30.8  real=0:00:09.0  mem= 3829.0M) ***
[12/07 00:00:50   6415s] *** Done Building Timing Graph (cpu=0:00:36.5 real=0:00:11.0 totSessionCpu=1:46:56 mem=3797.0M)
[12/07 00:01:06   6438s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_wc func_tc test_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.635  | 45.635  | 55.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_wc             | 45.635  | 45.635  | 55.208  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|func_tc             | 70.866  | 70.866  | 73.508  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|test_wc             | 285.635 | 285.635 | 295.208 |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.772%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/08_timedesign_final
[12/07 00:01:06   6438s] Total CPU time: 67.29 sec
[12/07 00:01:06   6438s] Total Real time: 31.0 sec
[12/07 00:01:06   6438s] Total Memory Usage: 3553.433594 Mbytes
[12/07 00:01:06   6438s] <CMD> timeDesign -postRoute -hold -expandedViews -outDir reports/08_timedesign_final
[12/07 00:01:08   6441s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/07 00:01:08   6441s] Effort level <high> specified for reg2reg path_group
[12/07 00:01:10   6446s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3529.6M
[12/07 00:01:10   6446s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:3529.6M
[12/07 00:01:10   6446s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:3529.6M
[12/07 00:01:10   6447s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:1.120, REAL:0.402, MEM:3553.6M
[12/07 00:01:11   6447s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:1.210, REAL:0.501, MEM:3553.6M
[12/07 00:01:11   6447s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.210, REAL:0.501, MEM:3553.6M
[12/07 00:01:11   6448s] #################################################################################
[12/07 00:01:11   6448s] # Design Stage: PostRoute
[12/07 00:01:11   6448s] # Design Name: NYQ
[12/07 00:01:11   6448s] # Design Mode: 90nm
[12/07 00:01:11   6448s] # Analysis Mode: MMMC OCV 
[12/07 00:01:11   6448s] # Parasitics Mode: SPEF/RCDB
[12/07 00:01:11   6448s] # Signoff Settings: SI Off 
[12/07 00:01:11   6448s] #################################################################################
[12/07 00:01:11   6448s] Topological Sorting (REAL = 0:00:00.0, MEM = 3565.1M, InitMEM = 3551.6M)
[12/07 00:01:11   6448s] Calculate late delays in OCV mode...
[12/07 00:01:11   6448s] Calculate early delays in OCV mode...
[12/07 00:01:12   6448s] Calculate late delays in OCV mode...
[12/07 00:01:12   6449s] Calculate early delays in OCV mode...
[12/07 00:01:12   6449s] Calculate late delays in OCV mode...
[12/07 00:01:12   6449s] Calculate early delays in OCV mode...
[12/07 00:01:12   6449s] Start delay calculation (fullDC) (4 T). (MEM=3565.09)
[12/07 00:01:12   6449s] *** Calculating scaling factor for l_bc libraries using the default operating condition of each library.
[12/07 00:01:12   6449s] End AAE Lib Interpolated Model. (MEM=3592.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 00:01:12   6449s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:12   6449s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:01:12   6449s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3592.9M)
[12/07 00:01:12   6449s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:01:13   6450s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:13   6450s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3631.1M)
[12/07 00:01:13   6450s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:01:13   6452s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:13   6452s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3631.1M)
[12/07 00:01:13   6452s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:01:14   6453s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:14   6453s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3631.1M)
[12/07 00:01:14   6453s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:01:16   6464s] Total number of fetched objects 106611
[12/07 00:01:16   6464s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:16   6464s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:01:16   6464s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3819.8M)
[12/07 00:01:16   6464s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:01:19   6475s] Total number of fetched objects 106611
[12/07 00:01:19   6475s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:19   6475s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:01:19   6475s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3817.8M)
[12/07 00:01:19   6475s] AAE_INFO: 4 threads acquired from CTE.
[12/07 00:01:22   6486s] Total number of fetched objects 106611
[12/07 00:01:22   6486s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/07 00:01:22   6487s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[12/07 00:01:23   6487s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/07 00:01:23   6487s] End delay calculation. (MEM=3823.46 CPU=0:00:34.0 REAL=0:00:09.0)
[12/07 00:01:23   6487s] End delay calculation (fullDC). (MEM=3823.46 CPU=0:00:38.7 REAL=0:00:11.0)
[12/07 00:01:23   6487s] *** CDM Built up (cpu=0:00:39.8  real=0:00:12.0  mem= 3823.5M) ***
[12/07 00:01:25   6493s] *** Done Building Timing Graph (cpu=0:00:46.0 real=0:00:14.0 totSessionCpu=1:48:14 mem=3791.5M)
[12/07 00:01:30   6506s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc hold_tc hold_wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.118  |  0.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_bc             |  0.020  |  0.118  |  0.020  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_tc             |  0.080  |  0.228  |  0.080  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+
|hold_wc             |  0.236  |  0.905  |  0.236  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  49763  |  24869  |  49755  |
+--------------------+---------+---------+---------+

Density: 65.772%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir reports/08_timedesign_final
[12/07 00:01:31   6506s] Total CPU time: 68.23 sec
[12/07 00:01:31   6506s] Total Real time: 25.0 sec
[12/07 00:01:31   6506s] Total Memory Usage: 3501.542969 Mbytes
[12/07 00:01:32   6507s] <CMD> write_lef_abstract out/NYQ.lef -stripePin
[12/07 00:01:32   6507s] ** NOTE: Created directory path 'out' for file 'out/NYQ.lef'.
[12/07 00:01:32   6507s] <CMD> set_global timing_recompute_sdf_in_setuphold_mode true
[12/07 00:01:32   6507s] <CMD> all_hold_analysis_views
[12/07 00:01:32   6507s] <CMD> all_setup_analysis_views
[12/07 00:01:32   6507s] <CMD> all_setup_analysis_views
[12/07 00:01:32   6507s] <CMD> write_sdf -precision 4 -min_period_edges posedge -recompute_parallel_arcs -nonegchecks \
          -min_view [lindex [all_hold_analysis_views]  0] \
          -typ_view [lindex [all_setup_analysis_views]  0] \
          -max_view [lindex [all_setup_analysis_views]  0] \
          out/${DESIGNNAME}.sdf.gz
[12/07 00:01:33   6507s] #################################################################################
[12/07 00:01:33   6507s] # Design Stage: PostRoute
[12/07 00:01:33   6507s] # Design Name: NYQ
[12/07 00:01:33   6507s] # Design Mode: 90nm
[12/07 00:01:33   6507s] # Analysis Mode: MMMC OCV 
[12/07 00:01:33   6507s] # Parasitics Mode: SPEF/RCDB
[12/07 00:01:33   6507s] # Signoff Settings: SI Off 
[12/07 00:01:33   6507s] #################################################################################
[12/07 00:01:36   6511s] Topological Sorting (REAL = 0:00:00.0, MEM = 3519.0M, InitMEM = 3507.6M)
[12/07 00:01:37   6512s] Start delay calculation (fullDC) (4 T). (MEM=3519.03)
[12/07 00:01:37   6512s] *** Calculating scaling factor for l_wc libraries using the default operating condition of each library.
[12/07 00:01:38   6513s] End AAE Lib Interpolated Model. (MEM=3564.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 00:01:38   6513s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:38   6513s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:01:38   6513s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3588.9M)
[12/07 00:01:38   6515s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:38   6515s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3627.1M)
[12/07 00:01:39   6516s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:39   6516s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3636.6M)
[12/07 00:01:39   6518s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:39   6518s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3693.8M)
[12/07 00:01:48   6552s] Total number of fetched objects 106611
[12/07 00:01:48   6552s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:48   6552s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:01:48   6552s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3922.7M)
[12/07 00:01:55   6578s] Total number of fetched objects 106611
[12/07 00:01:55   6578s] Opening parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d' for reading.
[12/07 00:01:55   6578s] Closing parasitic data file '/tmp/innovus_temp_354843_vip-brg.ece.cornell.edu_ok93_AWjA6N/NYQ_354843_BZXst1.rcdb.d'. 81776 times net's RC data read were performed.
[12/07 00:01:55   6578s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3922.7M)
[12/07 00:01:59   6594s] Total number of fetched objects 106611
[12/07 00:02:00   6597s] End Timing Check Calculation. (CPU Time=0:00:02.3, Real Time=0:00:01.0)
[12/07 00:02:00   6598s] End Timing Check Calculation. (CPU Time=0:00:01.5, Real Time=0:00:00.0)
[12/07 00:02:00   6599s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/07 00:02:00   6599s] End delay calculation. (MEM=3941.79 CPU=0:01:21 REAL=0:00:21.0)
[12/07 00:02:00   6599s] End delay calculation (fullDC). (MEM=3941.79 CPU=0:01:27 REAL=0:00:23.0)
[12/07 00:02:01   6599s] *** CDM Built up (cpu=0:01:32  real=0:00:28.0  mem= 3941.8M) ***
[12/07 00:02:03   6606s] <CMD> saveNetlist out/NYQ.v -excludeLeafCell
[12/07 00:02:03   6606s] Writing Netlist "out/NYQ.v" ...
[12/07 00:02:04   6606s] <CMD> saveDesign save/NYQ_final.enc
[12/07 00:02:04   6606s] The in-memory database contained RC information but was not saved. To save 
[12/07 00:02:04   6606s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/07 00:02:04   6606s] so it should only be saved when it is really desired.
[12/07 00:02:04   6606s] #% Begin save design ... (date=12/07 00:02:04, mem=3204.7M)
[12/07 00:02:08   6610s] % Begin Save netlist data ... (date=12/07 00:02:08, mem=3204.7M)
[12/07 00:02:08   6610s] Writing Binary DB to save/NYQ_final.enc.dat/NYQ.v.bin in single-threaded mode...
[12/07 00:02:08   6610s] % End Save netlist data ... (date=12/07 00:02:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=3204.7M, current mem=3204.7M)
[12/07 00:02:08   6610s] % Begin Save AAE data ... (date=12/07 00:02:08, mem=3204.7M)
[12/07 00:02:08   6610s] Saving AAE Data ...
[12/07 00:02:09   6610s] % End Save AAE data ... (date=12/07 00:02:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=3204.7M, current mem=3204.7M)
[12/07 00:02:12   6612s] % Begin Save clock tree data ... (date=12/07 00:02:11, mem=3204.7M)
[12/07 00:02:12   6612s] % End Save clock tree data ... (date=12/07 00:02:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=3204.7M, current mem=3204.7M)
[12/07 00:02:12   6612s] Saving preference file save/NYQ_final.enc.dat/gui.pref.tcl ...
[12/07 00:02:12   6612s] Saving mode setting ...
[12/07 00:02:12   6612s] Saving global file ...
[12/07 00:02:12   6612s] Saving symbol-table file in separate thread ...
[12/07 00:02:13   6612s] Saving Drc markers ...
[12/07 00:02:13   6612s] ... No Drc file written since there is no markers found.
[12/07 00:02:13   6612s] % Begin Save routing data ... (date=12/07 00:02:13, mem=3204.7M)
[12/07 00:02:13   6612s] Saving route file ...
[12/07 00:02:18   6616s] *** Completed saveRoute (cpu=0:00:03.5 real=0:00:05.0 mem=3897.9M) ***
[12/07 00:02:18   6616s] % End Save routing data ... (date=12/07 00:02:18, total cpu=0:00:03.6, real=0:00:05.0, peak res=3205.7M, current mem=3205.7M)
[12/07 00:02:18   6616s] Saving floorplan file in separate thread ...
[12/07 00:02:18   6616s] Saving PG Conn file in separate thread ...
[12/07 00:02:18   6616s] Saving placement file in separate thread ...
[12/07 00:02:18   6616s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/07 00:02:18   6616s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/07 00:02:18   6616s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3921.9M) ***
[12/07 00:02:20   6617s] TAT_INFO: ::saveFPlan REAL = 2 : CPU = 1 : MEM = 0.
[12/07 00:02:20   6617s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/07 00:02:20   6617s] Saving property file save/NYQ_final.enc.dat/NYQ.prop
[12/07 00:02:20   6618s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3921.9M) ***
[12/07 00:02:20   6618s] #Saving pin access info...
[12/07 00:02:20   6618s] #
[12/07 00:02:20   6618s] % Begin Save power constraints data ... (date=12/07 00:02:20, mem=3207.2M)
[12/07 00:02:20   6618s] % End Save power constraints data ... (date=12/07 00:02:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3207.2M, current mem=3207.2M)
[12/07 00:02:20   6618s] Saving CPF database ...
[12/07 00:02:21   6618s] *** End saving CPF database: cpu=0:00:00.04 real=0:00:01.00 ***
[12/07 00:02:21   6618s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/07 00:02:39   6619s] Generated self-contained design NYQ_final.enc.dat
[12/07 00:02:39   6619s] #% End save design ... (date=12/07 00:02:39, total cpu=0:00:13.0, real=0:00:35.0, peak res=3207.2M, current mem=2862.4M)
[12/07 00:02:39   6619s] *** Message Summary: 0 warning(s), 0 error(s)
[12/07 00:02:39   6619s] 
[12/07 01:10:37   7238s] <CMD> gui_select -rect {2192.460 390.766 2563.862 410.612}
[12/07 01:10:37   7238s] <CMD> gui_select -rect {-21.779 799.025 295.756 816.036}
[12/07 01:10:38   7238s] <CMD> gui_select -rect {335.448 1649.565 766.388 1658.071}
[12/07 01:10:38   7238s] Set RLRP Inst: counter_1/FILLCORE_PD_CORE_124810
[12/07 01:10:44   7238s] <CMD> deselectAll
[12/07 01:10:47   7238s] <CMD> panPage -1 0
[12/07 01:10:49   7239s] <CMD> panPage 0 -1
[12/07 01:10:51   7240s] <CMD> panPage 0 1
[12/07 01:11:18   7244s] <CMD> zoomIn
[12/07 01:11:22   7245s] <CMD> zoomIn
[12/07 01:11:51   7248s] <CMD> zoomIn
[12/07 01:12:43   7256s] <CMD> zoomIn
[12/07 01:13:05   7258s] <CMD> zoomIn
[12/07 03:13:35   8353s] 
[12/07 03:13:35   8353s] *** Memory Usage v#1 (Current mem = 3757.293M, initial mem = 228.641M) ***
[12/07 03:13:35   8353s] 
[12/07 03:13:35   8353s] *** Summary of all messages that are not suppressed in this session:
[12/07 03:13:35   8353s] Severity  ID               Count  Summary                                  
[12/07 03:13:35   8353s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/07 03:13:35   8353s] WARNING   IMPLF-200           26  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 03:13:35   8353s] WARNING   IMPLF-201            1  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 03:13:35   8353s] WARNING   IMPLF-105            1  The layer '%s' specified in SAMENET spac...
[12/07 03:13:35   8353s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/07 03:13:35   8353s] WARNING   IMPEXT-6197         20  The Cap table file is not specified. Thi...
[12/07 03:13:35   8353s] WARNING   IMPEXT-2766         27  The sheet resistance for layer %s is not...
[12/07 03:13:35   8353s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/07 03:13:35   8353s] WARNING   IMPEXT-2776         24  The via resistance between layers %s and...
[12/07 03:13:35   8353s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/07 03:13:35   8353s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/07 03:13:35   8353s] WARNING   IMPEXT-3530         20  The process node is not set. Use the com...
[12/07 03:13:35   8353s] WARNING   IMPEXT-3032          7  Because the cap table file was not provi...
[12/07 03:13:35   8353s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[12/07 03:13:35   8353s] WARNING   IMPPP-532           48  ViaGen Warning: top layer and bottom lay...
[12/07 03:13:35   8353s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[12/07 03:13:35   8353s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/07 03:13:35   8353s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/07 03:13:35   8353s] WARNING   IMPOPT-7139         10  'setExtractRCMode -coupled false' has be...
[12/07 03:13:35   8353s] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[12/07 03:13:35   8353s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/07 03:13:35   8353s] WARNING   IMPCCOPT-4209        1  Differing set_driving_cell statements ha...
[12/07 03:13:35   8353s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/07 03:13:35   8353s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[12/07 03:13:35   8353s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[12/07 03:13:35   8353s] WARNING   IMPTCM-77           32  Option "%s" for command %s is obsolete a...
[12/07 03:13:35   8353s] WARNING   TECHLIB-302         18  No function defined for cell '%s'. The c...
[12/07 03:13:35   8353s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/07 03:13:35   8353s] WARNING   TECHLIB-1161         9  The library level attribute %s on line %...
[12/07 03:13:35   8353s] *** Message Summary: 291 warning(s), 0 error(s)
[12/07 03:13:35   8353s] 
[12/07 03:13:35   8353s] --- Ending "Innovus" (totcpu=2:19:13, real=4:30:00, mem=3757.3M) ---
