Analysis & Synthesis report for fsoc_lab
Thu Jan 04 14:57:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Top-level Entity: |fsoc_lab
 19. Source assignments for base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 20. Source assignments for base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 21. Source assignments for base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated
 22. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 24. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux
 25. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_001
 26. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 27. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_003
 28. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_004
 29. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_005
 30. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_006
 31. Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_007
 32. Source assignments for base_sys:u0|altera_reset_controller:rst_controller
 33. Source assignments for base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo
 36. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo
 37. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator
 39. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator
 40. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator
 41. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator
 42. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator
 43. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator
 44. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator
 45. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator
 46. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator
 47. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator
 48. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent
 49. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent
 50. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent
 51. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent
 54. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent
 57. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent
 60. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent
 63. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent
 66. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent
 69. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent
 72. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|base_sys_mm_interconnect_0_router_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_003|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_005|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_006|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_007|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_008|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter
 85. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter
 86. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 87. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 88. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 89. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 90. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 91. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 92. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 93. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 94. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 95. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 96. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 97. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
 98. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
 99. Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
100. Parameter Settings for User Entity Instance: base_sys:u0|altera_reset_controller:rst_controller
101. Parameter Settings for User Entity Instance: base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Parameter Settings for User Entity Instance: base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. scfifo Parameter Settings by Entity Instance
104. altsyncram Parameter Settings by Entity Instance
105. Port Connectivity Checks: "base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
106. Port Connectivity Checks: "base_sys:u0|altera_reset_controller:rst_controller"
107. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
109. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
110. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode"
111. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode"
112. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode"
113. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode"
114. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|base_sys_mm_interconnect_0_router_default_decode:the_default_decode"
115. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo"
116. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent"
117. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo"
118. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent"
119. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo"
120. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent"
121. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo"
122. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent"
123. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo"
124. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent"
125. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo"
126. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent"
127. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo"
128. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent"
129. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
130. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent"
131. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent"
132. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent"
133. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator"
134. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator"
135. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator"
136. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator"
137. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator"
138. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator"
139. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator"
140. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator"
141. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator"
142. Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator"
143. Port Connectivity Checks: "base_sys:u0|base_sys_sys_mem:sys_mem"
144. Port Connectivity Checks: "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic"
145. Port Connectivity Checks: "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart"
146. Port Connectivity Checks: "base_sys:u0|base_sys_nios2_cpu:nios2_cpu"
147. Post-Synthesis Netlist Statistics for Top Partition
148. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
149. Elapsed Time Per Partition
150. Analysis & Synthesis Messages
151. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 04 14:57:44 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fsoc_lab                                    ;
; Top-level Entity Name              ; fsoc_lab                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,785                                       ;
;     Total combinational functions  ; 3,065                                       ;
;     Dedicated logic registers      ; 2,146                                       ;
; Total registers                    ; 2146                                        ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 383,360                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; fsoc_lab           ; fsoc_lab           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; base_sys/synthesis/base_sys.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v                                                                 ; base_sys    ;
; base_sys/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v                                       ; base_sys    ;
; base_sys/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_synchronizer.v                                     ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_irq_mapper.sv                                          ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v                                    ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v                  ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv                       ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv                           ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv                     ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv                         ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv                       ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv                           ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv                     ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv                         ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; base_sys    ;
; base_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv                            ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv                                   ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_translator.sv                               ; base_sys    ;
; base_sys/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_translator.sv                              ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_sys_timer.v                                            ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_timer.v                                            ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_sys_pio_out.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_out.v                                          ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_sys_pio_in.v                                           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_in.v                                           ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_sys_mem.v                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v                                              ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v                                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v                                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_sys_id.v                                               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_id.v                                               ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu.v                                            ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v                                            ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v                                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v                     ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v                        ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v                    ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v                              ; base_sys    ;
; base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v                             ; base_sys    ;
; fsoc_lab.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv                                                                                   ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_2uc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_2uc1.tdf                                                                        ;             ;
; db/altsyncram_tkc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_tkc1.tdf                                                                        ;             ;
; db/altsyncram_vhc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_vhc1.tdf                                                                        ;             ;
; db/altsyncram_5tb1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_5tb1.tdf                                                                        ;             ;
; altera_mult_add.tdf                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                             ;             ;
; db/altera_mult_add_bbo2.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v                                                                     ;             ;
; altera_mult_add_rtl.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                           ;             ;
; db/altsyncram_nqb1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_nqb1.tdf                                                                        ;             ;
; db/altsyncram_aoe1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_aoe1.tdf                                                                        ;             ;
; db/altsyncram_hec1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_hec1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_0n61.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_0n61.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; db/scfifo_9621.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf                                                                            ;             ;
; db/a_dpfifo_bb01.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_337.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_337.tdf                                                                               ;             ;
; db/altsyncram_dtn1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_dtn1.tdf                                                                        ;             ;
; db/cntr_n2b.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_n2b.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                             ;             ;
; db/altsyncram_t2v1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf                                                                        ;             ;
; db/decode_97a.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/decode_97a.tdf                                                                             ;             ;
; db/mux_63b.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mux_63b.tdf                                                                                ;             ;
; pzdyqx.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                      ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld73123b06/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mult_9401.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9401.tdf                                                                              ;             ;
; db/mult_9b01.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9b01.tdf                                                                              ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,785     ;
;                                             ;           ;
; Total combinational functions               ; 3065      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1662      ;
;     -- 3 input functions                    ; 898       ;
;     -- <=2 input functions                  ; 505       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2862      ;
;     -- arithmetic mode                      ; 203       ;
;                                             ;           ;
; Total registers                             ; 2146      ;
;     -- Dedicated logic registers            ; 2146      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 12        ;
; Total memory bits                           ; 383360    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2192      ;
; Total fan-out                               ; 24117     ;
; Average fan-out                             ; 4.35      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |fsoc_lab                                                                                                                               ; 3065 (1)            ; 2146 (0)                  ; 383360      ; 0          ; 6            ; 0       ; 3         ; 12   ; 0            ; 0          ; |fsoc_lab                                                                                                                                                                                                                                                                                                                                                                                  ; fsoc_lab                                      ; work         ;
;    |base_sys:u0|                                                                                                                        ; 2771 (0)            ; 1983 (0)                  ; 383360      ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0                                                                                                                                                                                                                                                                                                                                                                      ; base_sys                                      ; base_sys     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                       ; base_sys     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                     ; base_sys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                     ; base_sys     ;
;       |base_sys_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 384 (0)             ; 156 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                         ; base_sys_mm_interconnect_0                    ; base_sys     ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|                                                                    ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|                                                                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|                                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                         ; base_sys     ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                    ; base_sys     ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                     ; base_sys     ;
;          |altera_merlin_slave_agent:sys_id_control_slave_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                     ; base_sys     ;
;          |altera_merlin_slave_agent:sys_pio_in_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                     ; base_sys     ;
;          |altera_merlin_slave_agent:sys_timer_s1_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                     ; base_sys     ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_id_control_slave_translator|                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator|                                                    ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_mem_s1_translator|                                                                         ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_mem_s2_translator|                                                                         ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_pio_in_s1_translator|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_pio_out_s1_translator|                                                                     ; 8 (8)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_slave_translator:sys_timer_s1_translator|                                                                       ; 8 (8)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                ; base_sys     ;
;          |altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|                                                                  ; 15 (15)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter                                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                 ; base_sys     ;
;          |altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|                                                           ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                 ; base_sys     ;
;          |base_sys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; base_sys_mm_interconnect_0_cmd_demux          ; base_sys     ;
;          |base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                  ; base_sys_mm_interconnect_0_cmd_demux_001      ; base_sys     ;
;          |base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                      ; base_sys_mm_interconnect_0_cmd_mux_002        ; base_sys     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                      ; base_sys     ;
;          |base_sys_mm_interconnect_0_router:router|                                                                                     ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                ; base_sys_mm_interconnect_0_router             ; base_sys     ;
;          |base_sys_mm_interconnect_0_router_001:router_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                        ; base_sys_mm_interconnect_0_router_001         ; base_sys     ;
;          |base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                  ; base_sys_mm_interconnect_0_rsp_demux_002      ; base_sys     ;
;          |base_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 108 (108)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; base_sys_mm_interconnect_0_rsp_mux            ; base_sys     ;
;          |base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                      ; base_sys_mm_interconnect_0_rsp_mux_001        ; base_sys     ;
;       |base_sys_nios2_cpu:nios2_cpu|                                                                                                    ; 2089 (33)           ; 1564 (39)                 ; 62336       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                         ; base_sys_nios2_cpu                            ; base_sys     ;
;          |base_sys_nios2_cpu_cpu:cpu|                                                                                                   ; 2056 (1762)         ; 1525 (1189)               ; 62336       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                              ; base_sys_nios2_cpu_cpu                        ; base_sys     ;
;             |base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht|                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht                                                                                                                                                                                                                                                 ; base_sys_nios2_cpu_cpu_bht_module             ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                        ; altsyncram_vhc1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data|                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data                                                                                                                                                                                                                                         ; base_sys_nios2_cpu_cpu_dc_data_module         ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                ; altsyncram_aoe1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag                                                                                                                                                                                                                                           ; base_sys_nios2_cpu_cpu_dc_tag_module          ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                    ; work         ;
;                   |altsyncram_nqb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nqb1:auto_generated                                                                                                                                                                                  ; altsyncram_nqb1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim|                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim                                                                                                                                                                                                                                     ; base_sys_nios2_cpu_cpu_dc_victim_module       ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                            ; altsyncram_hec1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data|                                                      ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data                                                                                                                                                                                                                                         ; base_sys_nios2_cpu_cpu_ic_data_module         ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                ; altsyncram_2uc1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag                                                                                                                                                                                                                                           ; base_sys_nios2_cpu_cpu_ic_tag_module          ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                    ; work         ;
;                   |altsyncram_tkc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tkc1:auto_generated                                                                                                                                                                                  ; altsyncram_tkc1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|                                                     ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell                                                                                                                                                                                                                                        ; base_sys_nios2_cpu_cpu_mult_cell              ; base_sys     ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                 ; altera_mult_add_bbo2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                       ; mult_9401                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                 ; altera_mult_add_bbo2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                       ; mult_9b01                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                     ; altera_mult_add                               ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                 ; altera_mult_add_bbo2                          ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                           ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                         ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                      ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                       ; mult_9b01                                     ; work         ;
;             |base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|                                                     ; 292 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                        ; base_sys_nios2_cpu_cpu_nios2_oci              ; base_sys     ;
;                |base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                              ; base_sys_nios2_cpu_cpu_debug_slave_wrapper    ; base_sys     ;
;                   |base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk                                                      ; base_sys_nios2_cpu_cpu_debug_slave_sysclk     ; base_sys     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                   |base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck                                                            ; base_sys_nios2_cpu_cpu_debug_slave_tck        ; base_sys     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                        ; work         ;
;                |base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|                                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                    ; base_sys_nios2_cpu_cpu_nios2_avalon_reg       ; base_sys     ;
;                |base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                      ; base_sys_nios2_cpu_cpu_nios2_oci_break        ; base_sys     ;
;                |base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                      ; base_sys_nios2_cpu_cpu_nios2_oci_debug        ; base_sys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                       ; work         ;
;                |base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|                                            ; 113 (113)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                            ; base_sys_nios2_cpu_cpu_nios2_ocimem           ; base_sys     ;
;                   |base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram                                                                           ; base_sys_nios2_cpu_cpu_ociram_sp_ram_module   ; base_sys     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                               ; work         ;
;             |base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                         ; base_sys_nios2_cpu_cpu_register_bank_a_module ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                ; altsyncram_5tb1                               ; work         ;
;             |base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                         ; base_sys_nios2_cpu_cpu_register_bank_b_module ; base_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                ; altsyncram_5tb1                               ; work         ;
;       |base_sys_sys_jtag_uart:sys_jtag_uart|                                                                                            ; 143 (38)            ; 112 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart                                                                                                                                                                                                                                                                                                                                 ; base_sys_sys_jtag_uart                        ; base_sys     ;
;          |alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|                                                                   ; 54 (54)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                             ; work         ;
;          |base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                             ; base_sys_sys_jtag_uart_scfifo_r               ; base_sys     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                ; scfifo                                        ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                     ; scfifo_9621                                   ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                ; a_dpfifo_bb01                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                        ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                   ; cntr_337                                      ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                        ; altsyncram_dtn1                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                          ; cntr_n2b                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                ; cntr_n2b                                      ; work         ;
;          |base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                             ; base_sys_sys_jtag_uart_scfifo_w               ; base_sys     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                ; scfifo                                        ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                     ; scfifo_9621                                   ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                ; a_dpfifo_bb01                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                        ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                   ; cntr_337                                      ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                        ; altsyncram_dtn1                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                          ; cntr_n2b                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                ; cntr_n2b                                      ; work         ;
;       |base_sys_sys_mem:sys_mem|                                                                                                        ; 2 (0)               ; 2 (0)                     ; 320000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_mem:sys_mem                                                                                                                                                                                                                                                                                                                                             ; base_sys_sys_mem                              ; base_sys     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2 (0)               ; 2 (0)                     ; 320000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                   ; altsyncram                                    ; work         ;
;             |altsyncram_t2v1:auto_generated|                                                                                            ; 2 (0)               ; 2 (2)                     ; 320000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_t2v1                               ; work         ;
;                |decode_97a:decode2|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated|decode_97a:decode2                                                                                                                                                                                                                                                                 ; decode_97a                                    ; work         ;
;       |base_sys_sys_pio_in:sys_pio_in|                                                                                                  ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_pio_in:sys_pio_in                                                                                                                                                                                                                                                                                                                                       ; base_sys_sys_pio_in                           ; base_sys     ;
;       |base_sys_sys_pio_out:sys_pio_out|                                                                                                ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_pio_out:sys_pio_out                                                                                                                                                                                                                                                                                                                                     ; base_sys_sys_pio_out                          ; base_sys     ;
;       |base_sys_sys_timer:sys_timer|                                                                                                    ; 129 (129)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|base_sys:u0|base_sys_sys_timer:sys_timer                                                                                                                                                                                                                                                                                                                                         ; base_sys_sys_timer                            ; base_sys     ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                       ; pzdyqx_impl                                   ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                         ; GHVD5181                                      ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                       ; LQYT7093                                      ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                     ; KIFI3548                                      ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                     ; LQYT7093                                      ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                     ; PUDL0439                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 171 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 170 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 170 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 170 (1)             ; 91 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 169 (0)             ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 169 (125)           ; 84 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                 ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                         ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                       ; sld_shadow_jsm                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nqb1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tkc1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; AUTO ; True Dual Port   ; 10000        ; 32           ; 10000        ; 32           ; 320000 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                       ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                         ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                       ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |fsoc_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                         ;                 ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0                                                                                                                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                ; base_sys.qsys   ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                      ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                           ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                       ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                           ; base_sys.qsys   ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter                                                                                                                                                                                                                      ; base_sys.qsys   ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                        ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                              ; base_sys.qsys   ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                                                                                                    ; base_sys.qsys   ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                                                                                          ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router                                                                                                                                                                                                                                         ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                 ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                           ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                       ; base_sys.qsys   ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent                                                                                                                                                                                                                             ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                             ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                        ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent                                                                                                                                                                                                                                       ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator                                                                                                                                                                                                                             ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent                                                                                                                                                                                                                                       ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo                                                                                                                                                                                                                                  ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator                                                                                                                                                                                                                             ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent                                                                                                                                                                                                                                    ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator                                                                                                                                                                                                                          ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent                                                                                                                                                                                                                                   ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator                                                                                                                                                                                                                         ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                                                                                     ; base_sys.qsys   ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; base_sys.qsys   ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                           ; base_sys.qsys   ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                  ; base_sys.qsys   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht                                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag                                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag                                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                        ; base_sys.qsys   ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_sys_id:sys_id                                                                                                                                                                                                                                                                                                        ; base_sys.qsys   ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart                                                                                                                                                                                                                                                                                          ; base_sys.qsys   ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_sys_mem:sys_mem                                                                                                                                                                                                                                                                                                      ; base_sys.qsys   ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_sys_pio_in:sys_pio_in                                                                                                                                                                                                                                                                                                ; base_sys.qsys   ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_sys_pio_out:sys_pio_out                                                                                                                                                                                                                                                                                              ; base_sys.qsys   ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A           ; |fsoc_lab|base_sys:u0|base_sys_sys_timer:sys_timer                                                                                                                                                                                                                                                                                                  ; base_sys.qsys   ;
+--------+---------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator|av_chipselect_pre                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator|av_chipselect_pre                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[0,7,11,16,19,22,27,31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[1..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[17..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_dest_id[0,1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_channel[1]                                                                                                                                                                                      ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                      ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                           ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[1,2,8,13,15,17,23,24,26,29]                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                      ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[3,14,21,25]                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                                      ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[0..15]                                                                                                                                                                                                                                   ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                                                                      ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                    ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                               ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                           ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                           ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                          ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                             ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                              ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                             ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..16]                                                                                                                                                                                                                            ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[4..6,9,12,18,20]                                                                                                                                                                         ; Merged with base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[10]                                                                                                                                                                                      ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize.001 ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 499                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                            ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                            ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                  ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                 ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                                                                      ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                             ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                     ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                               ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                               ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[21]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[21]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[20]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[20]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[19]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[19]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[17]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[17]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[16]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[16]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[15]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[15]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[14]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[14]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[13]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[13]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[12]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[12]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[11]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[11]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[10]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[10]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[9]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[9]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[8]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[8]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[7]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[7]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[6]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[6]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[5]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[5]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[4]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[4]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[3]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[3]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[2]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[2]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[1]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[1]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                      ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[18]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[18]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[31]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[31]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[30]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[30]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                            ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                           ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                          ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                           ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[29]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[29]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                          ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                  ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                  ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                  ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                    ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                       ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                       ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                       ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                         ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[28]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[28]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[27]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[27]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[26]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[26]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                            ; Lost Fanouts              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[25]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[25]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[24]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[24]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[23]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[23]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_sys_pio_in:sys_pio_in|readdata[22]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|av_readdata_pre[22]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                       ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                  ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                          ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                            ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                         ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                        ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                             ; Stuck at GND              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                              ; Stuck at VCC              ; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                  ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2146  ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 229   ;
; Number of registers using Asynchronous Clear ; 1753  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1516  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[3]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[6]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[8]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[9]                                                                                                                                                                                                                                                                    ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[14]                                                                                                                                                                                                                                                                   ; 3       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|internal_counter[15]                                                                                                                                                                                                                                                                   ; 3       ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                ; 26      ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                 ; 7       ;
; base_sys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; base_sys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                ; 13      ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; base_sys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                    ; 2       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                    ; 2       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                    ; 2       ;
; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                         ; 1       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                       ; 1       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[0]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[2]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[3]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[6]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[8]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[9]                                                                                                                                                                                                                                                                   ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[14]                                                                                                                                                                                                                                                                  ; 2       ;
; base_sys:u0|base_sys_sys_timer:sys_timer|period_l_register[15]                                                                                                                                                                                                                                                                  ; 2       ;
; base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                              ; 9       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|d_byteenable[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_slow_inst_result[5]                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|d_writedata[23]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|MonDReg[21]                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break|break_readreg[0]                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_inst_result[15]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck|sr[22] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                                             ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|src_data[79]                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|D_src2_reg[20]                                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_wr_data_unfiltered[20]                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |fsoc_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for Top-level Entity: |fsoc_lab ;
+------------+---------+------+----------------------+
; Assignment ; Value   ; From ; To                   ;
+------------+---------+------+----------------------+
; LOCATION   ; Pin_H21 ; -    ; mode[1]              ;
; LOCATION   ; Pin_H22 ; -    ; mode[0]              ;
; LOCATION   ; Pin_C5  ; -    ; q[7]                 ;
; LOCATION   ; Pin_B4  ; -    ; q[6]                 ;
; LOCATION   ; Pin_A5  ; -    ; q[5]                 ;
; LOCATION   ; Pin_C4  ; -    ; q[4]                 ;
; LOCATION   ; Pin_B7  ; -    ; q[3]                 ;
; LOCATION   ; Pin_A6  ; -    ; q[2]                 ;
; LOCATION   ; Pin_C8  ; -    ; q[1]                 ;
; LOCATION   ; Pin_C7  ; -    ; q[0]                 ;
; LOCATION   ; Pin_M8  ; -    ; clk                  ;
; LOCATION   ; Pin_J21 ; -    ; reset_n              ;
+------------+---------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for base_sys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 10000                ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 10000                ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_t2v1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|base_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_003|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_005|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_006|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_007|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_008|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 10000                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|base_sys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s2_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_out_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_out_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pio_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pio_in_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_mem_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s2_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_out_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_sys_mem:sys_mem" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "base_sys:u0|base_sys_nios2_cpu:nios2_cpu" ;
+---------------+--------+----------+----------------------------------+
; Port          ; Type   ; Severity ; Details                          ;
+---------------+--------+----------+----------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected           ;
+---------------+--------+----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 1983                        ;
;     CLR               ; 396                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 142                         ;
;     ENA CLR           ; 1100                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 44                          ;
;     ENA CLR SLD       ; 124                         ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 2772                        ;
;     arith             ; 190                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 92                          ;
;     normal            ; 2582                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 260                         ;
;         3 data inputs ; 741                         ;
;         4 data inputs ; 1529                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 295                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.33                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 04 14:56:50 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fsoc_lab -c fsoc_lab
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/base_sys.v
    Info (12023): Found entity 1: base_sys File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_irq_mapper.sv
    Info (12023): Found entity 1: base_sys_irq_mapper File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: base_sys_mm_interconnect_0 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_rsp_demux_002 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_cmd_mux_002 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_router_009_default_decode File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: base_sys_mm_interconnect_0_router_009 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_router_004_default_decode File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: base_sys_mm_interconnect_0_router_004 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: base_sys_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: base_sys_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: base_sys_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: base_sys_mm_interconnect_0_router File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_timer.v
    Info (12023): Found entity 1: base_sys_sys_timer File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_out.v
    Info (12023): Found entity 1: base_sys_sys_pio_out File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_in.v
    Info (12023): Found entity 1: base_sys_sys_pio_in File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_mem.v
    Info (12023): Found entity 1: base_sys_sys_mem File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v
    Info (12023): Found entity 1: base_sys_sys_jtag_uart_sim_scfifo_w File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: base_sys_sys_jtag_uart_scfifo_w File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: base_sys_sys_jtag_uart_sim_scfifo_r File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: base_sys_sys_jtag_uart_scfifo_r File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: base_sys_sys_jtag_uart File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_id.v
    Info (12023): Found entity 1: base_sys_sys_id File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_id.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu.v
    Info (12023): Found entity 1: base_sys_nios2_cpu File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v
    Info (12023): Found entity 1: base_sys_nios2_cpu_cpu_ic_data_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: base_sys_nios2_cpu_cpu_ic_tag_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: base_sys_nios2_cpu_cpu_bht_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: base_sys_nios2_cpu_cpu_register_bank_a_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: base_sys_nios2_cpu_cpu_register_bank_b_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: base_sys_nios2_cpu_cpu_dc_tag_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: base_sys_nios2_cpu_cpu_dc_data_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: base_sys_nios2_cpu_cpu_dc_victim_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: base_sys_nios2_cpu_cpu_nios2_oci_debug File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: base_sys_nios2_cpu_cpu_nios2_oci_break File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: base_sys_nios2_cpu_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: base_sys_nios2_cpu_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: base_sys_nios2_cpu_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: base_sys_nios2_cpu_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: base_sys_nios2_cpu_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: base_sys_nios2_cpu_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: base_sys_nios2_cpu_cpu_nios2_oci_pib File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: base_sys_nios2_cpu_cpu_nios2_oci_im File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: base_sys_nios2_cpu_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: base_sys_nios2_cpu_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: base_sys_nios2_cpu_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: base_sys_nios2_cpu_cpu_nios2_ocimem File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: base_sys_nios2_cpu_cpu_nios2_oci File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: base_sys_nios2_cpu_cpu File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_tck File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: base_sys_nios2_cpu_cpu_mult_cell File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: base_sys_nios2_cpu_cpu_test_bench File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fsoc_lab.sv
    Info (12023): Found entity 1: fsoc_lab File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv Line: 4
Info (12127): Elaborating entity "fsoc_lab" for the top level hierarchy
Info (12128): Elaborating entity "base_sys" for hierarchy "base_sys:u0" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv Line: 19
Info (12128): Elaborating entity "base_sys_nios2_cpu" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 110
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v Line: 69
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_test_bench" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 5986
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_ic_data_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 6988
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_2uc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_ic_tag_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 7054
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tkc1.tdf
    Info (12023): Found entity 1: altsyncram_tkc1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_tkc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tkc1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tkc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_bht_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 7252
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_register_bank_a_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 8209
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_register_bank_b_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 8227
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_mult_cell" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 8812
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_dc_tag_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 9234
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nqb1.tdf
    Info (12023): Found entity 1: altsyncram_nqb1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_nqb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nqb1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nqb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_dc_data_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 9300
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_aoe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_dc_victim_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 9412
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 10217
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_debug" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_break" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_xbrk" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_dbrk" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_itrace" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_dtrace" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_td_mode" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_fifo" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_pib" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_oci_im" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_avalon_reg" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_nios2_ocimem" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_ociram_sp_ram_module" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_debug_slave_wrapper" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_debug_slave_tck" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "base_sys_nios2_cpu_cpu_debug_slave_sysclk" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "base_sys_sys_id" for hierarchy "base_sys:u0|base_sys_sys_id:sys_id" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 117
Info (12128): Elaborating entity "base_sys_sys_jtag_uart" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 130
Info (12128): Elaborating entity "base_sys_sys_jtag_uart_scfifo_w" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "base_sys_sys_jtag_uart_scfifo_r" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "base_sys:u0|base_sys_sys_jtag_uart:sys_jtag_uart|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "base_sys_sys_mem" for hierarchy "base_sys:u0|base_sys_sys_mem:sys_mem" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v Line: 98
Info (12130): Elaborated megafunction instantiation "base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v Line: 98
Info (12133): Instantiated megafunction "base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10000"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "numwords_b" = "10000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t2v1.tdf
    Info (12023): Found entity 1: altsyncram_t2v1 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_t2v1" for hierarchy "base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/decode_97a.tdf Line: 22
Info (12128): Elaborating entity "decode_97a" for hierarchy "base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated|decode_97a:decode2" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mux_63b.tdf Line: 22
Info (12128): Elaborating entity "mux_63b" for hierarchy "base_sys:u0|base_sys_sys_mem:sys_mem|altsyncram:the_altsyncram|altsyncram_t2v1:auto_generated|mux_63b:mux4" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf Line: 53
Info (12128): Elaborating entity "base_sys_sys_pio_in" for hierarchy "base_sys:u0|base_sys_sys_pio_in:sys_pio_in" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 166
Info (12128): Elaborating entity "base_sys_sys_pio_out" for hierarchy "base_sys:u0|base_sys_sys_pio_out:sys_pio_out" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 177
Info (12128): Elaborating entity "base_sys_sys_timer" for hierarchy "base_sys:u0|base_sys_sys_timer:sys_timer" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 188
Info (12128): Elaborating entity "base_sys_mm_interconnect_0" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 253
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 681
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 741
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 805
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 869
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 933
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 997
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_mem_s1_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 1061
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pio_in_s1_translator" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 1125
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 1334
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 1415
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 1499
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 1540
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2431
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_default_decode" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router:router|base_sys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_001" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2447
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_001_default_decode" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_001:router_001|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_002" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2463
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_002_default_decode" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_002:router_002|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_004" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2495
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_004_default_decode" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_004:router_004|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_009" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2575
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_router_009_default_decode" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_router_009:router_009|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2625
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_cmd_demux" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2728
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_cmd_demux_001" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2751
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_cmd_mux" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2768
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_cmd_mux_002" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2808
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_rsp_demux" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2910
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_rsp_demux_002" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 2950
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_rsp_mux" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 3088
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_rsp_mux_001" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 3111
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_avalon_st_adapter" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v Line: 3140
Info (12128): Elaborating entity "base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "base_sys:u0|base_sys_mm_interconnect_0:mm_interconnect_0|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "base_sys_irq_mapper" for hierarchy "base_sys:u0|base_sys_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 262
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "base_sys:u0|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v Line: 325
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "base_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.04.14:57:21 Progress: Loading sld73123b06/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9b01.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mode[1]" File: C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv Line: 7
Info (21057): Implemented 4349 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 4031 logic cells
    Info (21064): Implemented 295 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Thu Jan 04 14:57:45 2024
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.map.smsg.


