{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718991977564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718991977564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 14:46:17 2024 " "Processing started: Fri Jun 21 14:46:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718991977564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991977564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contadores -c contadores " "Command: quartus_map --read_settings_files=on --write_settings_files=off contadores -c contadores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991977564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718991977742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718991977742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_N.vhd 3 1 " "Found 3 design units, including 1 entities, in source file conta_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_N-ifsc_v1 " "Found design unit 1: conta_N-ifsc_v1" {  } { { "conta_N.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/conta_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_N " "Found design unit 2: cfg_N" {  } { { "conta_N.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/conta_N.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985278 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_N " "Found entity 1: conta_N" {  } { { "conta_N.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/conta_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_bcd.vhd 5 1 " "Found 5 design units, including 1 entities, in source file c_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_bcd-ifsc_v1 " "Found design unit 1: c_bcd-ifsc_v1" {  } { { "c_bcd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/c_bcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 c_bcd-ifsc_v2 " "Found design unit 2: c_bcd-ifsc_v2" {  } { { "c_bcd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/c_bcd.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 c_bcd-ifsc_v3 " "Found design unit 3: c_bcd-ifsc_v3" {  } { { "c_bcd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/c_bcd.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cfg_bcd " "Found design unit 4: cfg_bcd" {  } { { "c_bcd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/c_bcd.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985279 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_bcd " "Found entity 1: c_bcd" {  } { { "c_bcd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/c_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_gray.vhd 3 1 " "Found 3 design units, including 1 entities, in source file contador_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_gray-ifsc_v1 " "Found design unit 1: contador_gray-ifsc_v1" {  } { { "contador_gray.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/contador_gray.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985280 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_gray " "Found design unit 2: cfg_gray" {  } { { "contador_gray.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/contador_gray.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985280 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_gray " "Found entity 1: contador_gray" {  } { { "contador_gray.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/contador_gray.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_em_anel.vhd 3 1 " "Found 3 design units, including 1 entities, in source file contador_em_anel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_em_anel-reset_arch " "Found design unit 1: contador_em_anel-reset_arch" {  } { { "contador_em_anel.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/contador_em_anel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985280 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_test_ring " "Found design unit 2: cfg_test_ring" {  } { { "contador_em_anel.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/contador_em_anel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985280 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_em_anel " "Found entity 1: contador_em_anel" {  } { { "contador_em_anel.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/contador_em_anel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown.vhd 3 1 " "Found 3 design units, including 1 entities, in source file updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updown-updown_v1 " "Found design unit 1: updown-updown_v1" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 updown-updown_v2 " "Found design unit 2: updown-updown_v2" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985281 ""} { "Info" "ISGN_ENTITY_NAME" "1 updown " "Found entity 1: updown" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718991985281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "updown " "Elaborating entity \"updown\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718991985333 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "q_logic updown.vhd(13) " "Using initial value X (don't care) for net \"q_logic\" at updown.vhd(13)" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985335 "|updown"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q_logic\[0\] GND " "Pin \"q_logic\[0\]\" is stuck at GND" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718991985655 "|updown|q_logic[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_logic\[1\] GND " "Pin \"q_logic\[1\]\" is stuck at GND" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718991985655 "|updown|q_logic[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_logic\[2\] GND " "Pin \"q_logic\[2\]\" is stuck at GND" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718991985655 "|updown|q_logic[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_logic\[3\] GND " "Pin \"q_logic\[3\]\" is stuck at GND" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718991985655 "|updown|q_logic[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_integer\[0\] GND " "Pin \"q_integer\[0\]\" is stuck at GND" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718991985655 "|updown|q_integer[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_integer\[1\] GND " "Pin \"q_integer\[1\]\" is stuck at GND" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718991985655 "|updown|q_integer[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718991985655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718991985734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718991985734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718991985804 "|updown|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "updown.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/contadores/updown.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718991985804 "|updown|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718991985804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718991985804 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718991985804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718991985804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718991985905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 14:46:25 2024 " "Processing ended: Fri Jun 21 14:46:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718991985905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718991985905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718991985905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718991985905 ""}
