TRACE::2022-04-26.23:00:44::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:44::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:44::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:44::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:00:44::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:00:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-26.23:00:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-04-26.23:00:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-04-26.23:00:49::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-04-26.23:00:49::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-26.23:00:49::SCWDomain:: Using the QEMU Data from install at  : /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-04-26.23:00:49::SCWDomain:: Using the QEMU args  from install at  : /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:00:49::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:00:49::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:00:49::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:00:49::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-04-26.23:00:49::SCWPlatform::Generating the sources  .
TRACE::2022-04-26.23:00:49::SCWBDomain::Generating boot domain sources.
TRACE::2022-04-26.23:00:49::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:00:49::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:00:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:00:49::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-26.23:00:49::SCWMssOS::No sw design opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::mss does not exists at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::Creating sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::Adding the swdes entry, created swdb /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::updating the scw layer changes to swdes at   /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::Writing mss at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:00:49::SCWMssOS::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-26.23:00:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-26.23:00:49::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-26.23:00:49::SCWBDomain::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-26.23:01:01::SCWPlatform::Generating sources Done.
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-26.23:01:01::SCWMssOS::No sw design opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::mss exists loading the mss file  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::Opened the sw design from mss  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::Adding the swdes entry /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-26.23:01:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-26.23:01:01::SCWMssOS::Opened the sw design.  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:01::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-26.23:01:01::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:01::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:02::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-26.23:01:02::SCWDomain:: Using the QEMU Data from install at  : /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-04-26.23:01:02::SCWDomain:: Using the QEMU args  from install at  : /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:02::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:02::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:02::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:02::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:02::SCWMssOS::No sw design opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::mss does not exists at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::Creating sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::Adding the swdes entry, created swdb /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::updating the scw layer changes to swdes at   /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::Writing mss at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:02::SCWMssOS::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-26.23:01:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-26.23:01:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-26.23:01:02::SCWMssOS::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-26.23:01:02::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-04-26.23:01:03::SCWMssOS::Writing the mss file completed /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-26.23:01:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-26.23:01:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-26.23:01:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-26.23:01:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-26.23:01:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-26.23:01:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-26.23:01:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-26.23:01:03::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-04-26.23:01:03::SCWSystem::Not a boot domain 
LOG::2022-04-26.23:01:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-26.23:01:03::SCWDomain::Generating domain artifcats
TRACE::2022-04-26.23:01:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-26.23:01:03::SCWMssOS::Copying the qemu file from  /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-26.23:01:03::SCWMssOS::Copying the qemu file from  /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-26.23:01:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-26.23:01:03::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-26.23:01:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-26.23:01:03::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-04-26.23:01:03::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-26.23:01:03::SCWMssOS::Copying to export directory.
TRACE::2022-04-26.23:01:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-26.23:01:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-26.23:01:03::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-26.23:01:03::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-26.23:01:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-26.23:01:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-26.23:01:03::SCWPlatform::Started preparing the platform 
TRACE::2022-04-26.23:01:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-26.23:01:03::SCWSystem::dir created 
TRACE::2022-04-26.23:01:03::SCWSystem::Writing the bif 
TRACE::2022-04-26.23:01:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-26.23:01:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-26.23:01:03::SCWPlatform::Completed generating the platform
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-26.23:01:03::SCWPlatform::updated the xpfm file.
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-26.23:01:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-26.23:01:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-26.23:01:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-26.23:01:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-26.23:01:03::SCWDomain::Generating domain artifcats
TRACE::2022-04-26.23:01:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-26.23:01:03::SCWMssOS::Copying the qemu file from  /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-26.23:01:03::SCWMssOS::Copying the qemu file from  /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-26.23:01:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-26.23:01:03::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-26.23:01:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-26.23:01:03::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-04-26.23:01:03::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-26.23:01:03::SCWMssOS::Copying to export directory.
TRACE::2022-04-26.23:01:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-26.23:01:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-26.23:01:03::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-26.23:01:03::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-26.23:01:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-26.23:01:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-26.23:01:03::SCWPlatform::Started preparing the platform 
TRACE::2022-04-26.23:01:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-26.23:01:03::SCWSystem::dir created 
TRACE::2022-04-26.23:01:03::SCWSystem::Writing the bif 
TRACE::2022-04-26.23:01:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-26.23:01:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-26.23:01:03::SCWPlatform::Completed generating the platform
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:01:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:01:03::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:01:03::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:01:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:01:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:01:03::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:01:03::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:01:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-26.23:01:03::SCWPlatform::updated the xpfm file.
LOG::2022-04-26.23:02:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-26.23:02:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-26.23:02:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-26.23:02:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-26.23:02:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-26.23:02:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-26.23:02:43::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-26.23:02:43::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:02:43::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:02:43::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:02:43::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:02:43::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:02:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:02:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:02:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:02:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:02:43::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:02:43::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:02:43::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:02:43::SCWBDomain::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-26.23:02:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-26.23:02:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-26.23:02:43::SCWBDomain::System Command Ran  cd  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2022-04-26.23:02:43::SCWBDomain::make: Entering directory '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-26.23:02:43::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:43::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:02:43::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:02:43::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:02:43::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:02:43::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:02:43::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:02:43::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-26.23:02:43::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-26.23:02:43::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:02:43::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:02:43::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:43::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-26.23:02:43::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-26.23:02:43::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:43::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-04-26.23:02:43::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-26.23:02:43::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:43::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:43::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::ComBlock has not C files

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-04-26.23:02:43::SCWBDomain::make -j 2 --no-print-directory par_libs

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:43::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:02:43::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:02:43::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:43::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-04-26.23:02:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:02:44::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:02:44::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:02:44::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:02:44::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-26.23:02:44::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-26.23:02:44::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:02:44::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:02:44::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:44::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:44::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-26.23:02:44::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-26.23:02:44::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:44::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:44::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-04-26.23:02:44::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-26.23:02:44::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:02:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:02:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:44::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:44::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:44::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-04-26.23:02:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:02:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:02:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:45::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-04-26.23:02:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:46::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-04-26.23:02:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-04-26.23:02:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src

TRACE::2022-04-26.23:02:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-04-26.23:02:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-26.23:02:48::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-26.23:02:48::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-04-26.23:02:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:02:50::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:02:50::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-04-26.23:02:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:02:50::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:02:50::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-04-26.23:02:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-26.23:02:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-26.23:02:50::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-04-26.23:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:02:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:02:52::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-04-26.23:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-26.23:02:54::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-26.23:02:54::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-04-26.23:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:02:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:02:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-04-26.23:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:54::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:56::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-04-26.23:02:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-26.23:02:56::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-26.23:02:56::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:56::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-04-26.23:02:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:02:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:02:56::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:58::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-04-26.23:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:02:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:02:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:02:58::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-04-26.23:02:58::SCWBDomain::make --no-print-directory archive

TRACE::2022-04-26.23:02:58::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o ps7_corte
TRACE::2022-04-26.23:02:58::SCWBDomain::xa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xemacps_control.o ps7_co
TRACE::2022-04-26.23:02:58::SCWBDomain::rtexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xsdps_sinit.o
TRACE::2022-04-26.23:02:58::SCWBDomain:: ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xqspips_g.o
TRACE::2022-04-26.23:02:58::SCWBDomain:: ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xpm_counter.o 
TRACE::2022-04-26.23:02:58::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/getp
TRACE::2022-04-26.23:02:58::SCWBDomain::id.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2022-04-26.23:02:58::SCWBDomain::nter.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_se
TRACE::2022-04-26.23:02:58::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/unlin
TRACE::2022-04-26.23:02:58::SCWBDomain::k.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt.o ps
TRACE::2022-04-26.23:02:58::SCWBDomain::7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps
TRACE::2022-04-26.23:02:58::SCWBDomain::7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xdmaps_
TRACE::2022-04-26.23:02:58::SCWBDomain::selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-04-26.23:02:58::SCWBDomain::xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_g.o ps
TRACE::2022-04-26.23:02:58::SCWBDomain::7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xdevcfg
TRACE::2022-04-26.23:02:58::SCWBDomain::_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_mem.o ps7_
TRACE::2022-04-26.23:02:58::SCWBDomain::cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_sinit
TRACE::2022-04-26.23:02:58::SCWBDomain::.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.
TRACE::2022-04-26.23:02:58::SCWBDomain::o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xemacps_in
TRACE::2022-04-26.23:02:58::SCWBDomain::tr.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/
TRACE::2022-04-26.23:02:58::SCWBDomain::vectors.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/li
TRACE::2022-04-26.23:02:58::SCWBDomain::b/errno.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_hw.o p
TRACE::2022-04-26.23:02:58::SCWBDomain::s7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selft
TRACE::2022-04-26.23:02:58::SCWBDomain::est.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cor
TRACE::2022-04-26.23:02:58::SCWBDomain::texa9_0/lib/open.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cort
TRACE::2022-04-26.23:02:58::SCWBDomain::exa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/cpu_init.o ps7_cor
TRACE::2022-04-26.23:02:58::SCWBDomain::texa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/l
TRACE::2022-04-26.23:02:58::SCWBDomain::ib/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xil_testio.o ps7_corte
TRACE::2022-04-26.23:02:58::SCWBDomain::xa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/k
TRACE::2022-04-26.23:02:58::SCWBDomain::ill.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps.o ps7
TRACE::2022-04-26.23:02:58::SCWBDomain::_cortexa9_0/lib/xscugic_hw.o

TRACE::2022-04-26.23:02:59::SCWBDomain::Finished building libraries

TRACE::2022-04-26.23:02:59::SCWBDomain::make: Leaving directory '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-26.23:02:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-26.23:02:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-26.23:02:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-04-26.23:02:59::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-26.23:02:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-26.23:02:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-26.23:02:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-26.23:02:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-26.23:02:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-26.23:02:59::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-26.23:02:59::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-04-26.23:02:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-04-26.23:03:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-04-26.23:03:00::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-26.23:03:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-26.23:03:00::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-26.23:03:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-04-26.23:03:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-26.23:03:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-04-26.23:03:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-04-26.23:03:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-04-26.23:03:01::SCWBDomain::exa9_0/include -I.

TRACE::2022-04-26.23:03:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-04-26.23:03:01::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-26.23:03:01::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-04-26.23:03:01::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-04-26.23:03:01::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-04-26.23:03:01::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sections -Lzynq_fsbl_bsp/
TRACE::2022-04-26.23:03:01::SCWBDomain::ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-26.23:03:01::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-04-26.23:03:01::SCWSystem::Not a boot domain 
LOG::2022-04-26.23:03:01::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-04-26.23:03:01::SCWDomain::Generating domain artifcats
TRACE::2022-04-26.23:03:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-26.23:03:01::SCWMssOS::Copying the qemu file from  /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-26.23:03:01::SCWMssOS::Copying the qemu file from  /home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-04-26.23:03:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-26.23:03:01::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:01::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:01::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:01::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:01::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:01::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:01::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:01::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:01::SCWMssOS::Completed writing the mss file at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-04-26.23:03:01::SCWMssOS::Mss edits present, copying mssfile into export location /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-26.23:03:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-26.23:03:01::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-04-26.23:03:01::SCWMssOS::doing bsp build ... 
TRACE::2022-04-26.23:03:01::SCWMssOS::System Command Ran  cd  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-04-26.23:03:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:01::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:03:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:03:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:03:01::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:03:01::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:03:01::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:03:01::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:03:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:03:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:01::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-04-26.23:03:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-26.23:03:01::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-26.23:03:01::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-26.23:03:02::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-26.23:03:02::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-04-26.23:03:02::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-26.23:03:02::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::ComBlock has not C files

TRACE::2022-04-26.23:03:02::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-04-26.23:03:02::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:03:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:03:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:03:02::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:03:02::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:03:02::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:03:02::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-26.23:03:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-26.23:03:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-26.23:03:02::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-26.23:03:02::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-26.23:03:02::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-26.23:03:02::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-04-26.23:03:02::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-26.23:03:02::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-26.23:03:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-26.23:03:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:02::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:03:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:03:02::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-04-26.23:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:03:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:03:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-04-26.23:03:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:03:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:03:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-04-26.23:03:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:03:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:03:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src

TRACE::2022-04-26.23:03:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:03:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:03:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:06::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src

TRACE::2022-04-26.23:03:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-26.23:03:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-26.23:03:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:06::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-04-26.23:03:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-26.23:03:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-26.23:03:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:08::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2022-04-26.23:03:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-26.23:03:08::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-26.23:03:08::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:08::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src

TRACE::2022-04-26.23:03:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-26.23:03:08::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-26.23:03:08::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:09::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-04-26.23:03:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:03:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:03:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-04-26.23:03:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-26.23:03:12::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-26.23:03:12::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-04-26.23:03:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:03:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:03:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-04-26.23:03:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:03:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:03:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-04-26.23:03:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-26.23:03:13::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-26.23:03:13::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-04-26.23:03:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-26.23:03:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-26.23:03:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-04-26.23:03:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-26.23:03:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-26.23:03:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-04-26.23:03:16::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-04-26.23:03:16::SCWMssOS::make --no-print-directory archive

TRACE::2022-04-26.23:03:16::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_
TRACE::2022-04-26.23:03:16::SCWMssOS::0/lib/outbyte.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2022-04-26.23:03:16::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xuartp
TRACE::2022-04-26.23:03:16::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xus
TRACE::2022-04-26.23:03:16::SCWMssOS::bps_endpoint.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xemacps_int
TRACE::2022-04-26.23:03:16::SCWMssOS::r.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_c
TRACE::2022-04-26.23:03:16::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_co
TRACE::2022-04-26.23:03:16::SCWMssOS::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xemacps_
TRACE::2022-04-26.23:03:16::SCWMssOS::g.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/print.o ps7
TRACE::2022-04-26.23:03:16::SCWMssOS::_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xdma
TRACE::2022-04-26.23:03:16::SCWMssOS::ps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xsc
TRACE::2022-04-26.23:03:16::SCWMssOS::utimer_sinit.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_
TRACE::2022-04-26.23:03:16::SCWMssOS::cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xuartps_selftest.o p
TRACE::2022-04-26.23:03:16::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xgpiops_intr.o 
TRACE::2022-04-26.23:03:16::SCWMssOS::ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xsdps
TRACE::2022-04-26.23:03:16::SCWMssOS::_card.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_slee
TRACE::2022-04-26.23:03:16::SCWMssOS::pcommon.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/sbrk.o ps7_
TRACE::2022-04-26.23:03:16::SCWMssOS::cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_
TRACE::2022-04-26.23:03:16::SCWMssOS::0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/li
TRACE::2022-04-26.23:03:16::SCWMssOS::b/xusbps_sinit.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_asser
TRACE::2022-04-26.23:03:16::SCWMssOS::t.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xil_t
TRACE::2022-04-26.23:03:16::SCWMssOS::estmem.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cort
TRACE::2022-04-26.23:03:16::SCWMssOS::exa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xqspips_s
TRACE::2022-04-26.23:03:16::SCWMssOS::init.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xsdps_g.o p
TRACE::2022-04-26.23:03:16::SCWMssOS::s7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2022-04-26.23:03:16::SCWMssOS::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/x
TRACE::2022-04-26.23:03:16::SCWMssOS::scutimer.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/
TRACE::2022-04-26.23:03:16::SCWMssOS::getpid.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xdevcf
TRACE::2022-04-26.23:03:16::SCWMssOS::g_hw.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xtime_l
TRACE::2022-04-26.23:03:16::SCWMssOS::.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xgpiops.
TRACE::2022-04-26.23:03:16::SCWMssOS::o ps7_cortexa9_0/lib/fstat.o

TRACE::2022-04-26.23:03:16::SCWMssOS::Finished building libraries

TRACE::2022-04-26.23:03:16::SCWMssOS::Copying to export directory.
TRACE::2022-04-26.23:03:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-26.23:03:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-26.23:03:16::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-04-26.23:03:16::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-26.23:03:16::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-26.23:03:16::SCWPlatform::Started preparing the platform 
TRACE::2022-04-26.23:03:16::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-26.23:03:16::SCWSystem::dir created 
TRACE::2022-04-26.23:03:16::SCWSystem::Writing the bif 
TRACE::2022-04-26.23:03:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-26.23:03:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-26.23:03:16::SCWPlatform::Completed generating the platform
TRACE::2022-04-26.23:03:16::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:03:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:03:16::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:03:16::SCWMssOS::Saving the mss changes /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-04-26.23:03:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-04-26.23:03:16::SCWMssOS::Commit changes completed.
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"5a8f1e82533ff587a4919dc8a39050a6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/agustin/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0d21cf8eedfd0813d46619e792317870",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-26.23:03:16::SCWPlatform::updated the xpfm file.
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to open the hw design at /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA given /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA absoulate path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform::DSA directory /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw
TRACE::2022-04-26.23:03:16::SCWPlatform:: Platform Path /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-26.23:03:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-04-26.23:03:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-26.23:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-26.23:03:16::SCWMssOS::Checking the sw design at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-04-26.23:03:16::SCWMssOS::DEBUG:  swdes dump  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-26.23:03:16::SCWMssOS::Sw design exists and opened at  /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
