mmc_clk	,	V_68
CFG_BLK_LEN_MASK	,	V_143
ios	,	V_50
pinctrl_lookup_state	,	F_116
dev	,	V_69
clk_parent	,	V_81
"Unexpected IRQ! status=0x%08x, irq_en=0x%08x\n"	,	L_24
NSEC_PER_MSEC	,	V_24
"SD_EMMC_CFG:  0x%08x\n"	,	L_18
for_each_sg	,	F_20
max_blk_count	,	V_237
MMC_TIMING_MMC_HS400	,	V_54
EIO	,	V_118
__clk_get_name	,	F_43
delay	,	V_18
stop	,	V_32
CLK_DIVIDER_ONE_BASED	,	V_100
"%s#rx"	,	L_12
size	,	V_117
left	,	V_112
NSEC_PER_SEC	,	V_14
meson_mmc_set_response_bits	,	F_83
devm_clk_register	,	F_46
IRQ_SDIO	,	V_208
IRQ_NONE	,	V_198
mmc_regulator_get_supply	,	F_110
wmb	,	F_91
dma_alloc_coherent	,	F_118
MMC_TIMING_UHS_DDR50	,	V_53
meson_mmc_clk_gate	,	F_32
clk_mux	,	V_72
CFG_BUS_WIDTH_1	,	V_133
MMC_RSP_BUSY	,	V_152
tx_clk	,	V_106
"IRQ: SDIO TODO.\n"	,	L_23
phase_num	,	V_5
d	,	V_9
meson_mmc_find_tuning_point	,	F_61
cfg	,	V_57
pins_clk_gate	,	V_58
i	,	V_37
irq	,	V_193
right	,	V_114
SD_EMMC_CMD_TIMEOUT_DATA	,	V_25
meson_mmc_remove	,	F_123
p	,	V_8
meson_mmc_voltage_switch	,	F_104
r	,	V_19
IRQ_WAKE_THREAD	,	V_211
"Invalid ios-&gt;bus_width: %u.  Setting to 4.\n"	,	L_16
blksz_old	,	V_142
platform_device	,	V_224
meson_mmc_card_busy	,	F_103
"clk-gate"	,	L_27
period_ps	,	V_7
bitmap_shift_left	,	F_56
dev_dbg	,	F_37
opcode	,	V_28
xfer_bytes	,	V_173
clk_reg	,	V_82
reg	,	V_12
vqmmc	,	V_127
"Timeout - status 0x%08x\n"	,	L_22
clk_divider	,	V_74
ret	,	V_65
res	,	V_227
mmc_add_host	,	F_119
CFG_BUS_WIDTH_4	,	V_135
test	,	V_116
"%s phase/delay tunning...\n"	,	L_13
PTR_ERR_OR_ZERO	,	F_49
CFG_BUS_WIDTH_8	,	V_137
CMD_CFG_TIMEOUT_MASK	,	V_178
meson_host	,	V_55
ilog2	,	F_82
core_clk	,	V_231
dma_rmb	,	F_89
SD_EMMC_CMD_CFG	,	V_184
meson_mmc_bounce_buf_read	,	F_23
sg_dma_address	,	F_86
meson_mmc_apply_phase_delay	,	F_8
START_DESC_BUSY	,	V_171
platform_get_resource	,	F_112
meson_mmc_pre_req	,	F_24
req_rate	,	V_66
"clkin%d"	,	L_6
"failed to enable vqmmc regulator\n"	,	L_15
bytes_xfered	,	V_176
roundup_pow_of_two	,	F_16
CMD_CFG_NO_CMD	,	V_164
bitmap_full	,	F_62
timeout	,	V_22
find_next_bit	,	F_59
rate	,	V_64
signal_voltage	,	V_221
CMD_CFG_DATA_WR	,	V_159
CFG_RESP_TIMEOUT_MASK	,	V_214
clk_divider_ops	,	V_97
bitmap_zero	,	F_66
mmc_of_parse	,	F_111
mmc_data	,	V_20
blocks	,	V_160
spin_unlock	,	F_97
"unaligned scatterlist buffer\n"	,	L_1
max_segs	,	V_240
parent_names	,	V_92
CMD_CFG_RESP_NUM	,	V_149
ENOMEM	,	V_89
dev_get_drvdata	,	F_124
delay_step_ps	,	V_16
next_cmd	,	V_212
find_next_zero_bit	,	F_60
hw	,	V_2
SD_EMMC_START	,	V_172
CMD_CFG_BLOCK_MODE	,	V_161
lock	,	V_199
CMD_CFG_R1B	,	V_153
bitmap_empty	,	F_63
init	,	V_71
clk	,	V_15
MMC_POWER_OFF	,	V_124
regulator_disable	,	F_74
CMD_CFG_RESP_NOCRC	,	V_151
IRQ_HANDLED	,	V_204
CLK_CORE_PHASE_MASK	,	V_102
mmc_ios	,	V_49
cmd	,	V_27
mmc_dev	,	F_26
status	,	V_196
CMD_CFG_NO_RESP	,	V_154
MMC_SET_BLOCK_COUNT	,	V_29
err_bounce_buf	,	V_243
MMC_DATA_READ	,	V_44
CMD_CFG_CMD_INDEX_MASK	,	V_174
clk_set_phase	,	F_51
CMD_CFG_END_OF_CHAIN	,	V_169
map	,	V_111
CMD_CFG_OWNER	,	V_175
err	,	V_48
cmd_arg	,	V_165
sg_copy_from_buffer	,	F_99
max_seg_size	,	V_242
bounce_buf	,	V_180
CLK_SET_RATE_PARENT	,	V_98
PINCTRL_STATE_DEFAULT	,	V_230
dma_free_coherent	,	F_120
meson_mmc_get_transfer_mode	,	F_19
cmd_resp	,	V_167
meson_mmc_clk_set_phase	,	F_10
SD_EMMC_CMD_DAT	,	V_185
clk_init_data	,	V_70
meson_mmc_get_cd	,	F_100
meson_mmc_clk_init	,	F_38
pdev	,	V_225
meson_mmc_set_blksz	,	F_79
u32	,	T_1
host	,	V_56
SD_IO_RW_EXTENDED	,	V_39
bitmap_shift_right	,	F_55
mmc_command	,	V_26
CLK_TX_DELAY_MASK	,	V_104
vqmmc_enabled	,	V_128
IRQ_RESP_STATUS	,	V_210
meson_mmc_clk_get_phase	,	F_1
cmd_data	,	V_168
descs	,	V_157
meson_mmc_get_timeout_msecs	,	F_15
MMC_TIMING_MMC_DDR52	,	V_52
meson_mmc_set_ios	,	F_72
"%s: update blk_len %d -&gt; %d\n"	,	L_20
IRQ_CRC_ERR	,	V_202
mmc_request_done	,	F_78
SD_EMMC_IRQ_EN	,	V_200
free_host	,	V_228
devm_kzalloc	,	F_44
SD_EMMC_CFG	,	V_61
CMD_CFG_LENGTH_MASK	,	V_163
meson_mmc_find_next_region	,	F_58
dev_name	,	F_45
meson_mmc_ops	,	V_244
writel	,	F_9
set_bit	,	F_68
sg_count	,	V_46
mmc_request	,	V_34
"%s#mux"	,	L_8
dev_warn	,	F_96
sg_dma_len	,	F_85
mmc_priv	,	F_71
dev_id	,	V_194
pinctrl_select_state	,	F_33
dma_wmb	,	F_87
MMC_POWER_UP	,	V_129
delay_mask	,	V_13
mux_parent_names	,	V_79
meson_mmc_request_done	,	F_77
"requested rate was %u\n"	,	L_5
IS_ERR	,	F_40
err_init_clk	,	V_234
CFG_CHK_DS	,	V_140
spin_lock_init	,	F_109
DIV_ROUND_UP	,	F_6
shift	,	V_94
CLK_TX_PHASE_MASK	,	V_103
ENOSYS	,	V_213
CMD_CFG_RESP_128	,	V_148
CLK_RX_PHASE_MASK	,	V_107
supply	,	V_125
mmc_get_dma_dir	,	F_27
len	,	V_162
CLK_PHASE_POINT_NUM	,	V_113
dma_map_sg	,	F_25
blksz	,	V_141
sd_emmc_desc	,	V_155
meson_mmc_irq_thread	,	F_98
CLK_DELAY_STEP_PS	,	V_105
mmc_op_multi	,	F_18
"core"	,	L_29
MMC_RSP_PRESENT	,	V_146
do_div	,	F_12
meson_mmc_desc_chain_transfer	,	F_84
GFP_KERNEL	,	V_88
MMC_POWER_ON	,	V_131
phase_mask	,	V_6
MUX_CLK_NUM_PARENTS	,	V_80
regval	,	V_219
rx	,	V_77
"error parsing DT: %d\n"	,	L_25
irq_en	,	V_195
"%s#div"	,	L_9
use_desc_chain_mode	,	V_38
min	,	F_14
sg	,	V_36
mmc_regulator_set_vqmmc	,	F_105
arg	,	V_166
IRQ_END_OF_CHAIN	,	V_209
meson_mmc_clk_phase_ops	,	V_101
clk_hw	,	V_1
scatterlist	,	V_35
devm_ioremap_resource	,	F_113
"clk rate: %u Hz\n"	,	L_4
regs	,	V_60
meson_mmc_clk_ungate	,	F_34
"dma_map_sg failed"	,	L_2
SD_EMMC_CFG_BLK_SIZE	,	V_218
"can't get clk-gate pinctrl, using clk_stop bit\n"	,	L_28
timeout_ns	,	V_23
hweight_long	,	F_3
ERR_PTR	,	F_41
meson_mmc_request	,	F_92
tx	,	V_76
SD_EMMC_CLOCK	,	V_85
descs_dma_addr	,	V_170
SD_EMMC_STATUS	,	V_201
actual_clock	,	V_67
CFG_DDR	,	V_139
platform_get_irq	,	F_114
SD_EMMC_CFG_RESP_TIMEOUT	,	V_215
meson_mmc_start_cmd	,	F_88
CLK_ALWAYS_ON	,	V_83
clk_mux_ops	,	V_91
clk_get_rate	,	F_7
ETIMEDOUT	,	V_207
clk_name	,	V_78
ops	,	V_90
__ffs	,	F_5
needs_pre_post_req	,	V_188
"Missing clock %s\n"	,	L_7
name	,	V_86
vmmc	,	V_126
desc	,	V_156
dev_set_drvdata	,	F_108
mmc	,	V_4
mmc_alloc_host	,	F_107
SD_EMMC_CMD_ARG	,	V_187
CFG_BUS_WIDTH_MASK	,	V_138
dev_err	,	F_28
SD_EMMC_CMD_RSP	,	V_186
caps	,	V_235
power_mode	,	V_123
mask	,	V_96
meson_mmc_desc_chain_mode	,	F_22
max_blk_size	,	V_239
devm_clk_get	,	F_39
CLK_SRC_MASK	,	V_95
mmc_host	,	V_33
start	,	V_115
clk_disable_unprepare	,	F_121
mmc_remove_host	,	F_125
CFG_STOP_CLOCK	,	V_62
clk_get_phase	,	F_69
host_cookie	,	V_41
EILSEQ	,	V_203
meson_mmc_probe	,	F_106
pins_default	,	V_63
rx_clk	,	V_109
"Failed to set clock: %d\n,"	,	L_17
regulator_enable	,	F_75
SD_EMMC_CMD_RSP2	,	V_191
SD_EMMC_CMD_RSP1	,	V_192
meson_mmc_timing_is_ddr	,	F_31
SD_EMMC_CMD_RSP3	,	V_190
max_req_size	,	V_238
uint64_t	,	T_2
"failed to get interrupt resource.\n"	,	L_26
meson_mmc_post_req	,	F_29
degrees	,	V_10
MMC_SIGNAL_VOLTAGE_330	,	V_222
CMD_CFG_DATA_IO	,	V_177
devm_request_threaded_irq	,	F_117
DIV_ROUND_CLOSEST	,	F_13
"success with phase: %d\n"	,	L_14
doing_retune	,	V_121
val	,	V_11
phase	,	V_17
meson_mmc_phase	,	V_3
IRQ_TIMEOUTS	,	V_206
bus_width	,	V_122
meson_mmc_read_resp	,	F_93
STATUS_DATI	,	V_220
err_core_clk	,	V_232
f_min	,	V_110
SD_EMMC_PRE_REQ_DONE	,	V_45
__func__	,	V_144
dma_unmap_sg	,	F_30
WARN_ONCE	,	F_21
__builtin_popcountl	,	F_48
bounce_buf_size	,	V_179
SD_EMMC_DESC_CHAIN_MODE	,	V_42
MMC_RSP_CRC	,	V_150
flags	,	V_43
out	,	V_205
mmc_regulator_set_ocr	,	F_73
is_power_of_2	,	F_81
clk_round_rate	,	F_50
find_first_zero_bit	,	F_64
mmc_free_host	,	F_122
mmc_send_tuning	,	F_67
clk_prepare_enable	,	F_52
meson_mmc_clk_phase_tuning	,	F_65
meson_mmc_clk_set	,	F_35
raw_status	,	V_197
cmd_cfg	,	V_145
EPROBE_DEFER	,	V_87
mrq	,	V_30
num_parents	,	V_93
EINVAL	,	V_223
devm_pinctrl_get	,	F_115
CLK_PHASE_STEP	,	V_120
CLK_DIV_MASK	,	V_84
"Unable to map allocate DMA bounce buffer.\n"	,	L_30
vdd	,	V_130
width	,	V_99
FIELD_PREP	,	F_76
data	,	V_21
sg_copy_to_buffer	,	F_90
to_meson_mmc_phase	,	F_2
SD_EMMC_CFG_CMD_GAP	,	V_217
"CRC Error - status 0x%08x\n"	,	L_21
CMD_DATA_MASK	,	V_182
"Unable to set cfg_div_clk to %lu. ret=%d\n"	,	L_3
MMC_CAP_CMD23	,	V_236
mmc_gpio_get_cd	,	F_101
bitmap_or	,	F_57
pinctrl	,	V_59
offset	,	V_40
CLK_RX_DELAY_MASK	,	V_108
SD_EMMC_CMD_TIMEOUT	,	V_183
resource	,	V_226
timing	,	V_51
meson_mmc_cfg_init	,	F_102
PTR_ERR	,	F_42
meson_mmc_execute_tuning	,	F_70
"Allocating descriptor DMA buffer failed\n"	,	L_31
core	,	V_75
bounce_dma_addr	,	V_181
meson_mmc_irq	,	F_94
"%s#tx"	,	L_11
clk_set_rate	,	F_36
meson_mmc_shift_map	,	F_53
sg_len	,	V_47
FIELD_GET	,	F_80
MMC_DATA_WRITE	,	V_158
"blksz %u is not a power of 2\n"	,	L_19
point	,	V_119
CFG_RC_CC_MASK	,	V_216
mux	,	V_73
IRQF_SHARED	,	V_233
MMC_BUS_WIDTH_4	,	V_134
spin_lock	,	F_95
IORESOURCE_MEM	,	V_229
MMC_BUS_WIDTH_8	,	V_136
"%s#core"	,	L_10
DECLARE_BITMAP	,	F_54
readl	,	F_4
MMC_BUS_WIDTH_1	,	V_132
MMC_RSP_136	,	V_147
resp	,	V_189
irqreturn_t	,	T_3
meson_mmc_get_next_command	,	F_17
WARN_ON	,	F_47
DIV_ROUND_CLOSEST_ULL	,	F_11
SD_EMMC_DESC_BUF_LEN	,	V_241
sbc	,	V_31
