Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Caio/Documents/GitHub/UART_Controller/data_tb_isim_beh.exe" -prj "C:/Users/Caio/Documents/GitHub/UART_Controller/data_tb_beh.prj" "work.data_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Caio/Documents/GitHub/UART_Controller/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/Caio/Documents/GitHub/UART_Controller/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/Caio/Documents/GitHub/UART_Controller/uart_controller.v" into library work
Analyzing Verilog file "C:/Users/Caio/Documents/GitHub/UART_Controller/data_manager.v" into library work
Analyzing Verilog file "C:/Users/Caio/Documents/GitHub/UART_Controller/data_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Caio/Documents/GitHub/UART_Controller/data_manager.v" Line 46: Target <recived_data> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module txuart
Compiling module rxuart
Compiling module uart_controller
Compiling module data_manager
Compiling module data_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Caio/Documents/GitHub/UART_Controller/data_tb_isim_beh.exe
Fuse Memory Usage: 30792 KB
Fuse CPU Usage: 374 ms
