Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 11:04:47 2024
| Host         : pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              52 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |             285 |           79 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  clock_divided/clk_divided |                                           | controller/AR[0] |                1 |              2 |         2.00 |
|  clk1_test_OBUF_BUFG       |                                           | reset_IBUF       |                1 |              3 |         3.00 |
|  clk2_test_OBUF_BUFG       | controller/E[0]                           | reset_IBUF       |                2 |              5 |         2.50 |
|  clk1_test_OBUF_BUFG       | controller/stop7_out                      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk1_test_OBUF_BUFG       | controller/enable_memory_i_1_n_0          | reset_IBUF       |                1 |              5 |         5.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_9[0]     | reset_IBUF       |                2 |              6 |         3.00 |
|  clk2_test_OBUF_BUFG       | controller/enable_memory_reg_2[0]         | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[0]_1[0]    | reset_IBUF       |                4 |              8 |         2.00 |
|  clk2_test_OBUF_BUFG       | controller/enable_memory_reg_0[0]         | reset_IBUF       |                7 |              8 |         1.14 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[0]_3[0]    | reset_IBUF       |                2 |              8 |         4.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_0[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_2[0]    |                  |                6 |              8 |         1.33 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_7[0]    | reset_IBUF       |                4 |              8 |         2.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[0]_4[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[2]_1[0]    |                  |                2 |              8 |         4.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[2]_2[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_8[0]    | reset_IBUF       |                3 |              8 |         2.67 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[3]_1[0]    | reset_IBUF       |                2 |              8 |         4.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[3]_2[0]    | reset_IBUF       |                3 |              8 |         2.67 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[4]_1[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_4[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_5[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_3[0]    | reset_IBUF       |                7 |              8 |         1.14 |
|  clk2_test_OBUF_BUFG       | controller/enable_memory_reg_1[0]         | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[4]_0[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/enable_memory_reg_3[0]         | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[4]_2[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_4[0]     | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_1[0]     | reset_IBUF       |                3 |              8 |         2.67 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_7[0]     | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_6[0]     | reset_IBUF       |                3 |              8 |         2.67 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_3[0]     | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_5[0]     | reset_IBUF       |                4 |              8 |         2.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_2[0]     | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/read_write_memory_reg_8[0]     | reset_IBUF       |                2 |              8 |         4.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[0]_2[0]    | reset_IBUF       |                5 |              8 |         1.60 |
|  clk2_test_OBUF_BUFG       | controller/enable_memory                  | reset_IBUF       |                3 |              8 |         2.67 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[2]_3[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk1_test_OBUF_BUFG       | Instruction_register/E[0]                 | reset_IBUF       |                2 |              8 |         4.00 |
|  clk1_test_OBUF_BUFG       | Instruction_register/data_out_reg[6]_0[0] | reset_IBUF       |                1 |              8 |         8.00 |
|  controller/CLK            |                                           | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       | controller/operand_address_reg[1]_6[0]    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk2_test_OBUF_BUFG       |                                           | reset_IBUF       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG             |                                           | controller/AR[0] |                6 |             28 |         4.67 |
+----------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+


