v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
T 15900 1600 5 10 1 1 0 0 1
file=stbone_pg2.sch
}
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 19800 1600 9 10 1 0 0 0 1
-
T 16000 2000 9 10 1 0 0 0 1
stbone V0.1: MCU
N 8700 5600 8700 9000 4
C 12400 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 12700 15500 5 10 0 0 270 6 1
device=OUTPUT
L 12400 16100 12400 15600 3 0 0 0 -1 -1
L 12500 16200 12400 16100 3 0 0 0 -1 -1
L 12600 16100 12500 16200 3 0 0 0 -1 -1
L 12600 15600 12600 16100 3 0 0 0 -1 -1
L 12600 15600 12400 15600 3 0 0 0 -1 -1
P 12500 15400 12500 15600 1 0 0
{
T 12450 15650 5 6 0 1 270 6 1
pinnumber=1
T 12450 15650 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 12700 15500 5 10 0 0 270 6 1
device=OUTPUT
T 12600 17100 5 10 1 1 90 6 1
value=I2C1_SCL
T 12400 15400 5 10 0 1 90 6 1
net=I2C1_SCL:1
}
C 8500 10500 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 10800 5 10 0 0 0 6 1
device=OUTPUT
L 7800 10500 8300 10500 3 0 0 0 -1 -1
L 7700 10600 7800 10500 3 0 0 0 -1 -1
L 7800 10700 7700 10600 3 0 0 0 -1 -1
L 8300 10700 7800 10700 3 0 0 0 -1 -1
L 8300 10700 8300 10500 3 0 0 0 -1 -1
P 8500 10600 8300 10600 1 0 0
{
T 8250 10550 5 6 0 0 0 6 1
pinseq=1
T 8250 10550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 10800 5 10 0 0 0 6 1
device=OUTPUT
T 7600 10500 5 10 1 1 0 6 1
value=SYS_RESETn
T 8500 10500 5 10 0 1 180 6 1
net=SYS_RESETn:1
}
C 9700 4400 1 0 0 EMBEDDEDgnd-1.sym
[
L 9780 4410 9820 4410 3 0 0 0 -1 -1
L 9755 4450 9845 4450 3 0 0 0 -1 -1
L 9700 4500 9900 4500 3 0 0 0 -1 -1
P 9800 4500 9800 4700 1 0 1
{
T 9858 4561 5 4 0 1 0 0 1
pinnumber=1
T 9858 4561 5 4 0 0 0 0 1
pinseq=1
T 9858 4561 5 4 0 1 0 0 1
pinlabel=1
T 9858 4561 5 4 0 1 0 0 1
pintype=pwr
}
T 10000 4450 8 10 0 0 0 0 1
net=GND:1
]
C 10000 4700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 9800 4700 9800 4900 1 0 0
{
T 9800 4900 5 8 0 1 90 2 1
pintype=pas
T 9800 4900 9 8 0 1 90 0 1
pinlabel=1
T 9850 4850 5 8 0 1 90 8 1
pinseq=1
T 9750 4850 5 8 0 1 90 6 1
pinnumber=1
}
P 9800 5600 9800 5400 1 0 0
{
T 9800 5400 5 8 0 1 90 8 1
pintype=pas
T 9800 5400 9 8 0 1 90 6 1
pinlabel=2
T 9850 5450 5 8 0 1 90 2 1
pinseq=2
T 9750 5450 5 8 0 1 90 0 1
pinnumber=2
}
L 9600 5100 10000 5100 3 0 0 0 -1 -1
L 9600 5200 10000 5200 3 0 0 0 -1 -1
L 9800 5400 9800 5200 3 0 0 0 -1 -1
L 9800 5100 9800 4900 3 0 0 0 -1 -1
T 9300 4900 5 10 0 0 90 0 1
device=CAPACITOR
T 9500 4900 8 10 0 1 90 0 1
refdes=C?
T 8700 4900 5 10 0 0 90 0 1
description=capacitor
T 8900 4900 5 10 0 0 90 0 1
numslots=0
T 9100 4900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 9300 4900 5 10 0 0 90 0 1
device=CAPACITOR
T 9600 5300 5 10 1 1 180 0 1
refdes=C212
T 8900 4900 5 10 1 1 0 0 1
value=10uF 10V
T 10000 4700 5 10 0 0 0 0 1
footprint=my_0805
}
C 8600 15300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 8650 15500 8950 15500 3 0 0 0 -1 -1
P 8800 15300 8800 15500 1 0 0
{
T 8850 15350 5 6 0 1 0 0 1
pinnumber=1
T 8850 15350 5 6 0 0 0 0 1
pinseq=1
T 8850 15350 5 6 0 1 0 0 1
pinlabel=1
T 8850 15350 5 6 0 1 0 0 1
pintype=pwr
}
T 8900 15300 8 8 0 0 0 0 1
net=+3.3V:1
T 8675 15550 9 8 1 0 0 0 1
+3.3V
]
C 20300 3200 1 0 0 EMBEDDEDgnd-1.sym
[
T 20600 3250 8 10 0 0 0 0 1
net=GND:1
L 20380 3210 20420 3210 3 0 0 0 -1 -1
L 20355 3250 20445 3250 3 0 0 0 -1 -1
L 20300 3300 20500 3300 3 0 0 0 -1 -1
P 20400 3300 20400 3500 1 0 1
{
T 20458 3361 5 4 0 1 0 0 1
pinnumber=1
T 20458 3361 5 4 0 0 0 0 1
pinseq=1
T 20458 3361 5 4 0 1 0 0 1
pinlabel=1
T 20458 3361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 20200 4400 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 20900 4200 5 10 0 0 270 0 1
device=CAPACITOR
T 20700 4200 8 10 0 1 270 0 1
refdes=C?
T 21500 4200 5 10 0 0 270 0 1
description=capacitor
T 21300 4200 5 10 0 0 270 0 1
numslots=0
T 21100 4200 5 10 0 0 270 0 1
symversion=0.1
P 20400 4400 20400 4200 1 0 0
{
T 20400 4200 5 8 0 1 270 2 1
pintype=pas
T 20400 4200 9 8 0 1 270 0 1
pinlabel=1
T 20350 4250 5 8 0 1 270 8 1
pinseq=1
T 20450 4250 5 8 0 1 270 6 1
pinnumber=1
}
P 20400 3500 20400 3700 1 0 0
{
T 20400 3700 5 8 0 1 270 8 1
pintype=pas
T 20400 3700 9 8 0 1 270 6 1
pinlabel=2
T 20350 3650 5 8 0 1 270 2 1
pinseq=2
T 20450 3650 5 8 0 1 270 0 1
pinnumber=2
}
L 20600 4000 20200 4000 3 0 0 0 -1 -1
L 20600 3900 20200 3900 3 0 0 0 -1 -1
L 20400 3700 20400 3900 3 0 0 0 -1 -1
L 20400 4000 20400 4200 3 0 0 0 -1 -1
]
{
T 20900 4200 5 10 0 0 270 0 1
device=CAPACITOR
T 20100 4100 5 10 1 1 180 0 1
refdes=C203
T 21100 4200 5 10 0 0 270 0 1
symversion=0.1
T 19700 3700 5 10 1 1 0 0 1
value=0.1uf
T 20200 4400 5 10 0 0 180 0 1
footprint=my_0603
}
C 20900 4000 1 0 0 EMBEDDEDbtn_tl1105.sym
[
T 20895 3995 8 10 0 1 0 0 1
device=btn_tl1105
T 20895 3995 8 10 0 1 0 0 1
footprint=btn_tl1105
L 21600 4200 21500 4200 3 0 0 0 -1 -1
L 21600 4300 21600 4200 3 0 0 0 -1 -1
L 21500 4300 21600 4300 3 0 0 0 -1 -1
L 21500 4100 21500 4400 3 0 0 0 -1 -1
L 21400 4500 21400 4400 3 0 0 0 -1 -1
L 21400 4100 21400 4000 3 0 0 0 -1 -1
L 21200 4000 21600 4000 3 0 0 0 -1 -1
L 21200 4500 21600 4500 3 0 0 0 -1 -1
P 21900 4000 21600 4000 1 0 0
{
T 21900 4000 5 10 0 0 0 6 1
pintype=unknown
T 21545 3995 5 10 0 1 0 6 1
pinlabel=unknown
T 21695 4045 5 10 1 1 0 0 1
pinnumber=4
T 21900 4000 5 10 0 0 0 6 1
pinseq=4
}
P 20900 4000 21200 4000 1 0 0
{
T 20900 4000 5 10 0 0 0 0 1
pintype=unknown
T 21255 3995 5 10 0 1 0 0 1
pinlabel=unknown
T 21105 4045 5 10 1 1 0 6 1
pinnumber=3
T 20900 4000 5 10 0 0 0 0 1
pinseq=3
}
P 21900 4500 21600 4500 1 0 0
{
T 21900 4500 5 10 0 0 0 6 1
pintype=unknown
T 21545 4495 5 10 0 1 0 6 1
pinlabel=unknown
T 21695 4545 5 10 1 1 0 0 1
pinnumber=2
T 21900 4500 5 10 0 0 0 6 1
pinseq=2
}
P 20900 4500 21200 4500 1 0 0
{
T 20900 4500 5 10 0 0 0 0 1
pintype=unknown
T 21255 4495 5 10 0 1 0 0 1
pinlabel=unknown
T 21105 4545 5 10 1 1 0 6 1
pinnumber=1
T 20900 4500 5 10 0 0 0 0 1
pinseq=1
}
]
{
T 20095 4295 5 10 0 1 0 0 1
device=btn_tl1105
T 20900 4000 5 10 0 0 0 0 1
footprint=btn_kmr241
T 21300 3700 5 10 1 1 0 0 1
refdes=S201
}
N 20000 4500 20900 4500 4
{
T 19700 4500 5 10 1 1 0 0 1
netname=SYS_RESETn
}
N 20400 4400 20400 4500 4
C 21800 3500 1 0 0 EMBEDDEDgnd-1.sym
[
T 22100 3550 8 10 0 0 0 0 1
net=GND:1
L 21880 3510 21920 3510 3 0 0 0 -1 -1
L 21855 3550 21945 3550 3 0 0 0 -1 -1
L 21800 3600 22000 3600 3 0 0 0 -1 -1
P 21900 3600 21900 3800 1 0 1
{
T 21958 3661 5 4 0 1 0 0 1
pinnumber=1
T 21958 3661 5 4 0 0 0 0 1
pinseq=1
T 21958 3661 5 4 0 1 0 0 1
pinlabel=1
T 21958 3661 5 4 0 1 0 0 1
pintype=pwr
}
]
N 21900 3800 21900 4000 4
T 21200 3100 9 10 1 0 0 0 2
Reset

N 10000 17500 10000 16800 4
{
T 10000 16900 5 10 1 1 90 0 1
netname=BOOT0
}
C 9900 15400 1 0 0 EMBEDDEDgnd-1.sym
[
T 10200 15450 8 10 0 0 0 0 1
net=GND:1
L 9980 15410 10020 15410 3 0 0 0 -1 -1
L 9955 15450 10045 15450 3 0 0 0 -1 -1
L 9900 15500 10100 15500 3 0 0 0 -1 -1
P 10000 15500 10000 15700 1 0 1
{
T 10058 15561 5 4 0 1 0 0 1
pinnumber=1
T 10058 15561 5 4 0 0 0 0 1
pinseq=1
T 10058 15561 5 4 0 1 0 0 1
pinlabel=1
T 10058 15561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 10000 15700 10000 15900 4
C 10100 15900 1 90 0 EMBEDDEDresistor-1.sym
[
T 9700 16200 5 10 0 0 90 0 1
device=RESISTOR
T 9800 16100 8 10 0 1 90 0 1
refdes=R?
T 10100 15900 8 10 0 1 90 0 1
pins=2
T 10100 15900 8 10 0 1 90 0 1
class=DISCRETE
L 9900 16500 10100 16400 3 0 0 0 -1 -1
L 10100 16400 9900 16300 3 0 0 0 -1 -1
L 9900 16300 10100 16200 3 0 0 0 -1 -1
L 10100 16200 9900 16100 3 0 0 0 -1 -1
L 9900 16500 10100 16600 3 0 0 0 -1 -1
L 10100 16600 10000 16650 3 0 0 0 -1 -1
P 10000 16800 10000 16650 1 0 0
{
T 9950 16700 5 8 0 1 90 0 1
pintype=pas
T 9950 16700 5 8 0 1 90 0 1
pinlabel=2
T 9950 16700 5 8 0 0 90 0 1
pinseq=2
T 9950 16700 5 8 0 1 90 0 1
pinnumber=2
}
P 10000 15900 10000 16052 1 0 0
{
T 9950 16000 5 8 0 1 90 0 1
pintype=pas
T 9950 16000 5 8 0 1 90 0 1
pinlabel=1
T 9950 16000 5 8 0 0 90 0 1
pinseq=1
T 9950 16000 5 8 0 1 90 0 1
pinnumber=1
}
L 9900 16101 10000 16050 3 0 0 0 -1 -1
]
{
T 9700 16200 5 10 0 0 90 0 1
device=RESISTOR
T 10100 15900 5 10 0 1 0 0 1
footprint=my_0603
T 9500 16100 5 10 1 1 0 0 1
value=10k
T 9500 16300 5 10 1 1 0 0 1
refdes=R201
}
C 7500 16600 1 0 0 EMBEDDEDconnector2-1.sym
[
T 7700 18000 5 10 0 0 0 0 1
class=IO
T 7700 17800 5 10 0 0 0 0 1
pins=2
T 7500 17400 8 10 0 1 0 0 1
refdes=CONN?
B 7500 16600 500 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 7700 17600 5 10 0 0 0 0 1
device=CONNECTOR_2
L 8900 16800 8000 16800 3 0 0 0 -1 -1
L 8900 17100 8000 17100 3 0 0 0 -1 -1
P 8900 17100 9200 17100 1 0 1
{
T 7850 17050 5 8 1 1 0 0 1
pinnumber=1
T 7850 17050 5 8 0 0 0 0 1
pinseq=1
T 7850 17050 5 8 0 1 0 0 1
pinlabel=1
T 7850 17050 5 8 0 1 0 0 1
pintype=pas
}
P 8900 16800 9200 16800 1 0 1
{
T 7850 16750 5 8 1 1 0 0 1
pinnumber=2
T 7850 16750 5 8 0 0 0 0 1
pinseq=2
T 7850 16750 5 8 0 1 0 0 1
pinlabel=2
T 7850 16750 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 7700 17600 5 10 0 0 0 0 1
device=CONNECTOR_2
T 7500 16600 5 10 0 0 90 0 1
footprint=HEADER2_1
T 7900 17500 5 10 1 1 180 0 1
refdes=JP201
}
N 10000 16800 9200 16800 4
C 9000 17200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 9300 17200 8 8 0 0 0 0 1
net=+3.3V:1
T 9075 17450 9 8 1 0 0 0 1
+3.3V
L 9050 17400 9350 17400 3 0 0 0 -1 -1
P 9200 17200 9200 17400 1 0 0
{
T 9250 17250 5 6 0 1 0 0 1
pinnumber=1
T 9250 17250 5 6 0 0 0 0 1
pinseq=1
T 9250 17250 5 6 0 1 0 0 1
pinlabel=1
T 9250 17250 5 6 0 1 0 0 1
pintype=pwr
}
]
N 9200 17100 9200 17200 4
T 7100 16400 9 10 1 0 0 0 1
Short for Boot mode
N 12100 15700 12100 14800 4
{
T 12200 15700 5 10 1 1 90 0 1
netname=BOOT0
}
N 8500 10600 9200 10600 4
C 8900 6000 1 0 0 EMBEDDEDgnd-1.sym
[
T 9200 6050 8 10 0 0 0 0 1
net=GND:1
L 8980 6010 9020 6010 3 0 0 0 -1 -1
L 8955 6050 9045 6050 3 0 0 0 -1 -1
L 8900 6100 9100 6100 3 0 0 0 -1 -1
P 9000 6100 9000 6300 1 0 1
{
T 9058 6161 5 4 0 1 0 0 1
pinnumber=1
T 9058 6161 5 4 0 0 0 0 1
pinseq=1
T 9058 6161 5 4 0 1 0 0 1
pinlabel=1
T 9058 6161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 9200 11400 9000 11400 4
N 9000 6300 9000 15200 4
N 11100 6800 11100 6600 4
N 9000 6600 17500 6600 4
N 9200 9400 9000 9400 4
N 17300 13000 17500 13000 4
N 17500 13000 17500 6600 4
N 9200 11200 8800 11200 4
N 8800 9600 8800 15300 4
N 8800 15000 17700 15000 4
N 10900 15000 10900 14800 4
N 17700 6400 17700 15000 4
N 17700 13200 17300 13200 4
C 15500 6200 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 16200 6000 5 10 0 0 270 0 1
device=CAPACITOR
T 16000 6000 8 10 0 1 270 0 1
refdes=C?
T 16800 6000 5 10 0 0 270 0 1
description=capacitor
T 16600 6000 5 10 0 0 270 0 1
numslots=0
T 16400 6000 5 10 0 0 270 0 1
symversion=0.1
P 15700 6200 15700 6000 1 0 0
{
T 15700 6000 5 8 0 1 270 2 1
pintype=pas
T 15700 6000 9 8 0 1 270 0 1
pinlabel=1
T 15650 6050 5 8 0 1 270 8 1
pinseq=1
T 15750 6050 5 8 0 1 270 6 1
pinnumber=1
}
P 15700 5300 15700 5500 1 0 0
{
T 15700 5500 5 8 0 1 270 8 1
pintype=pas
T 15700 5500 9 8 0 1 270 6 1
pinlabel=2
T 15650 5450 5 8 0 1 270 2 1
pinseq=2
T 15750 5450 5 8 0 1 270 0 1
pinnumber=2
}
L 15900 5800 15500 5800 3 0 0 0 -1 -1
L 15900 5700 15500 5700 3 0 0 0 -1 -1
L 15700 5500 15700 5700 3 0 0 0 -1 -1
L 15700 5800 15700 6000 3 0 0 0 -1 -1
]
{
T 16200 6000 5 10 0 0 270 0 1
device=CAPACITOR
T 16400 6000 5 10 0 0 270 0 1
symversion=0.1
T 15500 6200 5 10 0 0 180 0 1
footprint=my_0805
T 15900 5800 5 10 1 1 0 0 1
refdes=C201
T 15900 5500 5 10 1 1 0 0 1
value=2.2uf
}
N 9200 9000 8700 9000 4
N 9200 9200 9100 9200 4
N 9100 9200 9100 9000 4
N 9200 9600 8800 9600 4
C 1600 5800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 1900 5800 8 8 0 0 0 0 1
net=+3.3V:1
T 1675 6050 9 8 1 0 0 0 1
+3.3V
L 1650 6000 1950 6000 3 0 0 0 -1 -1
P 1800 5800 1800 6000 1 0 0
{
T 1850 5850 5 6 0 1 0 0 1
pinnumber=1
T 1850 5850 5 6 0 0 0 0 1
pinseq=1
T 1850 5850 5 6 0 1 0 0 1
pinlabel=1
T 1850 5850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 4300 3100 1 0 0 EMBEDDEDgnd-1.sym
[
T 4600 3150 8 10 0 0 0 0 1
net=GND:1
L 4380 3110 4420 3110 3 0 0 0 -1 -1
L 4355 3150 4445 3150 3 0 0 0 -1 -1
L 4300 3200 4500 3200 3 0 0 0 -1 -1
P 4400 3200 4400 3400 1 0 1
{
T 4458 3261 5 4 0 1 0 0 1
pinnumber=1
T 4458 3261 5 4 0 0 0 0 1
pinseq=1
T 4458 3261 5 4 0 1 0 0 1
pinlabel=1
T 4458 3261 5 4 0 1 0 0 1
pintype=pwr
}
]
C 1900 5600 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 2600 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 2400 5400 8 10 0 1 270 0 1
refdes=C?
T 3200 5400 5 10 0 0 270 0 1
description=capacitor
T 3000 5400 5 10 0 0 270 0 1
numslots=0
T 2800 5400 5 10 0 0 270 0 1
symversion=0.1
P 2100 5600 2100 5400 1 0 0
{
T 2100 5400 5 8 0 1 270 2 1
pintype=pas
T 2100 5400 9 8 0 1 270 0 1
pinlabel=1
T 2050 5450 5 8 0 1 270 8 1
pinseq=1
T 2150 5450 5 8 0 1 270 6 1
pinnumber=1
}
P 2100 4700 2100 4900 1 0 0
{
T 2100 4900 5 8 0 1 270 8 1
pintype=pas
T 2100 4900 9 8 0 1 270 6 1
pinlabel=2
T 2050 4850 5 8 0 1 270 2 1
pinseq=2
T 2150 4850 5 8 0 1 270 0 1
pinnumber=2
}
L 2300 5200 1900 5200 3 0 0 0 -1 -1
L 2300 5100 1900 5100 3 0 0 0 -1 -1
L 2100 4900 2100 5100 3 0 0 0 -1 -1
L 2100 5200 2100 5400 3 0 0 0 -1 -1
]
{
T 2600 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 2800 5400 5 10 0 0 270 0 1
symversion=0.1
T 1900 5600 5 10 0 0 180 0 1
footprint=my_0603
T 1800 5300 5 10 1 1 180 0 1
refdes=C204
T 1400 4900 5 10 1 1 0 0 1
value=0.1uf
}
N 1800 5600 4100 5600 4
N 4400 4700 2100 4700 4
C 2900 5600 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 3600 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 3400 5400 8 10 0 1 270 0 1
refdes=C?
T 4200 5400 5 10 0 0 270 0 1
description=capacitor
T 4000 5400 5 10 0 0 270 0 1
numslots=0
T 3800 5400 5 10 0 0 270 0 1
symversion=0.1
P 3100 5600 3100 5400 1 0 0
{
T 3100 5400 5 8 0 1 270 2 1
pintype=pas
T 3100 5400 9 8 0 1 270 0 1
pinlabel=1
T 3050 5450 5 8 0 1 270 8 1
pinseq=1
T 3150 5450 5 8 0 1 270 6 1
pinnumber=1
}
P 3100 4700 3100 4900 1 0 0
{
T 3100 4900 5 8 0 1 270 8 1
pintype=pas
T 3100 4900 9 8 0 1 270 6 1
pinlabel=2
T 3050 4850 5 8 0 1 270 2 1
pinseq=2
T 3150 4850 5 8 0 1 270 0 1
pinnumber=2
}
L 3300 5200 2900 5200 3 0 0 0 -1 -1
L 3300 5100 2900 5100 3 0 0 0 -1 -1
L 3100 4900 3100 5100 3 0 0 0 -1 -1
L 3100 5200 3100 5400 3 0 0 0 -1 -1
]
{
T 3600 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 3800 5400 5 10 0 0 270 0 1
symversion=0.1
T 2900 5600 5 10 0 0 180 0 1
footprint=my_0603
T 2800 5300 5 10 1 1 180 0 1
refdes=C205
T 2400 4900 5 10 1 1 0 0 1
value=0.1uf
}
C 3900 5600 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 4600 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 4400 5400 8 10 0 1 270 0 1
refdes=C?
T 5200 5400 5 10 0 0 270 0 1
description=capacitor
T 5000 5400 5 10 0 0 270 0 1
numslots=0
T 4800 5400 5 10 0 0 270 0 1
symversion=0.1
P 4100 5600 4100 5400 1 0 0
{
T 4100 5400 5 8 0 1 270 2 1
pintype=pas
T 4100 5400 9 8 0 1 270 0 1
pinlabel=1
T 4050 5450 5 8 0 1 270 8 1
pinseq=1
T 4150 5450 5 8 0 1 270 6 1
pinnumber=1
}
P 4100 4700 4100 4900 1 0 0
{
T 4100 4900 5 8 0 1 270 8 1
pintype=pas
T 4100 4900 9 8 0 1 270 6 1
pinlabel=2
T 4050 4850 5 8 0 1 270 2 1
pinseq=2
T 4150 4850 5 8 0 1 270 0 1
pinnumber=2
}
L 4300 5200 3900 5200 3 0 0 0 -1 -1
L 4300 5100 3900 5100 3 0 0 0 -1 -1
L 4100 4900 4100 5100 3 0 0 0 -1 -1
L 4100 5200 4100 5400 3 0 0 0 -1 -1
]
{
T 4600 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 4800 5400 5 10 0 0 270 0 1
symversion=0.1
T 3900 5600 5 10 0 0 180 0 1
footprint=my_0603
T 3800 5300 5 10 1 1 180 0 1
refdes=C206
T 3400 4900 5 10 1 1 0 0 1
value=0.1uf
}
N 11300 6400 17700 6400 4
N 15700 6400 15700 6800 4
N 11300 6400 11300 6800 4
C 1900 4500 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 2600 4300 5 10 0 0 270 0 1
device=CAPACITOR
T 2400 4300 8 10 0 1 270 0 1
refdes=C?
T 3200 4300 5 10 0 0 270 0 1
description=capacitor
T 3000 4300 5 10 0 0 270 0 1
numslots=0
T 2800 4300 5 10 0 0 270 0 1
symversion=0.1
P 2100 4500 2100 4300 1 0 0
{
T 2100 4300 5 8 0 1 270 2 1
pintype=pas
T 2100 4300 9 8 0 1 270 0 1
pinlabel=1
T 2050 4350 5 8 0 1 270 8 1
pinseq=1
T 2150 4350 5 8 0 1 270 6 1
pinnumber=1
}
P 2100 3600 2100 3800 1 0 0
{
T 2100 3800 5 8 0 1 270 8 1
pintype=pas
T 2100 3800 9 8 0 1 270 6 1
pinlabel=2
T 2050 3750 5 8 0 1 270 2 1
pinseq=2
T 2150 3750 5 8 0 1 270 0 1
pinnumber=2
}
L 2300 4100 1900 4100 3 0 0 0 -1 -1
L 2300 4000 1900 4000 3 0 0 0 -1 -1
L 2100 3800 2100 4000 3 0 0 0 -1 -1
L 2100 4100 2100 4300 3 0 0 0 -1 -1
]
{
T 2600 4300 5 10 0 0 270 0 1
device=CAPACITOR
T 2800 4300 5 10 0 0 270 0 1
symversion=0.1
T 1900 4500 5 10 0 0 180 0 1
footprint=my_0603
T 1800 4200 5 10 1 1 180 0 1
refdes=C207
T 1400 3800 5 10 1 1 0 0 1
value=0.1uf
}
C 2900 4500 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 3600 4300 5 10 0 0 270 0 1
device=CAPACITOR
T 3400 4300 8 10 0 1 270 0 1
refdes=C?
T 4200 4300 5 10 0 0 270 0 1
description=capacitor
T 4000 4300 5 10 0 0 270 0 1
numslots=0
T 3800 4300 5 10 0 0 270 0 1
symversion=0.1
P 3100 4500 3100 4300 1 0 0
{
T 3100 4300 5 8 0 1 270 2 1
pintype=pas
T 3100 4300 9 8 0 1 270 0 1
pinlabel=1
T 3050 4350 5 8 0 1 270 8 1
pinseq=1
T 3150 4350 5 8 0 1 270 6 1
pinnumber=1
}
P 3100 3600 3100 3800 1 0 0
{
T 3100 3800 5 8 0 1 270 8 1
pintype=pas
T 3100 3800 9 8 0 1 270 6 1
pinlabel=2
T 3050 3750 5 8 0 1 270 2 1
pinseq=2
T 3150 3750 5 8 0 1 270 0 1
pinnumber=2
}
L 3300 4100 2900 4100 3 0 0 0 -1 -1
L 3300 4000 2900 4000 3 0 0 0 -1 -1
L 3100 3800 3100 4000 3 0 0 0 -1 -1
L 3100 4100 3100 4300 3 0 0 0 -1 -1
]
{
T 3600 4300 5 10 0 0 270 0 1
device=CAPACITOR
T 3800 4300 5 10 0 0 270 0 1
symversion=0.1
T 2900 4500 5 10 0 0 180 0 1
footprint=my_0603
T 2800 4200 5 10 1 1 180 0 1
refdes=C208
T 2400 3800 5 10 1 1 0 0 1
value=0.1uf
}
C 3900 4500 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 4600 4300 5 10 0 0 270 0 1
device=CAPACITOR
T 4400 4300 8 10 0 1 270 0 1
refdes=C?
T 5200 4300 5 10 0 0 270 0 1
description=capacitor
T 5000 4300 5 10 0 0 270 0 1
numslots=0
T 4800 4300 5 10 0 0 270 0 1
symversion=0.1
P 4100 4500 4100 4300 1 0 0
{
T 4100 4300 5 8 0 1 270 2 1
pintype=pas
T 4100 4300 9 8 0 1 270 0 1
pinlabel=1
T 4050 4350 5 8 0 1 270 8 1
pinseq=1
T 4150 4350 5 8 0 1 270 6 1
pinnumber=1
}
P 4100 3600 4100 3800 1 0 0
{
T 4100 3800 5 8 0 1 270 8 1
pintype=pas
T 4100 3800 9 8 0 1 270 6 1
pinlabel=2
T 4050 3750 5 8 0 1 270 2 1
pinseq=2
T 4150 3750 5 8 0 1 270 0 1
pinnumber=2
}
L 4300 4100 3900 4100 3 0 0 0 -1 -1
L 4300 4000 3900 4000 3 0 0 0 -1 -1
L 4100 3800 4100 4000 3 0 0 0 -1 -1
L 4100 4100 4100 4300 3 0 0 0 -1 -1
]
{
T 4600 4300 5 10 0 0 270 0 1
device=CAPACITOR
T 4800 4300 5 10 0 0 270 0 1
symversion=0.1
T 3900 4500 5 10 0 0 180 0 1
footprint=my_0603
T 3800 4200 5 10 1 1 180 0 1
refdes=C209
T 3400 3800 5 10 1 1 0 0 1
value=0.1uf
}
N 4100 4500 1800 4500 4
N 1800 4500 1800 5800 4
N 2100 3600 4400 3600 4
N 4400 3400 4400 4700 4
C 15600 5000 1 0 0 EMBEDDEDgnd-1.sym
[
T 15900 5050 8 10 0 0 0 0 1
net=GND:1
L 15680 5010 15720 5010 3 0 0 0 -1 -1
L 15655 5050 15745 5050 3 0 0 0 -1 -1
L 15600 5100 15800 5100 3 0 0 0 -1 -1
P 15700 5100 15700 5300 1 0 1
{
T 15758 5161 5 4 0 1 0 0 1
pinnumber=1
T 15758 5161 5 4 0 0 0 0 1
pinseq=1
T 15758 5161 5 4 0 1 0 0 1
pinlabel=1
T 15758 5161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 15700 6200 15500 6200 4
N 15500 6200 15500 6800 4
C 18100 14400 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 18800 14200 5 10 0 0 270 0 1
device=CAPACITOR
T 18600 14200 8 10 0 1 270 0 1
refdes=C?
T 19400 14200 5 10 0 0 270 0 1
description=capacitor
T 19200 14200 5 10 0 0 270 0 1
numslots=0
T 19000 14200 5 10 0 0 270 0 1
symversion=0.1
P 18300 14400 18300 14200 1 0 0
{
T 18300 14200 5 8 0 1 270 2 1
pintype=pas
T 18300 14200 9 8 0 1 270 0 1
pinlabel=1
T 18250 14250 5 8 0 1 270 8 1
pinseq=1
T 18350 14250 5 8 0 1 270 6 1
pinnumber=1
}
P 18300 13500 18300 13700 1 0 0
{
T 18300 13700 5 8 0 1 270 8 1
pintype=pas
T 18300 13700 9 8 0 1 270 6 1
pinlabel=2
T 18250 13650 5 8 0 1 270 2 1
pinseq=2
T 18350 13650 5 8 0 1 270 0 1
pinnumber=2
}
L 18500 14000 18100 14000 3 0 0 0 -1 -1
L 18500 13900 18100 13900 3 0 0 0 -1 -1
L 18300 13700 18300 13900 3 0 0 0 -1 -1
L 18300 14000 18300 14200 3 0 0 0 -1 -1
]
{
T 18800 14200 5 10 0 0 270 0 1
device=CAPACITOR
T 19000 14200 5 10 0 0 270 0 1
symversion=0.1
T 18100 14400 5 10 0 0 180 0 1
footprint=my_0805
T 18500 14000 5 10 1 1 0 0 1
refdes=C202
T 18500 13700 5 10 1 1 0 0 1
value=2.2uf
}
C 18200 13200 1 0 0 EMBEDDEDgnd-1.sym
[
T 18500 13250 8 10 0 0 0 0 1
net=GND:1
L 18280 13210 18320 13210 3 0 0 0 -1 -1
L 18255 13250 18345 13250 3 0 0 0 -1 -1
L 18200 13300 18400 13300 3 0 0 0 -1 -1
P 18300 13300 18300 13500 1 0 1
{
T 18358 13361 5 4 0 1 0 0 1
pinnumber=1
T 18358 13361 5 4 0 0 0 0 1
pinseq=1
T 18358 13361 5 4 0 1 0 0 1
pinlabel=1
T 18358 13361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 17900 14400 18300 14400 4
N 17300 12800 17900 12800 4
N 17900 12800 17900 14400 4
N 9200 10200 8500 10200 4
C 8500 10100 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 10400 5 10 0 0 0 6 1
device=OUTPUT
L 7800 10100 8300 10100 3 0 0 0 -1 -1
L 7700 10200 7800 10100 3 0 0 0 -1 -1
L 7800 10300 7700 10200 3 0 0 0 -1 -1
L 8300 10300 7800 10300 3 0 0 0 -1 -1
L 8300 10300 8300 10100 3 0 0 0 -1 -1
P 8500 10200 8300 10200 1 0 0
{
T 8250 10150 5 6 0 0 0 6 1
pinseq=1
T 8250 10150 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 10400 5 10 0 0 0 6 1
device=OUTPUT
T 8500 10100 5 10 0 1 180 6 1
net=ETH_RMII_MDC:1
T 7600 10100 5 10 1 1 0 6 1
value=ETH_RMII_MDC
}
C 8500 8300 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 8600 5 10 0 0 0 6 1
device=OUTPUT
L 7800 8300 8300 8300 3 0 0 0 -1 -1
L 7700 8400 7800 8300 3 0 0 0 -1 -1
L 7800 8500 7700 8400 3 0 0 0 -1 -1
L 8300 8500 7800 8500 3 0 0 0 -1 -1
L 8300 8500 8300 8300 3 0 0 0 -1 -1
P 8500 8400 8300 8400 1 0 0
{
T 8250 8350 5 6 0 0 0 6 1
pinseq=1
T 8250 8350 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 8600 5 10 0 0 0 6 1
device=OUTPUT
T 8500 8300 5 10 0 1 180 6 1
net=ETH_RMII_MDIO:1
T 7600 8300 5 10 1 1 0 6 1
value=ETH_RMII_MDIO
}
C 8500 8500 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 8800 5 10 0 0 0 6 1
device=OUTPUT
L 7800 8500 8300 8500 3 0 0 0 -1 -1
L 7700 8600 7800 8500 3 0 0 0 -1 -1
L 7800 8700 7700 8600 3 0 0 0 -1 -1
L 8300 8700 7800 8700 3 0 0 0 -1 -1
L 8300 8700 8300 8500 3 0 0 0 -1 -1
P 8500 8600 8300 8600 1 0 0
{
T 8250 8550 5 6 0 0 0 6 1
pinseq=1
T 8250 8550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 8800 5 10 0 0 0 6 1
device=OUTPUT
T 8500 8500 5 10 0 1 180 6 1
net=ETH_RMII_REF_CLK:1
T 7600 8500 5 10 1 1 0 6 1
value=ETH_RMII_REF_CLK
}
N 9200 8400 8500 8400 4
N 9200 8600 8500 8600 4
C 11800 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 11500 6100 5 10 0 0 90 6 1
device=OUTPUT
L 11800 5500 11800 6000 3 0 0 0 -1 -1
L 11700 5400 11800 5500 3 0 0 0 -1 -1
L 11600 5500 11700 5400 3 0 0 0 -1 -1
L 11600 6000 11600 5500 3 0 0 0 -1 -1
L 11600 6000 11800 6000 3 0 0 0 -1 -1
P 11700 6200 11700 6000 1 0 0
{
T 11750 5950 5 6 0 0 90 6 1
pinseq=1
T 11750 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 11500 6100 5 10 0 0 90 6 1
device=OUTPUT
T 11800 6200 5 10 0 1 270 6 1
net=SPI1_SCK:1
T 11800 5300 5 10 1 1 90 6 1
value=SPI1_SCK
}
C 12000 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 11700 6100 5 10 0 0 90 6 1
device=OUTPUT
L 12000 5500 12000 6000 3 0 0 0 -1 -1
L 11900 5400 12000 5500 3 0 0 0 -1 -1
L 11800 5500 11900 5400 3 0 0 0 -1 -1
L 11800 6000 11800 5500 3 0 0 0 -1 -1
L 11800 6000 12000 6000 3 0 0 0 -1 -1
P 11900 6200 11900 6000 1 0 0
{
T 11950 5950 5 6 0 0 90 6 1
pinseq=1
T 11950 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 11700 6100 5 10 0 0 90 6 1
device=OUTPUT
T 12000 6200 5 10 0 1 270 6 1
net=SPI1_MISO:1
T 12000 5300 5 10 1 1 90 6 1
value=SPI1_MISO
}
N 11700 6200 11700 6800 4
N 11900 6800 11900 6200 4
C 12200 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 11900 6100 5 10 0 0 90 6 1
device=OUTPUT
L 12200 5500 12200 6000 3 0 0 0 -1 -1
L 12100 5400 12200 5500 3 0 0 0 -1 -1
L 12000 5500 12100 5400 3 0 0 0 -1 -1
L 12000 6000 12000 5500 3 0 0 0 -1 -1
L 12000 6000 12200 6000 3 0 0 0 -1 -1
P 12100 6200 12100 6000 1 0 0
{
T 12150 5950 5 6 0 0 90 6 1
pinseq=1
T 12150 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 11900 6100 5 10 0 0 90 6 1
device=OUTPUT
T 12200 6200 5 10 0 1 270 6 1
net=ETH_RMII_CRS_DV:1
T 12200 5300 5 10 1 1 90 6 1
value=ETH_RMII_CRS_DV
}
N 12100 6200 12100 6800 4
N 12300 6200 12300 6800 4
N 12500 6200 12500 6800 4
C 13400 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 13100 6100 5 10 0 0 90 6 1
device=OUTPUT
L 13400 5500 13400 6000 3 0 0 0 -1 -1
L 13300 5400 13400 5500 3 0 0 0 -1 -1
L 13200 5500 13300 5400 3 0 0 0 -1 -1
L 13200 6000 13200 5500 3 0 0 0 -1 -1
L 13200 6000 13400 6000 3 0 0 0 -1 -1
P 13300 6200 13300 6000 1 0 0
{
T 13350 5950 5 6 0 0 90 6 1
pinseq=1
T 13350 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 13100 6100 5 10 0 0 90 6 1
device=OUTPUT
T 13400 6200 5 10 0 1 270 6 1
net=FSMC_DA4:1
T 13400 5300 5 10 1 1 90 6 1
value=FSMC_DA4
}
N 13300 6200 13300 6800 4
C 13600 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 13300 6100 5 10 0 0 90 6 1
device=OUTPUT
L 13600 5500 13600 6000 3 0 0 0 -1 -1
L 13500 5400 13600 5500 3 0 0 0 -1 -1
L 13400 5500 13500 5400 3 0 0 0 -1 -1
L 13400 6000 13400 5500 3 0 0 0 -1 -1
L 13400 6000 13600 6000 3 0 0 0 -1 -1
P 13500 6200 13500 6000 1 0 0
{
T 13550 5950 5 6 0 0 90 6 1
pinseq=1
T 13550 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 13300 6100 5 10 0 0 90 6 1
device=OUTPUT
T 13600 6200 5 10 0 1 270 6 1
net=FSMC_DA5:1
T 13600 5300 5 10 1 1 90 6 1
value=FSMC_DA5
}
C 13800 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 13500 6100 5 10 0 0 90 6 1
device=OUTPUT
L 13800 5500 13800 6000 3 0 0 0 -1 -1
L 13700 5400 13800 5500 3 0 0 0 -1 -1
L 13600 5500 13700 5400 3 0 0 0 -1 -1
L 13600 6000 13600 5500 3 0 0 0 -1 -1
L 13600 6000 13800 6000 3 0 0 0 -1 -1
P 13700 6200 13700 6000 1 0 0
{
T 13750 5950 5 6 0 0 90 6 1
pinseq=1
T 13750 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 13500 6100 5 10 0 0 90 6 1
device=OUTPUT
T 13800 6200 5 10 0 1 270 6 1
net=FSMC_DA6:1
T 13800 5300 5 10 1 1 90 6 1
value=FSMC_DA6
}
C 14000 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 13700 6100 5 10 0 0 90 6 1
device=OUTPUT
L 14000 5500 14000 6000 3 0 0 0 -1 -1
L 13900 5400 14000 5500 3 0 0 0 -1 -1
L 13800 5500 13900 5400 3 0 0 0 -1 -1
L 13800 6000 13800 5500 3 0 0 0 -1 -1
L 13800 6000 14000 6000 3 0 0 0 -1 -1
P 13900 6200 13900 6000 1 0 0
{
T 13950 5950 5 6 0 0 90 6 1
pinseq=1
T 13950 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 13700 6100 5 10 0 0 90 6 1
device=OUTPUT
T 14000 6200 5 10 0 1 270 6 1
net=FSMC_DA7:1
T 14000 5300 5 10 1 1 90 6 1
value=FSMC_DA7
}
C 14200 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 13900 6100 5 10 0 0 90 6 1
device=OUTPUT
L 14200 5500 14200 6000 3 0 0 0 -1 -1
L 14100 5400 14200 5500 3 0 0 0 -1 -1
L 14000 5500 14100 5400 3 0 0 0 -1 -1
L 14000 6000 14000 5500 3 0 0 0 -1 -1
L 14000 6000 14200 6000 3 0 0 0 -1 -1
P 14100 6200 14100 6000 1 0 0
{
T 14150 5950 5 6 0 0 90 6 1
pinseq=1
T 14150 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 13900 6100 5 10 0 0 90 6 1
device=OUTPUT
T 14200 6200 5 10 0 1 270 6 1
net=FSMC_DA8:1
T 14200 5300 5 10 1 1 90 6 1
value=FSMC_DA8
}
C 14400 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 14100 6100 5 10 0 0 90 6 1
device=OUTPUT
L 14400 5500 14400 6000 3 0 0 0 -1 -1
L 14300 5400 14400 5500 3 0 0 0 -1 -1
L 14200 5500 14300 5400 3 0 0 0 -1 -1
L 14200 6000 14200 5500 3 0 0 0 -1 -1
L 14200 6000 14400 6000 3 0 0 0 -1 -1
P 14300 6200 14300 6000 1 0 0
{
T 14350 5950 5 6 0 0 90 6 1
pinseq=1
T 14350 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 14100 6100 5 10 0 0 90 6 1
device=OUTPUT
T 14400 6200 5 10 0 1 270 6 1
net=FSMC_DA9:1
T 14400 5300 5 10 1 1 90 6 1
value=FSMC_DA9
}
C 14600 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 14300 6100 5 10 0 0 90 6 1
device=OUTPUT
L 14600 5500 14600 6000 3 0 0 0 -1 -1
L 14500 5400 14600 5500 3 0 0 0 -1 -1
L 14400 5500 14500 5400 3 0 0 0 -1 -1
L 14400 6000 14400 5500 3 0 0 0 -1 -1
L 14400 6000 14600 6000 3 0 0 0 -1 -1
P 14500 6200 14500 6000 1 0 0
{
T 14550 5950 5 6 0 0 90 6 1
pinseq=1
T 14550 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 14300 6100 5 10 0 0 90 6 1
device=OUTPUT
T 14600 6200 5 10 0 1 270 6 1
net=FSMC_DA10:1
T 14600 5300 5 10 1 1 90 6 1
value=FSMC_DA10
}
C 14800 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 14500 6100 5 10 0 0 90 6 1
device=OUTPUT
L 14800 5500 14800 6000 3 0 0 0 -1 -1
L 14700 5400 14800 5500 3 0 0 0 -1 -1
L 14600 5500 14700 5400 3 0 0 0 -1 -1
L 14600 6000 14600 5500 3 0 0 0 -1 -1
L 14600 6000 14800 6000 3 0 0 0 -1 -1
P 14700 6200 14700 6000 1 0 0
{
T 14750 5950 5 6 0 0 90 6 1
pinseq=1
T 14750 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 14500 6100 5 10 0 0 90 6 1
device=OUTPUT
T 14800 6200 5 10 0 1 270 6 1
net=FSMC_DA11:1
T 14800 5300 5 10 1 1 90 6 1
value=FSMC_DA11
}
C 15000 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 14700 6100 5 10 0 0 90 6 1
device=OUTPUT
L 15000 5500 15000 6000 3 0 0 0 -1 -1
L 14900 5400 15000 5500 3 0 0 0 -1 -1
L 14800 5500 14900 5400 3 0 0 0 -1 -1
L 14800 6000 14800 5500 3 0 0 0 -1 -1
L 14800 6000 15000 6000 3 0 0 0 -1 -1
P 14900 6200 14900 6000 1 0 0
{
T 14950 5950 5 6 0 0 90 6 1
pinseq=1
T 14950 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 14700 6100 5 10 0 0 90 6 1
device=OUTPUT
T 15000 6200 5 10 0 1 270 6 1
net=FSMC_DA12:1
T 15000 5300 5 10 1 1 90 6 1
value=FSMC_DA12
}
N 13500 6200 13500 6800 4
N 13700 6200 13700 6800 4
N 13900 6200 13900 6800 4
N 14100 6200 14100 6800 4
N 14300 6200 14300 6800 4
N 14500 6200 14500 6800 4
N 14700 6200 14700 6800 4
N 14900 6200 14900 6800 4
C 8500 12900 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 13200 5 10 0 0 0 6 1
device=OUTPUT
L 7800 12900 8300 12900 3 0 0 0 -1 -1
L 7700 13000 7800 12900 3 0 0 0 -1 -1
L 7800 13100 7700 13000 3 0 0 0 -1 -1
L 8300 13100 7800 13100 3 0 0 0 -1 -1
L 8300 13100 8300 12900 3 0 0 0 -1 -1
P 8500 13000 8300 13000 1 0 0
{
T 8250 12950 5 6 0 0 0 6 1
pinseq=1
T 8250 12950 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 13200 5 10 0 0 0 6 1
device=OUTPUT
T 8500 12900 5 10 0 1 180 6 1
net=SAI1_SD_B:1
T 7600 12900 5 10 1 1 0 6 1
value=SAI1_SD_B
}
C 8500 12300 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 12600 5 10 0 0 0 6 1
device=OUTPUT
L 7800 12300 8300 12300 3 0 0 0 -1 -1
L 7700 12400 7800 12300 3 0 0 0 -1 -1
L 7800 12500 7700 12400 3 0 0 0 -1 -1
L 8300 12500 7800 12500 3 0 0 0 -1 -1
L 8300 12500 8300 12300 3 0 0 0 -1 -1
P 8500 12400 8300 12400 1 0 0
{
T 8250 12350 5 6 0 0 0 6 1
pinseq=1
T 8250 12350 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 12600 5 10 0 0 0 6 1
device=OUTPUT
T 8500 12300 5 10 0 1 180 6 1
net=SAI1_SD_A:1
T 7600 12300 5 10 1 1 0 6 1
value=SAI1_SD_A
}
N 15300 6200 15300 6800 4
C 15400 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 15100 6100 5 10 0 0 90 6 1
device=OUTPUT
L 15400 5500 15400 6000 3 0 0 0 -1 -1
L 15300 5400 15400 5500 3 0 0 0 -1 -1
L 15200 5500 15300 5400 3 0 0 0 -1 -1
L 15200 6000 15200 5500 3 0 0 0 -1 -1
L 15200 6000 15400 6000 3 0 0 0 -1 -1
P 15300 6200 15300 6000 1 0 0
{
T 15350 5950 5 6 0 0 90 6 1
pinseq=1
T 15350 5950 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 15100 6100 5 10 0 0 90 6 1
device=OUTPUT
T 15400 6200 5 10 0 1 270 6 1
net=ETH_RMII_TX_EN:1
T 15400 5300 5 10 1 1 90 6 1
value=ETH_RMII_TX_EN
}
C 17900 8500 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 8200 5 10 0 0 180 6 1
device=OUTPUT
L 18600 8500 18100 8500 3 0 0 0 -1 -1
L 18700 8400 18600 8500 3 0 0 0 -1 -1
L 18600 8300 18700 8400 3 0 0 0 -1 -1
L 18100 8300 18600 8300 3 0 0 0 -1 -1
L 18100 8300 18100 8500 3 0 0 0 -1 -1
P 17900 8400 18100 8400 1 0 0
{
T 18150 8450 5 6 0 0 180 6 1
pinseq=1
T 18150 8450 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 8200 5 10 0 0 180 6 1
device=OUTPUT
T 17900 8500 5 10 0 1 0 6 1
net=ETH_RMII_TXD0:1
T 18800 8500 5 10 1 1 180 6 1
value=ETH_RMII_TXD0
}
C 17900 8700 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 8400 5 10 0 0 180 6 1
device=OUTPUT
L 18600 8700 18100 8700 3 0 0 0 -1 -1
L 18700 8600 18600 8700 3 0 0 0 -1 -1
L 18600 8500 18700 8600 3 0 0 0 -1 -1
L 18100 8500 18600 8500 3 0 0 0 -1 -1
L 18100 8500 18100 8700 3 0 0 0 -1 -1
P 17900 8600 18100 8600 1 0 0
{
T 18150 8650 5 6 0 0 180 6 1
pinseq=1
T 18150 8650 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 8400 5 10 0 0 180 6 1
device=OUTPUT
T 17900 8700 5 10 0 1 0 6 1
net=ETH_RMII_TXD1:1
T 18800 8700 5 10 1 1 180 6 1
value=ETH_RMII_TXD1
}
N 17300 8400 17900 8400 4
N 17300 8600 17900 8600 4
C 17900 9300 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 9000 5 10 0 0 180 6 1
device=OUTPUT
L 18600 9300 18100 9300 3 0 0 0 -1 -1
L 18700 9200 18600 9300 3 0 0 0 -1 -1
L 18600 9100 18700 9200 3 0 0 0 -1 -1
L 18100 9100 18600 9100 3 0 0 0 -1 -1
L 18100 9100 18100 9300 3 0 0 0 -1 -1
P 17900 9200 18100 9200 1 0 0
{
T 18150 9250 5 6 0 0 180 6 1
pinseq=1
T 18150 9250 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 9000 5 10 0 0 180 6 1
device=OUTPUT
T 17900 9300 5 10 0 1 0 6 1
net=FSMC_DA13:1
T 18800 9300 5 10 1 1 180 6 1
value=FSMC_DA13
}
C 17900 9500 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 9200 5 10 0 0 180 6 1
device=OUTPUT
L 18600 9500 18100 9500 3 0 0 0 -1 -1
L 18700 9400 18600 9500 3 0 0 0 -1 -1
L 18600 9300 18700 9400 3 0 0 0 -1 -1
L 18100 9300 18600 9300 3 0 0 0 -1 -1
L 18100 9300 18100 9500 3 0 0 0 -1 -1
P 17900 9400 18100 9400 1 0 0
{
T 18150 9450 5 6 0 0 180 6 1
pinseq=1
T 18150 9450 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 9200 5 10 0 0 180 6 1
device=OUTPUT
T 17900 9500 5 10 0 1 0 6 1
net=FSMC_DA14:1
T 18800 9500 5 10 1 1 180 6 1
value=FSMC_DA14
}
C 17900 9700 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 9400 5 10 0 0 180 6 1
device=OUTPUT
L 18600 9700 18100 9700 3 0 0 0 -1 -1
L 18700 9600 18600 9700 3 0 0 0 -1 -1
L 18600 9500 18700 9600 3 0 0 0 -1 -1
L 18100 9500 18600 9500 3 0 0 0 -1 -1
L 18100 9500 18100 9700 3 0 0 0 -1 -1
P 17900 9600 18100 9600 1 0 0
{
T 18150 9650 5 6 0 0 180 6 1
pinseq=1
T 18150 9650 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 9400 5 10 0 0 180 6 1
device=OUTPUT
T 17900 9700 5 10 0 1 0 6 1
net=FSMC_DA15:1
T 18800 9700 5 10 1 1 180 6 1
value=FSMC_DA15
}
N 17300 9200 17900 9200 4
N 17300 9400 17900 9400 4
N 17300 9600 17900 9600 4
C 17900 10500 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 10200 5 10 0 0 180 6 1
device=OUTPUT
L 18600 10500 18100 10500 3 0 0 0 -1 -1
L 18700 10400 18600 10500 3 0 0 0 -1 -1
L 18600 10300 18700 10400 3 0 0 0 -1 -1
L 18100 10300 18600 10300 3 0 0 0 -1 -1
L 18100 10300 18100 10500 3 0 0 0 -1 -1
P 17900 10400 18100 10400 1 0 0
{
T 18150 10450 5 6 0 0 180 6 1
pinseq=1
T 18150 10450 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 10200 5 10 0 0 180 6 1
device=OUTPUT
T 17900 10500 5 10 0 1 0 6 1
net=FSMC_DA0:1
T 18800 10500 5 10 1 1 180 6 1
value=FSMC_DA0
}
C 17900 10700 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 10400 5 10 0 0 180 6 1
device=OUTPUT
L 18600 10700 18100 10700 3 0 0 0 -1 -1
L 18700 10600 18600 10700 3 0 0 0 -1 -1
L 18600 10500 18700 10600 3 0 0 0 -1 -1
L 18100 10500 18600 10500 3 0 0 0 -1 -1
L 18100 10500 18100 10700 3 0 0 0 -1 -1
P 17900 10600 18100 10600 1 0 0
{
T 18150 10650 5 6 0 0 180 6 1
pinseq=1
T 18150 10650 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 10400 5 10 0 0 180 6 1
device=OUTPUT
T 17900 10700 5 10 0 1 0 6 1
net=FSMC_DA1:1
T 18800 10700 5 10 1 1 180 6 1
value=FSMC_DA1
}
N 17300 10400 17900 10400 4
N 17300 10600 17900 10600 4
C 8500 13100 1 0 1 EMBEDDEDoutput-1.sym
[
T 8400 13400 5 10 0 0 0 6 1
device=OUTPUT
L 7800 13100 8300 13100 3 0 0 0 -1 -1
L 7700 13200 7800 13100 3 0 0 0 -1 -1
L 7800 13300 7700 13200 3 0 0 0 -1 -1
L 8300 13300 7800 13300 3 0 0 0 -1 -1
L 8300 13300 8300 13100 3 0 0 0 -1 -1
P 8500 13200 8300 13200 1 0 0
{
T 8250 13150 5 6 0 0 0 6 1
pinseq=1
T 8250 13150 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8400 13400 5 10 0 0 0 6 1
device=OUTPUT
T 8500 13100 5 10 0 1 180 6 1
net=SAI1_MCLK_A:1
T 7600 13100 5 10 1 1 0 6 1
value=SAI1_MCLK_A
}
N 17300 10800 17900 10800 4
C 17900 11500 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 11200 5 10 0 0 180 6 1
device=OUTPUT
L 18600 11500 18100 11500 3 0 0 0 -1 -1
L 18700 11400 18600 11500 3 0 0 0 -1 -1
L 18600 11300 18700 11400 3 0 0 0 -1 -1
L 18100 11300 18600 11300 3 0 0 0 -1 -1
L 18100 11300 18100 11500 3 0 0 0 -1 -1
P 17900 11400 18100 11400 1 0 0
{
T 18150 11450 5 6 0 0 180 6 1
pinseq=1
T 18150 11450 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 11200 5 10 0 0 180 6 1
device=OUTPUT
T 17900 11500 5 10 0 1 0 6 1
net=SDIO_D1:1
T 18800 11500 5 10 1 1 180 6 1
value=SDIO_D1
}
C 17900 11300 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 11000 5 10 0 0 180 6 1
device=OUTPUT
L 18600 11300 18100 11300 3 0 0 0 -1 -1
L 18700 11200 18600 11300 3 0 0 0 -1 -1
L 18600 11100 18700 11200 3 0 0 0 -1 -1
L 18100 11100 18600 11100 3 0 0 0 -1 -1
L 18100 11100 18100 11300 3 0 0 0 -1 -1
P 17900 11200 18100 11200 1 0 0
{
T 18150 11250 5 6 0 0 180 6 1
pinseq=1
T 18150 11250 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 11000 5 10 0 0 180 6 1
device=OUTPUT
T 17900 11300 5 10 0 1 0 6 1
net=SDIO_D0:1
T 18800 11300 5 10 1 1 180 6 1
value=SDIO_D0
}
N 17300 11200 17900 11200 4
N 17300 11400 17900 11400 4
C 17900 11900 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 11600 5 10 0 0 180 6 1
device=OUTPUT
L 18600 11900 18100 11900 3 0 0 0 -1 -1
L 18700 11800 18600 11900 3 0 0 0 -1 -1
L 18600 11700 18700 11800 3 0 0 0 -1 -1
L 18100 11700 18600 11700 3 0 0 0 -1 -1
L 18100 11700 18100 11900 3 0 0 0 -1 -1
P 17900 11800 18100 11800 1 0 0
{
T 18150 11850 5 6 0 0 180 6 1
pinseq=1
T 18150 11850 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 11600 5 10 0 0 180 6 1
device=OUTPUT
T 17900 11900 5 10 0 1 0 6 1
net=OTG_FS_VBUS:1
T 18800 11900 5 10 1 1 180 6 1
value=OTG_FS_VBUS
}
C 17900 12500 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 12200 5 10 0 0 180 6 1
device=OUTPUT
L 18600 12500 18100 12500 3 0 0 0 -1 -1
L 18700 12400 18600 12500 3 0 0 0 -1 -1
L 18600 12300 18700 12400 3 0 0 0 -1 -1
L 18100 12300 18600 12300 3 0 0 0 -1 -1
L 18100 12300 18100 12500 3 0 0 0 -1 -1
P 17900 12400 18100 12400 1 0 0
{
T 18150 12450 5 6 0 0 180 6 1
pinseq=1
T 18150 12450 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 12200 5 10 0 0 180 6 1
device=OUTPUT
T 17900 12500 5 10 0 1 0 6 1
net=OTG_FS_DP:1
T 18800 12500 5 10 1 1 180 6 1
value=OTG_FS_DP
}
C 17900 12100 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 11800 5 10 0 0 180 6 1
device=OUTPUT
L 18600 12100 18100 12100 3 0 0 0 -1 -1
L 18700 12000 18600 12100 3 0 0 0 -1 -1
L 18600 11900 18700 12000 3 0 0 0 -1 -1
L 18100 11900 18600 11900 3 0 0 0 -1 -1
L 18100 11900 18100 12100 3 0 0 0 -1 -1
P 17900 12000 18100 12000 1 0 0
{
T 18150 12050 5 6 0 0 180 6 1
pinseq=1
T 18150 12050 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 11800 5 10 0 0 180 6 1
device=OUTPUT
T 17900 12100 5 10 0 1 0 6 1
net=OTG_FS_ID:1
T 18800 12100 5 10 1 1 180 6 1
value=OTG_FS_ID
}
C 17900 12300 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 12000 5 10 0 0 180 6 1
device=OUTPUT
L 18600 12300 18100 12300 3 0 0 0 -1 -1
L 18700 12200 18600 12300 3 0 0 0 -1 -1
L 18600 12100 18700 12200 3 0 0 0 -1 -1
L 18100 12100 18600 12100 3 0 0 0 -1 -1
L 18100 12100 18100 12300 3 0 0 0 -1 -1
P 17900 12200 18100 12200 1 0 0
{
T 18150 12250 5 6 0 0 180 6 1
pinseq=1
T 18150 12250 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 12000 5 10 0 0 180 6 1
device=OUTPUT
T 17900 12300 5 10 0 1 0 6 1
net=OTG_FS_DM:1
T 18800 12300 5 10 1 1 180 6 1
value=OTG_FS_DM
}
C 21300 15200 1 0 1 EMBEDDEDconnector6-1.sym
[
T 21200 17200 8 10 0 1 0 6 1
refdes=CONN?
T 19500 17000 5 10 0 0 0 6 1
device=CONNECTOR_6
B 20800 15200 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 19900 15400 20800 15400 3 0 0 0 -1 -1
L 19900 15700 20800 15700 3 0 0 0 -1 -1
L 19900 16000 20800 16000 3 0 0 0 -1 -1
L 19900 16300 20800 16300 3 0 0 0 -1 -1
L 19900 16600 20800 16600 3 0 0 0 -1 -1
L 19900 16900 20800 16900 3 0 0 0 -1 -1
P 19900 15700 19600 15700 1 0 1
{
T 21050 15650 5 8 1 1 0 6 1
pinnumber=5
T 21050 15650 5 8 0 0 0 6 1
pinseq=5
T 21050 15650 5 8 0 1 0 6 1
pinlabel=5
T 21050 15650 5 8 0 1 0 6 1
pintype=pas
}
P 19900 16300 19600 16300 1 0 1
{
T 21050 16250 5 8 1 1 0 6 1
pinnumber=3
T 21050 16250 5 8 0 0 0 6 1
pinseq=3
T 21050 16250 5 8 0 1 0 6 1
pinlabel=3
T 21050 16250 5 8 0 1 0 6 1
pintype=pas
}
P 19900 16900 19600 16900 1 0 1
{
T 21050 16850 5 8 1 1 0 6 1
pinnumber=1
T 21050 16850 5 8 0 0 0 6 1
pinseq=1
T 21050 16850 5 8 0 1 0 6 1
pinlabel=1
T 21050 16850 5 8 0 1 0 6 1
pintype=pas
}
P 19900 15400 19600 15400 1 0 1
{
T 21050 15350 5 8 1 1 0 6 1
pinnumber=6
T 21050 15350 5 8 0 0 0 6 1
pinseq=6
T 21050 15350 5 8 0 1 0 6 1
pinlabel=6
T 21050 15350 5 8 0 1 0 6 1
pintype=pas
}
P 19900 16000 19600 16000 1 0 1
{
T 21050 15950 5 8 1 1 0 6 1
pinnumber=4
T 21050 15950 5 8 0 0 0 6 1
pinseq=4
T 21050 15950 5 8 0 1 0 6 1
pinlabel=4
T 21050 15950 5 8 0 1 0 6 1
pintype=pas
}
P 19900 16600 19600 16600 1 0 1
{
T 21050 16550 5 8 1 1 0 6 1
pinnumber=2
T 21050 16550 5 8 0 0 0 6 1
pinseq=2
T 21050 16550 5 8 0 1 0 6 1
pinlabel=2
T 21050 16550 5 8 0 1 0 6 1
pintype=pas
}
]
{
T 19500 17000 5 10 0 0 0 6 1
device=CONNECTOR_6
T 21300 15200 5 10 0 0 0 0 1
footprint=JUMPER6
T 21200 17200 5 10 1 1 0 6 1
refdes=J201
}
N 19600 16600 18600 16600 4
{
T 19200 16600 5 10 1 1 0 6 1
netname=SWCLK
}
C 19200 14800 1 0 0 EMBEDDEDgnd-1.sym
[
T 19500 14850 8 10 0 0 0 0 1
net=GND:1
L 19280 14810 19320 14810 3 0 0 0 -1 -1
L 19255 14850 19345 14850 3 0 0 0 -1 -1
L 19200 14900 19400 14900 3 0 0 0 -1 -1
P 19300 14900 19300 15100 1 0 1
{
T 19358 14961 5 4 0 1 0 0 1
pinnumber=1
T 19358 14961 5 4 0 0 0 0 1
pinseq=1
T 19358 14961 5 4 0 1 0 0 1
pinlabel=1
T 19358 14961 5 4 0 1 0 0 1
pintype=pwr
}
]
N 19600 16300 19300 16300 4
N 19300 16300 19300 15100 4
N 19600 16000 18600 16000 4
{
T 19200 16000 5 10 1 1 0 6 1
netname=SWDIO
}
N 19600 15400 18600 15400 4
{
T 19000 15400 5 10 1 1 0 6 1
netname=SWO
}
T 21400 16100 9 10 1 0 0 0 1
ST-Link
C 19400 17000 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 19700 17000 8 8 0 0 0 0 1
net=+3.3V:1
T 19475 17250 9 8 1 0 0 0 1
+3.3V
L 19450 17200 19750 17200 3 0 0 0 -1 -1
P 19600 17000 19600 17200 1 0 0
{
T 19650 17050 5 6 0 1 0 0 1
pinnumber=1
T 19650 17050 5 6 0 0 0 0 1
pinseq=1
T 19650 17050 5 6 0 1 0 0 1
pinlabel=1
T 19650 17050 5 6 0 1 0 0 1
pintype=pwr
}
]
N 19600 16900 19600 17000 4
N 18700 15700 19600 15700 4
{
T 18400 15700 5 10 1 1 0 0 1
netname=SYS_RESETn
}
N 18600 12600 17300 12600 4
{
T 19300 12600 5 10 1 1 0 6 1
netname=SWDIO
}
N 15700 15700 15700 14800 4
{
T 15800 16400 5 10 1 1 90 6 1
netname=SWCLK
}
N 13100 15700 13100 14800 4
{
T 13200 16200 5 10 1 1 90 6 1
netname=SWO
}
C 15000 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 15300 15500 5 10 0 0 270 6 1
device=OUTPUT
L 15000 16100 15000 15600 3 0 0 0 -1 -1
L 15100 16200 15000 16100 3 0 0 0 -1 -1
L 15200 16100 15100 16200 3 0 0 0 -1 -1
L 15200 15600 15200 16100 3 0 0 0 -1 -1
L 15200 15600 15000 15600 3 0 0 0 -1 -1
P 15100 15400 15100 15600 1 0 0
{
T 15050 15650 5 6 0 0 270 6 1
pinseq=1
T 15050 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 15300 15500 5 10 0 0 270 6 1
device=OUTPUT
T 15000 15400 5 10 0 1 90 6 1
net=SDIO_D3:1
T 15200 17000 5 10 1 1 90 6 1
value=SDIO_D3
}
C 15200 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 15500 15500 5 10 0 0 270 6 1
device=OUTPUT
L 15200 16100 15200 15600 3 0 0 0 -1 -1
L 15300 16200 15200 16100 3 0 0 0 -1 -1
L 15400 16100 15300 16200 3 0 0 0 -1 -1
L 15400 15600 15400 16100 3 0 0 0 -1 -1
L 15400 15600 15200 15600 3 0 0 0 -1 -1
P 15300 15400 15300 15600 1 0 0
{
T 15250 15650 5 6 0 0 270 6 1
pinseq=1
T 15250 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 15500 15500 5 10 0 0 270 6 1
device=OUTPUT
T 15200 15400 5 10 0 1 90 6 1
net=SDIO_D2:1
T 15400 17000 5 10 1 1 90 6 1
value=SDIO_D2
}
N 15300 14800 15300 15400 4
N 15100 14800 15100 15400 4
C 14800 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 15100 15500 5 10 0 0 270 6 1
device=OUTPUT
L 14800 16100 14800 15600 3 0 0 0 -1 -1
L 14900 16200 14800 16100 3 0 0 0 -1 -1
L 15000 16100 14900 16200 3 0 0 0 -1 -1
L 15000 15600 15000 16100 3 0 0 0 -1 -1
L 15000 15600 14800 15600 3 0 0 0 -1 -1
P 14900 15400 14900 15600 1 0 0
{
T 14850 15650 5 6 0 0 270 6 1
pinseq=1
T 14850 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 15100 15500 5 10 0 0 270 6 1
device=OUTPUT
T 14800 15400 5 10 0 1 90 6 1
net=SDIO_CK:1
T 15000 17000 5 10 1 1 90 6 1
value=SDIO_CK
}
C 14600 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 14900 15500 5 10 0 0 270 6 1
device=OUTPUT
L 14600 16100 14600 15600 3 0 0 0 -1 -1
L 14700 16200 14600 16100 3 0 0 0 -1 -1
L 14800 16100 14700 16200 3 0 0 0 -1 -1
L 14800 15600 14800 16100 3 0 0 0 -1 -1
L 14800 15600 14600 15600 3 0 0 0 -1 -1
P 14700 15400 14700 15600 1 0 0
{
T 14650 15650 5 6 0 0 270 6 1
pinseq=1
T 14650 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 14900 15500 5 10 0 0 270 6 1
device=OUTPUT
T 14600 15400 5 10 0 1 90 6 1
net=FSMC_DA2:1
T 14800 17200 5 10 1 1 90 6 1
value=FSMC_DA2
}
C 14400 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 14700 15500 5 10 0 0 270 6 1
device=OUTPUT
L 14400 16100 14400 15600 3 0 0 0 -1 -1
L 14500 16200 14400 16100 3 0 0 0 -1 -1
L 14600 16100 14500 16200 3 0 0 0 -1 -1
L 14600 15600 14600 16100 3 0 0 0 -1 -1
L 14600 15600 14400 15600 3 0 0 0 -1 -1
P 14500 15400 14500 15600 1 0 0
{
T 14450 15650 5 6 0 0 270 6 1
pinseq=1
T 14450 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 14700 15500 5 10 0 0 270 6 1
device=OUTPUT
T 14400 15400 5 10 0 1 90 6 1
net=FSMC_DA3:1
T 14600 17200 5 10 1 1 90 6 1
value=FSMC_DA3
}
C 14200 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 14500 15500 5 10 0 0 270 6 1
device=OUTPUT
L 14200 16100 14200 15600 3 0 0 0 -1 -1
L 14300 16200 14200 16100 3 0 0 0 -1 -1
L 14400 16100 14300 16200 3 0 0 0 -1 -1
L 14400 15600 14400 16100 3 0 0 0 -1 -1
L 14400 15600 14200 15600 3 0 0 0 -1 -1
P 14300 15400 14300 15600 1 0 0
{
T 14250 15650 5 6 0 0 270 6 1
pinseq=1
T 14250 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 14500 15500 5 10 0 0 270 6 1
device=OUTPUT
T 14200 15400 5 10 0 1 90 6 1
net=SDIO_CMD:1
T 14400 17200 5 10 1 1 90 6 1
value=SDIO_CMD
}
N 14900 14800 14900 15400 4
N 14700 14800 14700 15400 4
N 14500 14800 14500 15400 4
N 14300 14800 14300 15400 4
N 17300 11800 17900 11800 4
N 17300 12000 17900 12000 4
N 17300 12200 17900 12200 4
N 17300 12400 17900 12400 4
C 8500 12700 1 180 0 EMBEDDEDoutput-1.sym
[
T 8400 12400 5 10 0 0 180 0 1
device=OUTPUT
L 7800 12700 8300 12700 3 0 0 0 -1 -1
L 7700 12600 7800 12700 3 0 0 0 -1 -1
L 7800 12500 7700 12600 3 0 0 0 -1 -1
L 8300 12500 7800 12500 3 0 0 0 -1 -1
L 8300 12500 8300 12700 3 0 0 0 -1 -1
P 8500 12600 8300 12600 1 0 0
{
T 8250 12650 5 6 0 0 180 0 1
pinseq=1
T 8250 12650 5 6 0 1 180 0 1
pinnumber=1
}
]
{
T 8400 12400 5 10 0 0 180 0 1
device=OUTPUT
T 8500 12700 5 10 0 1 0 0 1
net=SAI2_SCK_A:1
T 6600 12500 5 10 1 1 0 0 1
value=SAI2_SCK_A
}
C 14000 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 14300 15500 5 10 0 0 270 6 1
device=OUTPUT
L 14000 16100 14000 15600 3 0 0 0 -1 -1
L 14100 16200 14000 16100 3 0 0 0 -1 -1
L 14200 16100 14100 16200 3 0 0 0 -1 -1
L 14200 15600 14200 16100 3 0 0 0 -1 -1
L 14200 15600 14000 15600 3 0 0 0 -1 -1
P 14100 15400 14100 15600 1 0 0
{
T 14050 15650 5 6 0 0 270 6 1
pinseq=1
T 14050 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 14300 15500 5 10 0 0 270 6 1
device=OUTPUT
T 14000 15400 5 10 0 1 90 6 1
net=FSMC_CLK:1
T 14200 17200 5 10 1 1 90 6 1
value=FSMC_CLK
}
N 14100 14800 14100 15400 4
N 13700 14800 13700 15400 4
C 13400 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 13700 15500 5 10 0 0 270 6 1
device=OUTPUT
L 13400 16100 13400 15600 3 0 0 0 -1 -1
L 13500 16200 13400 16100 3 0 0 0 -1 -1
L 13600 16100 13500 16200 3 0 0 0 -1 -1
L 13600 15600 13600 16100 3 0 0 0 -1 -1
L 13600 15600 13400 15600 3 0 0 0 -1 -1
P 13500 15400 13500 15600 1 0 0
{
T 13450 15650 5 6 0 0 270 6 1
pinseq=1
T 13450 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 13700 15500 5 10 0 0 270 6 1
device=OUTPUT
T 13400 15400 5 10 0 1 90 6 1
net=FSMC_NWAIT:1
T 13600 17500 5 10 1 1 90 6 1
value=FSMC_NWAIT
}
C 13200 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 13500 15500 5 10 0 0 270 6 1
device=OUTPUT
L 13200 16100 13200 15600 3 0 0 0 -1 -1
L 13300 16200 13200 16100 3 0 0 0 -1 -1
L 13400 16100 13300 16200 3 0 0 0 -1 -1
L 13400 15600 13400 16100 3 0 0 0 -1 -1
L 13400 15600 13200 15600 3 0 0 0 -1 -1
P 13300 15400 13300 15600 1 0 0
{
T 13250 15650 5 6 0 0 270 6 1
pinseq=1
T 13250 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 13500 15500 5 10 0 0 270 6 1
device=OUTPUT
T 13200 15400 5 10 0 1 90 6 1
net=FSMC_NE1:1
T 13400 17300 5 10 1 1 90 6 1
value=FSMC_NE1
}
N 13500 14800 13500 15400 4
N 13300 14800 13300 15400 4
C 12600 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 12900 15500 5 10 0 0 270 6 1
device=OUTPUT
L 12600 16100 12600 15600 3 0 0 0 -1 -1
L 12700 16200 12600 16100 3 0 0 0 -1 -1
L 12800 16100 12700 16200 3 0 0 0 -1 -1
L 12800 15600 12800 16100 3 0 0 0 -1 -1
L 12800 15600 12600 15600 3 0 0 0 -1 -1
P 12700 15400 12700 15600 1 0 0
{
T 12650 15650 5 6 0 0 270 6 1
pinseq=1
T 12650 15650 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 12900 15500 5 10 0 0 270 6 1
device=OUTPUT
T 12600 15400 5 10 0 1 90 6 1
net=SPI1_MOSI:1
T 12800 17200 5 10 1 1 90 6 1
value=SPI1_MOSI
}
N 12700 14800 12700 15400 4
N 12500 14800 12500 15400 4
C 11800 15400 1 90 0 EMBEDDEDoutput-1.sym
[
T 11500 15500 5 10 0 0 90 0 1
device=OUTPUT
L 11800 16100 11800 15600 3 0 0 0 -1 -1
L 11700 16200 11800 16100 3 0 0 0 -1 -1
L 11600 16100 11700 16200 3 0 0 0 -1 -1
L 11600 15600 11600 16100 3 0 0 0 -1 -1
L 11600 15600 11800 15600 3 0 0 0 -1 -1
P 11700 15400 11700 15600 1 0 0
{
T 11750 15650 5 6 0 1 90 0 1
pinnumber=1
T 11750 15650 5 6 0 0 90 0 1
pinseq=1
}
]
{
T 11500 15500 5 10 0 0 90 0 1
device=OUTPUT
T 11800 16300 5 10 1 1 90 0 1
value=I2C1_SDA
T 11800 15400 5 10 0 1 270 0 1
net=I2C1_SDA:1
}
C 8500 12900 1 180 0 EMBEDDEDoutput-1.sym
[
T 8400 12600 5 10 0 0 180 0 1
device=OUTPUT
L 7800 12900 8300 12900 3 0 0 0 -1 -1
L 7700 12800 7800 12900 3 0 0 0 -1 -1
L 7800 12700 7700 12800 3 0 0 0 -1 -1
L 8300 12700 7800 12700 3 0 0 0 -1 -1
L 8300 12700 8300 12900 3 0 0 0 -1 -1
P 8500 12800 8300 12800 1 0 0
{
T 8250 12850 5 6 0 0 180 0 1
pinseq=1
T 8250 12850 5 6 0 1 180 0 1
pinnumber=1
}
]
{
T 8400 12600 5 10 0 0 180 0 1
device=OUTPUT
T 8500 12900 5 10 0 1 0 0 1
net=SAI1_FS_A:1
T 6600 12700 5 10 1 1 0 0 1
value=SAI1_FS_A
}
N 11700 14800 11700 15400 4
C 3300 7600 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 2400 7800 5 10 0 0 90 0 1
symversion=0.1
T 2200 7800 5 10 0 0 90 0 1
numslots=0
T 2000 7800 5 10 0 0 90 0 1
description=capacitor
T 2800 7800 8 10 0 1 90 0 1
refdes=C?
T 2600 7800 5 10 0 0 90 0 1
device=CAPACITOR
L 3100 8000 3100 7800 3 0 0 0 -1 -1
L 3100 8300 3100 8100 3 0 0 0 -1 -1
L 2900 8100 3300 8100 3 0 0 0 -1 -1
L 2900 8000 3300 8000 3 0 0 0 -1 -1
P 3100 8500 3100 8300 1 0 0
{
T 3100 8300 5 8 0 1 90 8 1
pintype=pas
T 3100 8300 9 8 0 1 90 6 1
pinlabel=2
T 3150 8350 5 8 0 1 90 2 1
pinseq=2
T 3050 8350 5 8 0 1 90 0 1
pinnumber=2
}
P 3100 7600 3100 7800 1 0 0
{
T 3100 7800 5 8 0 1 90 2 1
pintype=pas
T 3100 7800 9 8 0 1 90 0 1
pinlabel=1
T 3150 7750 5 8 0 1 90 8 1
pinseq=1
T 3050 7750 5 8 0 1 90 6 1
pinnumber=1
}
]
{
T 2600 7800 5 10 0 0 90 0 1
device=CAPACITOR
T 2400 7800 5 10 0 0 90 0 1
symversion=0.1
T 3300 7600 5 10 0 0 0 0 1
footprint=my_0603
T 2800 8300 5 10 1 1 180 0 1
refdes=C210
T 2500 7900 5 10 1 1 0 0 1
value=33pf
}
C 4400 7600 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 3500 7800 5 10 0 0 90 0 1
symversion=0.1
T 3300 7800 5 10 0 0 90 0 1
numslots=0
T 3100 7800 5 10 0 0 90 0 1
description=capacitor
T 3900 7800 8 10 0 1 90 0 1
refdes=C?
T 3700 7800 5 10 0 0 90 0 1
device=CAPACITOR
L 4200 8000 4200 7800 3 0 0 0 -1 -1
L 4200 8300 4200 8100 3 0 0 0 -1 -1
L 4000 8100 4400 8100 3 0 0 0 -1 -1
L 4000 8000 4400 8000 3 0 0 0 -1 -1
P 4200 8500 4200 8300 1 0 0
{
T 4200 8300 5 8 0 1 90 8 1
pintype=pas
T 4200 8300 9 8 0 1 90 6 1
pinlabel=2
T 4250 8350 5 8 0 1 90 2 1
pinseq=2
T 4150 8350 5 8 0 1 90 0 1
pinnumber=2
}
P 4200 7600 4200 7800 1 0 0
{
T 4200 7800 5 8 0 1 90 2 1
pintype=pas
T 4200 7800 9 8 0 1 90 0 1
pinlabel=1
T 4250 7750 5 8 0 1 90 8 1
pinseq=1
T 4150 7750 5 8 0 1 90 6 1
pinnumber=1
}
]
{
T 3700 7800 5 10 0 0 90 0 1
device=CAPACITOR
T 3500 7800 5 10 0 0 90 0 1
symversion=0.1
T 4400 7600 5 10 0 0 0 0 1
footprint=my_0603
T 3900 8300 5 10 1 1 180 0 1
refdes=C211
T 3600 7900 5 10 1 1 0 0 1
value=33pf
}
C 3000 7300 1 0 0 EMBEDDEDgnd-1.sym
[
T 3300 7350 8 10 0 0 0 0 1
net=GND:1
L 3080 7310 3120 7310 3 0 0 0 -1 -1
L 3055 7350 3145 7350 3 0 0 0 -1 -1
L 3000 7400 3200 7400 3 0 0 0 -1 -1
P 3100 7400 3100 7600 1 0 1
{
T 3158 7461 5 4 0 1 0 0 1
pintype=pwr
T 3158 7461 5 4 0 1 0 0 1
pinlabel=1
T 3158 7461 5 4 0 0 0 0 1
pinseq=1
T 3158 7461 5 4 0 1 0 0 1
pinnumber=1
}
]
C 4100 7300 1 0 0 EMBEDDEDgnd-1.sym
[
T 4400 7350 8 10 0 0 0 0 1
net=GND:1
L 4180 7310 4220 7310 3 0 0 0 -1 -1
L 4155 7350 4245 7350 3 0 0 0 -1 -1
L 4100 7400 4300 7400 3 0 0 0 -1 -1
P 4200 7400 4200 7600 1 0 1
{
T 4258 7461 5 4 0 1 0 0 1
pintype=pwr
T 4258 7461 5 4 0 1 0 0 1
pinlabel=1
T 4258 7461 5 4 0 0 0 0 1
pinseq=1
T 4258 7461 5 4 0 1 0 0 1
pinnumber=1
}
]
N 2300 8500 3400 8500 4
{
T 2300 8500 5 10 1 1 0 0 1
netname=HSE_OUT
}
C 3400 8300 1 0 0 EMBEDDEDxtal-small.sym
[
T 3600 9000 5 10 0 0 0 0 1
device=CRYSTAL
T 3650 8700 8 8 0 1 0 4 1
refdes=X?
T 3600 9400 5 10 0 0 0 0 1
description=crystal
T 3600 9200 5 10 0 0 0 0 1
numslots=0
P 3400 8500 3500 8500 1 0 0
{
T 3600 8500 5 8 0 1 0 2 1
pintype=pas
T 3600 8500 9 8 0 1 0 0 1
pinlabel=1
T 3550 8450 5 8 0 1 0 8 1
pinseq=1
T 3550 8550 5 8 0 1 0 6 1
pinnumber=1
}
P 3900 8500 3800 8500 1 0 0
{
T 3800 8500 5 8 0 1 0 8 1
pintype=pas
T 3800 8500 9 8 0 1 0 6 1
pinlabel=2
T 3850 8450 5 8 0 1 0 2 1
pinseq=2
T 3850 8550 5 8 0 1 0 0 1
pinnumber=2
}
L 3600 8600 3600 8400 3 0 0 0 -1 -1
L 3700 8600 3700 8400 3 0 0 0 -1 -1
L 3800 8500 3700 8500 3 0 0 0 -1 -1
L 3600 8500 3500 8500 3 0 0 0 -1 -1
B 3625 8425 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 3600 9000 5 10 0 0 0 0 1
device=CRYSTAL
T 3400 8300 5 10 0 0 0 0 1
footprint=XTAL_7A
T 3400 8300 5 10 0 0 0 0 1
digikey=887-1448-1-ND
T 3850 8850 5 8 1 1 0 6 1
refdes=X201
T 3450 8650 5 8 1 1 0 0 1
value=8 MHz
}
N 3900 8500 4900 8500 4
{
T 3900 8500 5 10 1 1 0 0 1
netname=HSE_IN
}
N 7800 11000 9200 11000 4
{
T 7100 10900 5 10 1 1 0 0 1
netname=HSE_IN
}
N 7800 10800 9200 10800 4
{
T 6900 10700 5 10 1 1 0 0 1
netname=HSE_OUT
}
C 8500 5600 1 270 0 EMBEDDEDcapacitor-1.sym
[
T 9200 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 9000 5400 8 10 0 1 270 0 1
refdes=C?
T 9800 5400 5 10 0 0 270 0 1
description=capacitor
T 9600 5400 5 10 0 0 270 0 1
numslots=0
T 9400 5400 5 10 0 0 270 0 1
symversion=0.1
P 8700 5600 8700 5400 1 0 0
{
T 8700 5400 5 8 0 1 270 2 1
pintype=pas
T 8700 5400 9 8 0 1 270 0 1
pinlabel=1
T 8650 5450 5 8 0 1 270 8 1
pinseq=1
T 8750 5450 5 8 0 1 270 6 1
pinnumber=1
}
P 8700 4700 8700 4900 1 0 0
{
T 8700 4900 5 8 0 1 270 8 1
pintype=pas
T 8700 4900 9 8 0 1 270 6 1
pinlabel=2
T 8650 4850 5 8 0 1 270 2 1
pinseq=2
T 8750 4850 5 8 0 1 270 0 1
pinnumber=2
}
L 8900 5200 8500 5200 3 0 0 0 -1 -1
L 8900 5100 8500 5100 3 0 0 0 -1 -1
L 8700 4900 8700 5100 3 0 0 0 -1 -1
L 8700 5200 8700 5400 3 0 0 0 -1 -1
]
{
T 9200 5400 5 10 0 0 270 0 1
device=CAPACITOR
T 9400 5400 5 10 0 0 270 0 1
symversion=0.1
T 8500 5600 5 10 0 0 180 0 1
footprint=my_0603
T 8400 5300 5 10 1 1 180 0 1
refdes=C213
T 8000 4900 5 10 1 1 0 0 1
value=0.1uf
T 8900 5600 5 10 1 1 0 0 1
netname=AVDD
}
C 8600 4400 1 0 0 EMBEDDEDgnd-1.sym
[
T 8900 4450 8 10 0 0 0 0 1
net=GND:1
L 8680 4410 8720 4410 3 0 0 0 -1 -1
L 8655 4450 8745 4450 3 0 0 0 -1 -1
L 8600 4500 8800 4500 3 0 0 0 -1 -1
P 8700 4500 8700 4700 1 0 1
{
T 8758 4561 5 4 0 1 0 0 1
pinnumber=1
T 8758 4561 5 4 0 0 0 0 1
pinseq=1
T 8758 4561 5 4 0 1 0 0 1
pinlabel=1
T 8758 4561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 8700 5600 9800 5600 4
N 8000 6500 8700 6500 4
C 7100 6400 1 0 0 EMBEDDEDinductor-1.sym
[
T 7300 6900 5 10 0 0 0 0 1
device=INDUCTOR
T 7300 6700 8 10 0 1 0 0 1
refdes=L?
T 7300 7500 5 10 0 0 0 0 1
description=inductor
T 7300 7300 5 10 0 0 0 0 1
numslots=0
T 7300 7100 5 10 0 0 0 0 1
symversion=0.1
P 8000 6500 7850 6500 1 0 0
{
T 7800 6500 5 8 0 1 0 8 1
pintype=pas
T 7800 6500 9 8 0 1 0 6 1
pinlabel=2
T 7900 6450 5 8 0 1 0 2 1
pinseq=2
T 7900 6550 5 8 0 1 0 0 1
pinnumber=2
}
P 7100 6500 7250 6500 1 0 0
{
T 7300 6500 5 8 0 1 0 2 1
pintype=pas
T 7300 6500 9 8 0 1 0 0 1
pinlabel=1
T 7200 6450 5 8 0 1 0 8 1
pinseq=1
T 7200 6550 5 8 0 1 0 6 1
pinnumber=1
}
A 7337 6500 75 0 180 3 0 0 0 -1 -1
A 7479 6500 75 0 180 3 0 0 0 -1 -1
A 7621 6500 75 0 180 3 0 0 0 -1 -1
A 7763 6500 75 0 180 3 0 0 0 -1 -1
L 7838 6500 7850 6500 3 0 0 0 -1 -1
L 7250 6500 7262 6500 3 0 0 0 -1 -1
A 7408 6500 4 180 180 3 0 0 0 -1 -1
A 7550 6500 4 180 180 3 0 0 0 -1 -1
A 7692 6500 4 180 180 3 0 0 0 -1 -1
]
{
T 7300 6900 5 10 0 1 0 0 1
device=BLM18BD252SN1D
T 7300 7100 5 10 0 0 0 0 1
symversion=0.1
T 7100 6400 5 10 0 0 0 0 1
footprint=my_0603
T 7300 6700 5 10 1 1 0 0 1
refdes=L201
T 7800 6700 5 10 1 1 0 0 1
value=2k5 50ma
}
C 6500 6500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 6575 6750 9 8 1 0 0 0 1
+3.3V
T 6800 6500 8 8 0 0 0 0 1
net=+3.3V:1
P 6700 6500 6700 6700 1 0 0
{
T 6750 6550 5 6 0 1 0 0 1
pintype=pwr
T 6750 6550 5 6 0 1 0 0 1
pinlabel=1
T 6750 6550 5 6 0 0 0 0 1
pinseq=1
T 6750 6550 5 6 0 1 0 0 1
pinnumber=1
}
L 6550 6700 6850 6700 3 0 0 0 -1 -1
]
N 6700 6500 7100 6500 4
C 5400 1900 1 0 0 EMBEDDEDconnector6-1.sym
[
T 5500 3900 8 10 0 1 0 0 1
refdes=CONN?
T 7200 3700 5 10 0 0 0 0 1
device=CONNECTOR_6
B 5400 1900 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 6800 2100 5900 2100 3 0 0 0 -1 -1
L 6800 2400 5900 2400 3 0 0 0 -1 -1
L 6800 2700 5900 2700 3 0 0 0 -1 -1
L 6800 3000 5900 3000 3 0 0 0 -1 -1
L 6800 3300 5900 3300 3 0 0 0 -1 -1
L 6800 3600 5900 3600 3 0 0 0 -1 -1
P 6800 2400 7100 2400 1 0 1
{
T 5650 2350 5 8 1 1 0 0 1
pinnumber=5
T 5650 2350 5 8 0 0 0 0 1
pinseq=5
T 5650 2350 5 8 0 1 0 0 1
pinlabel=5
T 5650 2350 5 8 0 1 0 0 1
pintype=pas
}
P 6800 3000 7100 3000 1 0 1
{
T 5650 2950 5 8 1 1 0 0 1
pinnumber=3
T 5650 2950 5 8 0 0 0 0 1
pinseq=3
T 5650 2950 5 8 0 1 0 0 1
pinlabel=3
T 5650 2950 5 8 0 1 0 0 1
pintype=pas
}
P 6800 3600 7100 3600 1 0 1
{
T 5650 3550 5 8 1 1 0 0 1
pinnumber=1
T 5650 3550 5 8 0 0 0 0 1
pinseq=1
T 5650 3550 5 8 0 1 0 0 1
pinlabel=1
T 5650 3550 5 8 0 1 0 0 1
pintype=pas
}
P 6800 2100 7100 2100 1 0 1
{
T 5650 2050 5 8 1 1 0 0 1
pinnumber=6
T 5650 2050 5 8 0 0 0 0 1
pinseq=6
T 5650 2050 5 8 0 1 0 0 1
pinlabel=6
T 5650 2050 5 8 0 1 0 0 1
pintype=pas
}
P 6800 2700 7100 2700 1 0 1
{
T 5650 2650 5 8 1 1 0 0 1
pinnumber=4
T 5650 2650 5 8 0 0 0 0 1
pinseq=4
T 5650 2650 5 8 0 1 0 0 1
pinlabel=4
T 5650 2650 5 8 0 1 0 0 1
pintype=pas
}
P 6800 3300 7100 3300 1 0 1
{
T 5650 3250 5 8 1 1 0 0 1
pinnumber=2
T 5650 3250 5 8 0 0 0 0 1
pinseq=2
T 5650 3250 5 8 0 1 0 0 1
pinlabel=2
T 5650 3250 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 7200 3700 5 10 0 0 0 0 1
device=CONNECTOR_6
T 5400 1900 5 10 0 0 0 0 1
footprint=JUMPER6
T 5500 3900 5 10 1 1 0 0 1
refdes=J202
}
N 7100 3600 8500 3600 4
{
T 7100 3600 5 10 1 1 0 0 1
netname=GND
}
N 7100 2700 8100 2700 4
{
T 7100 2700 5 10 1 1 0 0 1
netname=TXD
}
N 7100 2400 8100 2400 4
{
T 7100 2400 5 10 1 1 0 0 1
netname=RXD
}
C 8400 3300 1 0 0 EMBEDDEDgnd-1.sym
[
T 8700 3350 8 10 0 0 0 0 1
net=GND:1
L 8480 3310 8520 3310 3 0 0 0 -1 -1
L 8455 3350 8545 3350 3 0 0 0 -1 -1
L 8400 3400 8600 3400 3 0 0 0 -1 -1
P 8500 3400 8500 3600 1 0 1
{
T 8558 3461 5 4 0 1 0 0 1
pinnumber=1
T 8558 3461 5 4 0 0 0 0 1
pinseq=1
T 8558 3461 5 4 0 1 0 0 1
pinlabel=1
T 8558 3461 5 4 0 1 0 0 1
pintype=pwr
}
]
T 6200 1800 9 10 1 0 0 0 1
FTDI Serial
T 7500 2700 9 10 1 0 0 0 1
>
T 7500 2400 9 10 1 0 0 0 1
<
C 17900 11700 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 11400 5 10 0 0 180 6 1
device=OUTPUT
L 18600 11700 18100 11700 3 0 0 0 -1 -1
L 18700 11600 18600 11700 3 0 0 0 -1 -1
L 18600 11500 18700 11600 3 0 0 0 -1 -1
L 18100 11500 18600 11500 3 0 0 0 -1 -1
L 18100 11500 18100 11700 3 0 0 0 -1 -1
P 17900 11600 18100 11600 1 0 0
{
T 18150 11650 5 6 0 0 180 6 1
pinseq=1
T 18150 11650 5 6 0 1 180 6 1
pinnumber=1
}
]
{
T 18000 11400 5 10 0 0 180 6 1
device=OUTPUT
T 17900 11700 5 10 0 1 0 6 1
net=OTG_FS_PWREN:1
T 18800 11700 5 10 1 1 180 6 1
value=OTG_FS_PWREN
}
C 15600 15400 1 90 0 EMBEDDEDoutput-1.sym
[
T 15300 15500 5 10 0 0 90 0 1
device=OUTPUT
L 15600 16100 15600 15600 3 0 0 0 -1 -1
L 15500 16200 15600 16100 3 0 0 0 -1 -1
L 15400 16100 15500 16200 3 0 0 0 -1 -1
L 15400 15600 15400 16100 3 0 0 0 -1 -1
L 15400 15600 15600 15600 3 0 0 0 -1 -1
P 15500 15400 15500 15600 1 0 0
{
T 15550 15650 5 6 0 0 90 0 1
pinseq=1
T 15550 15650 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 15300 15500 5 10 0 0 90 0 1
device=OUTPUT
T 15600 15400 5 10 0 1 270 0 1
net=OTG_FS_FAULT:1
T 15600 16200 5 10 1 1 90 0 1
value=OTG_FS_FAULT
}
C 17800 4200 1 90 0 EMBEDDEDresistor-1.sym
[
T 17400 4500 5 10 0 0 90 0 1
device=RESISTOR
T 17500 4400 8 10 0 1 90 0 1
refdes=R?
T 17800 4200 8 10 0 1 90 0 1
pins=2
T 17800 4200 8 10 0 1 90 0 1
class=DISCRETE
L 17600 4800 17800 4700 3 0 0 0 -1 -1
L 17800 4700 17600 4600 3 0 0 0 -1 -1
L 17600 4600 17800 4500 3 0 0 0 -1 -1
L 17800 4500 17600 4400 3 0 0 0 -1 -1
L 17600 4800 17800 4900 3 0 0 0 -1 -1
L 17800 4900 17700 4950 3 0 0 0 -1 -1
P 17700 5100 17700 4950 1 0 0
{
T 17650 5000 5 8 0 1 90 0 1
pinnumber=2
T 17650 5000 5 8 0 0 90 0 1
pinseq=2
T 17650 5000 5 8 0 1 90 0 1
pinlabel=2
T 17650 5000 5 8 0 1 90 0 1
pintype=pas
}
P 17700 4200 17700 4352 1 0 0
{
T 17650 4300 5 8 0 1 90 0 1
pinnumber=1
T 17650 4300 5 8 0 0 90 0 1
pinseq=1
T 17650 4300 5 8 0 1 90 0 1
pinlabel=1
T 17650 4300 5 8 0 1 90 0 1
pintype=pas
}
L 17600 4401 17700 4350 3 0 0 0 -1 -1
]
{
T 17400 4500 5 10 0 0 90 0 1
device=RESISTOR
T 17800 4200 5 10 0 1 0 0 1
footprint=0603
T 17900 4400 5 10 1 1 0 0 1
value=330
T 17900 4600 5 10 1 1 0 0 1
refdes=R202
}
N 17700 3300 17700 3200 4
N 17700 5100 18300 5100 4
{
T 17900 5100 5 10 1 1 0 0 1
netname=LED
}
C 17500 3300 1 270 1 EMBEDDEDled-3.sym
[
T 17950 4250 5 10 0 0 270 6 1
numslots=0
T 18050 4250 5 10 0 0 270 6 1
description=Generic LED
T 18050 3750 8 10 0 1 270 6 1
refdes=D?
T 18150 4250 5 10 0 0 270 6 1
device=LED
L 18000 3700 17975 3750 3 0 0 0 -1 -1
L 18000 3700 17950 3725 3 0 0 0 -1 -1
L 18000 3600 17975 3650 3 0 0 0 -1 -1
L 18000 3600 17950 3625 3 0 0 0 -1 -1
L 17900 3700 18000 3600 3 0 0 0 -1 -1
L 17900 3800 18000 3700 3 0 0 0 -1 -1
L 17700 3900 17700 4000 3 0 0 0 -1 -1
L 17700 3500 17700 3600 3 0 0 0 -1 -1
P 17700 4200 17700 4000 1 0 0
{
T 17650 4100 5 8 0 1 90 6 1
pinnumber=2
T 17650 4700 9 8 0 1 90 6 1
pinlabel=ANODE
T 17850 4300 5 8 0 0 90 2 1
pintype=pas
T 17750 4300 5 8 0 0 90 2 1
pinseq=2
}
P 17700 3300 17700 3500 1 0 0
{
T 17650 3500 5 8 0 1 90 6 1
pinnumber=1
T 18150 4100 9 8 0 1 90 6 1
pinlabel=CATHODE
T 18350 4200 5 8 0 0 90 6 1
pintype=pas
T 18450 3900 5 8 0 0 90 6 1
pinseq=1
}
L 17500 3600 17900 3600 3 0 0 0 -1 -1
L 17700 3600 17900 3900 3 0 0 0 -1 -1
L 17500 3900 17700 3600 3 0 0 0 -1 -1
L 17500 3900 17900 3900 3 0 0 0 -1 -1
]
{
T 18150 4250 5 10 0 0 270 6 1
device=LED
T 17500 3300 5 10 0 0 270 0 1
footprint=805_pol
T 18650 3850 5 10 1 1 0 6 1
refdes=LED201
}
T 18000 3500 9 10 1 0 0 0 1
MCU ACT
C 17600 2900 1 0 0 EMBEDDEDgnd-1.sym
[
T 17900 2950 8 10 0 0 0 0 1
net=GND:1
L 17680 2910 17720 2910 3 0 0 0 -1 -1
L 17655 2950 17745 2950 3 0 0 0 -1 -1
L 17600 3000 17800 3000 3 0 0 0 -1 -1
P 17700 3000 17700 3200 1 0 1
{
T 17758 3061 5 4 0 1 0 0 1
pinnumber=1
T 17758 3061 5 4 0 0 0 0 1
pinseq=1
T 17758 3061 5 4 0 1 0 0 1
pinlabel=1
T 17758 3061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 13600 15400 1 270 1 EMBEDDEDoutput-1.sym
[
L 13600 16100 13600 15600 3 0 0 0 -1 -1
L 13700 16200 13600 16100 3 0 0 0 -1 -1
L 13800 16100 13700 16200 3 0 0 0 -1 -1
L 13800 15600 13800 16100 3 0 0 0 -1 -1
L 13800 15600 13600 15600 3 0 0 0 -1 -1
P 13700 15400 13700 15600 1 0 0
{
T 13650 15650 5 6 0 1 270 6 1
pinnumber=1
T 13650 15650 5 6 0 0 270 6 1
pinseq=1
}
T 13900 15500 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 13900 15500 5 10 0 0 270 6 1
device=OUTPUT
T 13600 15400 5 10 0 1 90 6 1
net=FSMC_NWE:1
T 13800 17300 5 10 1 1 90 6 1
value=FSMC_NWE
}
C 13800 15400 1 270 1 EMBEDDEDoutput-1.sym
[
L 13800 16100 13800 15600 3 0 0 0 -1 -1
L 13900 16200 13800 16100 3 0 0 0 -1 -1
L 14000 16100 13900 16200 3 0 0 0 -1 -1
L 14000 15600 14000 16100 3 0 0 0 -1 -1
L 14000 15600 13800 15600 3 0 0 0 -1 -1
P 13900 15400 13900 15600 1 0 0
{
T 13850 15650 5 6 0 1 270 6 1
pinnumber=1
T 13850 15650 5 6 0 0 270 6 1
pinseq=1
}
T 14100 15500 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 14100 15500 5 10 0 0 270 6 1
device=OUTPUT
T 13800 15400 5 10 0 1 90 6 1
net=FSMC_NOE:1
T 14000 17300 5 10 1 1 90 6 1
value=FSMC_NOE
}
N 13900 14800 13900 15400 4
C 9200 6800 1 0 0 EMBEDDEDstm32f427vit6.sym
[
P 9200 11200 9800 11200 1 0 0
{
T 9200 11200 5 10 0 0 0 0 1
pintype=pas
T 9855 11195 5 10 1 1 0 0 1
pinlabel=VDD
T 9705 11245 5 10 1 1 0 6 1
pinnumber=11
T 9200 11200 5 10 0 0 0 0 1
pinseq=11
}
P 9200 11000 9800 11000 1 0 0
{
T 9200 11000 5 10 0 0 0 0 1
pintype=pas
T 9855 10995 5 10 1 1 0 0 1
pinlabel=PH0
T 9705 11045 5 10 1 1 0 6 1
pinnumber=12
T 9200 11000 5 10 0 0 0 0 1
pinseq=12
}
P 9200 10800 9800 10800 1 0 0
{
T 9200 10800 5 10 0 0 0 0 1
pintype=pas
T 9855 10795 5 10 1 1 0 0 1
pinlabel=PH1
T 9705 10845 5 10 1 1 0 6 1
pinnumber=13
T 9200 10800 5 10 0 0 0 0 1
pinseq=12
}
P 9200 10600 9800 10600 1 0 0
{
T 9200 10600 5 10 0 0 0 0 1
pintype=pas
T 9855 10595 5 10 1 1 0 0 1
pinlabel=NRST
T 9705 10645 5 10 1 1 0 6 1
pinnumber=14
T 9200 10600 5 10 0 0 0 0 1
pinseq=14
}
P 9200 10400 9800 10400 1 0 0
{
T 9200 10400 5 10 0 0 0 0 1
pintype=pas
T 9855 10395 5 10 1 1 0 0 1
pinlabel=PC0
T 9705 10445 5 10 1 1 0 6 1
pinnumber=15
T 9200 10400 5 10 0 0 0 0 1
pinseq=15
}
P 9200 10200 9800 10200 1 0 0
{
T 9200 10200 5 10 0 0 0 0 1
pintype=pas
T 9855 10195 5 10 1 1 0 0 1
pinlabel=PC1
T 9705 10245 5 10 1 1 0 6 1
pinnumber=16
T 9200 10200 5 10 0 0 0 0 1
pinseq=16
}
P 9200 10000 9800 10000 1 0 0
{
T 9200 10000 5 10 0 0 0 0 1
pintype=pas
T 9855 9995 5 10 1 1 0 0 1
pinlabel=PC2
T 9705 10045 5 10 1 1 0 6 1
pinnumber=17
T 9200 10000 5 10 0 0 0 0 1
pinseq=17
}
P 9200 9800 9800 9800 1 0 0
{
T 9200 9800 5 10 0 0 0 0 1
pintype=pas
T 9855 9795 5 10 1 1 0 0 1
pinlabel=PC3
T 9705 9845 5 10 1 1 0 6 1
pinnumber=18
T 9200 9800 5 10 0 0 0 0 1
pinseq=18
}
P 9200 9600 9800 9600 1 0 0
{
T 9200 9600 5 10 0 0 0 0 1
pintype=pas
T 9855 9595 5 10 1 1 0 0 1
pinlabel=VDD
T 9705 9645 5 10 1 1 0 6 1
pinnumber=19
T 9200 9600 5 10 0 0 0 0 1
pinseq=19
}
P 9200 9400 9800 9400 1 0 0
{
T 9200 9400 5 10 0 0 0 0 1
pintype=pas
T 9855 9395 5 10 1 1 0 0 1
pinlabel=VSSA
T 9705 9445 5 10 1 1 0 6 1
pinnumber=20
T 9200 9400 5 10 0 0 0 0 1
pinseq=20
}
P 9200 13200 9800 13200 1 0 0
{
T 9200 13200 5 10 0 0 0 0 1
pintype=pas
T 9855 13195 5 10 1 1 0 0 1
pinlabel=PE2
T 9705 13245 5 10 1 1 0 6 1
pinnumber=1
T 9200 13200 5 10 0 0 0 0 1
pinseq=1
}
P 9200 13000 9800 13000 1 0 0
{
T 9200 13000 5 10 0 0 0 0 1
pintype=pas
T 9855 12995 5 10 1 1 0 0 1
pinlabel=PE3
T 9705 13045 5 10 1 1 0 6 1
pinnumber=2
T 9200 13000 5 10 0 0 0 0 1
pinseq=2
}
P 9200 12800 9800 12800 1 0 0
{
T 9200 12800 5 10 0 0 0 0 1
pintype=pas
T 9855 12795 5 10 1 1 0 0 1
pinlabel=PE4
T 9705 12845 5 10 1 1 0 6 1
pinnumber=3
T 9200 12800 5 10 0 0 0 0 1
pinseq=3
}
P 9200 12600 9800 12600 1 0 0
{
T 9200 12600 5 10 0 0 0 0 1
pintype=pas
T 9855 12595 5 10 1 1 0 0 1
pinlabel=PE5
T 9705 12645 5 10 1 1 0 6 1
pinnumber=4
T 9200 12600 5 10 0 0 0 0 1
pinseq=4
}
P 9200 12400 9800 12400 1 0 0
{
T 9200 12400 5 10 0 0 0 0 1
pintype=pas
T 9855 12395 5 10 1 1 0 0 1
pinlabel=PE6
T 9705 12445 5 10 1 1 0 6 1
pinnumber=5
T 9200 12400 5 10 0 0 0 0 1
pinseq=5
}
P 9200 12200 9800 12200 1 0 0
{
T 9200 12200 5 10 0 0 0 0 1
pintype=pas
T 9855 12195 5 10 1 1 0 0 1
pinlabel=VBAT
T 9705 12245 5 10 1 1 0 6 1
pinnumber=6
T 9200 12200 5 10 0 0 0 0 1
pinseq=6
}
P 9200 12000 9800 12000 1 0 0
{
T 9200 12000 5 10 0 0 0 0 1
pintype=pas
T 9855 11995 5 10 1 1 0 0 1
pinlabel=PC13
T 9705 12045 5 10 1 1 0 6 1
pinnumber=7
T 9200 12000 5 10 0 0 0 0 1
pinseq=7
}
P 9200 11800 9800 11800 1 0 0
{
T 9200 11800 5 10 0 0 0 0 1
pintype=pas
T 9855 11795 5 10 1 1 0 0 1
pinlabel=PC14
T 9705 11845 5 10 1 1 0 6 1
pinnumber=8
T 9200 11800 5 10 0 0 0 0 1
pinseq=8
}
P 9200 11600 9800 11600 1 0 0
{
T 9200 11600 5 10 0 0 0 0 1
pintype=pas
T 9855 11595 5 10 1 1 0 0 1
pinlabel=PC15
T 9705 11645 5 10 1 1 0 6 1
pinnumber=9
T 9200 11600 5 10 0 0 0 0 1
pinseq=9
}
P 9200 11400 9800 11400 1 0 0
{
T 9200 11400 5 10 0 0 0 0 1
pintype=pas
T 9855 11395 5 10 1 1 0 0 1
pinlabel=VSS
T 9705 11445 5 10 1 1 0 6 1
pinnumber=10
T 9200 11400 5 10 0 0 0 0 1
pinseq=10
}
L 9800 7400 9800 13800 3 0 0 0 -1 -1
P 11900 6800 11900 7400 1 0 0
{
T 11900 6800 5 10 0 0 90 0 1
pintype=pas
T 11900 7455 5 10 1 1 90 0 1
pinlabel=PA6
T 11850 7305 5 10 1 1 90 6 1
pinnumber=31
T 11900 6800 5 10 0 0 90 0 1
pinseq=31
}
P 12100 6800 12100 7400 1 0 0
{
T 12100 6800 5 10 0 0 90 0 1
pintype=pas
T 12100 7455 5 10 1 1 90 0 1
pinlabel=PA7
T 12050 7305 5 10 1 1 90 6 1
pinnumber=32
T 12100 6800 5 10 0 0 90 0 1
pinseq=32
}
P 12300 6800 12300 7400 1 0 0
{
T 12300 6800 5 10 0 0 90 0 1
pintype=pas
T 12300 7455 5 10 1 1 90 0 1
pinlabel=PC4
T 12250 7305 5 10 1 1 90 6 1
pinnumber=33
T 12300 6800 5 10 0 0 90 0 1
pinseq=33
}
P 12500 6800 12500 7400 1 0 0
{
T 12500 6800 5 10 0 0 90 0 1
pintype=pas
T 12500 7455 5 10 1 1 90 0 1
pinlabel=PC5
T 12450 7305 5 10 1 1 90 6 1
pinnumber=34
T 12500 6800 5 10 0 0 90 0 1
pinseq=34
}
P 12700 6800 12700 7400 1 0 0
{
T 12700 6800 5 10 0 0 90 0 1
pintype=pas
T 12700 7455 5 10 1 1 90 0 1
pinlabel=PB0
T 12650 7305 5 10 1 1 90 6 1
pinnumber=35
T 12700 6800 5 10 0 0 90 0 1
pinseq=35
}
P 12900 6800 12900 7400 1 0 0
{
T 12900 6800 5 10 0 0 90 0 1
pintype=pas
T 12900 7455 5 10 1 1 90 0 1
pinlabel=PB1
T 12850 7305 5 10 1 1 90 6 1
pinnumber=36
T 12900 6800 5 10 0 0 90 0 1
pinseq=36
}
P 13100 6800 13100 7400 1 0 0
{
T 13100 6800 5 10 0 0 90 0 1
pintype=pas
T 13100 7455 5 10 1 1 90 0 1
pinlabel=PB2
T 13050 7305 5 10 1 1 90 6 1
pinnumber=37
T 13100 6800 5 10 0 0 90 0 1
pinseq=37
}
P 13300 6800 13300 7400 1 0 0
{
T 13300 6800 5 10 0 0 90 0 1
pintype=pas
T 13300 7455 5 10 1 1 90 0 1
pinlabel=PE7
T 13250 7305 5 10 1 1 90 6 1
pinnumber=38
T 13300 6800 5 10 0 0 90 0 1
pinseq=38
}
P 13500 6800 13500 7400 1 0 0
{
T 13500 6800 5 10 0 0 90 0 1
pintype=pas
T 13500 7455 5 10 1 1 90 0 1
pinlabel=PE8
T 13450 7305 5 10 1 1 90 6 1
pinnumber=39
T 13500 6800 5 10 0 0 90 0 1
pinseq=39
}
P 13700 6800 13700 7400 1 0 0
{
T 13700 6800 5 10 0 0 90 0 1
pintype=pas
T 13700 7455 5 10 1 1 90 0 1
pinlabel=PE9
T 13650 7305 5 10 1 1 90 6 1
pinnumber=40
T 13700 6800 5 10 0 0 90 0 1
pinseq=40
}
P 9200 9200 9800 9200 1 0 0
{
T 9200 9200 5 10 0 0 0 0 1
pintype=pas
T 9855 9195 5 10 1 1 0 0 1
pinlabel=VREF+
T 9705 9245 5 10 1 1 0 6 1
pinnumber=21
T 9200 9200 5 10 0 0 0 0 1
pinseq=21
}
P 9200 9000 9800 9000 1 0 0
{
T 9200 9000 5 10 0 0 0 0 1
pintype=pas
T 9855 8995 5 10 1 1 0 0 1
pinlabel=VDDA
T 9705 9045 5 10 1 1 0 6 1
pinnumber=22
T 9200 9000 5 10 0 0 0 0 1
pinseq=22
}
P 9200 8800 9800 8800 1 0 0
{
T 9200 8800 5 10 0 0 0 0 1
pintype=pas
T 9855 8795 5 10 1 1 0 0 1
pinlabel=PA0
T 9705 8845 5 10 1 1 0 6 1
pinnumber=23
T 9200 8800 5 10 0 0 0 0 1
pinseq=23
}
P 9200 8600 9800 8600 1 0 0
{
T 9200 8600 5 10 0 0 0 0 1
pintype=pas
T 9855 8595 5 10 1 1 0 0 1
pinlabel=PA1
T 9705 8645 5 10 1 1 0 6 1
pinnumber=24
T 9200 8600 5 10 0 0 0 0 1
pinseq=24
}
P 9200 8400 9800 8400 1 0 0
{
T 9200 8400 5 10 0 0 0 0 1
pintype=pas
T 9855 8395 5 10 1 1 0 0 1
pinlabel=PA2
T 9705 8445 5 10 1 1 0 6 1
pinnumber=25
T 9200 8400 5 10 0 0 0 0 1
pinseq=25
}
P 10900 6800 10900 7400 1 0 0
{
T 10900 6800 5 10 0 0 90 0 1
pintype=pas
T 10900 7455 5 10 1 1 90 0 1
pinlabel=PA3
T 10850 7305 5 10 1 1 90 6 1
pinnumber=26
T 10900 6800 5 10 0 0 90 0 1
pinseq=26
}
P 11100 6800 11100 7400 1 0 0
{
T 11100 6800 5 10 0 0 90 0 1
pintype=pas
T 11100 7455 5 10 1 1 90 0 1
pinlabel=VSS
T 11050 7305 5 10 1 1 90 6 1
pinnumber=27
T 11100 6800 5 10 0 0 90 0 1
pinseq=27
}
P 11300 6800 11300 7400 1 0 0
{
T 11300 6800 5 10 0 0 90 0 1
pintype=pas
T 11300 7455 5 10 1 1 90 0 1
pinlabel=VDD
T 11250 7305 5 10 1 1 90 6 1
pinnumber=28
T 11300 6800 5 10 0 0 90 0 1
pinseq=28
}
P 11500 6800 11500 7400 1 0 0
{
T 11500 6800 5 10 0 0 90 0 1
pintype=pas
T 11500 7455 5 10 1 1 90 0 1
pinlabel=PA4
T 11450 7305 5 10 1 1 90 6 1
pinnumber=29
T 11500 6800 5 10 0 0 90 0 1
pinseq=29
}
P 11700 6800 11700 7400 1 0 0
{
T 11700 6800 5 10 0 0 90 0 1
pintype=pas
T 11700 7455 5 10 1 1 90 0 1
pinlabel=PA5
T 11650 7305 5 10 1 1 90 6 1
pinnumber=30
T 11700 6800 5 10 0 0 90 0 1
pinseq=30
}
L 16700 7400 9800 7400 3 0 0 0 -1 -1
P 17300 8400 16700 8400 1 0 0
{
T 17300 8400 5 10 0 0 180 0 1
pintype=pas
T 16645 8395 5 10 1 1 0 6 1
pinlabel=PB12
T 16795 8445 5 10 1 1 0 0 1
pinnumber=51
T 17300 8400 5 10 0 0 180 0 1
pinseq=51
}
P 17300 8600 16700 8600 1 0 0
{
T 17300 8600 5 10 0 0 180 0 1
pintype=pas
T 16645 8595 5 10 1 1 0 6 1
pinlabel=PB13
T 16795 8645 5 10 1 1 0 0 1
pinnumber=52
T 17300 8600 5 10 0 0 180 0 1
pinseq=52
}
P 17300 8800 16700 8800 1 0 0
{
T 17300 8800 5 10 0 0 180 0 1
pintype=pas
T 16645 8795 5 10 1 1 0 6 1
pinlabel=PB14
T 16795 8845 5 10 1 1 0 0 1
pinnumber=53
T 17300 8800 5 10 0 0 180 0 1
pinseq=53
}
P 17300 9000 16700 9000 1 0 0
{
T 17300 9000 5 10 0 0 180 0 1
pintype=pas
T 16645 8995 5 10 1 1 0 6 1
pinlabel=PB15
T 16795 9045 5 10 1 1 0 0 1
pinnumber=54
T 17300 9000 5 10 0 0 180 0 1
pinseq=54
}
P 17300 9200 16700 9200 1 0 0
{
T 17300 9200 5 10 0 0 180 0 1
pintype=pas
T 16645 9195 5 10 1 1 0 6 1
pinlabel=PD8
T 16795 9245 5 10 1 1 0 0 1
pinnumber=55
T 17300 9200 5 10 0 0 180 0 1
pinseq=55
}
P 17300 9400 16700 9400 1 0 0
{
T 17300 9400 5 10 0 0 180 0 1
pintype=pas
T 16645 9395 5 10 1 1 0 6 1
pinlabel=PD9
T 16795 9445 5 10 1 1 0 0 1
pinnumber=56
T 17300 9400 5 10 0 0 180 0 1
pinseq=56
}
P 17300 9600 16700 9600 1 0 0
{
T 17300 9600 5 10 0 0 180 0 1
pintype=pas
T 16645 9595 5 10 1 1 0 6 1
pinlabel=PD10
T 16795 9645 5 10 1 1 0 0 1
pinnumber=57
T 17300 9600 5 10 0 0 180 0 1
pinseq=57
}
P 17300 9800 16700 9800 1 0 0
{
T 17300 9800 5 10 0 0 180 0 1
pintype=pas
T 16645 9795 5 10 1 1 0 6 1
pinlabel=PD11
T 16795 9845 5 10 1 1 0 0 1
pinnumber=58
T 17300 9800 5 10 0 0 180 0 1
pinseq=58
}
P 17300 10000 16700 10000 1 0 0
{
T 17300 10000 5 10 0 0 180 0 1
pintype=pas
T 16645 9995 5 10 1 1 0 6 1
pinlabel=PD12
T 16795 10045 5 10 1 1 0 0 1
pinnumber=59
T 17300 10000 5 10 0 0 180 0 1
pinseq=59
}
P 17300 10200 16700 10200 1 0 0
{
T 17300 10200 5 10 0 0 180 0 1
pintype=pas
T 16645 10195 5 10 1 1 0 6 1
pinlabel=PD13
T 16795 10245 5 10 1 1 0 0 1
pinnumber=60
T 17300 10200 5 10 0 0 180 0 1
pinseq=60
}
P 13900 6800 13900 7400 1 0 0
{
T 13900 6800 5 10 0 0 90 0 1
pintype=pas
T 13900 7455 5 10 1 1 90 0 1
pinlabel=PE10
T 13850 7305 5 10 1 1 90 6 1
pinnumber=41
T 13900 6800 5 10 0 0 90 0 1
pinseq=41
}
P 14100 6800 14100 7400 1 0 0
{
T 14100 6800 5 10 0 0 90 0 1
pintype=pas
T 14100 7455 5 10 1 1 90 0 1
pinlabel=PE11
T 14050 7305 5 10 1 1 90 6 1
pinnumber=42
T 14100 6800 5 10 0 0 90 0 1
pinseq=42
}
P 14300 6800 14300 7400 1 0 0
{
T 14300 6800 5 10 0 0 90 0 1
pintype=pas
T 14300 7455 5 10 1 1 90 0 1
pinlabel=PE12
T 14250 7305 5 10 1 1 90 6 1
pinnumber=43
T 14300 6800 5 10 0 0 90 0 1
pinseq=43
}
P 14500 6800 14500 7400 1 0 0
{
T 14500 6800 5 10 0 0 90 0 1
pintype=pas
T 14500 7455 5 10 1 1 90 0 1
pinlabel=PE13
T 14450 7305 5 10 1 1 90 6 1
pinnumber=44
T 14500 6800 5 10 0 0 90 0 1
pinseq=44
}
P 14700 6800 14700 7400 1 0 0
{
T 14700 6800 5 10 0 0 90 0 1
pintype=pas
T 14700 7455 5 10 1 1 90 0 1
pinlabel=PE14
T 14650 7305 5 10 1 1 90 6 1
pinnumber=45
T 14700 6800 5 10 0 0 90 0 1
pinseq=45
}
P 14900 6800 14900 7400 1 0 0
{
T 14900 6800 5 10 0 0 90 0 1
pintype=pas
T 14900 7455 5 10 1 1 90 0 1
pinlabel=PE15
T 14850 7305 5 10 1 1 90 6 1
pinnumber=46
T 14900 6800 5 10 0 0 90 0 1
pinseq=46
}
P 15100 6800 15100 7400 1 0 0
{
T 15100 6800 5 10 0 0 90 0 1
pintype=pas
T 15100 7455 5 10 1 1 90 0 1
pinlabel=PB10
T 15050 7305 5 10 1 1 90 6 1
pinnumber=47
T 15100 6800 5 10 0 0 90 0 1
pinseq=47
}
P 15300 6800 15300 7400 1 0 0
{
T 15300 6800 5 10 0 0 90 0 1
pintype=pas
T 15300 7455 5 10 1 1 90 0 1
pinlabel=PB11
T 15250 7305 5 10 1 1 90 6 1
pinnumber=48
T 15300 6800 5 10 0 0 90 0 1
pinseq=48
}
P 15500 6800 15500 7400 1 0 0
{
T 15500 6800 5 10 0 0 90 0 1
pintype=pas
T 15500 7455 5 10 1 1 90 0 1
pinlabel=VCAP1
T 15450 7305 5 10 1 1 90 6 1
pinnumber=49
T 15500 6800 5 10 0 0 90 0 1
pinseq=49
}
P 15700 6800 15700 7400 1 0 0
{
T 15700 6800 5 10 0 0 90 0 1
pintype=pas
T 15700 7455 5 10 1 1 90 0 1
pinlabel=VDD
T 15650 7305 5 10 1 1 90 6 1
pinnumber=50
T 15700 6800 5 10 0 0 90 0 1
pinseq=50
}
L 16700 14200 16700 7400 3 0 0 0 -1 -1
P 17300 12400 16700 12400 1 0 0
{
T 17300 12400 5 10 0 0 180 0 1
pintype=pas
T 16645 12395 5 10 1 1 0 6 1
pinlabel=PA12
T 16795 12445 5 10 1 1 0 0 1
pinnumber=71
T 17300 12400 5 10 0 0 180 0 1
pinseq=71
}
P 17300 12600 16700 12600 1 0 0
{
T 17300 12600 5 10 0 0 180 0 1
pintype=pas
T 16645 12595 5 10 1 1 0 6 1
pinlabel=PA13
T 16795 12645 5 10 1 1 0 0 1
pinnumber=72
T 17300 12600 5 10 0 0 180 0 1
pinseq=72
}
P 17300 12800 16700 12800 1 0 0
{
T 17300 12800 5 10 0 0 180 0 1
pintype=pas
T 16645 12795 5 10 1 1 0 6 1
pinlabel=VCAP2
T 16795 12845 5 10 1 1 0 0 1
pinnumber=73
T 17300 12800 5 10 0 0 180 0 1
pinseq=73
}
P 17300 13000 16700 13000 1 0 0
{
T 17300 13000 5 10 0 0 180 0 1
pintype=pas
T 16645 12995 5 10 1 1 0 6 1
pinlabel=VSS
T 16795 13045 5 10 1 1 0 0 1
pinnumber=74
T 17300 13000 5 10 0 0 180 0 1
pinseq=74
}
P 17300 13200 16700 13200 1 0 0
{
T 17300 13200 5 10 0 0 180 0 1
pintype=pas
T 16645 13195 5 10 1 1 0 6 1
pinlabel=VDD
T 16795 13245 5 10 1 1 0 0 1
pinnumber=75
T 17300 13200 5 10 0 0 180 0 1
pinseq=75
}
P 15700 14800 15700 14200 1 0 0
{
T 15700 14800 5 10 0 0 270 0 1
pintype=pas
T 15700 14145 5 10 1 1 90 6 1
pinlabel=PA14
T 15650 14295 5 10 1 1 90 0 1
pinnumber=76
T 15700 14800 5 10 0 0 270 0 1
pinseq=76
}
P 15500 14800 15500 14200 1 0 0
{
T 15500 14800 5 10 0 0 270 0 1
pintype=pas
T 15500 14145 5 10 1 1 90 6 1
pinlabel=PA15
T 15450 14295 5 10 1 1 90 0 1
pinnumber=77
T 15500 14800 5 10 0 0 270 0 1
pinseq=77
}
P 15300 14800 15300 14200 1 0 0
{
T 15300 14800 5 10 0 0 270 0 1
pintype=pas
T 15300 14145 5 10 1 1 90 6 1
pinlabel=PC10
T 15250 14295 5 10 1 1 90 0 1
pinnumber=78
T 15300 14800 5 10 0 0 270 0 1
pinseq=78
}
P 15100 14800 15100 14200 1 0 0
{
T 15100 14800 5 10 0 0 270 0 1
pintype=pas
T 15100 14145 5 10 1 1 90 6 1
pinlabel=PC11
T 15050 14295 5 10 1 1 90 0 1
pinnumber=79
T 15100 14800 5 10 0 0 270 0 1
pinseq=79
}
P 14900 14800 14900 14200 1 0 0
{
T 14900 14800 5 10 0 0 270 0 1
pintype=pas
T 14900 14145 5 10 1 1 90 6 1
pinlabel=PC12
T 14850 14295 5 10 1 1 90 0 1
pinnumber=80
T 14900 14800 5 10 0 0 270 0 1
pinseq=80
}
P 17300 10400 16700 10400 1 0 0
{
T 17300 10400 5 10 0 0 180 0 1
pintype=pas
T 16645 10395 5 10 1 1 0 6 1
pinlabel=PD14
T 16795 10445 5 10 1 1 0 0 1
pinnumber=61
T 17300 10400 5 10 0 0 180 0 1
pinseq=61
}
P 17300 10600 16700 10600 1 0 0
{
T 17300 10600 5 10 0 0 180 0 1
pintype=pas
T 16645 10595 5 10 1 1 0 6 1
pinlabel=PD15
T 16795 10645 5 10 1 1 0 0 1
pinnumber=62
T 17300 10600 5 10 0 0 180 0 1
pinseq=62
}
P 17300 10800 16700 10800 1 0 0
{
T 17300 10800 5 10 0 0 180 0 1
pintype=pas
T 16645 10795 5 10 1 1 0 6 1
pinlabel=PC6
T 16795 10845 5 10 1 1 0 0 1
pinnumber=63
T 17300 10800 5 10 0 0 180 0 1
pinseq=63
}
P 17300 11000 16700 11000 1 0 0
{
T 17300 11000 5 10 0 0 180 0 1
pintype=pas
T 16645 10995 5 10 1 1 0 6 1
pinlabel=PC7
T 16795 11045 5 10 1 1 0 0 1
pinnumber=64
T 17300 11000 5 10 0 0 180 0 1
pinseq=64
}
P 17300 11200 16700 11200 1 0 0
{
T 17300 11200 5 10 0 0 180 0 1
pintype=pas
T 16645 11195 5 10 1 1 0 6 1
pinlabel=PC8
T 16795 11245 5 10 1 1 0 0 1
pinnumber=65
T 17300 11200 5 10 0 0 180 0 1
pinseq=65
}
P 17300 11400 16700 11400 1 0 0
{
T 17300 11400 5 10 0 0 180 0 1
pintype=pas
T 16645 11395 5 10 1 1 0 6 1
pinlabel=PC9
T 16795 11445 5 10 1 1 0 0 1
pinnumber=66
T 17300 11400 5 10 0 0 180 0 1
pinseq=66
}
P 17300 11600 16700 11600 1 0 0
{
T 17300 11600 5 10 0 0 180 0 1
pintype=pas
T 16645 11595 5 10 1 1 0 6 1
pinlabel=PA8
T 16795 11645 5 10 1 1 0 0 1
pinnumber=67
T 17300 11600 5 10 0 0 180 0 1
pinseq=67
}
P 17300 11800 16700 11800 1 0 0
{
T 17300 11800 5 10 0 0 180 0 1
pintype=pas
T 16645 11795 5 10 1 1 0 6 1
pinlabel=PA9
T 16795 11845 5 10 1 1 0 0 1
pinnumber=68
T 17300 11800 5 10 0 0 180 0 1
pinseq=68
}
P 17300 12000 16700 12000 1 0 0
{
T 17300 12000 5 10 0 0 180 0 1
pintype=pas
T 16645 11995 5 10 1 1 0 6 1
pinlabel=PA10
T 16795 12045 5 10 1 1 0 0 1
pinnumber=69
T 17300 12000 5 10 0 0 180 0 1
pinseq=69
}
P 17300 12200 16700 12200 1 0 0
{
T 17300 12200 5 10 0 0 180 0 1
pintype=pas
T 16645 12195 5 10 1 1 0 6 1
pinlabel=PA11
T 16795 12245 5 10 1 1 0 0 1
pinnumber=70
T 17300 12200 5 10 0 0 180 0 1
pinseq=70
}
L 10200 14200 16700 14200 3 0 0 0 -1 -1
L 9800 13800 10200 14200 3 0 0 0 -1 -1
T 12695 10795 8 10 0 1 0 0 1
device=STM32F427VIT6
T 12995 10595 8 10 0 1 0 0 1
footprint=LQFP100
T 13295 10995 8 10 0 1 0 0 1
refdes=U?
P 14700 14800 14700 14200 1 0 0
{
T 14700 14800 5 10 0 0 270 0 1
pintype=pas
T 14700 14145 5 10 1 1 90 6 1
pinlabel=PD0
T 14650 14295 5 10 1 1 90 0 1
pinnumber=81
T 14700 14800 5 10 0 0 270 0 1
pinseq=81
}
P 14500 14800 14500 14200 1 0 0
{
T 14500 14800 5 10 0 0 270 0 1
pintype=pas
T 14500 14145 5 10 1 1 90 6 1
pinlabel=PD1
T 14450 14295 5 10 1 1 90 0 1
pinnumber=82
T 14500 14800 5 10 0 0 270 0 1
pinseq=82
}
P 14300 14800 14300 14200 1 0 0
{
T 14300 14800 5 10 0 0 270 0 1
pintype=pas
T 14300 14145 5 10 1 1 90 6 1
pinlabel=PD2
T 14250 14295 5 10 1 1 90 0 1
pinnumber=83
T 14300 14800 5 10 0 0 270 0 1
pinseq=83
}
P 14100 14800 14100 14200 1 0 0
{
T 14100 14800 5 10 0 0 270 0 1
pintype=pas
T 14100 14145 5 10 1 1 90 6 1
pinlabel=PD3
T 14050 14295 5 10 1 1 90 0 1
pinnumber=84
T 14100 14800 5 10 0 0 270 0 1
pinseq=84
}
P 13900 14800 13900 14200 1 0 0
{
T 13900 14800 5 10 0 0 270 0 1
pintype=pas
T 13900 14145 5 10 1 1 90 6 1
pinlabel=PD4
T 13850 14295 5 10 1 1 90 0 1
pinnumber=85
T 13900 14800 5 10 0 0 270 0 1
pinseq=85
}
P 13700 14800 13700 14200 1 0 0
{
T 13700 14800 5 10 0 0 270 0 1
pintype=pas
T 13700 14145 5 10 1 1 90 6 1
pinlabel=PD5
T 13650 14295 5 10 1 1 90 0 1
pinnumber=86
T 13700 14800 5 10 0 0 270 0 1
pinseq=86
}
P 13500 14800 13500 14200 1 0 0
{
T 13500 14800 5 10 0 0 270 0 1
pintype=pas
T 13500 14145 5 10 1 1 90 6 1
pinlabel=PD6
T 13450 14295 5 10 1 1 90 0 1
pinnumber=87
T 13500 14800 5 10 0 0 270 0 1
pinseq=87
}
P 13300 14800 13300 14200 1 0 0
{
T 13300 14800 5 10 0 0 270 0 1
pintype=pas
T 13300 14145 5 10 1 1 90 6 1
pinlabel=PD7
T 13250 14295 5 10 1 1 90 0 1
pinnumber=88
T 13300 14800 5 10 0 0 270 0 1
pinseq=88
}
P 13100 14800 13100 14200 1 0 0
{
T 13100 14800 5 10 0 0 270 0 1
pintype=pas
T 13100 14145 5 10 1 1 90 6 1
pinlabel=PB3
T 13050 14295 5 10 1 1 90 0 1
pinnumber=89
T 13100 14800 5 10 0 0 270 0 1
pinseq=89
}
P 12900 14800 12900 14200 1 0 0
{
T 12900 14800 5 10 0 0 270 0 1
pintype=pas
T 12900 14145 5 10 1 1 90 6 1
pinlabel=PB4
T 12850 14295 5 10 1 1 90 0 1
pinnumber=90
T 12900 14800 5 10 0 0 270 0 1
pinseq=90
}
P 12700 14800 12700 14200 1 0 0
{
T 12700 14800 5 10 0 0 270 0 1
pintype=pas
T 12700 14145 5 10 1 1 90 6 1
pinlabel=PB5
T 12650 14295 5 10 1 1 90 0 1
pinnumber=91
T 12700 14800 5 10 0 0 270 0 1
pinseq=91
}
P 12500 14800 12500 14200 1 0 0
{
T 12500 14800 5 10 0 0 270 0 1
pintype=pas
T 12500 14145 5 10 1 1 90 6 1
pinlabel=PB6
T 12450 14295 5 10 1 1 90 0 1
pinnumber=92
T 12500 14800 5 10 0 0 270 0 1
pinseq=92
}
P 12300 14800 12300 14200 1 0 0
{
T 12300 14800 5 10 0 0 270 0 1
pintype=pas
T 12300 14145 5 10 1 1 90 6 1
pinlabel=PB7
T 12250 14295 5 10 1 1 90 0 1
pinnumber=93
T 12300 14800 5 10 0 0 270 0 1
pinseq=93
}
P 12100 14800 12100 14200 1 0 0
{
T 12100 14800 5 10 0 0 270 0 1
pintype=pas
T 12100 14145 5 10 1 1 90 6 1
pinlabel=BOOT0
T 12050 14295 5 10 1 1 90 0 1
pinnumber=94
T 12100 14800 5 10 0 0 270 0 1
pinseq=94
}
P 11900 14800 11900 14200 1 0 0
{
T 11900 14800 5 10 0 0 270 0 1
pintype=pas
T 11900 14145 5 10 1 1 90 6 1
pinlabel=PB8
T 11850 14295 5 10 1 1 90 0 1
pinnumber=95
T 11900 14800 5 10 0 0 270 0 1
pinseq=95
}
P 11700 14800 11700 14200 1 0 0
{
T 11700 14800 5 10 0 0 270 0 1
pintype=pas
T 11700 14145 5 10 1 1 90 6 1
pinlabel=PB9
T 11650 14295 5 10 1 1 90 0 1
pinnumber=96
T 11700 14800 5 10 0 0 270 0 1
pinseq=96
}
P 11500 14800 11500 14200 1 0 0
{
T 11500 14800 5 10 0 0 270 0 1
pintype=pas
T 11500 14145 5 10 1 1 90 6 1
pinlabel=PE0
T 11450 14295 5 10 1 1 90 0 1
pinnumber=97
T 11500 14800 5 10 0 0 270 0 1
pinseq=97
}
P 11300 14800 11300 14200 1 0 0
{
T 11300 14800 5 10 0 0 270 0 1
pintype=pas
T 11300 14145 5 10 1 1 90 6 1
pinlabel=PE1
T 11250 14295 5 10 1 1 90 0 1
pinnumber=98
T 11300 14800 5 10 0 0 270 0 1
pinseq=98
}
P 11100 14800 11100 14200 1 0 0
{
T 11100 14800 5 10 0 0 270 0 1
pintype=pas
T 11100 14145 5 10 1 1 90 6 1
pinlabel=VSS
T 11050 14295 5 10 1 1 90 0 1
pinnumber=99
T 11100 14800 5 10 0 0 270 0 1
pinseq=99
}
P 10900 14800 10900 14200 1 0 0
{
T 10900 14800 5 10 0 0 270 0 1
pintype=pas
T 10900 14145 5 10 1 1 90 6 1
pinlabel=VDD
T 10850 14295 5 10 1 1 90 0 1
pinnumber=100
T 10900 14800 5 10 0 0 270 0 1
pinseq=100
}
]
{
T 12695 10795 5 10 1 1 0 0 1
device=STM32F427VIT6
T 12995 10595 5 10 1 1 0 0 1
footprint=LQFP100_14
T 13295 10995 5 10 1 1 0 0 1
refdes=U201
}
C 17900 11100 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 10800 5 10 0 0 180 6 1
device=OUTPUT
L 18600 11100 18100 11100 3 0 0 0 -1 -1
L 18700 11000 18600 11100 3 0 0 0 -1 -1
L 18600 10900 18700 11000 3 0 0 0 -1 -1
L 18100 10900 18600 10900 3 0 0 0 -1 -1
L 18100 10900 18100 11100 3 0 0 0 -1 -1
P 17900 11000 18100 11000 1 0 0
{
T 18150 11050 5 6 0 1 180 6 1
pinnumber=1
T 18150 11050 5 6 0 0 180 6 1
pinseq=1
}
]
{
T 18000 10800 5 10 0 0 180 6 1
device=OUTPUT
T 17900 11100 5 10 0 1 0 6 1
net=USART6_RX:1
T 18800 11100 5 10 1 1 180 6 1
value=USART6_RX
}
C 17900 10900 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 10600 5 10 0 0 180 6 1
device=OUTPUT
L 18600 10900 18100 10900 3 0 0 0 -1 -1
L 18700 10800 18600 10900 3 0 0 0 -1 -1
L 18600 10700 18700 10800 3 0 0 0 -1 -1
L 18100 10700 18600 10700 3 0 0 0 -1 -1
L 18100 10700 18100 10900 3 0 0 0 -1 -1
P 17900 10800 18100 10800 1 0 0
{
T 18150 10850 5 6 0 1 180 6 1
pinnumber=1
T 18150 10850 5 6 0 0 180 6 1
pinseq=1
}
]
{
T 18000 10600 5 10 0 0 180 6 1
device=OUTPUT
T 17900 10900 5 10 0 1 0 6 1
net=USART6_TX:1
T 18800 10900 5 10 1 1 180 6 1
value=USART6_TX
}
N 17300 11000 17900 11000 4
N 8500 12400 9200 12400 4
N 8500 12600 9200 12600 4
N 8500 12800 9200 12800 4
N 8500 13000 9200 13000 4
N 8500 13200 9200 13200 4
C 11400 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 11700 15500 5 10 0 0 270 6 1
device=OUTPUT
L 11400 16100 11400 15600 3 0 0 0 -1 -1
L 11500 16200 11400 16100 3 0 0 0 -1 -1
L 11600 16100 11500 16200 3 0 0 0 -1 -1
L 11600 15600 11600 16100 3 0 0 0 -1 -1
L 11600 15600 11400 15600 3 0 0 0 -1 -1
P 11500 15400 11500 15600 1 0 0
{
T 11450 15650 5 6 0 1 270 6 1
pinnumber=1
T 11450 15650 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 11700 15500 5 10 0 0 270 6 1
device=OUTPUT
T 11400 15400 5 10 0 1 90 6 1
net=FSMC_NBL0:1
T 11600 17300 5 10 1 1 90 6 1
value=FSMC_NBL0
}
C 11200 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 11500 15500 5 10 0 0 270 6 1
device=OUTPUT
L 11200 16100 11200 15600 3 0 0 0 -1 -1
L 11300 16200 11200 16100 3 0 0 0 -1 -1
L 11400 16100 11300 16200 3 0 0 0 -1 -1
L 11400 15600 11400 16100 3 0 0 0 -1 -1
L 11400 15600 11200 15600 3 0 0 0 -1 -1
P 11300 15400 11300 15600 1 0 0
{
T 11250 15650 5 6 0 1 270 6 1
pinnumber=1
T 11250 15650 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 11500 15500 5 10 0 0 270 6 1
device=OUTPUT
T 11200 15400 5 10 0 1 90 6 1
net=FSMC_NBL1:1
T 11400 17300 5 10 1 1 90 6 1
value=FSMC_NBL1
}
N 11500 14800 11500 15400 4
N 11300 14800 11300 15400 4
N 9000 15200 11100 15200 4
N 11100 15200 11100 14800 4
C 12200 15400 1 270 1 EMBEDDEDoutput-1.sym
[
T 12500 15500 5 10 0 0 270 6 1
device=OUTPUT
L 12200 16100 12200 15600 3 0 0 0 -1 -1
L 12300 16200 12200 16100 3 0 0 0 -1 -1
L 12400 16100 12300 16200 3 0 0 0 -1 -1
L 12400 15600 12400 16100 3 0 0 0 -1 -1
L 12400 15600 12200 15600 3 0 0 0 -1 -1
P 12300 15400 12300 15600 1 0 0
{
T 12250 15650 5 6 0 1 270 6 1
pinnumber=1
T 12250 15650 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 12500 15500 5 10 0 0 270 6 1
device=OUTPUT
T 12200 15400 5 10 0 1 90 6 1
net=FSMC_NL:1
T 12400 17100 5 10 1 1 90 6 1
value=FSMC_NL
}
N 12300 14800 12300 15400 4
N 4700 12200 9200 12200 4
N 8500 12000 9200 12000 4
N 7800 11600 9200 11600 4
{
T 6900 11500 5 10 1 1 0 0 1
netname=LSE_OUT
}
N 7800 11800 9200 11800 4
{
T 7100 11700 5 10 1 1 0 0 1
netname=LSE_IN
}
N 8500 10400 9200 10400 4
N 8500 10000 9200 10000 4
N 8500 9800 9200 9800 4
N 8500 8800 9200 8800 4
N 10900 6800 10900 6200 4
N 11500 6800 11500 6200 4
N 12900 6800 12900 6200 4
N 15100 6800 15100 6200 4
N 17300 8800 17900 8800 4
N 17300 9000 17900 9000 4
N 17300 9800 17900 9800 4
N 17300 10000 17900 10000 4
N 17300 10200 17900 10200 4
N 17300 11600 17900 11600 4
N 15500 14800 15500 15400 4
N 12900 14800 12900 15400 4
N 13100 6800 13100 5900 4
{
T 13200 5500 5 10 1 1 90 0 1
netname=LED
}
C 8500 9900 1 0 1 EMBEDDEDoutput-1.sym
[
L 7800 9900 8300 9900 3 0 0 0 -1 -1
L 7700 10000 7800 9900 3 0 0 0 -1 -1
L 7800 10100 7700 10000 3 0 0 0 -1 -1
L 8300 10100 7800 10100 3 0 0 0 -1 -1
L 8300 10100 8300 9900 3 0 0 0 -1 -1
P 8500 10000 8300 10000 1 0 0
{
T 8250 9950 5 6 0 1 0 6 1
pinnumber=1
T 8250 9950 5 6 0 0 0 6 1
pinseq=1
}
T 8400 10200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8400 10200 5 10 0 0 0 6 1
device=OUTPUT
T 8500 9900 5 10 0 1 180 6 1
net=GPIO_PC2:1
T 7600 9900 5 10 1 1 0 6 1
value=GPIO_PC2
}
C 8500 9700 1 0 1 EMBEDDEDoutput-1.sym
[
L 7800 9700 8300 9700 3 0 0 0 -1 -1
L 7700 9800 7800 9700 3 0 0 0 -1 -1
L 7800 9900 7700 9800 3 0 0 0 -1 -1
L 8300 9900 7800 9900 3 0 0 0 -1 -1
L 8300 9900 8300 9700 3 0 0 0 -1 -1
P 8500 9800 8300 9800 1 0 0
{
T 8250 9750 5 6 0 1 0 6 1
pinnumber=1
T 8250 9750 5 6 0 0 0 6 1
pinseq=1
}
T 8400 10000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8400 10000 5 10 0 0 0 6 1
device=OUTPUT
T 8500 9700 5 10 0 1 180 6 1
net=GPIO_PC3:1
T 7600 9700 5 10 1 1 0 6 1
value=GPIO_PC3
}
C 8500 8700 1 0 1 EMBEDDEDoutput-1.sym
[
L 7800 8700 8300 8700 3 0 0 0 -1 -1
L 7700 8800 7800 8700 3 0 0 0 -1 -1
L 7800 8900 7700 8800 3 0 0 0 -1 -1
L 8300 8900 7800 8900 3 0 0 0 -1 -1
L 8300 8900 8300 8700 3 0 0 0 -1 -1
P 8500 8800 8300 8800 1 0 0
{
T 8250 8750 5 6 0 1 0 6 1
pinnumber=1
T 8250 8750 5 6 0 0 0 6 1
pinseq=1
}
T 8400 9000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8400 9000 5 10 0 0 0 6 1
device=OUTPUT
T 8500 8700 5 10 0 1 180 6 1
net=GPIO_PA0:1
T 7600 8700 5 10 1 1 0 6 1
value=GPIO_PA0
}
C 11000 6200 1 90 1 EMBEDDEDoutput-1.sym
[
L 11000 5500 11000 6000 3 0 0 0 -1 -1
L 10900 5400 11000 5500 3 0 0 0 -1 -1
L 10800 5500 10900 5400 3 0 0 0 -1 -1
L 10800 6000 10800 5500 3 0 0 0 -1 -1
L 10800 6000 11000 6000 3 0 0 0 -1 -1
P 10900 6200 10900 6000 1 0 0
{
T 10950 5950 5 6 0 1 90 6 1
pinnumber=1
T 10950 5950 5 6 0 0 90 6 1
pinseq=1
}
T 10700 6100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 10700 6100 5 10 0 0 90 6 1
device=OUTPUT
T 11000 6200 5 10 0 1 270 6 1
net=GPIO_PA3:1
T 11000 5300 5 10 1 1 90 6 1
value=GPIO_PA3
}
C 11600 6200 1 90 1 EMBEDDEDoutput-1.sym
[
L 11600 5500 11600 6000 3 0 0 0 -1 -1
L 11500 5400 11600 5500 3 0 0 0 -1 -1
L 11400 5500 11500 5400 3 0 0 0 -1 -1
L 11400 6000 11400 5500 3 0 0 0 -1 -1
L 11400 6000 11600 6000 3 0 0 0 -1 -1
P 11500 6200 11500 6000 1 0 0
{
T 11550 5950 5 6 0 1 90 6 1
pinnumber=1
T 11550 5950 5 6 0 0 90 6 1
pinseq=1
}
T 11300 6100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 11300 6100 5 10 0 0 90 6 1
device=OUTPUT
T 11600 6200 5 10 0 1 270 6 1
net=GPIO_PA4:1
T 11600 5300 5 10 1 1 90 6 1
value=GPIO_PA4
}
C 13000 6200 1 90 1 EMBEDDEDoutput-1.sym
[
L 13000 5500 13000 6000 3 0 0 0 -1 -1
L 12900 5400 13000 5500 3 0 0 0 -1 -1
L 12800 5500 12900 5400 3 0 0 0 -1 -1
L 12800 6000 12800 5500 3 0 0 0 -1 -1
L 12800 6000 13000 6000 3 0 0 0 -1 -1
P 12900 6200 12900 6000 1 0 0
{
T 12950 5950 5 6 0 1 90 6 1
pinnumber=1
T 12950 5950 5 6 0 0 90 6 1
pinseq=1
}
T 12700 6100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 12700 6100 5 10 0 0 90 6 1
device=OUTPUT
T 13000 6200 5 10 0 1 270 6 1
net=GPIO_PB1:1
T 13000 5300 5 10 1 1 90 6 1
value=GPIO_PB1
}
C 15200 6200 1 90 1 EMBEDDEDoutput-1.sym
[
L 15200 5500 15200 6000 3 0 0 0 -1 -1
L 15100 5400 15200 5500 3 0 0 0 -1 -1
L 15000 5500 15100 5400 3 0 0 0 -1 -1
L 15000 6000 15000 5500 3 0 0 0 -1 -1
L 15000 6000 15200 6000 3 0 0 0 -1 -1
P 15100 6200 15100 6000 1 0 0
{
T 15150 5950 5 6 0 1 90 6 1
pinnumber=1
T 15150 5950 5 6 0 0 90 6 1
pinseq=1
}
T 14900 6100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 14900 6100 5 10 0 0 90 6 1
device=OUTPUT
T 15200 6200 5 10 0 1 270 6 1
net=GPIO_PB10:1
T 15200 5300 5 10 1 1 90 6 1
value=GPIO_PB10
}
C 17900 8900 1 180 1 EMBEDDEDoutput-1.sym
[
L 18600 8900 18100 8900 3 0 0 0 -1 -1
L 18700 8800 18600 8900 3 0 0 0 -1 -1
L 18600 8700 18700 8800 3 0 0 0 -1 -1
L 18100 8700 18600 8700 3 0 0 0 -1 -1
L 18100 8700 18100 8900 3 0 0 0 -1 -1
P 17900 8800 18100 8800 1 0 0
{
T 18150 8850 5 6 0 1 180 6 1
pinnumber=1
T 18150 8850 5 6 0 0 180 6 1
pinseq=1
}
T 18000 8600 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 18000 8600 5 10 0 0 180 6 1
device=OUTPUT
T 17900 8900 5 10 0 1 0 6 1
net=GPIO_PB14:1
T 18800 8900 5 10 1 1 180 6 1
value=GPIO_PB14
}
C 17900 9100 1 180 1 EMBEDDEDoutput-1.sym
[
L 18600 9100 18100 9100 3 0 0 0 -1 -1
L 18700 9000 18600 9100 3 0 0 0 -1 -1
L 18600 8900 18700 9000 3 0 0 0 -1 -1
L 18100 8900 18600 8900 3 0 0 0 -1 -1
L 18100 8900 18100 9100 3 0 0 0 -1 -1
P 17900 9000 18100 9000 1 0 0
{
T 18150 9050 5 6 0 1 180 6 1
pinnumber=1
T 18150 9050 5 6 0 0 180 6 1
pinseq=1
}
T 18000 8800 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 18000 8800 5 10 0 0 180 6 1
device=OUTPUT
T 17900 9100 5 10 0 1 0 6 1
net=GPIO_PB15:1
T 18800 9100 5 10 1 1 180 6 1
value=GPIO_PB15
}
C 17900 9900 1 180 1 EMBEDDEDoutput-1.sym
[
L 18600 9900 18100 9900 3 0 0 0 -1 -1
L 18700 9800 18600 9900 3 0 0 0 -1 -1
L 18600 9700 18700 9800 3 0 0 0 -1 -1
L 18100 9700 18600 9700 3 0 0 0 -1 -1
L 18100 9700 18100 9900 3 0 0 0 -1 -1
P 17900 9800 18100 9800 1 0 0
{
T 18150 9850 5 6 0 1 180 6 1
pinnumber=1
T 18150 9850 5 6 0 0 180 6 1
pinseq=1
}
T 18000 9600 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 18000 9600 5 10 0 0 180 6 1
device=OUTPUT
T 17900 9900 5 10 0 1 0 6 1
net=GPIO_PD11:1
T 18800 9900 5 10 1 1 180 6 1
value=GPIO_PD11
}
C 17900 10100 1 180 1 EMBEDDEDoutput-1.sym
[
L 18600 10100 18100 10100 3 0 0 0 -1 -1
L 18700 10000 18600 10100 3 0 0 0 -1 -1
L 18600 9900 18700 10000 3 0 0 0 -1 -1
L 18100 9900 18600 9900 3 0 0 0 -1 -1
L 18100 9900 18100 10100 3 0 0 0 -1 -1
P 17900 10000 18100 10000 1 0 0
{
T 18150 10050 5 6 0 1 180 6 1
pinnumber=1
T 18150 10050 5 6 0 0 180 6 1
pinseq=1
}
T 18000 9800 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 18000 9800 5 10 0 0 180 6 1
device=OUTPUT
T 17900 10100 5 10 0 1 0 6 1
net=GPIO_PD12:1
T 18800 10100 5 10 1 1 180 6 1
value=GPIO_PD12
}
C 8100 2800 1 180 1 EMBEDDEDoutput-1.sym
[
L 8800 2800 8300 2800 3 0 0 0 -1 -1
L 8900 2700 8800 2800 3 0 0 0 -1 -1
L 8800 2600 8900 2700 3 0 0 0 -1 -1
L 8300 2600 8800 2600 3 0 0 0 -1 -1
L 8300 2600 8300 2800 3 0 0 0 -1 -1
P 8100 2700 8300 2700 1 0 0
{
T 8350 2750 5 6 0 0 180 6 1
pinseq=1
T 8350 2750 5 6 0 1 180 6 1
pinnumber=1
}
T 8200 2500 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 8200 2500 5 10 0 0 180 6 1
device=OUTPUT
T 8100 2800 5 10 0 1 0 6 1
net=USART6_RX:1
T 9000 2800 5 10 1 1 180 6 1
value=USART6_RX
}
C 8100 2500 1 180 1 EMBEDDEDoutput-1.sym
[
L 8800 2500 8300 2500 3 0 0 0 -1 -1
L 8900 2400 8800 2500 3 0 0 0 -1 -1
L 8800 2300 8900 2400 3 0 0 0 -1 -1
L 8300 2300 8800 2300 3 0 0 0 -1 -1
L 8300 2300 8300 2500 3 0 0 0 -1 -1
P 8100 2400 8300 2400 1 0 0
{
T 8350 2450 5 6 0 0 180 6 1
pinseq=1
T 8350 2450 5 6 0 1 180 6 1
pinnumber=1
}
T 8200 2200 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 8200 2200 5 10 0 0 180 6 1
device=OUTPUT
T 8100 2500 5 10 0 1 0 6 1
net=USART6_TX:1
T 9000 2500 5 10 1 1 180 6 1
value=USART6_TX
}
C 12800 15400 1 270 1 EMBEDDEDoutput-1.sym
[
L 12800 16100 12800 15600 3 0 0 0 -1 -1
L 12900 16200 12800 16100 3 0 0 0 -1 -1
L 13000 16100 12900 16200 3 0 0 0 -1 -1
L 13000 15600 13000 16100 3 0 0 0 -1 -1
L 13000 15600 12800 15600 3 0 0 0 -1 -1
P 12900 15400 12900 15600 1 0 0
{
T 12850 15650 5 6 0 1 270 6 1
pinnumber=1
T 12850 15650 5 6 0 0 270 6 1
pinseq=1
}
T 13100 15500 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 13100 15500 5 10 0 0 270 6 1
device=OUTPUT
T 12800 15400 5 10 0 1 90 6 1
net=GPIO_PB4:1
T 13000 17200 5 10 1 1 90 6 1
value=GPIO_PB4
}
C 8500 7600 1 0 1 EMBEDDEDoutput-1.sym
[
L 7800 7600 8300 7600 3 0 0 0 -1 -1
L 7700 7700 7800 7600 3 0 0 0 -1 -1
L 7800 7800 7700 7700 3 0 0 0 -1 -1
L 8300 7800 7800 7800 3 0 0 0 -1 -1
L 8300 7800 8300 7600 3 0 0 0 -1 -1
P 8500 7700 8300 7700 1 0 0
{
T 8250 7650 5 6 0 0 0 6 1
pinseq=1
T 8250 7650 5 6 0 1 0 6 1
pinnumber=1
}
T 8400 7900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8400 7900 5 10 0 0 0 6 1
device=OUTPUT
T 8500 7600 5 10 0 1 180 6 1
net=AVDD:1
T 7600 7600 5 10 1 1 0 6 1
value=AVDD
}
N 8700 7700 8500 7700 4
C 2100 11500 1 0 0 EMBEDDEDconnector2-1.sym
[
B 2100 11500 500 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 3500 11700 2600 11700 3 0 0 0 -1 -1
L 3500 12000 2600 12000 3 0 0 0 -1 -1
P 3500 12000 3800 12000 1 0 1
{
T 2450 11950 5 8 1 1 0 0 1
pinnumber=1
T 2450 11950 5 8 0 0 0 0 1
pinseq=1
T 2450 11950 5 8 0 1 0 0 1
pinlabel=1
T 2450 11950 5 8 0 1 0 0 1
pintype=pas
}
P 3500 11700 3800 11700 1 0 1
{
T 2450 11650 5 8 1 1 0 0 1
pinnumber=2
T 2450 11650 5 8 0 0 0 0 1
pinseq=2
T 2450 11650 5 8 0 1 0 0 1
pinlabel=2
T 2450 11650 5 8 0 1 0 0 1
pintype=pas
}
T 2300 12900 5 10 0 0 0 0 1
class=IO
T 2300 12700 5 10 0 0 0 0 1
pins=2
T 2100 12300 8 10 0 1 0 0 1
refdes=CONN?
T 2300 12500 5 10 0 0 0 0 1
device=CONNECTOR_2
]
{
T 2300 12500 5 10 0 0 0 0 1
device=CONNECTOR_2
T 2100 11500 5 10 0 0 90 0 1
footprint=HEADER2_1
T 2500 12400 5 10 1 1 180 0 1
refdes=JP202
}
T 1800 11200 9 10 1 0 0 0 1
External Battery
C 3800 11900 1 0 0 EMBEDDEDbat54s.sym
[
P 3800 12400 4100 12400 1 0 0
{
T 3802 12420 3 6 0 1 0 0 1
pinnumber=1
T 3802 12420 3 6 0 0 0 0 1
pinseq=1
T 3802 12420 3 6 0 0 0 0 1
pintype=pas
T 3950 12400 3 6 0 1 0 0 1
pinlabel=ANODE1
}
P 4400 12200 4700 12200 1 0 1
{
T 4450 12220 3 6 0 1 0 0 1
pinnumber=3
T 4450 12220 3 6 0 0 0 0 1
pinseq=3
T 4450 12220 3 6 0 0 0 0 1
pintype=pas
T 4350 12200 3 6 0 1 0 0 1
pinlabel=COMMON
}
P 3800 12000 4100 12000 1 0 0
{
T 3772 12020 3 6 0 1 0 0 1
pinnumber=2
T 3772 12020 3 6 0 0 0 0 1
pinseq=2
T 3772 12020 3 6 0 0 0 0 1
pintype=pas
T 3950 12000 3 6 0 1 0 0 1
pinlabel=CATHODE
}
L 4300 12500 4300 12300 3 0 0 0 -1 -1
L 4300 12400 4400 12400 3 0 0 0 -1 -1
L 4300 12400 4100 12500 3 0 0 0 -1 -1
L 4100 12500 4100 12300 3 0 0 0 -1 -1
L 4100 12300 4300 12400 3 0 0 0 -1 -1
L 4400 12400 4400 12000 3 0 0 0 -1 -1
L 4300 12100 4100 12000 3 0 0 0 -1 -1
L 4300 12100 4300 11900 3 0 0 0 -1 -1
L 4100 12000 4300 11900 3 0 0 0 -1 -1
L 4100 12100 4100 11900 3 0 0 0 -1 -1
L 4300 12000 4400 12000 3 0 0 0 -1 -1
L 4300 12500 4350 12500 3 0 1 0 -1 -1
L 4300 12300 4250 12300 3 0 1 0 -1 -1
L 4100 12100 4150 12100 3 0 1 0 -1 -1
L 4100 11900 4050 11900 3 0 1 0 -1 -1
T 3900 12500 5 6 0 1 0 0 1
device=BAT54S
T 3800 12700 5 10 0 1 0 0 1
refdes=D?
T 3900 12600 8 10 0 1 0 0 1
footprint=SOT23
T 3795 12550 8 10 0 1 0 0 1
device=BAT54S
]
{
T 3900 12500 5 6 0 1 0 0 1
device=BAT54S
T 3800 12700 5 10 1 1 0 0 1
refdes=D201
T 3900 12600 5 10 0 1 0 0 1
footprint=SOT23
T 3795 12550 5 10 1 1 0 0 1
device=BAT54C
}
C 3700 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 3780 11410 3820 11410 3 0 0 0 -1 -1
L 3755 11450 3845 11450 3 0 0 0 -1 -1
L 3700 11500 3900 11500 3 0 0 0 -1 -1
P 3800 11500 3800 11700 1 0 1
{
T 3858 11561 5 4 0 1 0 0 1
pinnumber=1
T 3858 11561 5 4 0 0 0 0 1
pinseq=1
T 3858 11561 5 4 0 1 0 0 1
pinlabel=1
T 3858 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 4000 11450 8 10 0 0 0 0 1
net=GND:1
]
C 3100 12600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 3150 12800 3450 12800 3 0 0 0 -1 -1
P 3300 12600 3300 12800 1 0 0
{
T 3350 12650 5 6 0 1 0 0 1
pinnumber=1
T 3350 12650 5 6 0 0 0 0 1
pinseq=1
T 3350 12650 5 6 0 1 0 0 1
pinlabel=1
T 3350 12650 5 6 0 1 0 0 1
pintype=pwr
}
T 3400 12600 8 8 0 0 0 0 1
net=+3.3V:1
T 3175 12850 9 8 1 0 0 0 1
+3.3V
]
N 3800 12400 3300 12400 4
N 3300 12400 3300 12600 4
C 8500 12100 1 180 0 EMBEDDEDoutput-1.sym
[
P 8500 12000 8300 12000 1 0 0
{
T 8250 12050 5 6 0 0 180 0 1
pinseq=1
T 8250 12050 5 6 0 1 180 0 1
pinnumber=1
}
L 8300 11900 8300 12100 3 0 0 0 -1 -1
L 8300 11900 7800 11900 3 0 0 0 -1 -1
L 7800 11900 7700 12000 3 0 0 0 -1 -1
L 7700 12000 7800 12100 3 0 0 0 -1 -1
L 7800 12100 8300 12100 3 0 0 0 -1 -1
T 8400 11800 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 8400 11800 5 10 0 0 180 0 1
device=OUTPUT
T 8500 12100 5 10 0 1 0 0 1
net=SDIO_PWR:1
T 7600 12100 5 10 1 1 180 0 1
value=SDIO_PWR
}
C 3400 10000 1 0 0 EMBEDDEDxtal-small.sym
[
P 3400 10200 3500 10200 1 0 0
{
T 3600 10200 5 8 0 1 0 2 1
pintype=pas
T 3600 10200 9 8 0 1 0 0 1
pinlabel=1
T 3550 10150 5 8 0 1 0 8 1
pinseq=1
T 3550 10250 5 8 0 1 0 6 1
pinnumber=1
}
P 3900 10200 3800 10200 1 0 0
{
T 3800 10200 5 8 0 1 0 8 1
pintype=pas
T 3800 10200 9 8 0 1 0 6 1
pinlabel=2
T 3850 10150 5 8 0 1 0 2 1
pinseq=2
T 3850 10250 5 8 0 1 0 0 1
pinnumber=2
}
L 3600 10300 3600 10100 3 0 0 0 -1 -1
L 3700 10300 3700 10100 3 0 0 0 -1 -1
L 3800 10200 3700 10200 3 0 0 0 -1 -1
L 3600 10200 3500 10200 3 0 0 0 -1 -1
B 3625 10125 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3600 10700 5 10 0 0 0 0 1
device=CRYSTAL
T 3650 10400 8 8 0 1 0 4 1
refdes=X?
T 3600 11100 5 10 0 0 0 0 1
description=crystal
T 3600 10900 5 10 0 0 0 0 1
numslots=0
]
{
T 3600 10700 5 10 0 0 0 0 1
device=CRYSTAL
T 3400 10000 5 10 0 0 0 0 1
footprint=my_0805
T 3400 10000 5 10 0 0 0 0 1
digikey=535-12373-1-ND
T 3850 10550 5 8 1 1 0 6 1
refdes=X202
T 3350 10350 5 8 1 1 0 0 1
value=32.768kHz
}
C 3300 9300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 3100 9700 3100 9500 3 0 0 0 -1 -1
L 3100 10000 3100 9800 3 0 0 0 -1 -1
L 2900 9800 3300 9800 3 0 0 0 -1 -1
L 2900 9700 3300 9700 3 0 0 0 -1 -1
P 3100 10200 3100 10000 1 0 0
{
T 3100 10000 5 8 0 1 90 8 1
pintype=pas
T 3100 10000 9 8 0 1 90 6 1
pinlabel=2
T 3150 10050 5 8 0 1 90 2 1
pinseq=2
T 3050 10050 5 8 0 1 90 0 1
pinnumber=2
}
P 3100 9300 3100 9500 1 0 0
{
T 3100 9500 5 8 0 1 90 2 1
pintype=pas
T 3100 9500 9 8 0 1 90 0 1
pinlabel=1
T 3150 9450 5 8 0 1 90 8 1
pinseq=1
T 3050 9450 5 8 0 1 90 6 1
pinnumber=1
}
T 2400 9500 5 10 0 0 90 0 1
symversion=0.1
T 2200 9500 5 10 0 0 90 0 1
numslots=0
T 2000 9500 5 10 0 0 90 0 1
description=capacitor
T 2800 9500 8 10 0 1 90 0 1
refdes=C?
T 2600 9500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 2600 9500 5 10 0 0 90 0 1
device=CAPACITOR
T 2400 9500 5 10 0 0 90 0 1
symversion=0.1
T 3300 9300 5 10 0 0 0 0 1
footprint=my_0603
T 2800 10000 5 10 1 1 180 0 1
refdes=C214
T 2500 9600 5 10 1 1 0 0 1
value=4pf
}
C 3000 9000 1 0 0 EMBEDDEDgnd-1.sym
[
L 3080 9010 3120 9010 3 0 0 0 -1 -1
L 3055 9050 3145 9050 3 0 0 0 -1 -1
L 3000 9100 3200 9100 3 0 0 0 -1 -1
P 3100 9100 3100 9300 1 0 1
{
T 3158 9161 5 4 0 1 0 0 1
pintype=pwr
T 3158 9161 5 4 0 1 0 0 1
pinlabel=1
T 3158 9161 5 4 0 0 0 0 1
pinseq=1
T 3158 9161 5 4 0 1 0 0 1
pinnumber=1
}
T 3300 9050 8 10 0 0 0 0 1
net=GND:1
]
N 2300 10200 3400 10200 4
{
T 2300 10200 5 10 1 1 0 0 1
netname=LSE_OUT
}
C 4400 9300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 4200 9700 4200 9500 3 0 0 0 -1 -1
L 4200 10000 4200 9800 3 0 0 0 -1 -1
L 4000 9800 4400 9800 3 0 0 0 -1 -1
L 4000 9700 4400 9700 3 0 0 0 -1 -1
P 4200 10200 4200 10000 1 0 0
{
T 4200 10000 5 8 0 1 90 8 1
pintype=pas
T 4200 10000 9 8 0 1 90 6 1
pinlabel=2
T 4250 10050 5 8 0 1 90 2 1
pinseq=2
T 4150 10050 5 8 0 1 90 0 1
pinnumber=2
}
P 4200 9300 4200 9500 1 0 0
{
T 4200 9500 5 8 0 1 90 2 1
pintype=pas
T 4200 9500 9 8 0 1 90 0 1
pinlabel=1
T 4250 9450 5 8 0 1 90 8 1
pinseq=1
T 4150 9450 5 8 0 1 90 6 1
pinnumber=1
}
T 3500 9500 5 10 0 0 90 0 1
symversion=0.1
T 3300 9500 5 10 0 0 90 0 1
numslots=0
T 3100 9500 5 10 0 0 90 0 1
description=capacitor
T 3900 9500 8 10 0 1 90 0 1
refdes=C?
T 3700 9500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 3700 9500 5 10 0 0 90 0 1
device=CAPACITOR
T 3500 9500 5 10 0 0 90 0 1
symversion=0.1
T 4400 9300 5 10 0 0 0 0 1
footprint=my_0603
T 4300 9900 5 10 1 1 0 0 1
refdes=C215
T 4400 9600 5 10 1 1 0 0 1
value=4pf
}
C 4100 9000 1 0 0 EMBEDDEDgnd-1.sym
[
L 4180 9010 4220 9010 3 0 0 0 -1 -1
L 4155 9050 4245 9050 3 0 0 0 -1 -1
L 4100 9100 4300 9100 3 0 0 0 -1 -1
P 4200 9100 4200 9300 1 0 1
{
T 4258 9161 5 4 0 1 0 0 1
pintype=pwr
T 4258 9161 5 4 0 1 0 0 1
pinlabel=1
T 4258 9161 5 4 0 0 0 0 1
pinseq=1
T 4258 9161 5 4 0 1 0 0 1
pinnumber=1
}
T 4400 9050 8 10 0 0 0 0 1
net=GND:1
]
N 3900 10200 4900 10200 4
{
T 3900 10200 5 10 1 1 0 0 1
netname=LSE_IN
}
C 12000 15400 1 90 0 EMBEDDEDoutput-1.sym
[
T 11700 15500 5 10 0 0 90 0 1
device=OUTPUT
L 12000 16100 12000 15600 3 0 0 0 -1 -1
L 11900 16200 12000 16100 3 0 0 0 -1 -1
L 11800 16100 11900 16200 3 0 0 0 -1 -1
L 11800 15600 11800 16100 3 0 0 0 -1 -1
L 11800 15600 12000 15600 3 0 0 0 -1 -1
P 11900 15400 11900 15600 1 0 0
{
T 11950 15650 5 6 0 0 90 0 1
pinseq=1
T 11950 15650 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 11700 15500 5 10 0 0 90 0 1
device=OUTPUT
T 12000 15400 5 10 0 1 270 0 1
net=SDIO_CD:1
T 12000 16300 5 10 1 1 90 0 1
value=SDIO_CD
}
N 11900 14800 11900 15400 4
C 17900 10300 1 180 1 EMBEDDEDoutput-1.sym
[
T 18000 10000 5 10 0 0 180 6 1
device=OUTPUT
L 18600 10300 18100 10300 3 0 0 0 -1 -1
L 18700 10200 18600 10300 3 0 0 0 -1 -1
L 18600 10100 18700 10200 3 0 0 0 -1 -1
L 18100 10100 18600 10100 3 0 0 0 -1 -1
L 18100 10100 18100 10300 3 0 0 0 -1 -1
P 17900 10200 18100 10200 1 0 0
{
T 18150 10250 5 6 0 1 180 6 1
pinnumber=1
T 18150 10250 5 6 0 0 180 6 1
pinseq=1
}
]
{
T 18000 10000 5 10 0 0 180 6 1
device=OUTPUT
T 17900 10300 5 10 0 1 0 6 1
net=GPIO_PD13:1
T 18800 10300 5 10 1 1 180 6 1
value=GPIO_PD13
}
C 12800 6200 1 90 1 EMBEDDEDoutput-1.sym
[
T 12500 6100 5 10 0 0 90 6 1
device=OUTPUT
L 12800 5500 12800 6000 3 0 0 0 -1 -1
L 12700 5400 12800 5500 3 0 0 0 -1 -1
L 12600 5500 12700 5400 3 0 0 0 -1 -1
L 12600 6000 12600 5500 3 0 0 0 -1 -1
L 12600 6000 12800 6000 3 0 0 0 -1 -1
P 12700 6200 12700 6000 1 0 0
{
T 12750 5950 5 6 0 1 90 6 1
pinnumber=1
T 12750 5950 5 6 0 0 90 6 1
pinseq=1
}
]
{
T 12500 6100 5 10 0 0 90 6 1
device=OUTPUT
T 12800 6200 5 10 0 1 270 6 1
net=GPIO_PB0:1
T 12800 5300 5 10 1 1 90 6 1
value=GPIO_PB0
}
N 12700 6800 12700 6200 4
C 10200 2500 1 0 0 solder_jumper_2.sym
{
T 7800 5200 5 10 0 0 0 0 1
device=HEADER46
T 10500 3300 5 10 1 1 0 0 1
refdes=JP203
T 10200 2500 5 10 0 0 0 0 1
footprint=SOLDER_JUMPER_2
}
N 7100 3000 10200 3000 4
C 11400 3000 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 11600 3000 11600 3200 1 0 0
{
T 11650 3050 5 6 0 1 0 0 1
pintype=pwr
T 11650 3050 5 6 0 1 0 0 1
pinlabel=1
T 11650 3050 5 6 0 0 0 0 1
pinseq=1
T 11650 3050 5 6 0 1 0 0 1
pinnumber=1
}
L 11450 3200 11750 3200 3 0 0 0 -1 -1
T 11475 3250 9 8 1 0 0 0 1
+3.3V
T 11700 3000 8 8 0 0 0 0 1
net=+3.3V:1
]
N 11300 3000 11600 3000 4
T 10400 2200 9 10 1 0 0 0 3
Solder Blob jumper
to supply +3.3V for
level shifters.
C 12600 6200 1 90 1 EMBEDDEDoutput-1.sym
[
L 12600 5500 12600 6000 3 0 0 0 -1 -1
L 12500 5400 12600 5500 3 0 0 0 -1 -1
L 12400 5500 12500 5400 3 0 0 0 -1 -1
L 12400 6000 12400 5500 3 0 0 0 -1 -1
L 12400 6000 12600 6000 3 0 0 0 -1 -1
P 12500 6200 12500 6000 1 0 0
{
T 12550 5950 5 6 0 0 90 6 1
pinseq=1
T 12550 5950 5 6 0 1 90 6 1
pinnumber=1
}
T 12300 6100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 12300 6100 5 10 0 0 90 6 1
device=OUTPUT
T 12600 6200 5 10 0 1 270 6 1
net=ETH_RMII_RXD1:1
T 12600 5300 5 10 1 1 90 6 1
value=ETH_RMII_RXD1
}
C 12400 6200 1 90 1 EMBEDDEDoutput-1.sym
[
L 12400 5500 12400 6000 3 0 0 0 -1 -1
L 12300 5400 12400 5500 3 0 0 0 -1 -1
L 12200 5500 12300 5400 3 0 0 0 -1 -1
L 12200 6000 12200 5500 3 0 0 0 -1 -1
L 12200 6000 12400 6000 3 0 0 0 -1 -1
P 12300 6200 12300 6000 1 0 0
{
T 12350 5950 5 6 0 0 90 6 1
pinseq=1
T 12350 5950 5 6 0 1 90 6 1
pinnumber=1
}
T 12100 6100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 12100 6100 5 10 0 0 90 6 1
device=OUTPUT
T 12400 6200 5 10 0 1 270 6 1
net=ETH_RMII_RXD0:1
T 12400 5300 5 10 1 1 90 6 1
value=ETH_RMII_RXD0
}
C 8500 10300 1 0 1 EMBEDDEDoutput-1.sym
[
P 8500 10400 8300 10400 1 0 0
{
T 8250 10350 5 6 0 0 0 6 1
pinseq=1
T 8250 10350 5 6 0 1 0 6 1
pinnumber=1
}
L 8300 10500 8300 10300 3 0 0 0 -1 -1
L 8300 10500 7800 10500 3 0 0 0 -1 -1
L 7800 10500 7700 10400 3 0 0 0 -1 -1
L 7700 10400 7800 10300 3 0 0 0 -1 -1
L 7800 10300 8300 10300 3 0 0 0 -1 -1
T 8400 10600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8400 10600 5 10 0 0 0 6 1
device=OUTPUT
T 7600 10300 5 10 1 1 0 6 1
value=ETH_RESETn
T 8500 10300 5 10 0 1 180 6 1
net=ETH_RESETn:1
}
