#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  5 01:41:59 2022
# Process ID: 13964
# Current directory: C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13564 C:\Abdullah Data\Final Implemented Design\Vivado\RSI_implementation\RSI_implementation.xpr
# Log file: C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation/vivado.log
# Journal file: C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation/RSI_implementation.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 819.352 ; gain = 118.008
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 1638.820 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 1638.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 20 instances

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1759.082 ; gain = 939.730
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  5 01:56:53 2022...
