TimeQuest Timing Analyzer report for y_enhance
Tue Jan 14 19:23:33 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1000mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1000mV 100C Model Setup Summary
  8. Slow 1000mV 100C Model Hold Summary
  9. Slow 1000mV 100C Model Recovery Summary
 10. Slow 1000mV 100C Model Removal Summary
 11. Slow 1000mV 100C Model Minimum Pulse Width Summary
 12. Slow 1000mV 100C Model Setup: 'clk'
 13. Slow 1000mV 100C Model Hold: 'clk'
 14. Slow 1000mV 100C Model Metastability Summary
 15. Slow 1000mV -40C Model Fmax Summary
 16. Slow 1000mV -40C Model Setup Summary
 17. Slow 1000mV -40C Model Hold Summary
 18. Slow 1000mV -40C Model Recovery Summary
 19. Slow 1000mV -40C Model Removal Summary
 20. Slow 1000mV -40C Model Minimum Pulse Width Summary
 21. Slow 1000mV -40C Model Setup: 'clk'
 22. Slow 1000mV -40C Model Hold: 'clk'
 23. Slow 1000mV -40C Model Metastability Summary
 24. Fast 1000mV -40C Model Setup Summary
 25. Fast 1000mV -40C Model Hold Summary
 26. Fast 1000mV -40C Model Recovery Summary
 27. Fast 1000mV -40C Model Removal Summary
 28. Fast 1000mV -40C Model Minimum Pulse Width Summary
 29. Fast 1000mV -40C Model Setup: 'clk'
 30. Fast 1000mV -40C Model Hold: 'clk'
 31. Fast 1000mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1000mv n40c Model)
 36. Signal Integrity Metrics (Slow 1000mv 100c Model)
 37. Signal Integrity Metrics (Fast 1000mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; y_enhance                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22I8L                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.8%      ;
;     Processor 3            ;   9.3%      ;
;     Processor 4            ;   8.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1000mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 31.67 MHz ; 31.67 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1000mV 100C Model Setup Summary ;
+-------+---------+--------------------+
; Clock ; Slack   ; End Point TNS      ;
+-------+---------+--------------------+
; clk   ; -30.574 ; -1107.471          ;
+-------+---------+--------------------+


+-------------------------------------+
; Slow 1000mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.338 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1000mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1000mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1000mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -4.000 ; -455.941                          ;
+-------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 100C Model Setup: 'clk'                                                                                                                           ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.574 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 31.964     ;
; -30.473 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 31.863     ;
; -30.431 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 31.821     ;
; -30.414 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.804     ;
; -30.398 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 31.788     ;
; -30.313 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.703     ;
; -30.297 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 31.687     ;
; -30.271 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.661     ;
; -30.255 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 31.645     ;
; -30.254 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.644     ;
; -30.238 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.628     ;
; -30.153 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.543     ;
; -30.137 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.527     ;
; -30.111 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.501     ;
; -30.095 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.485     ;
; -30.094 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.484     ;
; -30.078 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.468     ;
; -29.993 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.383     ;
; -29.977 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.367     ;
; -29.951 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.341     ;
; -29.935 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.325     ;
; -29.934 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.324     ;
; -29.918 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.308     ;
; -29.833 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.223     ;
; -29.817 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.207     ;
; -29.791 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.181     ;
; -29.775 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.165     ;
; -29.774 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.164     ;
; -29.758 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.148     ;
; -29.673 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.063     ;
; -29.657 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.047     ;
; -29.631 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.021     ;
; -29.615 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 31.005     ;
; -29.512 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 30.902     ;
; -29.498 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 30.420     ;
; -29.454 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 30.844     ;
; -29.397 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 30.319     ;
; -29.355 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 30.277     ;
; -29.352 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.742     ;
; -29.336 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 30.726     ;
; -29.294 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.684     ;
; -29.278 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 30.668     ;
; -29.192 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.582     ;
; -29.176 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.566     ;
; -29.134 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.524     ;
; -29.118 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.508     ;
; -29.032 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.422     ;
; -29.016 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.406     ;
; -28.974 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.364     ;
; -28.958 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.348     ;
; -28.872 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.262     ;
; -28.856 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.246     ;
; -28.814 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.204     ;
; -28.798 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.188     ;
; -28.712 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.102     ;
; -28.696 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.086     ;
; -28.654 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.044     ;
; -28.638 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 30.028     ;
; -28.436 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 29.358     ;
; -28.378 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 29.300     ;
; -27.267 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 28.657     ;
; -27.145 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 28.535     ;
; -27.107 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.497     ;
; -27.091 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 28.481     ;
; -26.985 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.375     ;
; -26.969 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 28.359     ;
; -26.947 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.337     ;
; -26.931 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.321     ;
; -26.825 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.215     ;
; -26.809 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.199     ;
; -26.787 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.177     ;
; -26.771 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.161     ;
; -26.665 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.055     ;
; -26.649 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.039     ;
; -26.627 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.017     ;
; -26.611 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 28.001     ;
; -26.505 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 27.895     ;
; -26.489 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 27.879     ;
; -26.467 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 27.857     ;
; -26.451 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 27.841     ;
; -26.345 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.386      ; 27.735     ;
; -26.329 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.386      ; 27.719     ;
; -26.191 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 27.113     ;
; -26.069 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 26.991     ;
; -24.911 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 26.301     ;
; -24.823 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.386      ; 26.213     ;
; -24.751 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 26.141     ;
; -24.735 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 26.125     ;
; -24.663 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.386      ; 26.053     ;
; -24.647 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.386      ; 26.037     ;
; -24.591 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.981     ;
; -24.575 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.965     ;
; -24.503 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.893     ;
; -24.487 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.877     ;
; -24.431 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.821     ;
; -24.415 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.805     ;
; -24.343 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.733     ;
; -24.327 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.717     ;
; -24.271 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.661     ;
; -24.255 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.386      ; 25.645     ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 100C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[4]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.590      ; 1.219      ;
; 0.339 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.209      ;
; 0.346 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.215      ;
; 0.348 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.217      ;
; 0.349 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.590      ; 1.230      ;
; 0.350 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.220      ;
; 0.354 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.238      ;
; 0.356 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.240      ;
; 0.356 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.241      ;
; 0.358 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.243      ;
; 0.374 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.243      ;
; 0.376 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.246      ;
; 0.383 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.267      ;
; 0.384 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.268      ;
; 0.385 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.270      ;
; 0.386 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.271      ;
; 0.521 ; y_enhance:u_y_enhance|per_frame_href_r[3]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[4]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.850      ;
; 0.521 ; y_enhance:u_y_enhance|per_frame_href_r[2]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[3]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.850      ;
; 0.521 ; y_enhance:u_y_enhance|post_img_Y_r_s[4]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[12]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.088      ; 0.850      ;
; 0.522 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                             ; y_enhance:u_y_enhance|per_frame_href_r[0]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.851      ;
; 0.522 ; y_enhance:u_y_enhance|post_img_Y_r_s[7]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[15]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.088      ; 0.851      ;
; 0.522 ; y_enhance:u_y_enhance|post_img_Y_r_s[3]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[11]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.088      ; 0.851      ;
; 0.522 ; y_enhance:u_y_enhance|post_img_Y_r_s[2]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[10]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.088      ; 0.851      ;
; 0.523 ; y_enhance:u_y_enhance|per_frame_href_r[1]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.852      ;
; 0.523 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.852      ;
; 0.523 ; y_enhance:u_y_enhance|post_img_Y_r_s[0]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[8]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 0.851      ;
; 0.552 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[0]                                                                                                                             ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.881      ;
; 0.553 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[7]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.882      ;
; 0.557 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.426      ;
; 0.559 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.429      ;
; 0.589 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.458      ;
; 0.591 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.461      ;
; 0.664 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.548      ;
; 0.666 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.551      ;
; 0.673 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.558      ;
; 0.675 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.004      ;
; 0.676 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.005      ;
; 0.678 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.007      ;
; 0.678 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[1]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.006      ;
; 0.681 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.550      ;
; 0.683 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.553      ;
; 0.684 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[2]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.013      ;
; 0.687 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.016      ;
; 0.700 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[3]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.029      ;
; 0.704 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[6]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.032      ;
; 0.704 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.032      ;
; 0.704 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.588      ;
; 0.705 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[6]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[6]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.033      ;
; 0.705 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.034      ;
; 0.706 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.593      ; 1.590      ;
; 0.706 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.594      ; 1.591      ;
; 0.716 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.585      ;
; 0.718 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.588      ;
; 0.747 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.616      ;
; 0.749 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.579      ; 1.619      ;
; 0.755 ; y_enhance:u_y_enhance|post_img_Y_r_s[11]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[3]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.571      ;
; 0.764 ; y_enhance:u_y_enhance|per_frame_href_r[0]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.093      ;
; 0.764 ; y_enhance:u_y_enhance|post_img_Y_r_s[6]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[14]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.087      ; 1.092      ;
; 0.765 ; y_enhance:u_y_enhance|post_img_Y_r_s[5]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[13]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.088      ; 1.094      ;
; 0.773 ; y_enhance:u_y_enhance|post_img_Y_r_s[12]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[4]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.589      ;
; 0.776 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.105      ;
; 0.788 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.117      ;
; 0.789 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.118      ;
; 0.790 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[2]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[2]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.118      ;
; 0.791 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[0]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.120      ;
; 0.792 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[6]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[6]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.120      ;
; 0.793 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[5]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[5]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.121      ;
; 0.793 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[4]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[4]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.122      ;
; 0.794 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[0]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.122      ;
; 0.794 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.123      ;
; 0.795 ; y_enhance:u_y_enhance|post_img_Y_r_s[15]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[7]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.611      ;
; 0.797 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[7]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.125      ;
; 0.797 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.126      ;
; 0.797 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp2[3]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.125      ;
; 0.797 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.126      ;
; 0.798 ; y_enhance:u_y_enhance|post_img_Y_r_s[10]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[2]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.614      ;
; 0.799 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.128      ;
; 0.799 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.128      ;
; 0.799 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.128      ;
; 0.799 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.128      ;
; 0.799 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.128      ;
; 0.800 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.129      ;
; 0.801 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.130      ;
; 0.802 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.131      ;
; 0.802 ; y_enhance:u_y_enhance|post_img_Y_r_s[13]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[5]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.618      ;
; 0.803 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                                                                                                   ; y_enhance:u_y_enhance|Gy_temp2[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 1.132      ;
; 0.803 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[0]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.131      ;
; 0.803 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.132      ;
; 0.803 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                   ; y_enhance:u_y_enhance|Gy_temp1[2]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 1.132      ;
; 0.804 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.133      ;
; 0.805 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[0]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp2[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.087      ; 1.133      ;
; 0.809 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 1.138      ;
; 0.810 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                                                                                                   ; y_enhance:u_y_enhance|Gy_temp1[7]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 1.139      ;
; 0.831 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.159      ;
; 0.832 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.088      ; 1.161      ;
; 0.835 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 1.165      ;
; 0.836 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[1]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 1.166      ;
; 0.836 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 1.166      ;
; 0.849 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.087      ; 1.177      ;
; 0.859 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[6]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.585      ; 1.735      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1000mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1000mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 33.67 MHz ; 33.67 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1000mV -40C Model Setup Summary ;
+-------+---------+--------------------+
; Clock ; Slack   ; End Point TNS      ;
+-------+---------+--------------------+
; clk   ; -28.699 ; -1037.485          ;
+-------+---------+--------------------+


+-------------------------------------+
; Slow 1000mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.476 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1000mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1000mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1000mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -4.000 ; -455.941                          ;
+-------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV -40C Model Setup: 'clk'                                                                                                                           ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -28.699 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 30.071     ;
; -28.595 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 29.967     ;
; -28.572 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 29.944     ;
; -28.555 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.927     ;
; -28.521 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 29.893     ;
; -28.451 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.823     ;
; -28.428 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.800     ;
; -28.417 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 29.789     ;
; -28.411 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.783     ;
; -28.394 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 29.766     ;
; -28.377 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.749     ;
; -28.307 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.679     ;
; -28.284 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.656     ;
; -28.273 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.645     ;
; -28.267 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.639     ;
; -28.250 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.622     ;
; -28.233 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.605     ;
; -28.163 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.535     ;
; -28.140 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.512     ;
; -28.129 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.501     ;
; -28.123 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.495     ;
; -28.106 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.478     ;
; -28.089 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.461     ;
; -28.019 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.391     ;
; -27.996 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.368     ;
; -27.985 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.357     ;
; -27.979 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.351     ;
; -27.962 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.334     ;
; -27.945 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.317     ;
; -27.875 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.247     ;
; -27.852 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.224     ;
; -27.841 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.213     ;
; -27.818 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 29.190     ;
; -27.700 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 28.638     ;
; -27.674 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 29.046     ;
; -27.622 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 28.994     ;
; -27.596 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 28.534     ;
; -27.573 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 28.511     ;
; -27.530 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.902     ;
; -27.496 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 28.868     ;
; -27.478 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.850     ;
; -27.444 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 28.816     ;
; -27.386 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.758     ;
; -27.352 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.724     ;
; -27.334 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.706     ;
; -27.300 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.672     ;
; -27.242 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.614     ;
; -27.208 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.580     ;
; -27.190 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.562     ;
; -27.156 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.528     ;
; -27.098 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.470     ;
; -27.064 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.436     ;
; -27.046 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.418     ;
; -27.012 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.384     ;
; -26.954 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.326     ;
; -26.920 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.292     ;
; -26.902 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.274     ;
; -26.868 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 28.240     ;
; -26.675 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 27.613     ;
; -26.623 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 27.561     ;
; -25.530 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 26.902     ;
; -25.423 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 26.795     ;
; -25.386 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.758     ;
; -25.352 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 26.724     ;
; -25.279 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.651     ;
; -25.245 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 26.617     ;
; -25.242 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.614     ;
; -25.208 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.580     ;
; -25.135 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.507     ;
; -25.101 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.473     ;
; -25.098 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.470     ;
; -25.064 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.436     ;
; -24.991 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.363     ;
; -24.957 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.329     ;
; -24.954 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.326     ;
; -24.920 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.292     ;
; -24.847 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.219     ;
; -24.813 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.185     ;
; -24.810 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.182     ;
; -24.776 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.148     ;
; -24.703 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.075     ;
; -24.669 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.356      ; 26.041     ;
; -24.531 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 25.469     ;
; -24.424 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.078     ; 25.362     ;
; -23.287 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 24.659     ;
; -23.194 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.356      ; 24.566     ;
; -23.143 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.515     ;
; -23.109 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 24.481     ;
; -23.050 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.422     ;
; -23.016 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.356      ; 24.388     ;
; -22.999 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.371     ;
; -22.965 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.337     ;
; -22.906 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.278     ;
; -22.872 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.244     ;
; -22.855 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.227     ;
; -22.821 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.193     ;
; -22.762 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.134     ;
; -22.728 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.100     ;
; -22.711 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.083     ;
; -22.677 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.356      ; 24.049     ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.189      ;
; 0.478 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[4]                                                                                                                                     ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.461      ; 1.203      ;
; 0.481 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.194      ;
; 0.482 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.195      ;
; 0.483 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.196      ;
; 0.489 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[1]                                                                                                                                     ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.461      ; 1.214      ;
; 0.492 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.218      ;
; 0.494 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.220      ;
; 0.495 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.221      ;
; 0.497 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.223      ;
; 0.507 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.220      ;
; 0.509 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.222      ;
; 0.509 ; y_enhance:u_y_enhance|per_frame_href_r[3]                                                                                                                                                                                  ; y_enhance:u_y_enhance|per_frame_href_r[4]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.083      ; 0.853      ;
; 0.509 ; y_enhance:u_y_enhance|per_frame_href_r[2]                                                                                                                                                                                  ; y_enhance:u_y_enhance|per_frame_href_r[3]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.083      ; 0.853      ;
; 0.509 ; y_enhance:u_y_enhance|post_img_Y_r_s[4]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[12]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.083      ; 0.853      ;
; 0.509 ; y_enhance:u_y_enhance|post_img_Y_r_s[3]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[11]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.083      ; 0.853      ;
; 0.509 ; y_enhance:u_y_enhance|post_img_Y_r_s[2]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[10]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.083      ; 0.853      ;
; 0.510 ; y_enhance:u_y_enhance|per_frame_href_r[1]                                                                                                                                                                                  ; y_enhance:u_y_enhance|per_frame_href_r[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.083      ; 0.854      ;
; 0.510 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                              ; y_enhance:u_y_enhance|per_frame_href_r[0]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.083      ; 0.854      ;
; 0.510 ; y_enhance:u_y_enhance|post_img_Y_r_s[7]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[15]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.083      ; 0.854      ;
; 0.510 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.854      ;
; 0.510 ; y_enhance:u_y_enhance|post_img_Y_r_s[0]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[8]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.854      ;
; 0.516 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.242      ;
; 0.518 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.244      ;
; 0.519 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.245      ;
; 0.521 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.247      ;
; 0.538 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[0]                                                                                                                              ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.083      ; 0.882      ;
; 0.539 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[7]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.883      ;
; 0.655 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.999      ;
; 0.656 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.000      ;
; 0.658 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.002      ;
; 0.658 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.002      ;
; 0.663 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[2]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.007      ;
; 0.670 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.013      ;
; 0.675 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.388      ;
; 0.677 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.390      ;
; 0.679 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[3]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.023      ;
; 0.684 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[6]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.027      ;
; 0.685 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[6]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[6]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.028      ;
; 0.685 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[3]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.028      ;
; 0.685 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[2]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.029      ;
; 0.706 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.419      ;
; 0.708 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.421      ;
; 0.731 ; y_enhance:u_y_enhance|post_img_Y_r_s[11]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r[3]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.527      ;
; 0.745 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.088      ;
; 0.751 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.094      ;
; 0.751 ; y_enhance:u_y_enhance|post_img_Y_r_s[12]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r[4]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.547      ;
; 0.752 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[2]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp1[2]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.095      ;
; 0.755 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[0]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.097      ;
; 0.756 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.099      ;
; 0.757 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[5]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp1[5]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.100      ;
; 0.758 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[6]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp1[6]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.101      ;
; 0.758 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[0]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.101      ;
; 0.758 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[4]                                                                                                                                     ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[4]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.101      ;
; 0.758 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[3]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.102      ;
; 0.763 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp1[7]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.106      ;
; 0.763 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp2[3]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.106      ;
; 0.764 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.107      ;
; 0.764 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[1]                                                                                                                                     ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.107      ;
; 0.764 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[7]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.108      ;
; 0.765 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.108      ;
; 0.766 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.109      ;
; 0.768 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.111      ;
; 0.768 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.111      ;
; 0.769 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.112      ;
; 0.770 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.113      ;
; 0.771 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.114      ;
; 0.772 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.115      ;
; 0.772 ; y_enhance:u_y_enhance|post_img_Y_r_s[15]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r[7]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.568      ;
; 0.772 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                    ; y_enhance:u_y_enhance|Gy_temp1[2]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.115      ;
; 0.774 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[0]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp1[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.117      ;
; 0.774 ; y_enhance:u_y_enhance|post_img_Y_r_s[10]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r[2]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.570      ;
; 0.774 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.117      ;
; 0.776 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                                                                                                    ; y_enhance:u_y_enhance|Gy_temp2[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.118      ;
; 0.776 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[0]                                                                                                                                    ; y_enhance:u_y_enhance|Gx_temp2[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.119      ;
; 0.776 ; y_enhance:u_y_enhance|per_frame_href_r[0]                                                                                                                                                                                  ; y_enhance:u_y_enhance|per_frame_href_r[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.083      ; 1.120      ;
; 0.776 ; y_enhance:u_y_enhance|post_img_Y_r_s[6]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[14]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.083      ; 1.120      ;
; 0.777 ; y_enhance:u_y_enhance|post_img_Y_r_s[13]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r[5]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.573      ;
; 0.777 ; y_enhance:u_y_enhance|post_img_Y_r_s[5]                                                                                                                                                                                    ; y_enhance:u_y_enhance|post_img_Y_r_s[13]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.083      ; 1.121      ;
; 0.777 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                                                                                                    ; y_enhance:u_y_enhance|Gy_temp1[7]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.120      ;
; 0.777 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.120      ;
; 0.786 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.512      ;
; 0.788 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.514      ;
; 0.793 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.136      ;
; 0.795 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.521      ;
; 0.799 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.512      ;
; 0.801 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.514      ;
; 0.804 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.146      ;
; 0.812 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.084      ; 1.157      ;
; 0.812 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[3]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.156      ;
; 0.812 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 1.156      ;
; 0.819 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.162      ;
; 0.824 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.550      ;
; 0.828 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.554      ;
; 0.830 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.556      ;
; 0.833 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.176      ;
; 0.834 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.097      ; 1.195      ;
; 0.834 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.547      ;
; 0.836 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]  ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.549      ;
; 0.845 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.085      ; 1.191      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1000mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1000mV -40C Model Setup Summary ;
+-------+---------+--------------------+
; Clock ; Slack   ; End Point TNS      ;
+-------+---------+--------------------+
; clk   ; -16.055 ; -501.370           ;
+-------+---------+--------------------+


+-------------------------------------+
; Fast 1000mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.262 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1000mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1000mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1000mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -4.000 ; -457.745                          ;
+-------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV -40C Model Setup: 'clk'                                                                                                                           ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.055 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 17.261     ;
; -16.004 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 17.210     ;
; -15.986 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 17.192     ;
; -15.976 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 17.182     ;
; -15.967 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.173     ;
; -15.925 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 17.131     ;
; -15.916 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.122     ;
; -15.907 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 17.113     ;
; -15.898 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.104     ;
; -15.888 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.094     ;
; -15.879 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.085     ;
; -15.837 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.043     ;
; -15.828 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.034     ;
; -15.819 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.025     ;
; -15.810 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.016     ;
; -15.800 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 17.006     ;
; -15.791 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.997     ;
; -15.749 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.955     ;
; -15.740 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.946     ;
; -15.731 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.937     ;
; -15.722 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.928     ;
; -15.712 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.918     ;
; -15.703 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.909     ;
; -15.661 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.867     ;
; -15.652 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.858     ;
; -15.643 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.849     ;
; -15.634 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.840     ;
; -15.624 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.830     ;
; -15.615 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.821     ;
; -15.573 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.779     ;
; -15.564 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.770     ;
; -15.555 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.761     ;
; -15.546 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.752     ;
; -15.493 ; y_enhance:u_y_enhance|Gxy_square[20] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 16.446     ;
; -15.456 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 16.662     ;
; -15.442 ; y_enhance:u_y_enhance|Gxy_square[18] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 16.395     ;
; -15.426 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 16.632     ;
; -15.424 ; y_enhance:u_y_enhance|Gxy_square[19] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 16.377     ;
; -15.377 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 16.583     ;
; -15.368 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.574     ;
; -15.347 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 16.553     ;
; -15.338 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.544     ;
; -15.289 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.495     ;
; -15.280 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.486     ;
; -15.259 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.465     ;
; -15.250 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.456     ;
; -15.201 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.407     ;
; -15.192 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.398     ;
; -15.171 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.377     ;
; -15.162 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.368     ;
; -15.113 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.319     ;
; -15.104 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.310     ;
; -15.083 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.289     ;
; -15.074 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.280     ;
; -15.025 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.231     ;
; -15.016 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.222     ;
; -14.995 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.201     ;
; -14.986 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 16.192     ;
; -14.894 ; y_enhance:u_y_enhance|Gxy_square[17] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 15.847     ;
; -14.864 ; y_enhance:u_y_enhance|Gxy_square[16] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 15.817     ;
; -14.281 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 15.487     ;
; -14.219 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 15.425     ;
; -14.202 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 15.408     ;
; -14.193 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.399     ;
; -14.140 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 15.346     ;
; -14.131 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.337     ;
; -14.114 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.320     ;
; -14.105 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.311     ;
; -14.052 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.258     ;
; -14.043 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.249     ;
; -14.026 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.232     ;
; -14.017 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.223     ;
; -13.964 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.170     ;
; -13.955 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.161     ;
; -13.938 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.144     ;
; -13.929 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.135     ;
; -13.876 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.082     ;
; -13.867 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.073     ;
; -13.850 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.056     ;
; -13.841 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 15.047     ;
; -13.788 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[2]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.994     ;
; -13.779 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[1]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.985     ;
; -13.719 ; y_enhance:u_y_enhance|Gxy_square[15] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 14.672     ;
; -13.657 ; y_enhance:u_y_enhance|Gxy_square[14] ; y_enhance:u_y_enhance|post_img_Y_r[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 14.610     ;
; -12.999 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 14.205     ;
; -12.989 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[11] ; clk          ; clk         ; 1.000        ; 0.211      ; 14.195     ;
; -12.920 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 14.126     ;
; -12.911 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.117     ;
; -12.910 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[10] ; clk          ; clk         ; 1.000        ; 0.211      ; 14.116     ;
; -12.901 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[9]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.107     ;
; -12.832 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.038     ;
; -12.823 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.029     ;
; -12.822 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[8]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.028     ;
; -12.813 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[7]  ; clk          ; clk         ; 1.000        ; 0.211      ; 14.019     ;
; -12.744 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 13.950     ;
; -12.735 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 13.941     ;
; -12.734 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[6]  ; clk          ; clk         ; 1.000        ; 0.211      ; 13.940     ;
; -12.725 ; y_enhance:u_y_enhance|Gxy_square[13] ; y_enhance:u_y_enhance|post_img_Y_r[5]  ; clk          ; clk         ; 1.000        ; 0.211      ; 13.931     ;
; -12.656 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[4]  ; clk          ; clk         ; 1.000        ; 0.211      ; 13.862     ;
; -12.647 ; y_enhance:u_y_enhance|Gxy_square[12] ; y_enhance:u_y_enhance|post_img_Y_r[3]  ; clk          ; clk         ; 1.000        ; 0.211      ; 13.853     ;
+---------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[4]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.258      ; 0.653      ;
; 0.267 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.258      ; 0.658      ;
; 0.268 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.654      ;
; 0.271 ; y_enhance:u_y_enhance|per_frame_href_r[3]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[4]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.047      ; 0.446      ;
; 0.272 ; y_enhance:u_y_enhance|per_frame_href_r[2]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[3]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.047      ; 0.447      ;
; 0.272 ; y_enhance:u_y_enhance|post_img_Y_r_s[4]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[12]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.047      ; 0.447      ;
; 0.272 ; y_enhance:u_y_enhance|post_img_Y_r_s[2]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[10]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.047      ; 0.447      ;
; 0.273 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.657      ;
; 0.273 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.657      ;
; 0.273 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.659      ;
; 0.273 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                             ; y_enhance:u_y_enhance|per_frame_href_r[0]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.047      ; 0.448      ;
; 0.273 ; y_enhance:u_y_enhance|post_img_Y_r_s[7]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[15]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.047      ; 0.448      ;
; 0.273 ; y_enhance:u_y_enhance|post_img_Y_r_s[3]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[11]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.047      ; 0.448      ;
; 0.273 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.448      ;
; 0.273 ; y_enhance:u_y_enhance|post_img_Y_r_s[0]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[8]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.447      ;
; 0.274 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.668      ;
; 0.274 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.670      ;
; 0.274 ; y_enhance:u_y_enhance|per_frame_href_r[1]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.047      ; 0.449      ;
; 0.275 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.669      ;
; 0.275 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.671      ;
; 0.285 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.669      ;
; 0.285 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.671      ;
; 0.288 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.682      ;
; 0.288 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.682      ;
; 0.288 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.684      ;
; 0.288 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.684      ;
; 0.290 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[0]                                                                                                                             ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.047      ; 0.465      ;
; 0.291 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[7]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.466      ;
; 0.352 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.527      ;
; 0.353 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.528      ;
; 0.353 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[1]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.527      ;
; 0.354 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.529      ;
; 0.356 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[2]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.531      ;
; 0.360 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.534      ;
; 0.362 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[3]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.537      ;
; 0.367 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[6]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.542      ;
; 0.367 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.542      ;
; 0.368 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[6]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[6]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.543      ;
; 0.369 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.544      ;
; 0.384 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.768      ;
; 0.384 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.770      ;
; 0.396 ; y_enhance:u_y_enhance|per_frame_href_r[0]                                                                                                                                                                                 ; y_enhance:u_y_enhance|per_frame_href_r[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.047      ; 0.571      ;
; 0.397 ; y_enhance:u_y_enhance|post_img_Y_r_s[6]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[14]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.046      ; 0.571      ;
; 0.398 ; y_enhance:u_y_enhance|post_img_Y_r_s[5]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[13]                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.047      ; 0.573      ;
; 0.398 ; y_enhance:u_y_enhance|post_img_Y_r_s[11]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[3]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.310      ; 0.836      ;
; 0.400 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.784      ;
; 0.400 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.786      ;
; 0.404 ; y_enhance:u_y_enhance|post_img_Y_r_s[12]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[4]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.310      ; 0.842      ;
; 0.407 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.582      ;
; 0.413 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.587      ;
; 0.414 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[2]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[2]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.588      ;
; 0.414 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[0]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.588      ;
; 0.414 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[0]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.589      ;
; 0.414 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[4]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[4]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.589      ;
; 0.414 ; y_enhance:u_y_enhance|post_img_Y_r_s[10]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[2]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.310      ; 0.852      ;
; 0.415 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.589      ;
; 0.415 ; y_enhance:u_y_enhance|post_img_Y_r_s[13]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[5]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.310      ; 0.853      ;
; 0.415 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.590      ;
; 0.416 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[5]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[5]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.590      ;
; 0.417 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[6]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[6]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.591      ;
; 0.417 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[1]                                                                                                                                    ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.592      ;
; 0.418 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.593      ;
; 0.418 ; y_enhance:u_y_enhance|post_img_Y_r_s[15]                                                                                                                                                                                  ; y_enhance:u_y_enhance|post_img_Y_r[7]                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.310      ; 0.856      ;
; 0.419 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.594      ;
; 0.419 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp2[3]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.047      ; 0.594      ;
; 0.419 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.594      ;
; 0.420 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[7]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.594      ;
; 0.421 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.595      ;
; 0.421 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.595      ;
; 0.422 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.596      ;
; 0.422 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.596      ;
; 0.423 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.597      ;
; 0.423 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.597      ;
; 0.423 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.597      ;
; 0.423 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.597      ;
; 0.424 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                                                                                                   ; y_enhance:u_y_enhance|Gy_temp2[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.598      ;
; 0.424 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[0]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp1[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.598      ;
; 0.424 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                   ; y_enhance:u_y_enhance|Gy_temp1[2]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.598      ;
; 0.425 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[0]                                                                                                                                   ; y_enhance:u_y_enhance|Gx_temp2[0]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.047      ; 0.600      ;
; 0.427 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                                                                                                   ; y_enhance:u_y_enhance|Gy_temp1[7]                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.046      ; 0.601      ;
; 0.427 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.601      ;
; 0.433 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.607      ;
; 0.436 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[3]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[3]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.611      ;
; 0.437 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[1]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.612      ;
; 0.437 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.612      ;
; 0.438 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.612      ;
; 0.440 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[5]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.614      ;
; 0.448 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.842      ;
; 0.448 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.844      ;
; 0.450 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[1]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.624      ;
; 0.451 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.847      ;
; 0.456 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.840      ;
; 0.456 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.842      ;
; 0.456 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[1]                                                                                                                                   ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.631      ;
; 0.469 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.863      ;
; 0.469 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.263      ; 0.865      ;
; 0.470 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.261      ; 0.864      ;
; 0.474 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.251      ; 0.858      ;
; 0.474 ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; y_enhance:u_y_enhance|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.253      ; 0.860      ;
; 0.478 ; y_enhance:u_y_enhance|post_img_Y_r_s[1]                                                                                                                                                                                   ; y_enhance:u_y_enhance|post_img_Y_r_s[9]                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.652      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1000mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -30.574   ; 0.262 ; N/A      ; N/A     ; -4.000              ;
;  clk             ; -30.574   ; 0.262 ; N/A      ; N/A     ; -4.000              ;
; Design-wide TNS  ; -1107.471 ; 0.0   ; 0.0      ; 0.0     ; -457.745            ;
;  clk             ; -1107.471 ; 0.000 ; N/A      ; N/A     ; -457.745            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; post_img_Y[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; post_img_Y[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; per_frame_vsync         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_frame_href          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_frame_clken         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; per_img_Y[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; post_img_Y[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.2e-09 V                    ; 2.4 V               ; -0.0221 V           ; 0.161 V                              ; 0.028 V                              ; 2.73e-10 s                  ; 2.88e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.2e-09 V                   ; 2.4 V              ; -0.0221 V          ; 0.161 V                             ; 0.028 V                             ; 2.73e-10 s                 ; 2.88e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.2e-09 V                    ; 2.4 V               ; -0.0202 V           ; 0.147 V                              ; 0.031 V                              ; 4.64e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.2e-09 V                   ; 2.4 V              ; -0.0202 V          ; 0.147 V                             ; 0.031 V                             ; 4.64e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.2e-09 V                    ; 2.4 V               ; -0.0202 V           ; 0.147 V                              ; 0.031 V                              ; 4.64e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.2e-09 V                   ; 2.4 V              ; -0.0202 V          ; 0.147 V                             ; 0.031 V                             ; 4.64e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.2e-09 V                    ; 2.4 V               ; -0.0221 V           ; 0.161 V                              ; 0.028 V                              ; 2.73e-10 s                  ; 2.88e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.2e-09 V                   ; 2.4 V              ; -0.0221 V          ; 0.161 V                             ; 0.028 V                             ; 2.73e-10 s                 ; 2.88e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.2e-09 V                    ; 2.4 V               ; -0.0202 V           ; 0.147 V                              ; 0.031 V                              ; 4.64e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.2e-09 V                   ; 2.4 V              ; -0.0202 V          ; 0.147 V                             ; 0.031 V                             ; 4.64e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-09 V                   ; 2.4 V               ; -0.0298 V           ; 0.177 V                              ; 0.04 V                               ; 2.77e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.77e-09 V                  ; 2.4 V              ; -0.0298 V          ; 0.177 V                             ; 0.04 V                              ; 2.77e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.2e-09 V                    ; 2.4 V               ; -0.0202 V           ; 0.147 V                              ; 0.031 V                              ; 4.64e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.2e-09 V                   ; 2.4 V              ; -0.0202 V          ; 0.147 V                             ; 0.031 V                             ; 4.64e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-09 V                   ; 2.4 V               ; -0.0298 V           ; 0.177 V                              ; 0.04 V                               ; 2.77e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.77e-09 V                  ; 2.4 V              ; -0.0298 V          ; 0.177 V                             ; 0.04 V                              ; 2.77e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.78e-10 V                   ; 2.4 V               ; -0.0686 V           ; 0.125 V                              ; 0.094 V                              ; 2.65e-10 s                  ; 2.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.78e-10 V                  ; 2.4 V              ; -0.0686 V          ; 0.125 V                             ; 0.094 V                             ; 2.65e-10 s                 ; 2.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-09 V                    ; 2.4 V               ; -0.0251 V           ; 0.127 V                              ; 0.069 V                              ; 4.5e-10 s                   ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-09 V                   ; 2.4 V              ; -0.0251 V          ; 0.127 V                             ; 0.069 V                             ; 4.5e-10 s                  ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; post_img_Y[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-06 V                   ; 2.35 V              ; -0.0225 V           ; 0.1 V                                ; 0.039 V                              ; 4.46e-10 s                  ; 4.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-06 V                  ; 2.35 V             ; -0.0225 V          ; 0.1 V                               ; 0.039 V                             ; 4.46e-10 s                 ; 4.26e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-06 V                   ; 2.35 V              ; -0.0192 V           ; 0.108 V                              ; 0.045 V                              ; 6.53e-10 s                  ; 6.19e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-06 V                  ; 2.35 V             ; -0.0192 V          ; 0.108 V                             ; 0.045 V                             ; 6.53e-10 s                 ; 6.19e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-06 V                   ; 2.35 V              ; -0.0192 V           ; 0.108 V                              ; 0.045 V                              ; 6.53e-10 s                  ; 6.19e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-06 V                  ; 2.35 V             ; -0.0192 V          ; 0.108 V                             ; 0.045 V                             ; 6.53e-10 s                 ; 6.19e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-06 V                   ; 2.35 V              ; -0.0225 V           ; 0.1 V                                ; 0.039 V                              ; 4.46e-10 s                  ; 4.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-06 V                  ; 2.35 V             ; -0.0225 V          ; 0.1 V                               ; 0.039 V                             ; 4.46e-10 s                 ; 4.26e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-06 V                   ; 2.35 V              ; -0.0192 V           ; 0.108 V                              ; 0.045 V                              ; 6.53e-10 s                  ; 6.19e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-06 V                  ; 2.35 V             ; -0.0192 V          ; 0.108 V                             ; 0.045 V                             ; 6.53e-10 s                 ; 6.19e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.18e-06 V                   ; 2.35 V              ; -0.0275 V           ; 0.112 V                              ; 0.049 V                              ; 4.57e-10 s                  ; 4.37e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.18e-06 V                  ; 2.35 V             ; -0.0275 V          ; 0.112 V                             ; 0.049 V                             ; 4.57e-10 s                 ; 4.37e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-06 V                   ; 2.35 V              ; -0.0192 V           ; 0.108 V                              ; 0.045 V                              ; 6.53e-10 s                  ; 6.19e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-06 V                  ; 2.35 V             ; -0.0192 V          ; 0.108 V                             ; 0.045 V                             ; 6.53e-10 s                 ; 6.19e-10 s                 ; Yes                       ; Yes                       ;
; post_img_Y[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.18e-06 V                   ; 2.35 V              ; -0.0275 V           ; 0.112 V                              ; 0.049 V                              ; 4.57e-10 s                  ; 4.37e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.18e-06 V                  ; 2.35 V             ; -0.0275 V          ; 0.112 V                             ; 0.049 V                             ; 4.57e-10 s                 ; 4.37e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.18e-06 V                   ; 2.35 V              ; -0.0248 V           ; 0.076 V                              ; 0.049 V                              ; 4.18e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.18e-06 V                  ; 2.35 V             ; -0.0248 V          ; 0.076 V                             ; 0.049 V                             ; 4.18e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.94e-06 V                   ; 2.35 V              ; -0.0163 V           ; 0.084 V                              ; 0.054 V                              ; 5.57e-10 s                  ; 7.93e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.94e-06 V                  ; 2.35 V             ; -0.0163 V          ; 0.084 V                             ; 0.054 V                             ; 5.57e-10 s                 ; 7.93e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1000mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; post_img_Y[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-09 V                   ; 2.76 V              ; -0.0499 V           ; 0.167 V                              ; 0.091 V                              ; 2.62e-10 s                  ; 2.34e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-09 V                  ; 2.76 V             ; -0.0499 V          ; 0.167 V                             ; 0.091 V                             ; 2.62e-10 s                 ; 2.34e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-09 V                   ; 2.73 V              ; -0.0256 V           ; 0.285 V                              ; 0.04 V                               ; 3e-10 s                     ; 3.56e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-09 V                  ; 2.73 V             ; -0.0256 V          ; 0.285 V                             ; 0.04 V                              ; 3e-10 s                    ; 3.56e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-09 V                   ; 2.73 V              ; -0.0256 V           ; 0.285 V                              ; 0.04 V                               ; 3e-10 s                     ; 3.56e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-09 V                  ; 2.73 V             ; -0.0256 V          ; 0.285 V                             ; 0.04 V                              ; 3e-10 s                    ; 3.56e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-09 V                   ; 2.76 V              ; -0.0499 V           ; 0.167 V                              ; 0.091 V                              ; 2.62e-10 s                  ; 2.34e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-09 V                  ; 2.76 V             ; -0.0499 V          ; 0.167 V                             ; 0.091 V                             ; 2.62e-10 s                 ; 2.34e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-09 V                   ; 2.73 V              ; -0.0256 V           ; 0.285 V                              ; 0.04 V                               ; 3e-10 s                     ; 3.56e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-09 V                  ; 2.73 V             ; -0.0256 V          ; 0.285 V                             ; 0.04 V                              ; 3e-10 s                    ; 3.56e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.42e-09 V                   ; 2.75 V              ; -0.0579 V           ; 0.171 V                              ; 0.109 V                              ; 2.62e-10 s                  ; 2.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.42e-09 V                  ; 2.75 V             ; -0.0579 V          ; 0.171 V                             ; 0.109 V                             ; 2.62e-10 s                 ; 2.4e-10 s                  ; Yes                       ; Yes                       ;
; post_img_Y[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-09 V                   ; 2.73 V              ; -0.0256 V           ; 0.285 V                              ; 0.04 V                               ; 3e-10 s                     ; 3.56e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-09 V                  ; 2.73 V             ; -0.0256 V          ; 0.285 V                             ; 0.04 V                              ; 3e-10 s                    ; 3.56e-10 s                 ; No                        ; Yes                       ;
; post_img_Y[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.42e-09 V                   ; 2.75 V              ; -0.0579 V           ; 0.171 V                              ; 0.109 V                              ; 2.62e-10 s                  ; 2.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.42e-09 V                  ; 2.75 V             ; -0.0579 V          ; 0.171 V                             ; 0.109 V                             ; 2.62e-10 s                 ; 2.4e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.17e-09 V                   ; 2.78 V              ; -0.0934 V           ; 0.191 V                              ; 0.111 V                              ; 2.64e-10 s                  ; 1.98e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.17e-09 V                  ; 2.78 V             ; -0.0934 V          ; 0.191 V                             ; 0.111 V                             ; 2.64e-10 s                 ; 1.98e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.9e-09 V                    ; 2.73 V              ; -0.0133 V           ; 0.23 V                               ; 0.032 V                              ; 2.9e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.9e-09 V                   ; 2.73 V             ; -0.0133 V          ; 0.23 V                              ; 0.032 V                             ; 2.9e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 247   ; 247  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 104   ; 104  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; per_frame_clken ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_frame_href  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; post_img_Y[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; per_frame_clken ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_frame_href  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; per_img_Y[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; post_img_Y[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; post_img_Y[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Jan 14 19:23:31 2020
Info: Command: quartus_sta y_enhance -c y_enhance
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'y_enhance.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1000mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -30.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -30.574           -1107.471 clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -455.941 clk 
Info: Analyzing Slow 1000mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -28.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -28.699           -1037.485 clk 
Info (332146): Worst-case hold slack is 0.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.476               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -455.941 clk 
Info: Analyzing Fast 1000mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.055            -501.370 clk 
Info (332146): Worst-case hold slack is 0.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.262               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -457.745 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4990 megabytes
    Info: Processing ended: Tue Jan 14 19:23:33 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


