<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Gowin\Projects\7SegmentFPGA\fpga_sv\impl\gwsynthesis\7Segments.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Gowin\Projects\7SegmentFPGA\fpga_sv\src\7Segments.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 15 17:36:52 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>134</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>46</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>110.526(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>50.000(MHz)</td>
<td>171.351(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.952</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/internal_clk_w_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.004</td>
</tr>
<tr>
<td>2</td>
<td>11.485</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/internal_clk_w_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.471</td>
</tr>
<tr>
<td>3</td>
<td>12.838</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.762</td>
</tr>
<tr>
<td>4</td>
<td>13.048</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.552</td>
</tr>
<tr>
<td>5</td>
<td>13.312</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.288</td>
</tr>
<tr>
<td>6</td>
<td>13.875</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.725</td>
</tr>
<tr>
<td>7</td>
<td>13.875</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.725</td>
</tr>
<tr>
<td>8</td>
<td>14.065</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.535</td>
</tr>
<tr>
<td>9</td>
<td>14.164</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.793</td>
</tr>
<tr>
<td>10</td>
<td>14.164</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.793</td>
</tr>
<tr>
<td>11</td>
<td>14.164</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.793</td>
</tr>
<tr>
<td>12</td>
<td>14.164</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.793</td>
</tr>
<tr>
<td>13</td>
<td>14.164</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.793</td>
</tr>
<tr>
<td>14</td>
<td>14.256</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.701</td>
</tr>
<tr>
<td>15</td>
<td>14.256</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.701</td>
</tr>
<tr>
<td>16</td>
<td>14.395</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.205</td>
</tr>
<tr>
<td>17</td>
<td>14.573</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.027</td>
</tr>
<tr>
<td>18</td>
<td>14.991</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.966</td>
</tr>
<tr>
<td>19</td>
<td>15.037</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.563</td>
</tr>
<tr>
<td>20</td>
<td>15.415</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.185</td>
</tr>
<tr>
<td>21</td>
<td>15.693</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.907</td>
</tr>
<tr>
<td>22</td>
<td>16.617</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.983</td>
</tr>
<tr>
<td>23</td>
<td>16.913</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.687</td>
</tr>
<tr>
<td>24</td>
<td>16.970</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.630</td>
</tr>
<tr>
<td>25</td>
<td>17.027</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.573</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.711</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.732</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>8</td>
<td>0.856</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.856</td>
</tr>
<tr>
<td>9</td>
<td>0.893</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>10</td>
<td>0.894</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>11</td>
<td>0.957</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>12</td>
<td>0.962</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>13</td>
<td>0.965</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>14</td>
<td>0.970</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>15</td>
<td>0.970</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/D</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>16</td>
<td>1.060</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>17</td>
<td>1.061</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>18</td>
<td>1.062</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>19</td>
<td>1.063</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>20</td>
<td>1.064</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>21</td>
<td>1.520</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/Q</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/RESET</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.535</td>
</tr>
<tr>
<td>22</td>
<td>1.683</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.683</td>
</tr>
<tr>
<td>23</td>
<td>1.922</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.922</td>
</tr>
<tr>
<td>24</td>
<td>1.929</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.929</td>
</tr>
<tr>
<td>25</td>
<td>1.938</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1/Q</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.938</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.443</td>
<td>9.693</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.499</td>
<td>9.749</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.499</td>
<td>9.749</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>digitalTube_mux_top/internal_clk_w</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/internal_clk_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.792</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>digitalTube_mux_top/n9_s4/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s4/F</td>
</tr>
<tr>
<td>7.053</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>digitalTube_mux_top/n22_s51/I2</td>
</tr>
<tr>
<td>8.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n22_s51/F</td>
</tr>
<tr>
<td>8.642</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>digitalTube_mux_top/n22_s48/I3</td>
</tr>
<tr>
<td>9.444</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n22_s48/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/internal_clk_w_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 42.446%; route: 4.724, 52.464%; tC2Q: 0.458, 5.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/internal_clk_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>digitalTube_mux_top/n12_s3/I2</td>
</tr>
<tr>
<td>5.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n12_s3/F</td>
</tr>
<tr>
<td>6.778</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>digitalTube_mux_top/internal_clk_w_s3/I3</td>
</tr>
<tr>
<td>7.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/internal_clk_w_s3/F</td>
</tr>
<tr>
<td>8.300</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s2/I0</td>
</tr>
<tr>
<td>9.361</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/internal_clk_w_s2/F</td>
</tr>
<tr>
<td>9.697</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/internal_clk_w_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 44.113%; route: 4.276, 50.477%; tC2Q: 0.458, 5.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>digitalTube_mux_top/n11_s4/I3</td>
</tr>
<tr>
<td>5.773</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n11_s4/F</td>
</tr>
<tr>
<td>6.192</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>digitalTube_mux_top/n11_s3/I0</td>
</tr>
<tr>
<td>7.014</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C23[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n11_s3/F</td>
</tr>
<tr>
<td>7.988</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 36.174%; route: 3.857, 57.047%; tC2Q: 0.458, 6.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.792</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>digitalTube_mux_top/n9_s4/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s4/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>digitalTube_mux_top/n7_s4/I2</td>
</tr>
<tr>
<td>6.950</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n7_s4/F</td>
</tr>
<tr>
<td>6.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/n6_s4/I1</td>
</tr>
<tr>
<td>7.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n6_s4/F</td>
</tr>
<tr>
<td>7.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 57.615%; route: 2.319, 35.389%; tC2Q: 0.458, 6.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.792</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>digitalTube_mux_top/n9_s4/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s4/F</td>
</tr>
<tr>
<td>6.888</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/n9_s3/I1</td>
</tr>
<tr>
<td>7.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s3/F</td>
</tr>
<tr>
<td>7.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 40.508%; route: 3.282, 52.203%; tC2Q: 0.458, 7.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.792</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>digitalTube_mux_top/n9_s4/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s4/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/n8_s3/I1</td>
</tr>
<tr>
<td>6.950</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n8_s3/F</td>
</tr>
<tr>
<td>6.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 51.584%; route: 2.313, 40.409%; tC2Q: 0.458, 8.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.792</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>digitalTube_mux_top/n9_s4/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s4/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/n7_s5/I3</td>
</tr>
<tr>
<td>6.950</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n7_s5/F</td>
</tr>
<tr>
<td>6.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 51.584%; route: 2.313, 40.409%; tC2Q: 0.458, 8.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>digitalTube_mux_top/n12_s3/I2</td>
</tr>
<tr>
<td>5.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n12_s3/F</td>
</tr>
<tr>
<td>6.761</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 29.700%; route: 3.433, 62.020%; tC2Q: 0.458, 8.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.853</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 50.323%; route: 2.419, 41.765%; tC2Q: 0.458, 7.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.853</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 50.323%; route: 2.419, 41.765%; tC2Q: 0.458, 7.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.853</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 50.323%; route: 2.419, 41.765%; tC2Q: 0.458, 7.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.853</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_4_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 50.323%; route: 2.419, 41.765%; tC2Q: 0.458, 7.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.853</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_5_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 50.323%; route: 2.419, 41.765%; tC2Q: 0.458, 7.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.761</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_6_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 51.133%; route: 2.328, 40.828%; tC2Q: 0.458, 8.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.761</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 51.133%; route: 2.328, 40.828%; tC2Q: 0.458, 8.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>digitalTube_mux_top/n10_s3/I2</td>
</tr>
<tr>
<td>5.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n10_s3/F</td>
</tr>
<tr>
<td>6.430</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 31.588%; route: 3.102, 59.605%; tC2Q: 0.458, 8.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
</tr>
<tr>
<td>2.118</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>digitalTube_mux_top/n17_s5/I0</td>
</tr>
<tr>
<td>3.150</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n17_s5/F</td>
</tr>
<tr>
<td>4.321</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>digitalTube_mux_top/n14_s4/I3</td>
</tr>
<tr>
<td>5.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n14_s4/F</td>
</tr>
<tr>
<td>5.431</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/n14_s3/I1</td>
</tr>
<tr>
<td>6.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n14_s3/F</td>
</tr>
<tr>
<td>6.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 58.739%; route: 1.616, 32.144%; tC2Q: 0.458, 9.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.938</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>digitalTube_mux_top/n77_s26/I0</td>
</tr>
<tr>
<td>12.970</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s26/F</td>
</tr>
<tr>
<td>12.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>digitalTube_mux_top/n77_s25/I3</td>
</tr>
<tr>
<td>13.798</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s25/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I3</td>
</tr>
<tr>
<td>15.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>16.026</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>31.017</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 58.703%; route: 1.592, 32.067%; tC2Q: 0.458, 9.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>digitalTube_mux_top/n13_s4/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s4/F</td>
</tr>
<tr>
<td>3.993</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>digitalTube_mux_top/n13_s3/I1</td>
</tr>
<tr>
<td>4.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s3/F</td>
</tr>
<tr>
<td>5.788</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 36.032%; route: 2.460, 53.922%; tC2Q: 0.458, 10.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
</tr>
<tr>
<td>2.118</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>digitalTube_mux_top/n17_s5/I0</td>
</tr>
<tr>
<td>3.150</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n17_s5/F</td>
</tr>
<tr>
<td>4.311</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/n15_s3/I2</td>
</tr>
<tr>
<td>5.410</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n15_s3/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 50.926%; route: 1.595, 38.121%; tC2Q: 0.458, 10.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
</tr>
<tr>
<td>2.118</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>digitalTube_mux_top/n17_s5/I0</td>
</tr>
<tr>
<td>3.150</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n17_s5/F</td>
</tr>
<tr>
<td>4.311</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/n17_s4/I1</td>
</tr>
<tr>
<td>5.133</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n17_s4/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 47.454%; route: 1.595, 40.815%; tC2Q: 0.458, 11.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
</tr>
<tr>
<td>2.118</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>digitalTube_mux_top/n17_s5/I0</td>
</tr>
<tr>
<td>3.150</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n17_s5/F</td>
</tr>
<tr>
<td>3.177</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/n16_s4/I1</td>
</tr>
<tr>
<td>4.209</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n16_s4/F</td>
</tr>
<tr>
<td>4.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 69.186%; route: 0.461, 15.451%; tC2Q: 0.458, 15.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
</tr>
<tr>
<td>12.349</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/n85_s/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n85_s/COUT</td>
</tr>
<tr>
<td>12.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/n84_s/CIN</td>
</tr>
<tr>
<td>12.956</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n84_s/COUT</td>
</tr>
<tr>
<td>12.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/n83_s/CIN</td>
</tr>
<tr>
<td>13.013</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n83_s/COUT</td>
</tr>
<tr>
<td>13.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/n82_s/CIN</td>
</tr>
<tr>
<td>13.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n82_s/COUT</td>
</tr>
<tr>
<td>13.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/n81_s/CIN</td>
</tr>
<tr>
<td>13.127</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n81_s/COUT</td>
</tr>
<tr>
<td>13.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/n80_s/CIN</td>
</tr>
<tr>
<td>13.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n80_s/COUT</td>
</tr>
<tr>
<td>13.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/n79_s/CIN</td>
</tr>
<tr>
<td>13.747</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n79_s/SUM</td>
</tr>
<tr>
<td>13.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>30.660</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.398, 52.028%; route: 0.831, 30.914%; tC2Q: 0.458, 17.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
</tr>
<tr>
<td>12.349</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/n85_s/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n85_s/COUT</td>
</tr>
<tr>
<td>12.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/n84_s/CIN</td>
</tr>
<tr>
<td>12.956</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n84_s/COUT</td>
</tr>
<tr>
<td>12.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/n83_s/CIN</td>
</tr>
<tr>
<td>13.013</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n83_s/COUT</td>
</tr>
<tr>
<td>13.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/n82_s/CIN</td>
</tr>
<tr>
<td>13.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n82_s/COUT</td>
</tr>
<tr>
<td>13.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/n81_s/CIN</td>
</tr>
<tr>
<td>13.127</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n81_s/COUT</td>
</tr>
<tr>
<td>13.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/n80_s/CIN</td>
</tr>
<tr>
<td>13.690</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n80_s/SUM</td>
</tr>
<tr>
<td>13.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/CLK</td>
</tr>
<tr>
<td>30.660</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 50.989%; route: 0.831, 31.584%; tC2Q: 0.458, 17.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
</tr>
<tr>
<td>12.349</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/n85_s/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n85_s/COUT</td>
</tr>
<tr>
<td>12.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/n84_s/CIN</td>
</tr>
<tr>
<td>12.956</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n84_s/COUT</td>
</tr>
<tr>
<td>12.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/n83_s/CIN</td>
</tr>
<tr>
<td>13.013</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n83_s/COUT</td>
</tr>
<tr>
<td>13.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/n82_s/CIN</td>
</tr>
<tr>
<td>13.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n82_s/COUT</td>
</tr>
<tr>
<td>13.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/n81_s/CIN</td>
</tr>
<tr>
<td>13.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n81_s/SUM</td>
</tr>
<tr>
<td>13.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>31.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/CLK</td>
</tr>
<tr>
<td>30.660</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 49.903%; route: 0.831, 32.284%; tC2Q: 0.458, 17.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_15_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/n6_s4/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n6_s4/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_0_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/n21_s5/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n21_s5/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_2_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>digitalTube_mux_top/n19_s4/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n19_s4/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_5_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/n16_s4/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n16_s4/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/Q</td>
</tr>
<tr>
<td>11.116</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/n86_s2/I0</td>
</tr>
<tr>
<td>11.488</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n86_s2/F</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_6_s1/Q</td>
</tr>
<tr>
<td>11.113</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/n80_s/I1</td>
</tr>
<tr>
<td>11.507</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n80_s/SUM</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_2_s1/Q</td>
</tr>
<tr>
<td>11.115</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/n84_s/I1</td>
</tr>
<tr>
<td>11.509</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n84_s/SUM</td>
</tr>
<tr>
<td>11.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_1_s1/Q</td>
</tr>
<tr>
<td>11.116</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/n85_s/I0</td>
</tr>
<tr>
<td>11.633</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n85_s/SUM</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.381%; route: 0.006, 0.689%; tC2Q: 0.333, 38.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_12_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/n9_s3/I0</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n9_s3/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_14_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/n7_s5/I0</td>
</tr>
<tr>
<td>1.923</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n7_s5/F</td>
</tr>
<tr>
<td>1.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_1_s1/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>digitalTube_mux_top/n18_s4/I1</td>
</tr>
<tr>
<td>1.985</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n18_s4/F</td>
</tr>
<tr>
<td>1.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.891%; route: 0.251, 26.260%; tC2Q: 0.333, 34.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_5_s1/Q</td>
</tr>
<tr>
<td>11.345</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/n81_s/I1</td>
</tr>
<tr>
<td>11.739</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n81_s/SUM</td>
</tr>
<tr>
<td>11.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/Q</td>
</tr>
<tr>
<td>11.348</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/n79_s/I1</td>
</tr>
<tr>
<td>11.742</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n79_s/SUM</td>
</tr>
<tr>
<td>11.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_3_s1/Q</td>
</tr>
<tr>
<td>11.353</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/n83_s/I1</td>
</tr>
<tr>
<td>11.747</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n83_s/SUM</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_4_s1/Q</td>
</tr>
<tr>
<td>11.353</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/n82_s/I1</td>
</tr>
<tr>
<td>11.747</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n82_s/SUM</td>
</tr>
<tr>
<td>11.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/CLK</td>
</tr>
<tr>
<td>10.777</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_7_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/n14_s3/I0</td>
</tr>
<tr>
<td>2.089</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n14_s3/F</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/n17_s4/I0</td>
</tr>
<tr>
<td>2.090</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n17_s4/F</td>
</tr>
<tr>
<td>2.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_13_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/n8_s3/I2</td>
</tr>
<tr>
<td>2.091</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n8_s3/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_1_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>digitalTube_mux_top/n20_s4/I1</td>
</tr>
<tr>
<td>2.092</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n20_s4/F</td>
</tr>
<tr>
<td>2.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.305%; route: 0.004, 0.333%; tC2Q: 0.333, 31.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_6_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/n15_s3/I3</td>
</tr>
<tr>
<td>2.093</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n15_s3/F</td>
</tr>
<tr>
<td>2.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.230%; route: 0.005, 0.444%; tC2Q: 0.333, 31.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>digitalTube_mux_top/internal_clk_w:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
<tr>
<td>11.110</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_1_s1/Q</td>
</tr>
<tr>
<td>11.687</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>digitalTube_mux_top/n77_s24/I0</td>
</tr>
<tr>
<td>12.072</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n77_s24/F</td>
</tr>
<tr>
<td>12.312</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/digital_tube_mux_counter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R9C22[1][A]</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
<tr>
<td>10.792</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.084%; route: 0.817, 53.199%; tC2Q: 0.333, 21.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_11_s1/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>digitalTube_mux_top/n10_s3/I3</td>
</tr>
<tr>
<td>2.331</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n10_s3/F</td>
</tr>
<tr>
<td>2.712</td>
<td>0.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.731, 43.443%; route: 0.618, 36.747%; tC2Q: 0.333, 19.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_10_s1/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>digitalTube_mux_top/n11_s3/I1</td>
</tr>
<tr>
<td>2.326</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C23[1][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n11_s3/F</td>
</tr>
<tr>
<td>2.951</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.776%; route: 0.863, 44.880%; tC2Q: 0.333, 17.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_8_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>digitalTube_mux_top/n13_s3/I2</td>
</tr>
<tr>
<td>2.333</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n13_s3/F</td>
</tr>
<tr>
<td>2.958</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.631%; route: 0.870, 45.091%; tC2Q: 0.333, 17.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_9_s1/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>digitalTube_mux_top/n12_s3/I3</td>
</tr>
<tr>
<td>2.343</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">digitalTube_mux_top/n12_s3/F</td>
</tr>
<tr>
<td>2.967</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">digitalTube_mux_top/clk_divider_reg_w_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>digitalTube_mux_top/clk_divider_reg_w_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.466%; route: 0.878, 45.332%; tC2Q: 0.333, 17.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_7_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_6_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.443</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>11.060</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>20.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.499</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.749</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.499</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.749</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>digitalTube_mux_top/internal_clk_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>digitalTube_mux_top/internal_clk_w_s0/Q</td>
</tr>
<tr>
<td>10.777</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>digitalTube_mux_top/digital_tube_mux_counter_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>17</td>
<td>clk_d</td>
<td>10.952</td>
<td>0.262</td>
</tr>
<tr>
<td>13</td>
<td>digital_tube_mux_counter[1]</td>
<td>16.876</td>
<td>1.984</td>
</tr>
<tr>
<td>10</td>
<td>digital_tube_mux_counter[0]</td>
<td>16.880</td>
<td>1.163</td>
</tr>
<tr>
<td>10</td>
<td>n17_10</td>
<td>11.839</td>
<td>1.495</td>
</tr>
<tr>
<td>9</td>
<td>digital_tube_mux_counter[2]</td>
<td>16.703</td>
<td>1.473</td>
</tr>
<tr>
<td>8</td>
<td>n77_37</td>
<td>14.164</td>
<td>1.474</td>
</tr>
<tr>
<td>8</td>
<td>n77_36</td>
<td>14.164</td>
<td>1.316</td>
</tr>
<tr>
<td>8</td>
<td>internal_clk_w</td>
<td>14.164</td>
<td>1.060</td>
</tr>
<tr>
<td>7</td>
<td>clk_divider_reg_w[4]</td>
<td>10.952</td>
<td>1.471</td>
</tr>
<tr>
<td>6</td>
<td>clk_divider_reg_w[12]</td>
<td>14.941</td>
<td>1.317</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C19</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C21</td>
<td>66.67%</td>
</tr>
<tr>
<td>R9C23</td>
<td>66.67%</td>
</tr>
<tr>
<td>R9C18</td>
<td>62.50%</td>
</tr>
<tr>
<td>R9C22</td>
<td>61.11%</td>
</tr>
<tr>
<td>R9C20</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C14</td>
<td>27.78%</td>
</tr>
<tr>
<td>R11C14</td>
<td>23.61%</td>
</tr>
<tr>
<td>R9C24</td>
<td>22.22%</td>
</tr>
<tr>
<td>R9C17</td>
<td>19.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
