static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nF_2 ( V_3 + V_4 ) ;\r\nF_3 ( & V_5 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic inline int F_4 ( T_2 * V_7 )\r\n{\r\nint V_8 ;\r\nif ( F_5 ( V_9 ) )\r\nV_8 = V_7 -> V_10 . V_11 . V_12 . V_13 ;\r\nelse\r\nV_8 = V_7 -> V_14 . V_15 . V_16 ;\r\nif ( ( V_7 -> V_17 . V_18 . V_19 == 10 ) && ( V_7 -> V_14 . V_20 <= 64 ) ) {\r\n} else if ( V_7 -> V_17 . V_18 . V_19 == 5 ||\r\nV_7 -> V_17 . V_18 . V_19 == 7 ) {\r\nint V_21 = F_6 ( V_8 ) ;\r\nint V_22 = F_7 ( V_8 ) ;\r\nunion V_23 V_24 ;\r\nV_24 . V_25 =\r\nF_8 ( F_9 ( V_22 , V_21 ) ) ;\r\nif ( V_24 . V_26 . V_27 == 0 ) {\r\nT_3 * V_28 =\r\nF_10 ( V_7 -> V_29 . V_26 . V_30 ) ;\r\nint V_31 = 0 ;\r\nwhile ( V_31 < V_7 -> V_14 . V_20 - 1 ) {\r\nif ( * V_28 != 0x55 )\r\nbreak;\r\nV_28 ++ ;\r\nV_31 ++ ;\r\n}\r\nif ( * V_28 == 0xd5 ) {\r\nV_7 -> V_29 . V_26 . V_30 += V_31 + 1 ;\r\nV_7 -> V_14 . V_20 -= V_31 + 5 ;\r\n} else if ( ( * V_28 & 0xf ) == 0xd ) {\r\nV_7 -> V_29 . V_26 . V_30 += V_31 ;\r\nV_7 -> V_14 . V_20 -= V_31 + 4 ;\r\nfor ( V_31 = 0 ; V_31 < V_7 -> V_14 . V_20 ; V_31 ++ ) {\r\n* V_28 =\r\n( ( * V_28 & 0xf0 ) >> 4 ) |\r\n( ( * ( V_28 + 1 ) & 0xf ) << 4 ) ;\r\nV_28 ++ ;\r\n}\r\n} else {\r\nF_11 ( L_1 ,\r\nV_8 ) ;\r\nF_12 ( V_7 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\n} else {\r\nF_11 ( L_2 ,\r\nV_8 , V_7 -> V_17 . V_18 . V_19 ) ;\r\nF_12 ( V_7 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_32 * V_33 , int V_34 )\r\n{\r\nconst int V_35 = F_14 () ;\r\nV_25 V_36 ;\r\nV_25 V_37 ;\r\nint V_38 = 0 ;\r\nint V_39 = 0 ;\r\nint V_40 ;\r\nF_15 ( V_41 ) ;\r\nif ( V_42 ) {\r\nV_43 ;\r\nV_37 = F_16 ( V_44 ) ;\r\n}\r\nif ( F_17 ( V_45 ) ) {\r\nV_36 = F_8 ( F_18 ( V_35 ) ) ;\r\nF_19 ( F_18 ( V_35 ) ,\r\n1ull << V_4 ) ;\r\nF_8 ( F_18 ( V_35 ) ) ;\r\n} else {\r\nV_36 = F_8 ( F_20 ( V_35 ) ) ;\r\nF_19 ( F_20 ( V_35 ) ,\r\n( V_36 & ~ 0xFFFFull ) |\r\n1 << V_4 ) ;\r\n}\r\nif ( V_42 ) {\r\nF_21 ( V_44 , V_46 ) ;\r\nV_39 = 1 ;\r\n}\r\nwhile ( V_38 < V_34 ) {\r\nstruct V_47 * V_48 = NULL ;\r\nstruct V_47 * * V_49 = NULL ;\r\nint V_50 ;\r\nT_2 * V_7 ;\r\nint V_8 ;\r\nif ( V_42 && V_39 )\r\nV_7 = F_22 ( V_44 ) ;\r\nelse\r\nV_7 = F_23 ( V_46 ) ;\r\nF_15 ( V_7 ) ;\r\nV_39 = 0 ;\r\nif ( ! V_7 ) {\r\nif ( F_17 ( V_45 ) ) {\r\nF_19 ( V_51 ,\r\n1ull << V_4 ) ;\r\nF_19 ( V_52 ,\r\n1ull << V_4 ) ;\r\n} else {\r\nunion V_53 V_54 ;\r\nV_54 . V_25 = 0 ;\r\nV_54 . V_26 . V_55 = 1 << V_4 ;\r\nV_54 . V_26 . V_54 = 1 << V_4 ;\r\nF_19 ( V_56 , V_54 . V_25 ) ;\r\n}\r\nbreak;\r\n}\r\nV_49 = (struct V_47 * * )\r\n( F_24 ( V_7 -> V_29 ) -\r\nsizeof( void * ) ) ;\r\nF_15 ( V_49 ) ;\r\nif ( V_42 && V_38 < ( V_34 - 1 ) ) {\r\nF_25 ( V_44 ,\r\nV_46 ) ;\r\nV_39 = 1 ;\r\n}\r\nV_38 ++ ;\r\nV_50 = V_7 -> V_17 . V_26 . V_57 == 1 ;\r\nif ( F_26 ( V_50 ) ) {\r\nV_48 = * V_49 ;\r\nF_15 ( & V_48 -> V_58 ) ;\r\nF_15 ( & V_48 -> V_20 ) ;\r\n}\r\nif ( F_5 ( V_9 ) )\r\nV_8 = V_7 -> V_10 . V_11 . V_12 . V_13 ;\r\nelse\r\nV_8 = V_7 -> V_14 . V_15 . V_16 ;\r\nF_15 ( V_41 [ V_8 ] ) ;\r\nif ( F_27 ( V_7 -> V_17 . V_18 . V_59 ) ) {\r\nif ( F_4 ( V_7 ) )\r\ncontinue;\r\n}\r\nif ( F_26 ( V_50 ) ) {\r\nV_48 -> V_60 = V_48 -> V_58 + V_7 -> V_29 . V_26 . V_30 -\r\nF_28 ( V_48 -> V_58 ) ;\r\nF_15 ( V_48 -> V_60 ) ;\r\nV_48 -> V_20 = V_7 -> V_14 . V_20 ;\r\nF_29 ( V_48 , V_48 -> V_20 ) ;\r\nV_40 = 1 ;\r\n} else {\r\nV_48 = F_30 ( V_7 -> V_14 . V_20 ) ;\r\nif ( ! V_48 ) {\r\nF_12 ( V_7 ) ;\r\ncontinue;\r\n}\r\nif ( F_27 ( V_7 -> V_17 . V_26 . V_57 == 0 ) ) {\r\nT_3 * V_28 = V_7 -> V_61 ;\r\nif ( F_26 ( ! V_7 -> V_17 . V_26 . V_62 ) ) {\r\nif ( V_7 -> V_17 . V_26 . V_63 )\r\nV_28 += 2 ;\r\nelse\r\nV_28 += 6 ;\r\n}\r\nmemcpy ( F_31 ( V_48 , V_7 -> V_14 . V_20 ) , V_28 ,\r\nV_7 -> V_14 . V_20 ) ;\r\n} else {\r\nint V_64 = V_7 -> V_17 . V_26 . V_57 ;\r\nunion V_65 V_66 =\r\nV_7 -> V_29 ;\r\nint V_20 = V_7 -> V_14 . V_20 ;\r\nwhile ( V_64 -- ) {\r\nunion V_65 V_67 =\r\n* (union V_65 * )\r\nF_10 (\r\nV_66 . V_26 . V_30 - 8 ) ;\r\nint V_68 =\r\nV_69 -\r\n( V_66 . V_26 . V_30 -\r\n( ( ( V_66 . V_26 . V_30 >> 7 ) -\r\nV_66 . V_26 . V_70 ) << 7 ) ) ;\r\nif ( V_68 > V_20 )\r\nV_68 = V_20 ;\r\nmemcpy ( F_31 ( V_48 , V_68 ) ,\r\nF_10 (\r\nV_66 . V_26 . V_30 ) ,\r\nV_68 ) ;\r\nV_20 -= V_68 ;\r\nV_66 = V_67 ;\r\n}\r\n}\r\nV_40 = 0 ;\r\n}\r\nif ( F_26 ( ( V_8 < V_71 ) &&\r\nV_41 [ V_8 ] ) ) {\r\nstruct V_72 * V_73 = V_41 [ V_8 ] ;\r\nstruct V_74 * V_75 = F_32 ( V_73 ) ;\r\nif ( F_26 ( V_73 -> V_76 & V_77 ) ) {\r\nV_48 -> V_78 = F_33 ( V_48 , V_73 ) ;\r\nV_48 -> V_73 = V_73 ;\r\nif ( F_27 ( V_7 -> V_17 . V_26 . V_62 ||\r\nV_7 -> V_17 . V_26 . V_79 ||\r\nV_7 -> V_17 . V_26 . V_80 ||\r\n! V_7 -> V_17 . V_26 . V_81 ) )\r\nV_48 -> V_82 = V_83 ;\r\nelse\r\nV_48 -> V_82 = V_84 ;\r\nif ( V_8 >= V_85 ) {\r\nV_75 -> V_86 . V_87 ++ ;\r\nV_75 -> V_86 . V_88 += V_48 -> V_20 ;\r\n}\r\nF_34 ( V_48 ) ;\r\n} else {\r\nV_75 -> V_86 . V_89 ++ ;\r\nF_35 ( V_48 ) ;\r\n}\r\n} else {\r\nF_11 ( L_3 ,\r\nV_8 ) ;\r\nF_35 ( V_48 ) ;\r\n}\r\nif ( F_26 ( V_40 ) ) {\r\nF_36 ( V_90 ,\r\n1 ) ;\r\nF_37 ( V_7 , V_91 , 1 ) ;\r\n} else {\r\nF_12 ( V_7 ) ;\r\n}\r\n}\r\nif ( F_17 ( V_45 ) ) {\r\nF_19 ( F_18 ( V_35 ) , V_36 ) ;\r\nF_8 ( F_18 ( V_35 ) ) ;\r\n} else {\r\nF_19 ( F_20 ( V_35 ) , V_36 ) ;\r\n}\r\nif ( V_42 ) {\r\nF_38 ( V_44 , V_37 ) ;\r\n}\r\nF_39 ( 0 ) ;\r\nif ( V_38 < V_34 && V_33 ) {\r\nF_40 ( V_33 ) ;\r\nF_41 ( V_3 + V_4 ) ;\r\n}\r\nreturn V_38 ;\r\n}\r\nvoid F_42 ( struct V_72 * V_73 )\r\n{\r\nF_13 ( NULL , 16 ) ;\r\n}\r\nvoid F_43 ( void )\r\n{\r\nint V_31 ;\r\nstruct V_72 * V_92 = NULL ;\r\nfor ( V_31 = 0 ; V_31 < V_71 ; V_31 ++ ) {\r\nif ( V_41 [ V_31 ] ) {\r\nV_92 = V_41 [ V_31 ] ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_92 )\r\nF_44 ( L_4 ) ;\r\nF_45 ( V_92 , & V_5 , F_13 ,\r\nV_93 ) ;\r\nF_46 ( & V_5 ) ;\r\nV_31 = F_47 ( V_3 + V_4 ,\r\nF_1 , 0 , L_5 , V_41 ) ;\r\nif ( V_31 )\r\nF_44 ( L_6 ,\r\nV_3 + V_4 ) ;\r\nF_2 ( V_3 + V_4 ) ;\r\nif ( F_17 ( V_45 ) ) {\r\nunion V_94 V_95 ;\r\nunion V_96 V_97 ;\r\nV_95 . V_25 = 0 ;\r\nV_95 . V_26 . V_98 = 1 ;\r\nV_95 . V_26 . V_99 = 1 ;\r\nF_19 ( F_48 ( V_4 ) ,\r\nV_95 . V_25 ) ;\r\nV_97 . V_25 = 0 ;\r\nV_97 . V_26 . V_100 = 5 ;\r\nF_19 ( V_101 , V_97 . V_25 ) ;\r\n} else {\r\nunion V_102 V_95 ;\r\nunion V_96 V_97 ;\r\nV_95 . V_25 = 0 ;\r\nV_95 . V_26 . V_98 = 1 ;\r\nV_95 . V_26 . V_99 = 1 ;\r\nF_19 ( F_49 ( V_4 ) ,\r\nV_95 . V_25 ) ;\r\nV_97 . V_25 = 0 ;\r\nV_97 . V_26 . V_100 = 5 ;\r\nF_19 ( V_103 , V_97 . V_25 ) ;\r\n}\r\nF_3 ( & V_5 ) ;\r\n}\r\nvoid F_50 ( void )\r\n{\r\nF_51 ( & V_5 ) ;\r\n}
