%YAML 1.2
---
version: 1

id: fsl-imx-wdt

title: Freescale i.MX Watchdog Timer (WDT) Controller

maintainer:
    -   name: Xiubo Li <Li.Xiubo@freescale.com>

description: >
    TODO

inherits:
    -   id: %ids%

properties:
    -   name: "compatible"
        constraint: |
            "fsl,vf610-wdt" && "fsl,imx21-wdt"
            "fsl,mpc8610-wdt"
            "fsl,mpc5121-wdt"
            "fsl,imx7d-wdt" && "fsl,imx21-wdt"
            "fsl,imx6ul-wdt" && "fsl,imx21-wdt"
            "fsl,imx6sx-wdt" && "fsl,imx21-wdt"
            "fsl,imx6sl-wdt" && "fsl,imx21-wdt"
            "fsl,imx6q-wdt" && "fsl,imx21-wdt"
            "fsl,imx53-wdt" && "fsl,imx21-wdt"
            "fsl,imx51-wdt" && "fsl,imx21-wdt"
            "fsl,imx50-wdt" && "fsl,imx21-wdt"
            "fsl,imx35-wdt" && "fsl,imx21-wdt"
            "fsl,imx27-wdt" && "fsl,imx21-wdt"
            "fsl,imx25-wdt" && "fsl,imx21-wdt"
            "fsl,imx21-wdt"

    big-endian:
    clock-names:
    clocks:
    interrupts:
    reg:

...

# * Freescale i.MX Watchdog Timer (WDT) Controller
#
# Required properties:
# - compatible : Should be "fsl,<soc>-wdt"
# - reg : Should contain WDT registers location and length
# - interrupts : Should contain WDT interrupt
#
# Optional property:
# - big-endian: If present the watchdog device's registers are implemented
#   in big endian mode, otherwise in native mode(same with CPU), for more
#   detail please see: Documentation/devicetree/bindings/regmap/regmap.txt.
#
# Examples:
#
# wdt@73f98000 {
# 	compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
# 	reg = <0x73f98000 0x4000>;
# 	interrupts = <58>;
# 	big-endian;
# };
