AArch64 RV+W+RWC+fence.rw.rw+addr+fence.rw.rws
"DMB.SYdWW Rfe DpAddrdR Fre DMB.SYsWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr Fr
Orig=DMB.SYdWW Rfe DpAddrdR Fre DMB.SYsWR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X4=x;
2:X1=x;
}
 P0          | P1                  | P2          ;
 MOV W0,#2   | LDR W0,[X1]         | MOV W0,#1   ;
 STR W0,[X1] | EOR W2,W0,W0        | STR W0,[X1] ;
 DMB SY      | LDR W3,[X4,W2,SXTW] | DMB SY      ;
 MOV W2,#1   |                     | LDR W2,[X1] ;
 STR W2,[X3] |                     |             ;
exists
(x=2 /\ 1:X0=1 /\ 1:X3=0 /\ 2:X2=1)
